
---------- Begin Simulation Statistics ----------
simSeconds                                   0.067256                       # Number of seconds simulated (Second)
simTicks                                  67256225118                       # Number of ticks simulated (Tick)
finalTick                                 67256225118                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1220.63                       # Real time elapsed on the host (Second)
hostTickRate                                 55099737                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     808212                       # Number of bytes of host memory used (Byte)
simInsts                                    254224780                       # Number of instructions simulated (Count)
simOps                                      438136123                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   208274                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     358943                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       201779865                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      219915698                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1674                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     219744360                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  3033                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              659991                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           814269                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                744                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          201538666                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.090334                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.442895                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                100768507     50.00%     50.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 37211909     18.46%     68.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 34871542     17.30%     85.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 14313574      7.10%     92.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  6654963      3.30%     96.17% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  4348721      2.16%     98.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2440548      1.21%     99.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   589316      0.29%     99.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   339586      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            201538666                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 375763     99.27%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    52      0.01%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    68      0.02%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    3      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  10      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1549      0.41%     99.72% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  844      0.22%     99.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              116      0.03%     99.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             105      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2108139      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     89432536     40.70%     41.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          121      0.00%     41.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2406      0.00%     41.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      6298709      2.87%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          212      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1012      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu     17839827      8.12%     52.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     52.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         2846      0.00%     52.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc     17307817      7.88%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          993      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     14158865      6.44%     66.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt     17830938      8.11%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult     28319761     12.89%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     10104732      4.60%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      7407633      3.37%     95.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      8924936      4.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         2877      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     219744360                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.089030                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             378510                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.001723                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               361276278                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               80314218                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       79648224                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                280132651                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               140263334                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       140062568                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   77948302                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   140066429                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        219729184                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     19025850                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    15176                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          26435630                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       7965387                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     7409780                       # Number of stores executed (Count)
system.cpu0.numRate                          1.088955                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1242                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         241199                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      190782                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  127215494                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    219257375                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.586126                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.586126                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.630467                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.630467                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 124028835                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 67345559                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  274854357                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                 131144612                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   25155391                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  33975940                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 49214156                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     108                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      19043176                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      7419809                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      4614840                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      4110037                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                8010987                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3789984                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             7112                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             5844822                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                5841780                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999480                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                2102190                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           4123                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               549                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3574                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          615                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         628503                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            930                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             6971                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    201452049                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.088385                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.831655                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      106131603     52.68%     52.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       54696566     27.15%     79.83% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       10755329      5.34%     85.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       13435862      6.67%     91.84% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        4911517      2.44%     94.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2492661      1.24%     95.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         528765      0.26%     95.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         537366      0.27%     96.05% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        7962380      3.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    201452049                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           127215494                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             219257375                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   26345657                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     18962350                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        548                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   7934219                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                 139997694                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  103378636                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls              2098796                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      2099788      0.96%      0.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     89090474     40.63%     41.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          101      0.00%     41.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2165      0.00%     41.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      6292129      2.87%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          192      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          732      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu     17827411      8.13%     52.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     52.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         1824      0.00%     52.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc     17303328      7.89%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          382      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     14155794      6.46%     66.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt     17825821      8.13%     75.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult     28311577     12.91%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     10046994      4.58%     92.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      7380904      3.37%     95.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      8915356      4.07%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite         2403      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    219257375                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      7962380                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     20415529                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         20415529                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     20415529                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        20415529                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3616719                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3616719                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      3616719                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3616719                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 219945838326                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 219945838326                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 219945838326                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 219945838326                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     24032248                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     24032248                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     24032248                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     24032248                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.150494                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.150494                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.150494                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.150494                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 60813.637533                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 60813.637533                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 60813.637533                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 60813.637533                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        37024                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            6                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs          564                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     65.645390                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets            3                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       969312                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           969312                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      2250918                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2250918                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      2250918                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2250918                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1365801                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1365801                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1365801                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1365801                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  70724885649                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  70724885649                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  70724885649                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  70724885649                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.056832                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.056832                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.056832                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.056832                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 51782.716259                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 51782.716259                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 51782.716259                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 51782.716259                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1361910                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          227                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          227                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           47                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           47                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      1151181                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1151181                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          274                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          274                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.171533                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.171533                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 24493.212766                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 24493.212766                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrHits::cpu0.data            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrHits::total            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           46                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           46                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      3003327                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      3003327                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.167883                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.167883                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 65289.717391                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 65289.717391                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          274                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          274                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          274                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          274                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     13938878                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       13938878                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2710336                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2710336                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 185648062437                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 185648062437                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     16649214                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     16649214                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.162791                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.162791                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 68496.327554                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 68496.327554                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      2250909                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2250909                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       459427                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       459427                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  37031072193                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  37031072193                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.027595                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.027595                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 80602.733825                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 80602.733825                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      6476651                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       6476651                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       906383                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       906383                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  34297775889                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  34297775889                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      7383034                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      7383034                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.122766                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.122766                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 37840.268285                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 37840.268285                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       906374                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       906374                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  33693813456                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  33693813456                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.122764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.122764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 37174.293896                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 37174.293896                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.736001                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            21781920                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1363996                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             15.969196                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             189144                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.736001                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999484                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999484                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          429                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         193626364                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        193626364                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 8366620                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            165576505                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4660197                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             22925876                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  9468                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5836015                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  910                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             220011109                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 4364                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          16457168                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     127734136                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    8010987                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           7944519                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    185065037                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  20720                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 792                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5288                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 16373234                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 2629                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         201538666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.092418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.482860                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               162905799     80.83%     80.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 2698169      1.34%     82.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 3036947      1.51%     83.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 3827977      1.90%     85.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 2432700      1.21%     86.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 4271750      2.12%     88.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 4037403      2.00%     90.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 2028838      1.01%     91.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                16299083      8.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           201538666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.039702                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.633037                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     16370681                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         16370681                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     16370681                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        16370681                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2553                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2553                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2553                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2553                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    206256869                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    206256869                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    206256869                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    206256869                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     16373234                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     16373234                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     16373234                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     16373234                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000156                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000156                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000156                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000156                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 80789.999608                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 80789.999608                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 80789.999608                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 80789.999608                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1704                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           142                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1395                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1395                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          645                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          645                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          645                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          645                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1908                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1908                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1908                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1908                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    158018489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    158018489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    158018489                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    158018489                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000117                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000117                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000117                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000117                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 82818.914570                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 82818.914570                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 82818.914570                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 82818.914570                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  1395                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     16370681                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       16370681                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2553                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2553                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    206256869                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    206256869                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     16373234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     16373234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000156                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000156                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 80789.999608                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 80789.999608                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          645                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          645                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1908                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1908                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    158018489                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    158018489                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000117                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000117                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 82818.914570                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 82818.914570                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.824657                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            16372588                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1907                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           8585.520713                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.824657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          127                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          198                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          186                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         130987779                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        130987779                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     9468                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  40918772                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                20385794                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             219917372                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 622                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                19043176                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                7419809                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  634                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   101431                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                20109766                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           197                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2364                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         6007                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                8371                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               219722278                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              219710792                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                165279692                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                307005927                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.088864                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.538360                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst          121                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       704101                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          704222                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst          121                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       704101                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         704222                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst         1786                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data       659876                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total        661662                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst         1786                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data       659876                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total       661662                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst    155225619                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data  64372692536                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total  64527918155                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst    155225619                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data  64372692536                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total  64527918155                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst         1907                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data      1363977                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      1365884                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst         1907                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data      1363977                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      1365884                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.936550                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.483788                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.484420                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.936550                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.483788                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.484420                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 86912.440649                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 97552.710715                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 97523.989824                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 86912.440649                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 97552.710715                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 97523.989824                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks       271732                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total          271732                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst         1786                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data       659876                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total       661662                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst         1786                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data       659876                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total       661662                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst    143337519                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data  59977791836                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total  60121129355                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst    143337519                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data  59977791836                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total  60121129355                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.936550                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.483788                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.484420                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.936550                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.483788                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.484420                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 80256.169653                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 90892.518952                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 90863.808644                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 80256.169653                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 90892.518952                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 90863.808644                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements               626738                       # number of replacements (Count)
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst          121                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total          121                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst         1786                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         1786                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst    155225619                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total    155225619                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst         1907                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         1907                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.936550                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.936550                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 86912.440649                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 86912.440649                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst         1786                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         1786                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst    143337519                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total    143337519                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.936550                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.936550                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 80256.169653                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 80256.169653                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data       638701                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       638701                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data       265851                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total       265851                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data  28265156217                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total  28265156217                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data       904552                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       904552                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.293904                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.293904                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 106319.540709                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 106319.540709                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data       265851                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total       265851                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data  26494462017                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total  26494462017                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.293904                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.293904                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 99659.064728                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 99659.064728                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        65400                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        65400                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data       394025                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total       394025                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data  36107536319                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total  36107536319                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       459425                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       459425                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.857648                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.857648                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 91637.678622                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 91637.678622                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data       394025                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total       394025                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  33483329819                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total  33483329819                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.857648                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.857648                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 84977.678622                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 84977.678622                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data            2                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total            2                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         1869                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         1869                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     42533424                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     42533424                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data         1871                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         1871                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.998931                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.998931                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 22757.316212                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 22757.316212                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         1869                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         1869                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     30212424                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     30212424                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.998931                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.998931                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 16165.020867                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 16165.020867                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks         1394                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total         1394                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks         1394                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total         1394                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       969312                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       969312                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       969312                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       969312                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       25237.793800                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs            2731072                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs           662203                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             4.124222                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks     8.032633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   425.853858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 24803.907308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000245                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.012996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.756955                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.770196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        32767                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          292                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         1422                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2        12649                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        18378                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4           26                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.999969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses         44359067                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses        44359067                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    2374639                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  80826                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  39                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                197                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 36502                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  21                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   432                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          18962350                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            32.052688                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           95.177069                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              16284603     85.88%     85.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               62774      0.33%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              138139      0.73%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              208454      1.10%     88.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              127460      0.67%     88.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               62813      0.33%     89.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               93692      0.49%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               19119      0.10%     89.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               13233      0.07%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               22374      0.12%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             18046      0.10%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             16886      0.09%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             28416      0.15%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             18958      0.10%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             26136      0.14%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             44191      0.23%     90.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             20526      0.11%     90.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             43776      0.23%     90.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             51216      0.27%     91.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             46149      0.24%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            100576      0.53%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            190897      1.01%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            237041      1.25%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            428578      2.26%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             65370      0.34%     96.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             44199      0.23%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             40464      0.21%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             41206      0.22%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             38256      0.20%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             43949      0.23%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          384853      2.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2401                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            18962350                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               19024627                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                7409786                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     6903                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   997006                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               16374058                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1059                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean      7059267                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 5191293.877072                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        62937                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     12249405                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  67192691715                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     63533403                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  9468                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                16446089                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               63981460                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6281                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 19358120                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            101737248                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             219964846                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               382468                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              55270463                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                275521                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              43129250                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          287625251                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  574455818                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               124328411                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                275001949                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            286384406                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1240836                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    137                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                117                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                118187135                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       413345361                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      439858613                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               127215494                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 219257375                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp        463523                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      1242950                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean         1395                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict       923470                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         3397                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         3343                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       905724                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       904621                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         1908                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       475459                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         5209                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4097338                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total           4102547                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       211264                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    149475136                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total          149686400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     826975                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic             17656320                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples      2190998                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.002697                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.051871                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0            2185090     99.73%     99.73% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               5907      0.27%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  1      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total        2190998                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy    1555934507                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      1905425                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy   1363248720                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      2735594                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests      2731061                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      1365192                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         5898                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         5897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                  121                       # Number of system calls (Count)
system.cpu1.numCycles                       200278770                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      219244428                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1150                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     219128266                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   161                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              366830                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           414691                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                511                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          200246779                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.094291                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.441554                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 99625262     49.75%     49.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 37179598     18.57%     68.32% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 34856177     17.41%     85.72% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 14312302      7.15%     92.87% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  6631270      3.31%     96.18% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  4321764      2.16%     98.34% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2409663      1.20%     99.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   578414      0.29%     99.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   332329      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            200246779                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 363923     99.81%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     99.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                    10      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   402      0.11%     99.93% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  229      0.06%     99.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead               19      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              23      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2101216      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     88956041     40.60%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           21      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv           76      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      6297924      2.87%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           80      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           60      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu     17837459      8.14%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          146      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc     17306011      7.90%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           92      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     14158995      6.46%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt     17831109      8.14%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     28320041     12.92%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     10024387      4.57%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      7373448      3.36%     95.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8920614      4.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite          546      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     219128266                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.094116                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             364606                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.001664                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               358767604                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               79380074                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       79072341                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                280100474                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               140232423                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       140048008                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   77341426                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   140050230                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        219126467                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     18944854                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                     1799                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          26318737                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       7904505                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     7373883                       # Number of stores executed (Count)
system.cpu1.numRate                          1.094107                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            245                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          31991                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1610467                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  127009286                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    218878748                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.576883                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.576883                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.634163                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.634163                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 123281510                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 66905768                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  274833791                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                 131133322                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   24847334                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  33769938                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 48963413                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      46                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      18965192                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      7394547                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      4632055                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      4129640                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7912336                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3710719                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              550                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             5809667                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                5809132                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999908                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                2099606                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            959                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                56                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             903                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           63                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         338360                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            639                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              609                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    200203038                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.093284                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.833356                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      104972060     52.43%     52.43% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       54675756     27.31%     79.74% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       10745682      5.37%     85.11% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       13417887      6.70%     91.81% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        4906274      2.45%     94.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        2489324      1.24%     95.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         525059      0.26%     95.77% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         532071      0.27%     96.03% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        7938925      3.97%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    200203038                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           127009286                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             218878748                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   26287065                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     18920377                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        396                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   7888007                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                 139987989                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                  103008348                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls              2097350                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass      2097478      0.96%      0.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     88780490     40.56%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           17      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv           71      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      6291733      2.87%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           80      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           32      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu     17826051      8.14%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           64      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc     17301884      7.90%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift           38      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     14155920      6.47%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt     17825984      8.14%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     28311841     12.93%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     10007147      4.57%     92.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      7366230      3.37%     95.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      8913230      4.07%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          458      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    218878748                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      7938925                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     20333902                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         20333902                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     20333902                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        20333902                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      3606775                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3606775                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      3606775                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3606775                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 217029842570                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 217029842570                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 217029842570                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 217029842570                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     23940677                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     23940677                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     23940677                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     23940677                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.150655                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.150655                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.150655                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.150655                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 60172.825466                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 60172.825466                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 60172.825466                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 60172.825466                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         8612                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          391                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          151                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     57.033113                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   130.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       970583                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           970583                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2242688                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2242688                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2242688                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2242688                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1364087                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1364087                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1364087                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1364087                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  70064501357                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  70064501357                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  70064501357                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  70064501357                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.056978                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.056978                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.056978                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.056978                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 51363.660351                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 51363.660351                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 51363.660351                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 51363.660351                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1360171                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data          149                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          149                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           49                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           49                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1335663                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1335663                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          198                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          198                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.247475                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.247475                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 27258.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 27258.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      3143187                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3143187                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.247475                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.247475                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 64146.673469                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 64146.673469                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          198                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          198                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          198                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          198                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     13874118                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       13874118                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2700069                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2700069                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 182828913408                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 182828913408                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     16574187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     16574187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.162908                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.162908                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 67712.681938                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 67712.681938                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2242687                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2242687                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       457382                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       457382                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  36467505657                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  36467505657                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.027596                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.027596                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 79730.959367                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 79730.959367                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      6459784                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       6459784                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       906706                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       906706                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  34200929162                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  34200929162                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      7366490                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      7366490                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.123085                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.123085                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 37719.976665                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 37719.976665                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       906705                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       906705                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  33596995700                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  33596995700                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.123085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.123085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 37053.943344                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 37053.943344                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          509.480797                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            21698469                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1362608                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.924220                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          274208850                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   509.480797                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.995080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.995080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          504                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          136                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          361                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         192891192                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        192891192                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 8257873                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            164504093                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4560931                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             22921083                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2799                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5805711                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  167                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             219268978                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  814                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          16331512                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     127294507                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7912336                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           7908794                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    183910671                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   5922                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1392                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                 16316961                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  307                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         200246779                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.095411                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.485164                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               161736039     80.77%     80.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 2695311      1.35%     82.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 3032889      1.51%     83.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 3821917      1.91%     85.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2423554      1.21%     86.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 4258784      2.13%     88.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 4031805      2.01%     90.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 2025145      1.01%     91.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                16221335      8.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           200246779                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.039507                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.635587                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     16316526                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         16316526                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     16316526                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        16316526                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          435                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            435                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          435                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           435                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     26417888                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     26417888                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     26417888                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     26417888                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     16316961                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     16316961                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     16316961                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     16316961                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 60730.777011                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 60730.777011                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 60730.777011                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 60730.777011                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          266                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     88.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           84                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           84                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          351                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          351                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          351                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          351                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     22489820                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     22489820                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     22489820                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     22489820                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 64073.561254                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 64073.561254                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 64073.561254                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 64073.561254                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     1                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     16316526                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       16316526                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          435                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          435                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     26417888                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     26417888                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     16316961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     16316961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 60730.777011                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 60730.777011                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           84                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           84                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          351                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          351                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     22489820                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     22489820                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 64073.561254                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 64073.561254                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          229.548256                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            16316877                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               351                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          46486.829060                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          274182876                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   229.548256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.448336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.448336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          350                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           84                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          266                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.683594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         130536039                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        130536039                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2799                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  40196517                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                20407072                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             219245578                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  68                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                18965192                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                7394547                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  415                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    98110                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                20136742                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            89                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            65                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          648                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 713                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               219125019                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              219120349                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                164829994                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                306229519                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.094077                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.538256                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data       705939                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          705939                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data       705939                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         705939                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          351                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data       656650                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total        657001                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          351                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data       656650                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total       657001                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     22136175                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data  63711052171                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total  63733188346                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     22136175                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data  63711052171                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total  63733188346                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          351                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data      1362589                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      1362940                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          351                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data      1362589                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      1362940                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.481913                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.482047                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.481913                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.482047                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 63066.025641                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 97024.369407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 97006.227306                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 63066.025641                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 97024.369407                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 97006.227306                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks       272972                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total          272972                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          351                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data       656650                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total       657001                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          351                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data       656650                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total       657001                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     19798515                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data  59337636631                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total  59357435146                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     19798515                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data  59337636631                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total  59357435146                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.481913                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.482047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.481913                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.482047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 56406.025641                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 90364.176701                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 90346.034703                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 56406.025641                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 90364.176701                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 90346.034703                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements               621196                       # number of replacements (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          351                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          351                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     22136175                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     22136175                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          351                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          351                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 63066.025641                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 63066.025641                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          351                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          351                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     19798515                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     19798515                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 56406.025641                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 56406.025641                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data       640330                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total       640330                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data       264876                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total       264876                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data  28166188617                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total  28166188617                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data       905206                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total       905206                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.292614                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.292614                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 106337.262028                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 106337.262028                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data       264876                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total       264876                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data  26401987917                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total  26401987917                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.292614                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.292614                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 99676.784295                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 99676.784295                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        65609                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        65609                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data       391774                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total       391774                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data  35544863554                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total  35544863554                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data       457383                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       457383                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.856556                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.856556                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 90727.979789                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 90727.979789                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data       391774                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total       391774                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data  32935648714                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total  32935648714                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.856556                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.856556                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 84067.979789                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 84067.979789                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data            3                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total            3                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data         1545                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total         1545                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data     33272359                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total     33272359                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data         1548                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total         1548                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.998062                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.998062                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21535.507443                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21535.507443                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data         1545                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total         1545                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data     23109199                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total     23109199                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.998062                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.998062                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14957.410356                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14957.410356                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackClean.hits::writebacks            1                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total            1                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks       970583                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total       970583                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks       970583                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total       970583                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       24089.035339                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            2724676                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs           657223                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             4.145740                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick         274175883                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     6.217258                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    50.354296                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data 24032.463784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.001537                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.733413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.735139                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        32758                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          221                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2        12350                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3        20128                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4           59                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.999695                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         44251767                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        44251767                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                    2369882                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  44815                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 89                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 27859                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   127                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          18920377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            31.710005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           94.739060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              16247778     85.87%     85.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               63153      0.33%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              140743      0.74%     86.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              216127      1.14%     88.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              137516      0.73%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               68879      0.36%     89.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              105814      0.56%     89.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               20266      0.11%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               12870      0.07%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               20485      0.11%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             16235      0.09%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             15174      0.08%     90.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             26256      0.14%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             17214      0.09%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             24448      0.13%     90.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             42067      0.22%     90.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             20110      0.11%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             43721      0.23%     91.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             50858      0.27%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             44862      0.24%     91.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             98646      0.52%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219            188681      1.00%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229            229727      1.21%     94.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239            415493      2.20%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             62832      0.33%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             44647      0.24%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             41038      0.22%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             41231      0.22%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             38086      0.20%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             43528      0.23%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          381892      2.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2740                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            18920377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               18944312                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                7373883                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6399                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                   993309                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               16317187                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      286                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 26213560.200000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 54696600.853251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       156510                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    166236264                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  66994089516                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    262135602                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2799                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                16330819                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               63152106                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          1462                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 19261681                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            101497912                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             219249301                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               360335                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              55230469                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                273829                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              42917145                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          286338041                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  571985481                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               123403298                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                274968694                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            285705893                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  632148                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     46                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 46                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                118120196                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       411453908                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      438477969                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               127009286                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 218878748                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp        459632                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty      1246318                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean            1                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict       911482                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         3431                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp         3005                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq       906853                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp       905277                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          351                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       469457                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          703                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4091871                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           4092574                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22528                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    149449024                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          149471552                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                     816659                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic             17771840                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      2177721                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.002398                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.048910                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            2172499     99.76%     99.76% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1               5222      0.24%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        2177721                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    1553722052                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       350649                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   1361754549                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      2439890                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      2724660                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      1361727                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         5220                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         5220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    30                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 28748                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   163                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 30493                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     59434                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   30                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                28748                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  163                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                30493                       # number of overall hits (Count)
system.l3.overallHits::total                    59434                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1755                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data              619062                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 188                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data              610338                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 1231343                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1755                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data             619062                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                188                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data             610338                       # number of overall misses (Count)
system.l3.overallMisses::total                1231343                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      129825378                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data    54852335091                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       14894424                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data    54197159922                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       109194214815                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     129825378                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data   54852335091                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      14894424                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data   54197159922                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      109194214815                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1785                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data            647810                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               351                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data            640831                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               1290777                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1785                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data           647810                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              351                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data           640831                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              1290777                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.983193                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.955623                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.535613                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.952416                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.953955                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.983193                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.955623                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.535613                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.952416                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.953955                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73974.574359                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 88605.559849                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 79225.659574                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 88798.599992                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    88678.958515                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73974.574359                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 88605.559849                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 79225.659574                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 88798.599992                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   88678.958515                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               460575                       # number of writebacks (Count)
system.l3.writebacks::total                    460575                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                 8                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    11                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst                8                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   11                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1752                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data          619062                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             180                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data          610338                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             1231332                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1752                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data         619062                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            180                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data         610338                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            1231332                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    117760402                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data  50626652470                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst     13353649                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data  50030993851                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   100788760372                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    117760402                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data  50626652470                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst     13353649                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data  50030993851                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  100788760372                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.981513                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.955623                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.512821                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.952416                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.953946                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.981513                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.955623                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.512821                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.952416                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.953946                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 67214.841324                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 81779.615725                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 74186.938889                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 81972.601822                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 81853.440317                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 67214.841324                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 81779.615725                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 74186.938889                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 81972.601822                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 81853.440317                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                        1285999                       # number of replacements (Count)
system.l3.dataExpansions                       197381                       # number of data expansions (Count)
system.l3.dataContractions                       6813                       # number of data contractions (Count)
system.l3.CleanEvict.mshrMisses::writebacks       135977                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total         135977                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data                49                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                13                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    62                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          265732                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data          264828                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              530560                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  24543976455                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data  24459496020                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    49003472475                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        265781                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data        264841                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            530622                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.999816                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.999951                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999883                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 92363.646286                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 92359.931805                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 92361.792210                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       265732                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data       264828                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          530560                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  22730100060                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data  22651748768                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  45381848828                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.999816                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.999951                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999883                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 85537.684810                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 85533.813524                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 85535.752465                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            30                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         28699                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           163                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         30480                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             59372                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1755                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data       353330                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          188                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data       345510                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          700783                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    129825378                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data  30308358636                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     14894424                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data  29737663902                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  60190742340                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1785                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data       382029                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          351                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data       375990                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        760155                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.983193                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.924877                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.535613                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.918934                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.921895                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73974.574359                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 85779.182736                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 79225.659574                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 86068.894973                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 85890.699889                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst            8                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            11                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1752                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data       353330                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          180                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data       345510                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       700772                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    117760402                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data  27896552410                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst     13353649                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data  27379245083                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  55406911544                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.981513                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.924877                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.512821                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.918934                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.921880                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 67214.841324                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 78953.251663                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 74186.938889                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 79242.988866                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 79065.532790                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              404                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data               33                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                  437                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data          404                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data           33                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              437                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks       544703                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           544703                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       544703                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       544703                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions             1776035                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions       1495140                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256       280895                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512      1495140                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits    803713400                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits   452.532411                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions             11119                       # Total number of decompressions (Count)
system.l3.compressor.patterns::X             11255852                       # Number of data entries that match pattern X (Count)
system.l3.compressor.patterns::M              2952428                       # Number of data entries that match pattern M (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 80296.114555                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      2386385                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    1419810                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.680778                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    6968.055721                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      441.182542                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    40903.469063                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       17.595962                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    39852.300594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.035441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.208046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.202699                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.448520                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          98637                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  333                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1999                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                32216                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                63531                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                  558                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.501694                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   61956810                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 122493810                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0         338005                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1        1250825                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2          35174                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    460575.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1752.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    618537.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       180.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    609910.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.008101387466                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        28586                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        28586                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2715333                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             433289                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1231332                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     460575                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1231332                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   460575                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    953                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      18.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1231332                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               460575                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  565488                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  447720                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  178263                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   38864                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1271                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  10863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  18774                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  24185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  27367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  29404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  30995                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  30820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  32554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  31362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  32039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  32699                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  32433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  32431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  31848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  31092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  28721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        28586                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      43.041209                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    880.268323                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        28583     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         28586                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        28586                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.111138                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.103699                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.522568                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            27097     94.79%     94.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              115      0.40%     95.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1209      4.23%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              110      0.38%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               29      0.10%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      0.02%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                5      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                4      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         28586                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   60992                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                78805248                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             29476800                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1171716786.98495817                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              438276158.79843706                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   67256199144                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      39751.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       112128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     39586368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        11520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     39034240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     29475392                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 1667176.529804834630                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 588590393.388066768646                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 171285.259911455621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 580381071.514421701431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 438255223.933336794376                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1752                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       619062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          180                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       610338                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       460575                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     51268061                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  27057210235                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      6292130                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  26793687966                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1174711638124                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     29262.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     43706.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     34956.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     43899.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2550532.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       112128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     39619968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        11520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     39061632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       78805248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       112128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        11520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       123648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     29476800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     29476800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1752                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       619062                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       610338                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1231332                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       460575                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         460575                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       1667177                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     589089975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        171285                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     580788350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1171716787                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      1667177                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       171285                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1838462                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    438276159                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        438276159                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    438276159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      1667177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    589089975                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       171285                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    580788350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1609992946                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1230379                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              460553                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        76735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        77106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        77451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        77462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        77555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        76800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        76603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        76819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        76880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        76606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        76836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        76871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        76202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        76687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        76896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        76870                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        28738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        29181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        28914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        29108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        29054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        28708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        28857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        28964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        28638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        28442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        28710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        28720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        28421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        28459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        28909                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             30838852142                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6151895000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        53908458392                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25064.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43814.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              702710                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             238704                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           51.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       749505                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   144.386623                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.356091                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   205.430723                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       563642     75.20%     75.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        80884     10.79%     85.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        32053      4.28%     90.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        19932      2.66%     92.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        13442      1.79%     94.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         8261      1.10%     95.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5770      0.77%     96.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4087      0.55%     97.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        21434      2.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       749505                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              78744256                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           29475392                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1170.809927                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              438.255224                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               55.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2679599160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1424217960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4402031340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1207333800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5308645680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  24397902090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5280789120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   44700519150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   664.630212                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13453067875                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2245620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51557537243                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2671959360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1420153515                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4382874720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1196752860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5308645680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  24370394460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5303953440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   44654734035                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   663.949455                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  13513451862                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2245620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51497153256                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              700772                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        460575                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            652212                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              2972                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             530615                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            530560                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         700772                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      3578478                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      3578478                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3578478                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    108282048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    108282048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                108282048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             3027                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1234359                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1234359    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1234359                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          5017095360                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6670685196                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2347146                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1118304                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             787935                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty      1005278                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict          1562603                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq             3409                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp            3409                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq            530732                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp           530732                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        787935                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      1939517                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port      1920481                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                3859998                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port     58964864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port     58505856                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total               117470720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                         1352035                       # Total snoops (Count)
system.tol3bus.snoopTraffic                  31261760                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples           2643249                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.147041                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.359761                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                 2259880     85.50%     85.50% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                  378072     14.30%     99.80% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                    5297      0.20%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total             2643249                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  67256225118                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         1218183582                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         661669165                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy         656931563                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests       2568784                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      1250041                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        31009                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops          349033                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops       343736                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops         5297                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
