https://github.com/Adi-SRAM25/Verilog/assets/87620220/ba5ecea3-0892-441f-81c2-d43d2deecbb3
