git clone --depth 1 --no-tags https://github.com/fstqwq/PipyV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225005302
git clone --depth 1 --no-tags https://github.com/Verdvana/NCO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224182477
git clone --depth 1 --no-tags https://github.com/LinsongGuo/risc-v-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222959849
git clone --depth 1 --no-tags https://github.com/nikhil-rajesh/AES_128bit_Encryption_Decryption_In_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223614265
git clone --depth 1 --no-tags https://github.com/silenceofWT/DigitalClock-verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219251304
git clone --depth 1 --no-tags https://github.com/atxarib99/ALUVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220337905
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-GreenBeret.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219228794
git clone --depth 1 --no-tags https://github.com/nagaokayuji/FPGA-Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219917900
git clone --depth 1 --no-tags https://github.com/GaryBecker77479/AppleFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219376697
git clone --depth 1 --no-tags https://github.com/MichaelMelkor/General_Aurora_Intf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220421726
git clone --depth 1 --no-tags https://github.com/Aditya-11/RNBIP-2-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218779832
git clone --depth 1 --no-tags https://github.com/esophagus-now/ye_olde_verilogge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224883518
git clone --depth 1 --no-tags https://github.com/korasik/SAS_LR2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223773661
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/MobileNet_FPGA_MNIST_letters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220976614
git clone --depth 1 --no-tags https://github.com/yzy19900402/uDMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224890496
git clone --depth 1 --no-tags https://github.com/josh-bone/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221055354
git clone --depth 1 --no-tags https://github.com/Arjun-B-J/Elevator---verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220825955
git clone --depth 1 --no-tags https://github.com/Hide-on-bush2/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220588117
git clone --depth 1 --no-tags https://github.com/CRThu/AZPR_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220972593
git clone --depth 1 --no-tags https://github.com/Verdvana/CORDIC_SinCos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223932316
git clone --depth 1 --no-tags https://github.com/Arkaeriit/reflet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224537246
git clone --depth 1 --no-tags https://github.com/sazczmh/AD9284_LVDS_Official-_Reference_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218999364
git clone --depth 1 --no-tags https://github.com/shreyas1998/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219746329
git clone --depth 1 --no-tags https://github.com/gromero/ecp5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218142757
git clone --depth 1 --no-tags https://github.com/emsec/ImpeccableCircuitsII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223782125
git clone --depth 1 --no-tags https://github.com/cacauvicosa/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219334039
git clone --depth 1 --no-tags https://github.com/erictaur/Large-Scale-Reconfigurable-Neuromorphic-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223770511
git clone --depth 1 --no-tags https://github.com/shreyas1998/AES_128-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219752625
git clone --depth 1 --no-tags https://github.com/racerxdl/fpgaserialterminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223511054
git clone --depth 1 --no-tags https://github.com/hruskraj/MIPS32-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225003567
git clone --depth 1 --no-tags https://github.com/iabhishekdas/burstErrorCorrection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222459714
git clone --depth 1 --no-tags https://github.com/esden/hadbadge2019_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221572566
git clone --depth 1 --no-tags https://github.com/hubmartin/CYC1000_FPGA_LVDS_DISPLAY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221495072
git clone --depth 1 --no-tags https://github.com/UT-LCA/softmax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218993893
git clone --depth 1 --no-tags https://github.com/sibanez12/perc-p4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219704657
git clone --depth 1 --no-tags https://github.com/Sanskar777/Dynamic-branch-predictor-in-pipelined-processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222495768
git clone --depth 1 --no-tags https://github.com/nmikstas/cmos-camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223339096
git clone --depth 1 --no-tags https://github.com/yoshiV3/MontgomeryDDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222472788
git clone --depth 1 --no-tags https://github.com/yumaueda/selevy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224505980
git clone --depth 1 --no-tags https://github.com/aklsh/Hephaestus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224632212
git clone --depth 1 --no-tags https://github.com/varkenvarken/fpga-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223186037
git clone --depth 1 --no-tags https://github.com/Raven-Beholder/OPEN-HUST-EIC-EXCELLENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222679692
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/FFT-Hardware-Architectures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219219909
git clone --depth 1 --no-tags https://github.com/Verdvana/FIR_Low_Pass_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220004625
git clone --depth 1 --no-tags https://github.com/Mifan-rabbit/DigitalCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218404347
git clone --depth 1 --no-tags https://github.com/FourierX9/FPGA_Wave_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220260615
git clone --depth 1 --no-tags https://github.com/ekiwi/picojava2-archive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221578426
git clone --depth 1 --no-tags https://github.com/americobarros/ece241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223065231
git clone --depth 1 --no-tags https://github.com/Rigoaguia/hamming_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218826346
git clone --depth 1 --no-tags https://github.com/mattvenn/rgb_panel_supercon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222145064
git clone --depth 1 --no-tags https://github.com/ngdxzy/AXI_DRP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224950678
git clone --depth 1 --no-tags https://github.com/ekoehn/OTDR_KC705.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223409655
git clone --depth 1 --no-tags https://github.com/smiling-boy-zixi/Anlogic_FPGA_shopping_car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223706798
git clone --depth 1 --no-tags https://github.com/luppp22/CelluarAutomata_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224412909
git clone --depth 1 --no-tags https://github.com/aut-ce/CE202-LC-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221162783
git clone --depth 1 --no-tags https://github.com/Chaojidajian/HDL-bits-answer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221096388
git clone --depth 1 --no-tags https://github.com/GabeRoque97/CMPE-140-Assignment-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223028672
git clone --depth 1 --no-tags https://github.com/wdevore/Verilog-7400-TTLs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222164910
git clone --depth 1 --no-tags https://github.com/family5love/FPGA_UART2XINTF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223744384
git clone --depth 1 --no-tags https://github.com/JustinBaldock/Remake-A2320.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221369533
git clone --depth 1 --no-tags https://github.com/KevinPal/FPGA-3D-Renderer-ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222040672
git clone --depth 1 --no-tags https://github.com/Stenardt-9002/Verilog-files-VLSI-course-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224907385
git clone --depth 1 --no-tags https://github.com/BreezeLv/FireBoyAndIceGirl_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220393975
git clone --depth 1 --no-tags https://github.com/chrisblutz/digital-design-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223070051
git clone --depth 1 --no-tags https://github.com/Cem-Gulec/18-bit-Processor-in-Logisim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223606101
git clone --depth 1 --no-tags https://github.com/ec311/whack_a_mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220869564
git clone --depth 1 --no-tags https://github.com/mohsenfayyaz/CAD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225062481
git clone --depth 1 --no-tags https://github.com/come2ry/cpu_ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220183505
git clone --depth 1 --no-tags https://github.com/steveicarus/sandylinux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220117840
git clone --depth 1 --no-tags https://github.com/PR085/A-Remote-Hand-Gesture-Recognition-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218761027
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-SolomonsKey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222053001
git clone --depth 1 --no-tags https://github.com/Tauheed-Elahee/FPGA-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223852072
git clone --depth 1 --no-tags https://github.com/hershey890/fpga-fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221328188
git clone --depth 1 --no-tags https://github.com/lord8266/prefix_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222264295
git clone --depth 1 --no-tags https://github.com/shreyas1998/Floating-Point-Unit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219757620
git clone --depth 1 --no-tags https://github.com/1211562881/ProjectDepot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224395220
git clone --depth 1 --no-tags https://github.com/CRThu/PipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222935681
git clone --depth 1 --no-tags https://github.com/lastweek/FPGA-icape3-references.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221099382
git clone --depth 1 --no-tags https://github.com/Marslanali/fpga_vertex_6_gtx_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224693828
git clone --depth 1 --no-tags https://github.com/Bo-Yuan-Huang/garnet-ila.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220749260
git clone --depth 1 --no-tags https://github.com/JanithGan/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220805809
git clone --depth 1 --no-tags https://github.com/weiyi-li/Multi-function-Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220466164
git clone --depth 1 --no-tags https://github.com/olofk/ca_workshop_munich.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220786908
git clone --depth 1 --no-tags https://github.com/tingfengx/GOMOKU-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219071476
git clone --depth 1 --no-tags https://github.com/Mohamed-Elesaily/MipSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222143411
git clone --depth 1 --no-tags https://github.com/aaronferrucci/ov7670_fifo_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218072031
git clone --depth 1 --no-tags https://github.com/raghavgoyal283/Cache-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220955065
git clone --depth 1 --no-tags https://github.com/Kavya-Shekar/Sequential-Binary-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223924956
git clone --depth 1 --no-tags https://github.com/GaryBecker77479/OsiFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219378523
git clone --depth 1 --no-tags https://github.com/dyzhangzz/FPGA-based-image-rotation-control-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223745403
git clone --depth 1 --no-tags https://github.com/rootEnginear/CPE223_XO-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224766688
git clone --depth 1 --no-tags https://github.com/zsmn/sd_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223652866
git clone --depth 1 --no-tags https://github.com/manishgargpro/ECE414_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219877766
git clone --depth 1 --no-tags https://github.com/kamaboko123/kanade32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220262286
git clone --depth 1 --no-tags https://github.com/aarya-arun/DDCO-Shift-Register-and-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219271603
git clone --depth 1 --no-tags https://github.com/h4midf/verilog_4bit_rca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222132259
git clone --depth 1 --no-tags https://github.com/flyfishR/Tang_E203_Mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221858408
git clone --depth 1 --no-tags https://github.com/tasneemtoolba/fpgacalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224024597
git clone --depth 1 --no-tags https://github.com/cwsimmons/raw3270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222566471
