# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/imports/Element/xor32.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/imports/Element/srl32.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/imports/Element/SignalExt_32.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/imports/Element/or32.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/imports/Element/nor32.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/imports/Element/and32.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/imports/Element/addc_32.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_32.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../lab3_4.srcs/sim_1/new/test_for_alu.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
