Timing Analyzer report for ROM
Mon Oct 24 19:14:13 2016
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'sw_clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.530 ns                                       ; rom_add[2]                                                                                                  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; --         ; sw_clk   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.810 ns                                       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]                          ; rom_out[0]                                                                                                  ; sw_clk     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.847 ns                                      ; rom_add[4]                                                                                                  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; --         ; sw_clk   ; 0            ;
; Clock Setup: 'sw_clk'        ; N/A   ; None          ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]                          ; sw_clk     ; sw_clk   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                             ;                                                                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C20Q240C8       ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; sw_clk          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw_clk'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                        ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[14] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[13] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[12] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[11] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[10] ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[9]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[8]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[7]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[6]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[6]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[6]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[6]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[6]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[6]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[5]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[4]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[3]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[2]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[1]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]  ; sw_clk     ; sw_clk   ; None                        ; None                      ; 3.641 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                          ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.530 ns   ; rom_add[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; sw_clk   ;
; N/A   ; None         ; 5.269 ns   ; rom_add[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; sw_clk   ;
; N/A   ; None         ; 5.204 ns   ; rom_add[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; sw_clk   ;
; N/A   ; None         ; 5.190 ns   ; rom_add[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; sw_clk   ;
; N/A   ; None         ; 5.186 ns   ; rom_add[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; sw_clk   ;
; N/A   ; None         ; 5.160 ns   ; rom_add[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; sw_clk   ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                ; To          ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 8.810 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]  ; rom_out[0]  ; sw_clk     ;
; N/A   ; None         ; 8.775 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[2]  ; rom_out[2]  ; sw_clk     ;
; N/A   ; None         ; 8.752 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[1]  ; rom_out[1]  ; sw_clk     ;
; N/A   ; None         ; 8.742 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[3]  ; rom_out[3]  ; sw_clk     ;
; N/A   ; None         ; 8.742 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[4]  ; rom_out[4]  ; sw_clk     ;
; N/A   ; None         ; 8.499 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[9]  ; rom_out[9]  ; sw_clk     ;
; N/A   ; None         ; 8.478 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[11] ; rom_out[11] ; sw_clk     ;
; N/A   ; None         ; 8.442 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[8]  ; rom_out[8]  ; sw_clk     ;
; N/A   ; None         ; 8.415 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[5]  ; rom_out[5]  ; sw_clk     ;
; N/A   ; None         ; 8.405 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[10] ; rom_out[10] ; sw_clk     ;
; N/A   ; None         ; 8.398 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[12] ; rom_out[12] ; sw_clk     ;
; N/A   ; None         ; 8.397 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[6]  ; rom_out[6]  ; sw_clk     ;
; N/A   ; None         ; 8.395 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[7]  ; rom_out[7]  ; sw_clk     ;
; N/A   ; None         ; 8.167 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15] ; rom_out[15] ; sw_clk     ;
; N/A   ; None         ; 8.134 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[13] ; rom_out[13] ; sw_clk     ;
; N/A   ; None         ; 8.126 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[14] ; rom_out[14] ; sw_clk     ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                            ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                          ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -4.847 ns ; rom_add[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4 ; sw_clk   ;
; N/A           ; None        ; -4.873 ns ; rom_add[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0 ; sw_clk   ;
; N/A           ; None        ; -4.877 ns ; rom_add[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg3 ; sw_clk   ;
; N/A           ; None        ; -4.891 ns ; rom_add[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg1 ; sw_clk   ;
; N/A           ; None        ; -4.956 ns ; rom_add[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg5 ; sw_clk   ;
; N/A           ; None        ; -5.217 ns ; rom_add[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2 ; sw_clk   ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Mon Oct 24 19:14:13 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ROM -c ROM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "sw_clk" is an undefined clock
Info: Clock "sw_clk" Internal fmax is restricted to 180.05 MHz between source memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15]"
    Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 3.641 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15]'
            Info: Total cell delay = 3.641 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.020 ns
            Info: + Shortest clock path from clock "sw_clk" to destination memory is 2.965 ns
                Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
                Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.815 ns) = 2.965 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[15]'
                Info: Total cell delay = 1.835 ns ( 61.89 % )
                Info: Total interconnect delay = 1.130 ns ( 38.11 % )
            Info: - Longest clock path from clock "sw_clk" to source memory is 2.985 ns
                Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
                Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 1.855 ns ( 62.14 % )
                Info: Total interconnect delay = 1.130 ns ( 37.86 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "rom_add[2]", clock pin = "sw_clk") is 5.530 ns
    Info: + Longest pin to memory delay is 8.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_14; Fanout = 1; PIN Node = 'rom_add[2]'
        Info: 2: + IC(7.438 ns) + CELL(0.176 ns) = 8.469 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.031 ns ( 12.17 % )
        Info: Total interconnect delay = 7.438 ns ( 87.83 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "sw_clk" to destination memory is 2.985 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.855 ns ( 62.14 % )
        Info: Total interconnect delay = 1.130 ns ( 37.86 % )
Info: tco from clock "sw_clk" to destination pin "rom_out[0]" through memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]" is 8.810 ns
    Info: + Longest clock path from clock "sw_clk" to source memory is 2.965 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.815 ns) = 2.965 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]'
        Info: Total cell delay = 1.835 ns ( 61.89 % )
        Info: Total interconnect delay = 1.130 ns ( 38.11 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 5.585 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|q_a[0]'
        Info: 2: + IC(2.460 ns) + CELL(3.016 ns) = 5.585 ns; Loc. = PIN_161; Fanout = 0; PIN Node = 'rom_out[0]'
        Info: Total cell delay = 3.125 ns ( 55.95 % )
        Info: Total interconnect delay = 2.460 ns ( 44.05 % )
Info: th for memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "rom_add[4]", clock pin = "sw_clk") is -4.847 ns
    Info: + Longest clock path from clock "sw_clk" to destination memory is 2.985 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'sw_clk~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.855 ns ( 62.14 % )
        Info: Total interconnect delay = 1.130 ns ( 37.86 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 8.099 ns
        Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_11; Fanout = 1; PIN Node = 'rom_add[4]'
        Info: 2: + IC(7.068 ns) + CELL(0.176 ns) = 8.099 ns; Loc. = M4K_X41_Y22; Fanout = 16; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nnv:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.031 ns ( 12.73 % )
        Info: Total interconnect delay = 7.068 ns ( 87.27 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Mon Oct 24 19:14:13 2016
    Info: Elapsed time: 00:00:00


