{
  "module_name": "imx8mq-clock.h",
  "hash_id": "f9a77c6b12efa37fef85f1c3ba608d8366aa4b0dd352aee5e4319d4d36c7620c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx8mq-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX8MQ_H\n#define __DT_BINDINGS_CLOCK_IMX8MQ_H\n\n#define IMX8MQ_CLK_DUMMY\t\t0\n#define IMX8MQ_CLK_32K\t\t\t1\n#define IMX8MQ_CLK_25M\t\t\t2\n#define IMX8MQ_CLK_27M\t\t\t3\n#define IMX8MQ_CLK_EXT1\t\t\t4\n#define IMX8MQ_CLK_EXT2\t\t\t5\n#define IMX8MQ_CLK_EXT3\t\t\t6\n#define IMX8MQ_CLK_EXT4\t\t\t7\n\n \n \n \n#define IMX8MQ_ARM_PLL_REF_SEL\t\t8\n#define IMX8MQ_ARM_PLL_REF_DIV\t\t9\n#define IMX8MQ_ARM_PLL\t\t\t10\n#define IMX8MQ_ARM_PLL_BYPASS\t\t11\n#define IMX8MQ_ARM_PLL_OUT\t\t12\n\n \n#define IMX8MQ_GPU_PLL_REF_SEL\t\t13\n#define IMX8MQ_GPU_PLL_REF_DIV\t\t14\n#define IMX8MQ_GPU_PLL\t\t\t15\n#define IMX8MQ_GPU_PLL_BYPASS\t\t16\n#define IMX8MQ_GPU_PLL_OUT\t\t17\n\n \n#define IMX8MQ_VPU_PLL_REF_SEL\t\t18\n#define IMX8MQ_VPU_PLL_REF_DIV\t\t19\n#define IMX8MQ_VPU_PLL\t\t\t20\n#define IMX8MQ_VPU_PLL_BYPASS\t\t21\n#define IMX8MQ_VPU_PLL_OUT\t\t22\n\n \n#define IMX8MQ_AUDIO_PLL1_REF_SEL\t23\n#define IMX8MQ_AUDIO_PLL1_REF_DIV\t24\n#define IMX8MQ_AUDIO_PLL1\t\t25\n#define IMX8MQ_AUDIO_PLL1_BYPASS\t26\n#define IMX8MQ_AUDIO_PLL1_OUT\t\t27\n\n \n#define IMX8MQ_AUDIO_PLL2_REF_SEL\t28\n#define IMX8MQ_AUDIO_PLL2_REF_DIV\t29\n#define IMX8MQ_AUDIO_PLL2\t\t30\n#define IMX8MQ_AUDIO_PLL2_BYPASS\t31\n#define IMX8MQ_AUDIO_PLL2_OUT\t\t32\n\n \n#define IMX8MQ_VIDEO_PLL1_REF_SEL\t33\n#define IMX8MQ_VIDEO_PLL1_REF_DIV\t34\n#define IMX8MQ_VIDEO_PLL1\t\t35\n#define IMX8MQ_VIDEO_PLL1_BYPASS\t36\n#define IMX8MQ_VIDEO_PLL1_OUT\t\t37\n\n \n#define IMX8MQ_SYS1_PLL1_REF_SEL\t38\n#define IMX8MQ_SYS1_PLL1_REF_DIV\t39\n#define IMX8MQ_SYS1_PLL1\t\t40\n#define IMX8MQ_SYS1_PLL1_OUT\t\t41\n#define IMX8MQ_SYS1_PLL1_OUT_DIV\t42\n#define IMX8MQ_SYS1_PLL2\t\t43\n#define IMX8MQ_SYS1_PLL2_DIV\t\t44\n#define IMX8MQ_SYS1_PLL2_OUT\t\t45\n\n \n#define IMX8MQ_SYS2_PLL1_REF_SEL\t46\n#define IMX8MQ_SYS2_PLL1_REF_DIV\t47\n#define IMX8MQ_SYS2_PLL1\t\t48\n#define IMX8MQ_SYS2_PLL1_OUT\t\t49\n#define IMX8MQ_SYS2_PLL1_OUT_DIV\t50\n#define IMX8MQ_SYS2_PLL2\t\t51\n#define IMX8MQ_SYS2_PLL2_DIV\t\t52\n#define IMX8MQ_SYS2_PLL2_OUT\t\t53\n\n \n#define IMX8MQ_SYS3_PLL1_REF_SEL\t54\n#define IMX8MQ_SYS3_PLL1_REF_DIV\t55\n#define IMX8MQ_SYS3_PLL1\t\t56\n#define IMX8MQ_SYS3_PLL1_OUT\t\t57\n#define IMX8MQ_SYS3_PLL1_OUT_DIV\t58\n#define IMX8MQ_SYS3_PLL2\t\t59\n#define IMX8MQ_SYS3_PLL2_DIV\t\t60\n#define IMX8MQ_SYS3_PLL2_OUT\t\t61\n\n \n#define IMX8MQ_DRAM_PLL1_REF_SEL\t62\n#define IMX8MQ_DRAM_PLL1_REF_DIV\t63\n#define IMX8MQ_DRAM_PLL1\t\t64\n#define IMX8MQ_DRAM_PLL1_OUT\t\t65\n#define IMX8MQ_DRAM_PLL1_OUT_DIV\t66\n#define IMX8MQ_DRAM_PLL2\t\t67\n#define IMX8MQ_DRAM_PLL2_DIV\t\t68\n#define IMX8MQ_DRAM_PLL2_OUT\t\t69\n\n \n#define IMX8MQ_SYS1_PLL_40M\t\t70\n#define IMX8MQ_SYS1_PLL_80M\t\t71\n#define IMX8MQ_SYS1_PLL_100M\t\t72\n#define IMX8MQ_SYS1_PLL_133M\t\t73\n#define IMX8MQ_SYS1_PLL_160M\t\t74\n#define IMX8MQ_SYS1_PLL_200M\t\t75\n#define IMX8MQ_SYS1_PLL_266M\t\t76\n#define IMX8MQ_SYS1_PLL_400M\t\t77\n#define IMX8MQ_SYS1_PLL_800M\t\t78\n\n#define IMX8MQ_SYS2_PLL_50M\t\t79\n#define IMX8MQ_SYS2_PLL_100M\t\t80\n#define IMX8MQ_SYS2_PLL_125M\t\t81\n#define IMX8MQ_SYS2_PLL_166M\t\t82\n#define IMX8MQ_SYS2_PLL_200M\t\t83\n#define IMX8MQ_SYS2_PLL_250M\t\t84\n#define IMX8MQ_SYS2_PLL_333M\t\t85\n#define IMX8MQ_SYS2_PLL_500M\t\t86\n#define IMX8MQ_SYS2_PLL_1000M\t\t87\n\n \n \n#define IMX8MQ_CLK_A53_SRC\t\t88\n#define IMX8MQ_CLK_A53_CG\t\t89\n#define IMX8MQ_CLK_A53_DIV\t\t90\n \n#define IMX8MQ_CLK_M4_SRC\t\t91\n#define IMX8MQ_CLK_M4_CG\t\t92\n#define IMX8MQ_CLK_M4_DIV\t\t93\n \n#define IMX8MQ_CLK_VPU_SRC\t\t94\n#define IMX8MQ_CLK_VPU_CG\t\t95\n#define IMX8MQ_CLK_VPU_DIV\t\t96\n \n#define IMX8MQ_CLK_GPU_CORE_SRC\t\t97\n#define IMX8MQ_CLK_GPU_CORE_CG\t\t98\n#define IMX8MQ_CLK_GPU_CORE_DIV\t\t99\n \n#define IMX8MQ_CLK_GPU_SHADER_SRC\t100\n#define IMX8MQ_CLK_GPU_SHADER_CG\t101\n#define IMX8MQ_CLK_GPU_SHADER_DIV\t102\n\n \n \n#define IMX8MQ_CLK_MAIN_AXI\t\t103\n \n#define IMX8MQ_CLK_ENET_AXI\t\t104\n \n#define IMX8MQ_CLK_NAND_USDHC_BUS\t105\n \n#define IMX8MQ_CLK_VPU_BUS\t\t106\n \n#define IMX8MQ_CLK_DISP_AXI\t\t107\n \n#define IMX8MQ_CLK_DISP_APB\t\t108\n \n#define IMX8MQ_CLK_DISP_RTRM\t\t109\n \n#define IMX8MQ_CLK_USB_BUS\t\t110\n \n#define IMX8MQ_CLK_GPU_AXI\t\t111\n \n#define IMX8MQ_CLK_GPU_AHB\t\t112\n \n#define IMX8MQ_CLK_NOC\t\t\t113\n \n#define IMX8MQ_CLK_NOC_APB\t\t115\n\n \n#define IMX8MQ_CLK_AHB\t\t\t116\n \n#define IMX8MQ_CLK_AUDIO_AHB\t\t117\n\n \n#define IMX8MQ_CLK_DRAM_ALT\t\t118\n \n#define IMX8MQ_CLK_DRAM_APB\t\t119\n \n#define IMX8MQ_CLK_VPU_G1\t\t120\n \n#define IMX8MQ_CLK_VPU_G2\t\t121\n \n#define IMX8MQ_CLK_DISP_DTRC\t\t122\n \n#define IMX8MQ_CLK_DISP_DC8000\t\t123\n \n#define IMX8MQ_CLK_PCIE1_CTRL\t\t124\n \n#define IMX8MQ_CLK_PCIE1_PHY\t\t125\n \n#define IMX8MQ_CLK_PCIE1_AUX\t\t126\n \n#define IMX8MQ_CLK_DC_PIXEL\t\t127\n \n#define IMX8MQ_CLK_LCDIF_PIXEL\t\t128\n \n#define IMX8MQ_CLK_SAI1\t\t\t129\n\n#define IMX8MQ_CLK_SAI2\t\t\t130\n\n#define IMX8MQ_CLK_SAI3\t\t\t131\n\n#define IMX8MQ_CLK_SAI4\t\t\t132\n\n#define IMX8MQ_CLK_SAI5\t\t\t133\n\n#define IMX8MQ_CLK_SAI6\t\t\t134\n \n#define IMX8MQ_CLK_SPDIF1\t\t135\n \n#define IMX8MQ_CLK_SPDIF2\t\t136\n \n#define IMX8MQ_CLK_ENET_REF\t\t137\n \n#define IMX8MQ_CLK_ENET_TIMER\t\t138\n \n#define IMX8MQ_CLK_ENET_PHY_REF\t\t139\n \n#define IMX8MQ_CLK_NAND\t\t\t140\n \n#define IMX8MQ_CLK_QSPI\t\t\t141\n \n#define IMX8MQ_CLK_USDHC1\t\t142\n \n#define IMX8MQ_CLK_USDHC2\t\t143\n \n#define IMX8MQ_CLK_I2C1\t\t\t144\n \n#define IMX8MQ_CLK_I2C2\t\t\t145\n \n#define IMX8MQ_CLK_I2C3\t\t\t146\n \n#define IMX8MQ_CLK_I2C4\t\t\t147\n \n#define IMX8MQ_CLK_UART1\t\t148\n \n#define IMX8MQ_CLK_UART2\t\t149\n \n#define IMX8MQ_CLK_UART3\t\t150\n \n#define IMX8MQ_CLK_UART4\t\t151\n \n#define IMX8MQ_CLK_USB_CORE_REF\t\t152\n \n#define IMX8MQ_CLK_USB_PHY_REF\t\t153\n \n#define IMX8MQ_CLK_ECSPI1\t\t154\n \n#define IMX8MQ_CLK_ECSPI2\t\t155\n \n#define IMX8MQ_CLK_PWM1\t\t\t156\n \n#define IMX8MQ_CLK_PWM2\t\t\t157\n \n#define IMX8MQ_CLK_PWM3\t\t\t158\n \n#define IMX8MQ_CLK_PWM4\t\t\t159\n \n#define IMX8MQ_CLK_GPT1\t\t\t160\n \n#define IMX8MQ_CLK_WDOG\t\t\t161\n \n#define IMX8MQ_CLK_WRCLK\t\t162\n \n#define IMX8MQ_CLK_DSI_CORE\t\t163\n \n#define IMX8MQ_CLK_DSI_PHY_REF\t\t164\n \n#define IMX8MQ_CLK_DSI_DBI\t\t165\n \n#define IMX8MQ_CLK_DSI_ESC\t\t166\n \n#define IMX8MQ_CLK_CSI1_CORE\t\t167\n \n#define IMX8MQ_CLK_CSI1_PHY_REF\t\t168\n \n#define IMX8MQ_CLK_CSI1_ESC\t\t169\n \n#define IMX8MQ_CLK_CSI2_CORE\t\t170\n \n#define IMX8MQ_CLK_CSI2_PHY_REF\t\t171\n \n#define IMX8MQ_CLK_CSI2_ESC\t\t172\n \n#define IMX8MQ_CLK_PCIE2_CTRL\t\t173\n \n#define IMX8MQ_CLK_PCIE2_PHY\t\t174\n \n#define IMX8MQ_CLK_PCIE2_AUX\t\t175\n \n#define IMX8MQ_CLK_ECSPI3\t\t176\n\n \n#define IMX8MQ_CLK_A53_ROOT\t\t\t177\n#define IMX8MQ_CLK_DRAM_ROOT\t\t\t178\n#define IMX8MQ_CLK_ECSPI1_ROOT\t\t\t179\n#define IMX8MQ_CLK_ECSPI2_ROOT\t\t\t180\n#define IMX8MQ_CLK_ECSPI3_ROOT\t\t\t181\n#define IMX8MQ_CLK_ENET1_ROOT\t\t\t182\n#define IMX8MQ_CLK_GPT1_ROOT\t\t\t183\n#define IMX8MQ_CLK_I2C1_ROOT\t\t\t184\n#define IMX8MQ_CLK_I2C2_ROOT\t\t\t185\n#define IMX8MQ_CLK_I2C3_ROOT\t\t\t186\n#define IMX8MQ_CLK_I2C4_ROOT\t\t\t187\n#define IMX8MQ_CLK_M4_ROOT\t\t\t188\n#define IMX8MQ_CLK_PCIE1_ROOT\t\t\t189\n#define IMX8MQ_CLK_PCIE2_ROOT\t\t\t190\n#define IMX8MQ_CLK_PWM1_ROOT\t\t\t191\n#define IMX8MQ_CLK_PWM2_ROOT\t\t\t192\n#define IMX8MQ_CLK_PWM3_ROOT\t\t\t193\n#define IMX8MQ_CLK_PWM4_ROOT\t\t\t194\n#define IMX8MQ_CLK_QSPI_ROOT\t\t\t195\n#define IMX8MQ_CLK_SAI1_ROOT\t\t\t196\n#define IMX8MQ_CLK_SAI2_ROOT\t\t\t197\n#define IMX8MQ_CLK_SAI3_ROOT\t\t\t198\n#define IMX8MQ_CLK_SAI4_ROOT\t\t\t199\n#define IMX8MQ_CLK_SAI5_ROOT\t\t\t200\n#define IMX8MQ_CLK_SAI6_ROOT\t\t\t201\n#define IMX8MQ_CLK_UART1_ROOT\t\t\t202\n#define IMX8MQ_CLK_UART2_ROOT\t\t\t203\n#define IMX8MQ_CLK_UART3_ROOT\t\t\t204\n#define IMX8MQ_CLK_UART4_ROOT\t\t\t205\n#define IMX8MQ_CLK_USB1_CTRL_ROOT\t\t206\n#define IMX8MQ_CLK_USB2_CTRL_ROOT\t\t207\n#define IMX8MQ_CLK_USB1_PHY_ROOT\t\t208\n#define IMX8MQ_CLK_USB2_PHY_ROOT\t\t209\n#define IMX8MQ_CLK_USDHC1_ROOT\t\t\t210\n#define IMX8MQ_CLK_USDHC2_ROOT\t\t\t211\n#define IMX8MQ_CLK_WDOG1_ROOT\t\t\t212\n#define IMX8MQ_CLK_WDOG2_ROOT\t\t\t213\n#define IMX8MQ_CLK_WDOG3_ROOT\t\t\t214\n#define IMX8MQ_CLK_GPU_ROOT\t\t\t215\n#define IMX8MQ_CLK_HEVC_ROOT\t\t\t216\n#define IMX8MQ_CLK_AVC_ROOT\t\t\t217\n#define IMX8MQ_CLK_VP9_ROOT\t\t\t218\n#define IMX8MQ_CLK_HEVC_INTER_ROOT\t\t219\n#define IMX8MQ_CLK_DISP_ROOT\t\t\t220\n#define IMX8MQ_CLK_HDMI_ROOT\t\t\t221\n#define IMX8MQ_CLK_HDMI_PHY_ROOT\t\t222\n#define IMX8MQ_CLK_VPU_DEC_ROOT\t\t\t223\n#define IMX8MQ_CLK_CSI1_ROOT\t\t\t224\n#define IMX8MQ_CLK_CSI2_ROOT\t\t\t225\n#define IMX8MQ_CLK_RAWNAND_ROOT\t\t\t226\n#define IMX8MQ_CLK_SDMA1_ROOT\t\t\t227\n#define IMX8MQ_CLK_SDMA2_ROOT\t\t\t228\n#define IMX8MQ_CLK_VPU_G1_ROOT\t\t\t229\n#define IMX8MQ_CLK_VPU_G2_ROOT\t\t\t230\n\n \n#define IMX8MQ_SYS1_PLL_OUT\t\t\t231\n#define IMX8MQ_SYS2_PLL_OUT\t\t\t232\n#define IMX8MQ_SYS3_PLL_OUT\t\t\t233\n#define IMX8MQ_DRAM_PLL_OUT\t\t\t234\n\n#define IMX8MQ_GPT_3M_CLK\t\t\t235\n\n#define IMX8MQ_CLK_IPG_ROOT\t\t\t236\n#define IMX8MQ_CLK_IPG_AUDIO_ROOT\t\t237\n#define IMX8MQ_CLK_SAI1_IPG\t\t\t238\n#define IMX8MQ_CLK_SAI2_IPG\t\t\t239\n#define IMX8MQ_CLK_SAI3_IPG\t\t\t240\n#define IMX8MQ_CLK_SAI4_IPG\t\t\t241\n#define IMX8MQ_CLK_SAI5_IPG\t\t\t242\n#define IMX8MQ_CLK_SAI6_IPG\t\t\t243\n\n \n \n#define IMX8MQ_CLK_DSI_AHB\t\t\t244\n \n#define IMX8MQ_CLK_DSI_IPG_DIV                  245\n\n#define IMX8MQ_CLK_TMU_ROOT\t\t\t246\n\n \n#define IMX8MQ_CLK_DISP_AXI_ROOT\t\t247\n#define IMX8MQ_CLK_DISP_APB_ROOT\t\t248\n#define IMX8MQ_CLK_DISP_RTRM_ROOT\t\t249\n\n#define IMX8MQ_CLK_OCOTP_ROOT\t\t\t250\n\n#define IMX8MQ_CLK_DRAM_ALT_ROOT\t\t251\n#define IMX8MQ_CLK_DRAM_CORE\t\t\t252\n\n#define IMX8MQ_CLK_MU_ROOT\t\t\t253\n#define IMX8MQ_VIDEO2_PLL_OUT\t\t\t254\n\n#define IMX8MQ_CLK_CLKO2\t\t\t255\n\n#define IMX8MQ_CLK_NAND_USDHC_BUS_RAWNAND_CLK\t256\n\n#define IMX8MQ_CLK_CLKO1\t\t\t257\n#define IMX8MQ_CLK_ARM\t\t\t\t258\n\n#define IMX8MQ_CLK_GPIO1_ROOT\t\t\t259\n#define IMX8MQ_CLK_GPIO2_ROOT\t\t\t260\n#define IMX8MQ_CLK_GPIO3_ROOT\t\t\t261\n#define IMX8MQ_CLK_GPIO4_ROOT\t\t\t262\n#define IMX8MQ_CLK_GPIO5_ROOT\t\t\t263\n\n#define IMX8MQ_CLK_SNVS_ROOT\t\t\t264\n#define IMX8MQ_CLK_GIC\t\t\t\t265\n\n#define IMX8MQ_VIDEO2_PLL1_REF_SEL\t\t266\n\n#define IMX8MQ_CLK_GPU_CORE\t\t\t285\n#define IMX8MQ_CLK_GPU_SHADER\t\t\t286\n#define IMX8MQ_CLK_M4_CORE\t\t\t287\n#define IMX8MQ_CLK_VPU_CORE\t\t\t288\n\n#define IMX8MQ_CLK_A53_CORE\t\t\t289\n\n#define IMX8MQ_CLK_MON_AUDIO_PLL1_DIV\t\t290\n#define IMX8MQ_CLK_MON_AUDIO_PLL2_DIV\t\t291\n#define IMX8MQ_CLK_MON_VIDEO_PLL1_DIV\t\t292\n#define IMX8MQ_CLK_MON_GPU_PLL_DIV\t\t293\n#define IMX8MQ_CLK_MON_VPU_PLL_DIV\t\t294\n#define IMX8MQ_CLK_MON_ARM_PLL_DIV\t\t295\n#define IMX8MQ_CLK_MON_SYS_PLL1_DIV\t\t296\n#define IMX8MQ_CLK_MON_SYS_PLL2_DIV\t\t297\n#define IMX8MQ_CLK_MON_SYS_PLL3_DIV\t\t298\n#define IMX8MQ_CLK_MON_DRAM_PLL_DIV\t\t299\n#define IMX8MQ_CLK_MON_VIDEO_PLL2_DIV\t\t300\n#define IMX8MQ_CLK_MON_SEL\t\t\t301\n#define IMX8MQ_CLK_MON_CLK2_OUT\t\t\t302\n\n#define IMX8MQ_CLK_END\t\t\t\t303\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}