Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat Nov 14 17:58:23 2020
| Host         : DESKTOP-ZOHAR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.036        0.000                      0                 3482        0.042        0.000                      0                 3482        9.146        0.000                       0                  1538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.187        0.000                      0                 2900        0.042        0.000                      0                 2900        9.146        0.000                       0                  1538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.036        0.000                      0                  582        0.792        0.000                      0                  582  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.423    21.722    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.187    

Slack (MET) :             14.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.423    21.722    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.187    

Slack (MET) :             14.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.423    21.722    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.187    

Slack (MET) :             14.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.423    21.722    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.187    

Slack (MET) :             14.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.423    21.722    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.187    

Slack (MET) :             14.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.423    21.722    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.187    

Slack (MET) :             14.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.423    21.722    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.187    

Slack (MET) :             14.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.423    21.722    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.187    

Slack (MET) :             14.258ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X17Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.352    21.793    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         21.793    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.258    

Slack (MET) :             14.258ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.538ns (10.705%)  route 4.488ns (89.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.938     7.535    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h_n_1
    SLICE_X17Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.258    22.250    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.197    22.447    
                         clock uncertainty           -0.302    22.145    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.352    21.793    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         21.793    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 14.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/duty_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.472%)  route 0.205ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.567     0.908    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/slv_reg11_reg[22]/Q
                         net (fo=2, routed)           0.205     1.276    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/Q[22]
    SLICE_X8Y50          FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/duty_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aclk
    SLICE_X8Y50          FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/duty_r_reg[22]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.059     1.234    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/duty_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.226ns (53.284%)  route 0.198ns (46.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.198     1.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.098     1.347 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.347    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.187ns (42.386%)  route 0.254ns (57.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/Q
                         net (fo=1, routed)           0.254     1.318    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[36]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.364 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[36]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.548%)  route 0.177ns (54.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.177     1.248    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.886     1.256    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.227    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.174    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.388ns (80.866%)  route 0.092ns (19.134%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.561     0.902    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/s00_axi_aclk
    SLICE_X21Y48         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_r_reg[11]/Q
                         net (fo=2, routed)           0.091     1.134    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_r[11]
    SLICE_X20Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.179    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt[8]_i_2__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.288 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[8]_i_1__0_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.328 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.328    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[12]_i_1__0_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.381 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.381    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[16]_i_1__0_n_7
    SLICE_X20Y50         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.830     1.200    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/s00_axi_aclk
    SLICE_X20Y50         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[16]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y50         FDCE (Hold_fdce_C_D)         0.134     1.305    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.159%)  route 0.255ns (57.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/Q
                         net (fo=1, routed)           0.255     1.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[38]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.364 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[38]_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[38]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.296ns (65.172%)  route 0.158ns (34.828%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.562     0.903    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/s00_axi_aclk
    SLICE_X14Y50         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.128     1.031 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_r_reg[16]/Q
                         net (fo=2, routed)           0.158     1.189    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_r[16]
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.098     1.287 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt[16]_i_5__2/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt[16]_i_5__2_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.357 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.357    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[16]_i_1__2_n_7
    SLICE_X14Y49         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.832     1.202    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/s00_axi_aclk
    SLICE_X14Y49         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[16]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.105     1.278    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.797%)  route 0.101ns (44.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.101     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.071    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.401ns (81.371%)  route 0.092ns (18.629%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.561     0.902    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/s00_axi_aclk
    SLICE_X21Y48         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_r_reg[11]/Q
                         net (fo=2, routed)           0.091     1.134    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_r[11]
    SLICE_X20Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.179 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.179    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt[8]_i_2__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.288 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[8]_i_1__0_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.328 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.328    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[12]_i_1__0_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.394 r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.394    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[16]_i_1__0_n_5
    SLICE_X20Y50         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.830     1.200    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/s00_axi_aclk
    SLICE_X20Y50         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[18]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y50         FDCE (Hold_fdce_C_D)         0.134     1.305    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.523%)  route 0.231ns (58.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.231     1.318    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.886     1.256    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.227    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.227    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X3Y50    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X19Y43   design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X21Y47   design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X21Y48   design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X21Y49   design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X18Y48   design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X18Y48   design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X21Y48   design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X21Y50   design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/duty_r_reg[16]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X12Y48   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X12Y48   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X12Y48   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.036ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/duty_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 0.538ns (10.209%)  route 4.732ns (89.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 22.251 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        4.182     7.779    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/SR[0]
    SLICE_X14Y42         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/duty_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.259    22.251    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/s00_axi_aclk
    SLICE_X14Y42         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/duty_r_reg[0]/C
                         clock pessimism              0.197    22.448    
                         clock uncertainty           -0.302    22.146    
    SLICE_X14Y42         FDCE (Recov_fdce_C_CLR)     -0.331    21.815    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/duty_r_reg[0]
  -------------------------------------------------------------------
                         required time                         21.815    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                 14.036    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.538ns (10.387%)  route 4.642ns (89.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 22.234 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        4.092     7.689    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/SR[0]
    SLICE_X20Y52         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.241    22.234    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/s00_axi_aclk
    SLICE_X20Y52         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[24]/C
                         clock pessimism              0.101    22.334    
                         clock uncertainty           -0.302    22.032    
    SLICE_X20Y52         FDCE (Recov_fdce_C_CLR)     -0.258    21.774    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         21.774    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.538ns (10.387%)  route 4.642ns (89.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 22.234 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        4.092     7.689    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/SR[0]
    SLICE_X20Y52         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.241    22.234    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/s00_axi_aclk
    SLICE_X20Y52         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[25]/C
                         clock pessimism              0.101    22.334    
                         clock uncertainty           -0.302    22.032    
    SLICE_X20Y52         FDCE (Recov_fdce_C_CLR)     -0.258    21.774    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         21.774    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.538ns (10.387%)  route 4.642ns (89.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 22.234 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        4.092     7.689    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/SR[0]
    SLICE_X20Y52         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.241    22.234    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/s00_axi_aclk
    SLICE_X20Y52         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[26]/C
                         clock pessimism              0.101    22.334    
                         clock uncertainty           -0.302    22.032    
    SLICE_X20Y52         FDCE (Recov_fdce_C_CLR)     -0.258    21.774    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         21.774    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.538ns (10.387%)  route 4.642ns (89.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 22.234 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        4.092     7.689    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/SR[0]
    SLICE_X20Y52         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.241    22.234    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/s00_axi_aclk
    SLICE_X20Y52         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[27]/C
                         clock pessimism              0.101    22.334    
                         clock uncertainty           -0.302    22.032    
    SLICE_X20Y52         FDCE (Recov_fdce_C_CLR)     -0.258    21.774    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_1_h/period_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         21.774    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.274ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.538ns (10.692%)  route 4.494ns (89.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 22.251 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.944     7.541    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/SR[0]
    SLICE_X14Y47         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.259    22.251    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/s00_axi_aclk
    SLICE_X14Y47         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[10]/C
                         clock pessimism              0.197    22.448    
                         clock uncertainty           -0.302    22.146    
    SLICE_X14Y47         FDCE (Recov_fdce_C_CLR)     -0.331    21.815    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.815    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 14.274    

Slack (MET) :             14.274ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.538ns (10.692%)  route 4.494ns (89.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 22.251 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.944     7.541    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/SR[0]
    SLICE_X14Y47         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.259    22.251    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/s00_axi_aclk
    SLICE_X14Y47         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[11]/C
                         clock pessimism              0.197    22.448    
                         clock uncertainty           -0.302    22.146    
    SLICE_X14Y47         FDCE (Recov_fdce_C_CLR)     -0.331    21.815    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         21.815    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 14.274    

Slack (MET) :             14.274ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.538ns (10.692%)  route 4.494ns (89.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 22.251 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.944     7.541    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/SR[0]
    SLICE_X14Y47         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.259    22.251    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/s00_axi_aclk
    SLICE_X14Y47         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[8]/C
                         clock pessimism              0.197    22.448    
                         clock uncertainty           -0.302    22.146    
    SLICE_X14Y47         FDCE (Recov_fdce_C_CLR)     -0.331    21.815    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.815    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 14.274    

Slack (MET) :             14.274ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.538ns (10.692%)  route 4.494ns (89.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 22.251 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.944     7.541    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/SR[0]
    SLICE_X14Y47         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.259    22.251    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/s00_axi_aclk
    SLICE_X14Y47         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[9]/C
                         clock pessimism              0.197    22.448    
                         clock uncertainty           -0.302    22.146    
    SLICE_X14Y47         FDCE (Recov_fdce_C_CLR)     -0.331    21.815    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/period_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.815    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 14.274    

Slack (MET) :             14.278ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/duty_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.538ns (10.700%)  route 4.490ns (89.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 22.251 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.008     1.008    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.093 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.416     2.509    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.550     3.492    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.105     3.597 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        3.940     7.537    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/SR[0]
    SLICE_X15Y47         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/duty_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.915    20.916    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.993 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        1.259    22.251    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/s00_axi_aclk
    SLICE_X15Y47         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/duty_r_reg[5]/C
                         clock pessimism              0.197    22.448    
                         clock uncertainty           -0.302    22.146    
    SLICE_X15Y47         FDCE (Recov_fdce_C_CLR)     -0.331    21.815    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_h/duty_r_reg[5]
  -------------------------------------------------------------------
                         required time                         21.815    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 14.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_v/period_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.132%)  route 0.534ns (71.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.298     1.646    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_v/SR[0]
    SLICE_X10Y42         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_v/period_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.833     1.203    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_v/s00_axi_aclk
    SLICE_X10Y42         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_v/period_r_reg[1]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_v/period_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.501     1.849    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/SR[0]
    SLICE_X11Y45         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/s00_axi_aclk
    SLICE_X11Y45         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[4]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.501     1.849    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/SR[0]
    SLICE_X11Y45         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/s00_axi_aclk
    SLICE_X11Y45         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[5]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.501     1.849    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/SR[0]
    SLICE_X11Y45         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/s00_axi_aclk
    SLICE_X11Y45         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[7]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.501     1.849    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/SR[0]
    SLICE_X11Y45         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/s00_axi_aclk
    SLICE_X11Y45         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[0]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.501     1.849    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/SR[0]
    SLICE_X11Y45         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/s00_axi_aclk
    SLICE_X11Y45         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[1]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.501     1.849    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/SR[0]
    SLICE_X11Y45         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/s00_axi_aclk
    SLICE_X11Y45         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[2]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.501     1.849    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/SR[0]
    SLICE_X11Y45         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/s00_axi_aclk
    SLICE_X11Y45         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[3]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.093%)  route 0.737ns (77.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.501     1.849    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/SR[0]
    SLICE_X11Y45         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/s00_axi_aclk
    SLICE_X11Y45         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_r_reg[5]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/period_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.209ns (20.264%)  route 0.822ns (79.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X10Y37         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.236     1.303    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/s00_axi_aresetn
    SLICE_X10Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.348 f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_3_h/pwm_r_i_1/O
                         net (fo=1012, routed)        0.587     1.935    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/SR[0]
    SLICE_X11Y46         FDCE                                         f  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1538, routed)        0.834     1.204    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/s00_axi_aclk
    SLICE_X11Y46         FDCE                                         r  design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[0]/C
                         clock pessimism             -0.281     0.923    
    SLICE_X11Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    design_1_i/ServoControl_3_0/inst/ServoControl_3_v1_0_S00_AXI_inst/ax_pwm_2_v/duty_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  1.104    





