<?xml version="1.0" encoding="UTF-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 /Users/melina/Documents/js/scrape/grobid/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<encodingDesc>
			<appInfo>
				<application version="0.5.1-SNAPSHOT" ident="GROBID" when="2018-02-21T06:15+0000">
					<ref target="https://github.com/kermitt2/grobid">GROBID - A machine learning software for extracting information from scholarly documents</ref>
				</application>
			</appInfo>
		</encodingDesc>
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">Retinal Processing Emulation in a Programmable 2-Layer Analog Array Processor CMOS Chip</title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<author role="corresp">
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">R</forename><surname>Carmona</surname></persName>
							<email>rcarmona@imse.cnm.es</email>
							<affiliation key="aff0">
								<orgName type="institution">Instituto de Microelectrónica de Sevilla-CNM-CSIC Avda. Reina Mercedes s/n</orgName>
								<address>
									<postCode>41012</postCode>
									<settlement>Sevilla</settlement>
									<country key="ES">SPAIN</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">F</forename><surname>Jiménez-Garrido</surname></persName>
							<affiliation key="aff0">
								<orgName type="institution">Instituto de Microelectrónica de Sevilla-CNM-CSIC Avda. Reina Mercedes s/n</orgName>
								<address>
									<postCode>41012</postCode>
									<settlement>Sevilla</settlement>
									<country key="ES">SPAIN</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">R</forename><surname>Domínguez-Castro</surname></persName>
							<affiliation key="aff0">
								<orgName type="institution">Instituto de Microelectrónica de Sevilla-CNM-CSIC Avda. Reina Mercedes s/n</orgName>
								<address>
									<postCode>41012</postCode>
									<settlement>Sevilla</settlement>
									<country key="ES">SPAIN</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">S</forename><surname>Espejo</surname></persName>
							<affiliation key="aff0">
								<orgName type="institution">Instituto de Microelectrónica de Sevilla-CNM-CSIC Avda. Reina Mercedes s/n</orgName>
								<address>
									<postCode>41012</postCode>
									<settlement>Sevilla</settlement>
									<country key="ES">SPAIN</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">A</forename><surname>Rodríguez-Vázquez</surname></persName>
							<affiliation key="aff0">
								<orgName type="institution">Instituto de Microelectrónica de Sevilla-CNM-CSIC Avda. Reina Mercedes s/n</orgName>
								<address>
									<postCode>41012</postCode>
									<settlement>Sevilla</settlement>
									<country key="ES">SPAIN</country>
								</address>
							</affiliation>
						</author>
						<title level="a" type="main">Retinal Processing Emulation in a Programmable 2-Layer Analog Array Processor CMOS Chip</title>
					</analytic>
					<monogr>
						<imprint>
							<date/>
						</imprint>
					</monogr>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<profileDesc>
			<abstract>
				<p>A bio-inspired model for an analog programmable array processor (APAP), based on studies on the vertebrate retina, has permitted the realization of complex programmable spatio-temporal dynamics in VLSI. This model mimics the way in which images are processed in the visual pathway, rendering a feasible alternative for the implementation of early vision applications in standard technologies. A prototype chip has been designed and fabricated in a 0.5µm standard CMOS process. Computing power per area and power consumption is amongst the highest reported for a single chip. Design challenges, trade-offs and some experimental results are presented in this paper.</p>
			</abstract>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
	</text>
</TEI>
