

================================================================
== Vitis HLS Report for 'yuv2rgb_1'
================================================================
* Date:           Fri Nov 18 11:16:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        yuv_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cast = zext i16 %p_read_2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 9 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %p_read_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 10 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [4/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 11 'mul' 'bound' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 12 [3/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 12 'mul' 'bound' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 13 [2/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 13 'mul' 'bound' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 14 'mul' 'bound' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln77 = call void @yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, i32 %bound, i16 %p_read_1, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 15 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln77 = call void @yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, i32 %bound, i16 %p_read_1, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77]   --->   Operation 19 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %p_read_2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:112]   --->   Operation 20 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %p_read_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:112]   --->   Operation 21 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln112 = ret i32 %mrv_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:112]   --->   Operation 22 'ret' 'ret_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	wire read operation ('p_read_1', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77) on port 'p_read1' (../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77) [12]  (0 ns)
	'mul' operation of DSP[16] ('bound', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77) [16]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[16] ('bound', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77) [16]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[16] ('bound', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:77) [16]  (2.15 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
