
---------- Begin Simulation Statistics ----------
final_tick                               1519306782500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59385                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702496                       # Number of bytes of host memory used
host_op_rate                                    59558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24192.03                       # Real time elapsed on the host
host_tick_rate                               62801945                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436632355                       # Number of instructions simulated
sim_ops                                    1440836091                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.519307                       # Number of seconds simulated
sim_ticks                                1519306782500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.219938                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183353770                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           207837110                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17943992                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273963007                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20940188                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22363829                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1423641                       # Number of indirect misses.
system.cpu0.branchPred.lookups              348752506                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188698                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100246                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9940066                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548046                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34115776                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309676                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       52640871                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316566994                       # Number of instructions committed
system.cpu0.commit.committedOps            1318670555                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2367399297                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557012                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.286268                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1699550601     71.79%     71.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    411929316     17.40%     89.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     98329521      4.15%     93.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84220930      3.56%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23785242      1.00%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6104304      0.26%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6714538      0.28%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2649069      0.11%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34115776      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2367399297                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143515                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273938658                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172245                       # Number of loads committed
system.cpu0.commit.membars                    4203713                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203719      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742075245     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833022      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272483     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186199     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318670555                       # Class of committed instruction
system.cpu0.commit.refs                     558458710                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316566994                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318670555                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.302612                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.302612                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            452119762                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8057972                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           178627633                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1401864950                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               947976244                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                964841506                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9948582                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9067651                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6333500                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  348752506                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                236828454                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1419939975                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5069606                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1422550579                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35905034                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115041                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         943326916                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         204293958                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.469250                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2381219594                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598288                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1369496199     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               753237740     31.63%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145692029      6.12%     95.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90955839      3.82%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12749624      0.54%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4749765      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   93997      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101022      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2143379      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2381219594                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      650323861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10066372                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               333880214                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.448757                       # Inst execution rate
system.cpu0.iew.exec_refs                   586173199                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 154960068                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              364064360                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            430958429                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106452                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8484698                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           155607203                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1371236037                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            431213131                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7360259                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1360424878                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1927300                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15722539                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9948582                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20164484                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       208144                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26268797                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74205                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8054                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4254644                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25786184                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2320727                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8054                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       785494                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9280878                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                617119958                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1348364207                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829692                       # average fanout of values written-back
system.cpu0.iew.wb_producers                512019423                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.444778                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1348493486                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1672625739                       # number of integer regfile reads
system.cpu0.int_regfile_writes              869596820                       # number of integer regfile writes
system.cpu0.ipc                              0.434289                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.434289                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205589      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            760710610     55.62%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848745      0.87%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100406      0.15%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435784229     31.86%     88.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          153135509     11.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1367785138                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3098998                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002266                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 596642     19.25%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2062065     66.54%     85.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               440289     14.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1366678495                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5120105005                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1348364157                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1423808475                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1364925674                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1367785138                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310363                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       52565401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           216240                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           687                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21999396                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2381219594                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.574405                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.832309                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1392736826     58.49%     58.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          715524034     30.05%     88.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          195823713      8.22%     96.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59391244      2.49%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11509383      0.48%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2820762      0.12%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1950372      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1109708      0.05%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             353552      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2381219594                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.451184                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19229402                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1437869                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           430958429                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          155607203                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1886                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3031543455                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7070111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              400594882                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845209638                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13892394                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               959676769                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13174615                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25439                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1708904621                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1390840248                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          906000670                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                957965635                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24468251                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9948582                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52581763                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60790968                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1708904577                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        451963                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5866                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32550806                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5866                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3704570884                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2756474658                       # The number of ROB writes
system.cpu0.timesIdled                       35424733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.999335                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20776662                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24443323                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2782821                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30894668                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1066418                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1081469                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15051                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35457003                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47936                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1979585                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28119166                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3813902                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15770365                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120065361                       # Number of instructions committed
system.cpu1.commit.committedOps             122165536                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    467866973                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.261112                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.023967                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    418513273     89.45%     89.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24385561      5.21%     94.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8572100      1.83%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6852615      1.46%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2028424      0.43%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1063114      0.23%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2328440      0.50%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       309544      0.07%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3813902      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    467866973                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797971                       # Number of function calls committed.
system.cpu1.commit.int_insts                116602675                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30175878                       # Number of loads committed
system.cpu1.commit.membars                    4200125                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200125      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76667752     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32275878     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9021637      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122165536                       # Class of committed instruction
system.cpu1.commit.refs                      41297527                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120065361                       # Number of Instructions Simulated
system.cpu1.committedOps                    122165536                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.930937                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.930937                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            374176324                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               854023                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19735372                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144955332                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23010793                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66884796                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1981163                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2061660                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5082292                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35457003                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21526796                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    444773057                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               245663                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150226478                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5568798                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075126                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23577911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21843080                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318297                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         471135368                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.323319                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.745518                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               373717062     79.32%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61993331     13.16%     92.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20277262      4.30%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11410760      2.42%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3197676      0.68%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  479838      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   59153      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     279      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           471135368                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         833973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2056762                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30485720                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281232                       # Inst execution rate
system.cpu1.iew.exec_refs                    45041663                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11516930                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              311676750                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34289741                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100698                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2354836                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11817964                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137890888                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33524733                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2117734                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132732923                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1797981                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6835470                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1981163                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10902580                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86804                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          893141                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29429                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2159                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14974                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4113863                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       696315                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2159                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       544986                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1511776                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75921977                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131452909                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849538                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64498620                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278520                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131515947                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168546213                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88436833                       # number of integer regfile writes
system.cpu1.ipc                              0.254392                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.254392                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200218      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84967992     63.01%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36222465     26.86%     92.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9459835      7.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134850657                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2769948                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020541                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 543871     19.63%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1806188     65.21%     84.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               419887     15.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133420373                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         743806877                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131452897                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153617851                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131589854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134850657                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301034                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15725351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           200273                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           371                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6423158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    471135368                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286225                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.768624                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          388201279     82.40%     82.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           52396966     11.12%     93.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19423048      4.12%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5228723      1.11%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3697141      0.78%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             754890      0.16%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             826020      0.18%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             456116      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             151185      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      471135368                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.285719                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13486216                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1258636                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34289741                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11817964                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     93                       # number of misc regfile reads
system.cpu1.numCycles                       471969341                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2566628609                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              338446848                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81689192                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14482496                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26619641                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4611204                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35996                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180948641                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142387496                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95867591                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67224642                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17534261                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1981163                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36845233                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14178399                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180948629                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17841                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               607                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28761650                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           607                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   601988855                       # The number of ROB reads
system.cpu1.rob.rob_writes                  279149790                       # The number of ROB writes
system.cpu1.timesIdled                          18266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         19884471                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5647                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            19965019                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                446805                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22510096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      44937318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       192299                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       124274                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71864870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12274653                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143731272                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12398927                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19289380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4158975                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18268107                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3219864                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3219862                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19289381                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           371                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     67446560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               67446560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1706765888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1706765888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22510236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22510236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22510236                       # Request fanout histogram
system.membus.respLayer1.occupancy       116760662397                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67973510740                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       883764375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   678212387.157393                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       147500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1628930500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1515771725000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3535057500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    197916117                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       197916117                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    197916117                       # number of overall hits
system.cpu0.icache.overall_hits::total      197916117                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38912336                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38912336                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38912336                       # number of overall misses
system.cpu0.icache.overall_misses::total     38912336                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 805413295998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 805413295998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 805413295998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 805413295998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    236828453                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    236828453                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    236828453                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    236828453                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.164306                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.164306                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.164306                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.164306                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20698.148166                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20698.148166                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20698.148166                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20698.148166                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2783                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36937011                       # number of writebacks
system.cpu0.icache.writebacks::total         36937011                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1975292                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1975292                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1975292                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1975292                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36937044                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36937044                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36937044                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36937044                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 744265244999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 744265244999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 744265244999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 744265244999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.155965                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.155965                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.155965                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.155965                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20149.561643                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20149.561643                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20149.561643                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20149.561643                       # average overall mshr miss latency
system.cpu0.icache.replacements              36937011                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    197916117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      197916117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38912336                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38912336                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 805413295998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 805413295998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    236828453                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    236828453                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.164306                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.164306                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20698.148166                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20698.148166                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1975292                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1975292                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36937044                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36937044                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 744265244999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 744265244999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.155965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.155965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20149.561643                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20149.561643                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          234852921                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36937011                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.358200                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        510593949                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       510593949                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499566246                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499566246                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499566246                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499566246                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51772477                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51772477                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51772477                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51772477                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1700489200922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1700489200922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1700489200922                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1700489200922                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    551338723                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    551338723                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    551338723                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    551338723                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.093903                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.093903                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.093903                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.093903                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32845.428681                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32845.428681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32845.428681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32845.428681                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12165889                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       338720                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           248821                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3915                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.894141                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.518519                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32305716                       # number of writebacks
system.cpu0.dcache.writebacks::total         32305716                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20377924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20377924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20377924                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20377924                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31394553                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31394553                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31394553                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31394553                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 649748641784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 649748641784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 649748641784                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 649748641784                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056942                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056942                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056942                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056942                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20696.222105                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20696.222105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20696.222105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20696.222105                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32305716                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364641561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364641561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35514801                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35514801                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 920815996000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 920815996000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    400156362                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    400156362                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.088752                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.088752                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25927.668749                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25927.668749                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8706013                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8706013                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26808788                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26808788                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 453476925000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 453476925000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066996                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066996                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16915.234102                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16915.234102                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134924685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134924685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16257676                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16257676                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 779673204922                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 779673204922                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182361                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182361                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.107537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.107537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47957.236011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47957.236011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     11671911                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11671911                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4585765                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4585765                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 196271716784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 196271716784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030333                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030333                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42800.212567                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42800.212567                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2106                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2106                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    155529500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    155529500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.459029                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.459029                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 87033.855624                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 87033.855624                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       799500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       799500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003339                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003339                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        61500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        61500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          176                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1013000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1013000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3857                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3857                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045631                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045631                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5755.681818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5755.681818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          176                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       838000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       838000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045631                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045631                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4761.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4761.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188241                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188241                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912005                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912005                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93809125000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93809125000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434237                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434237                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102860.318748                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102860.318748                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912005                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912005                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92897120000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92897120000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434237                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434237                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101860.318748                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101860.318748                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999463                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533067047                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32306316                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.500397                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           203500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999463                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1139199786                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1139199786                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            32640001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28472707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               20913                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              524261                       # number of demand (read+write) hits
system.l2.demand_hits::total                 61657882                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           32640001                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28472707                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              20913                       # number of overall hits
system.l2.overall_hits::.cpu1.data             524261                       # number of overall hits
system.l2.overall_hits::total                61657882                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           4297042                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3832255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2070339                       # number of demand (read+write) misses
system.l2.demand_misses::total               10205912                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          4297042                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3832255                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6276                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2070339                       # number of overall misses
system.l2.overall_misses::total              10205912                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 338988553000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 351473204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    571333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 216694678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     907727768000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 338988553000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 351473204000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    571333000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 216694678000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    907727768000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36937043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32304962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27189                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2594600                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71863794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36937043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32304962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27189                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2594600                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71863794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.116334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.118627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.230829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.797941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142017                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.116334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.118627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.230829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.797941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142017                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78888.815376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91714.461590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91034.576163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104666.278324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88941.367317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78888.815376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91714.461590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91034.576163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104666.278324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88941.367317                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12074745                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4158975                       # number of writebacks
system.l2.writebacks::total                   4158975                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         475751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         276452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              752337                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        475751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        276452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             752337                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      4296956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3356504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1793887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9453575                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      4296956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3356504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1793887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     14876872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24330447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 296014534500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 282374224001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    507038501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 174417220500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 753313017502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 296014534500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 282374224001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    507038501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 174417220500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1011316553059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1764629570561                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.116332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.103901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.229063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.691393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.131549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.116332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.103901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.229063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.691393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338563                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68889.356675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84127.480260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81412.732980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97228.655149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79685.517648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68889.356675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84127.480260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81412.732980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97228.655149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67979.112347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72527.626416                       # average overall mshr miss latency
system.l2.replacements                       32952438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7525532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7525532                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7525532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7525532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64150150                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64150150                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64150150                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64150150                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     14876872                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       14876872                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1011316553059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1011316553059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67979.112347                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67979.112347                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 57                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.863636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   726.190476                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   535.087719                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       861000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       295500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1156500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.863636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20289.473684                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       236000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       236000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 21454.545455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       216500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       318000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19681.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19875                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3271033                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           174719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3445752                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2225603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1411609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3637212                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 210482626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 151060479000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  361543105500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5496636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7082964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.404903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.889859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.513516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94573.302831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107012.975264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99401.163721                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       297770                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       169445                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           467215                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1927833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1242164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3169997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 167699817001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 123371999000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 291071816001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.350730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.783044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.447552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86988.767700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99320.217781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91820.849042                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      32640001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         20913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           32660914                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      4297042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4303318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 338988553000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    571333000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 339559886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36937043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36964232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.116334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.230829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.116418                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78888.815376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91034.576163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78906.528869                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           134                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      4296956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4303184                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 296014534500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    507038501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 296521573001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.116332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.229063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.116415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68889.356675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81412.732980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68907.481763                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25201674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       349542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25551216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1606652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       658730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2265382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140990577500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  65634199000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 206624776500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26808326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1008272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27816598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.059931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.653326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87754.272549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99637.482732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91209.684062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       177981                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       107007                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       284988                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1428671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       551723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1980394                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 114674407000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  51045221500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 165719628500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.053292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.547197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80266.490326                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92519.654791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83680.130570                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          190                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           88                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               278                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          358                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          181                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             539                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4904000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5772000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10676000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          548                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           817                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.653285                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.672862                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.659731                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13698.324022                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 31889.502762                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19807.050093                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           93                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           76                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          169                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          265                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          105                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          370                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5201500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2081499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7282999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.483577                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.390335                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.452876                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19628.301887                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19823.800000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19683.781081                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999967                       # Cycle average of tags in use
system.l2.tags.total_refs                   155842917                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32952884                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.729265                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.585813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.675026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.475233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.260122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.987866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.446653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.132426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.374810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1181275956                       # Number of tag accesses
system.l2.tags.data_accesses               1181275956                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     275005120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     216595968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        398592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     116243136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    832348736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1440591552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    275005120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       398592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     275403712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    266174400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       266174400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        4296955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3384312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1816299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     13005449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22509243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4158975                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4158975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        181006972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        142562365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           262351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76510641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    547847706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             948190035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    181006972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       262351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        181269323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175194637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175194637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175194637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       181006972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       142562365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          262351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76510641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    547847706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1123384672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3741966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   4296955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2950882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1797238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12997636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004135524750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231020                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231020                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42750185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3522356                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22509243                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4158975                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22509243                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4158975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 460304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                417009                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            794527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            811553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            805318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            799763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2206422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1273875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6088599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            821912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            815507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            796134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           811651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           785297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1021761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           789064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2313634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1113922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            231464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           251248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           230173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234944                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 554730496696                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               110244695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            968148102946                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25159.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43909.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17542950                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1760663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22509243                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4158975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7203512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5185467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4491354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1780395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1461024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1079541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  309077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  224348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  159633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   59881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  38419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  25855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 210916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 234748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 243346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 245872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 248808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 254854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 257404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 241827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6487254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.439179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.940174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.836911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1853142     28.57%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2951914     45.50%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       595446      9.18%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       283698      4.37%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       124155      1.91%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        75024      1.16%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        68614      1.06%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        64649      1.00%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       470612      7.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6487254                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.441646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.867139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    373.652462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231015    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231020                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.197468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.666477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           210261     91.01%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1996      0.86%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14155      6.13%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3513      1.52%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              821      0.36%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              192      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               49      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231020                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1411132096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                29459456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239484096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1440591552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            266174400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       928.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       157.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    948.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1519306767500                       # Total gap between requests
system.mem_ctrls.avgGap                      56970.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    275005120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    188856448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       398592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    115023232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    831848704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239484096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 181006971.842436313629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124304353.916750848293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 262351.227935757604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75707706.517791450024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 547518587.807002067566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 157627214.436528712511                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      4296955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3384312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1816299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     13005449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4158975                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 119677013854                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 146758312120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    244794271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99237005657                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 602230977044                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 36844588434044                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27851.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43364.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39305.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54636.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46306.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8859055.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20063578500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10664025900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60311365800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9816116040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     119932244640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     443343078750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     210072264480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       874202674110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.395756                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 540832784487                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50732760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 927741238013                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26255493600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13955103030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         97118058660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9716805540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     119932244640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     644606193060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      40587536640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       952171435170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.714398                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  98078285702                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50732760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1370495736798                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15273497410.714285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   75689358783.121246                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       103500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 595683289000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   236333000000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1282973782500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21491124                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21491124                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21491124                       # number of overall hits
system.cpu1.icache.overall_hits::total       21491124                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35672                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35672                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35672                       # number of overall misses
system.cpu1.icache.overall_misses::total        35672                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1043536500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1043536500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1043536500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1043536500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21526796                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21526796                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21526796                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21526796                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001657                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001657                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001657                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001657                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29253.658331                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29253.658331                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29253.658331                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29253.658331                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    89.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27157                       # number of writebacks
system.cpu1.icache.writebacks::total            27157                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8483                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8483                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8483                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8483                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27189                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27189                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27189                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27189                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    843661500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    843661500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    843661500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    843661500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001263                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001263                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001263                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001263                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31029.515613                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31029.515613                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31029.515613                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31029.515613                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27157                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21491124                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21491124                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1043536500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1043536500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21526796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21526796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001657                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001657                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29253.658331                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29253.658331                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8483                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8483                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27189                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27189                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    843661500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    843661500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001263                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001263                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31029.515613                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31029.515613                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992634                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20992109                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27157                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           772.990721                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348473500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992634                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999770                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999770                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43080781                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43080781                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32971481                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32971481                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32971481                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32971481                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8360752                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8360752                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8360752                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8360752                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 704798059152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 704798059152                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 704798059152                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 704798059152                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41332233                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41332233                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41332233                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41332233                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.202282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.202282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.202282                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.202282                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84298.405114                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84298.405114                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84298.405114                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84298.405114                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6401238                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       320487                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            96306                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4163                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.467697                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.984626                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2594661                       # number of writebacks
system.cpu1.dcache.writebacks::total          2594661                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6538838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6538838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6538838                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6538838                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1821914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1821914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1821914                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1821914                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 150931248724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 150931248724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 150931248724                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 150931248724                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044080                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82842.136744                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82842.136744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82842.136744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82842.136744                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2594661                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27441448                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27441448                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4869581                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4869581                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 355909659000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 355909659000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32311029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32311029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73088.353803                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73088.353803                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3861063                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3861063                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1008518                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1008518                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71454731500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71454731500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031213                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031213                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70851.220801                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70851.220801                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5530033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5530033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3491171                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3491171                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 348888400152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 348888400152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9021204                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9021204                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.386996                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.386996                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99934.491938                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99934.491938                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2677775                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2677775                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813396                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813396                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79476517224                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79476517224                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090165                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090165                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97709.500937                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97709.500937                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3965500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3965500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.221774                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.221774                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        36050                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        36050                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096774                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096774                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63385.416667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63385.416667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          104                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       570000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       570000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.234234                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.234234                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5480.769231                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5480.769231                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       466000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       466000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.234234                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.234234                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4480.769231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4480.769231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326319                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326319                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773681                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773681                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77322386500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77322386500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368420                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368420                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99940.914279                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99940.914279                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773681                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773681                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76548705500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76548705500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368420                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368420                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98940.914279                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98940.914279                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.635787                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36890557                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2595488                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.213341                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348485000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.635787                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.894868                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894868                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89461863                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89461863                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1519306782500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64781570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11684507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64339012                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28793463                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         21262582                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             351                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            630                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7083709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7083709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36964233                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27817338                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          817                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          817                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110811097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96918030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        81535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7785304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215595966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4727939392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4135083456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3478144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332112640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9198613632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        54217055                       # Total snoops (count)
system.tol2bus.snoopTraffic                 266269632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        126081748                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100866                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.304465                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              113490283     90.01%     90.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12466133      9.89%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 124749      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    583      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          126081748                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143730180499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48492997217                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55418374329                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3894407922                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40799967                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1643750299500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 454314                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707480                       # Number of bytes of host memory used
host_op_rate                                   455621                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3487.17                       # Real time elapsed on the host
host_tick_rate                               35686155                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584266450                       # Number of instructions simulated
sim_ops                                    1588826582                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124444                       # Number of seconds simulated
sim_ticks                                124443517000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.711448                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               40290964                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            40407561                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7067855                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         41348227                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21421                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36421                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15000                       # Number of indirect misses.
system.cpu0.branchPred.lookups               41492599                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8963                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         42085                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3611556                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21485500                       # Number of branches committed
system.cpu0.commit.bw_lim_events               276691                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         403538                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22935021                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74174718                       # Number of instructions committed
system.cpu0.commit.committedOps              74353329                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    236312147                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.314640                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.783992                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    194892839     82.47%     82.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     17908924      7.58%     90.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15881126      6.72%     96.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      7097257      3.00%     99.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       156344      0.07%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        55501      0.02%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        30282      0.01%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        13183      0.01%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       276691      0.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    236312147                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27633903                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46671                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70471224                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11800013                       # Number of loads committed
system.cpu0.commit.membars                     287244                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       287439      0.39%      0.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40953397     55.08%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2549      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         67088      0.09%     55.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        103179      0.14%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35684      0.05%     60.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443413      4.63%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1551563      2.09%     67.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3923922      5.28%     72.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10290535     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10286054     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74353329                       # Class of committed instruction
system.cpu0.commit.refs                      26052074                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74174718                       # Number of Instructions Simulated
system.cpu0.committedOps                     74353329                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.333201                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.333201                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            149838602                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3457377                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32223317                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             111888243                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                34324731                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50356564                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3614601                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3579494                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3613863                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   41492599                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22808417                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    206471456                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3013075                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          374                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     128415335                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 365                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1406                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14142252                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.167824                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28203634                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          40312385                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.519397                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         241748361                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.532484                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887243                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               166211614     68.75%     68.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31297914     12.95%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                36670348     15.17%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6939178      2.87%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  358364      0.15%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   22494      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   78626      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  105174      0.04%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   64649      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           241748361                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26443049                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                16696897                       # number of floating regfile writes
system.cpu0.idleCycles                        5490880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3637745                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26977434                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.353783                       # Inst execution rate
system.cpu0.iew.exec_refs                    29331712                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14314107                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15414727                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15058111                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            147758                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6059255                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14462040                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97259931                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15017605                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4387306                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87469031                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                128408                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             58345721                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3614601                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             58506205                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       351463                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5337                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1397                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           90                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3258098                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       209990                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1397                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        86888                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3550857                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 53687244                       # num instructions consuming a value
system.cpu0.iew.wb_count                     86560638                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.705988                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 37902538                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.350109                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      86573906                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               107613327                       # number of integer regfile reads
system.cpu0.int_regfile_writes               28447752                       # number of integer regfile writes
system.cpu0.ipc                              0.300012                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.300012                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           289428      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50074752     54.51%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2881      0.00%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  635      0.00%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              71748      0.08%     54.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620965      3.94%     58.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             175056      0.19%     59.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35697      0.04%     59.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443727      3.75%     62.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472824      4.87%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2893208      3.15%     70.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3937685      4.29%     75.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12495384     13.60%     88.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10342346     11.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              91856336                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               34976739                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           70384615                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     30654848                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46662959                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     459477                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005002                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  32230      7.01%      7.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%      7.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     28      0.01%      7.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%      7.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  243      0.05%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1231      0.27%      7.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                13204      2.87%     10.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              287675     62.61%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 98819     21.51%     94.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9405      2.05%     96.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13357      2.91%     99.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3280      0.71%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              57049646                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         356349034                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55905790                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73505039                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96764351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 91856336                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             495580                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22906682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           813138                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         92042                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9723452                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    241748361                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.379967                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.736194                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          179494588     74.25%     74.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           38617648     15.97%     90.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18612083      7.70%     97.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4413306      1.83%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             417483      0.17%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              96736      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              65821      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19502      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11194      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      241748361                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.371528                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4175385                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3513092                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15058111                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14462040                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11830468                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7057314                       # number of misc regfile writes
system.cpu0.numCycles                       247239241                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1647793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               79710780                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38468091                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5426791                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39611876                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18814433                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               183656                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            167286841                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             110424629                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           63161295                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 48425923                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30953675                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3614601                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50539812                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                24693268                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         45035633                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       122251208                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      19845369                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            104770                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22805943                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        105592                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   333306191                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200013615                       # The number of ROB writes
system.cpu0.timesIdled                          67793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1757                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.769152                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               40227000                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            40320078                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7054858                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41278535                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17031                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24814                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7783                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41399359                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3776                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41068                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3601494                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21377939                       # Number of branches committed
system.cpu1.commit.bw_lim_events               271999                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         400213                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22967019                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73459377                       # Number of instructions committed
system.cpu1.commit.committedOps              73637162                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    234019327                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.314663                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.782452                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    192959510     82.45%     82.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17699626      7.56%     90.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15830655      6.76%     96.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7068693      3.02%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       101182      0.04%     99.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        48378      0.02%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27451      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11833      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       271999      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    234019327                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27642201                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               29849                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69757170                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11726505                       # Number of loads committed
system.cpu1.commit.membars                     285560                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       285560      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40654641     55.21%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            428      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         68711      0.09%     55.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        105669      0.14%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        36926      0.05%     60.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444574      4.68%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1475628      2.00%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3578512      4.86%     72.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10291945     13.98%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10286670     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73637162                       # Class of committed instruction
system.cpu1.commit.refs                      25632755                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73459377                       # Number of Instructions Simulated
system.cpu1.committedOps                     73637162                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.290019                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.290019                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            148735598                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3454123                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32151800                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             111192114                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                33431118                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50098273                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3603783                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3575656                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3582906                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41399359                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22673716                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    205234565                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3000555                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     127758270                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          354                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               14114346                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.171296                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27159500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          40244031                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.528620                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         239451678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.534841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.887974                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               164356821     68.64%     68.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30957308     12.93%     81.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36638488     15.30%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6882744      2.87%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  359985      0.15%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17162      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   73218      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  106535      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   59417      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           239451678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26451548                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                16704178                       # number of floating regfile writes
system.cpu1.idleCycles                        2231078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3630859                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26874843                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.359034                       # Inst execution rate
system.cpu1.iew.exec_refs                    28923205                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13963284                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15497453                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             14994303                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            144742                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6050176                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14108637                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96574329                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             14959921                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4379813                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86772368                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                129399                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             57728284                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3603783                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             57889966                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       326490                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1253                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          864                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3267798                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       202387                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           864                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        82937                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3547922                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53488579                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85853971                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.706381                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 37783339                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.355234                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85866288                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               106503446                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28177581                       # number of integer regfile writes
system.cpu1.ipc                              0.303950                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.303950                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           287040      0.31%      0.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49780464     54.61%     54.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 448      0.00%     54.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     54.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73365      0.08%     55.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620710      3.97%     58.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             177958      0.20%     59.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          36949      0.04%     59.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3444778      3.78%     63.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4471784      4.91%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2830887      3.11%     71.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586114      3.93%     74.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12498798     13.71%     88.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10342694     11.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              91152181                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               34987650                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           70405429                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     30662236                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          46670263                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     452161                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004961                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  32145      7.11%      7.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      7.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      7.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      7.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    2      0.00%      7.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  249      0.06%      7.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      7.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1509      0.33%      7.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                14147      3.13%     10.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              287503     63.58%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     74.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 97647     21.60%     95.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1755      0.39%     96.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13985      3.09%     99.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3218      0.71%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              56329652                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         352617389                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55191735                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72842076                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96086378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 91152181                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             487951                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22937167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           814617                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         87738                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9767578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    239451678                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.380670                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735507                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          177618813     74.18%     74.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38341215     16.01%     90.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18545193      7.74%     97.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4389437      1.83%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             369815      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              91471      0.04%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              65378      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              19462      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              10894      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      239451678                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.377156                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4167343                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3513759                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            14994303                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14108637                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11842625                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7063586                       # number of misc regfile writes
system.cpu1.numCycles                       241682756                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7123598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               79285241                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38197039                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5102913                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                38703759                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18951985                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               184532                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            166201159                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             109726906                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           62910164                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48149624                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30559697                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3603783                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50279339                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                24713125                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         45040382                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       121160777                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      19429932                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            103178                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22454782                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        104036                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   330340277                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198641485                       # The number of ROB writes
system.cpu1.timesIdled                          27212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4915072                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                31015                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5060558                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                182                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                131474                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4882433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9728885                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        73546                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        37643                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3517746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2893991                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7034246                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2931634                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4554824                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2425790                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2421141                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5887                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3556                       # Transaction distribution
system.membus.trans_dist::ReadExReq            317617                       # Transaction distribution
system.membus.trans_dist::ReadExResp           317576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4554826                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            67                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14601285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14601285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    467084224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               467084224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7814                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4881953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4881953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4881953                       # Request fanout histogram
system.membus.respLayer1.occupancy        25092719340                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20529342214                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   124443517000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   124443517000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                802                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          401                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2055104.738155                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6912899.042840                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          401    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    100109000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            401                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   123619420000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    824097000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22734707                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22734707                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22734707                       # number of overall hits
system.cpu0.icache.overall_hits::total       22734707                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73706                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73706                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73706                       # number of overall misses
system.cpu0.icache.overall_misses::total        73706                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4609173999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4609173999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4609173999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4609173999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22808413                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22808413                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22808413                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22808413                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003232                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003232                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003232                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003232                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62534.583331                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62534.583331                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62534.583331                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62534.583331                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5817                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              129                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.093023                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67763                       # number of writebacks
system.cpu0.icache.writebacks::total            67763                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5942                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5942                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5942                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5942                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67764                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67764                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67764                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67764                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4234197499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4234197499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4234197499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4234197499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002971                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002971                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002971                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002971                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62484.468139                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62484.468139                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62484.468139                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62484.468139                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67763                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22734707                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22734707                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4609173999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4609173999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22808413                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22808413                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003232                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003232                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62534.583331                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62534.583331                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5942                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5942                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67764                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67764                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4234197499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4234197499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002971                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002971                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62484.468139                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62484.468139                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22802709                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67795                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           336.347946                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         45684589                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        45684589                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16360680                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16360680                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16360680                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16360680                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11973476                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11973476                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11973476                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11973476                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 776857129015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 776857129015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 776857129015                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 776857129015                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     28334156                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     28334156                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     28334156                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28334156                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.422581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.422581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.422581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.422581                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64881.503835                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64881.503835                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64881.503835                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64881.503835                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     31836193                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          649                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           483194                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.886979                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    38.176471                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1726840                       # number of writebacks
system.cpu0.dcache.writebacks::total          1726840                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10270052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10270052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10270052                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10270052                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1703424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1703424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1703424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1703424                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 135927596469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 135927596469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 135927596469                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 135927596469                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060119                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060119                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060119                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060119                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79796.689767                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79796.689767                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79796.689767                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79796.689767                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1726840                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11508518                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11508518                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2687919                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2687919                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 158193650500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 158193650500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14196437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14196437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.189338                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189338                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 58853.577991                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58853.577991                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1918004                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1918004                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       769915                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       769915                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  57442862500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  57442862500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.054233                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.054233                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74609.356228                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74609.356228                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4852162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4852162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9285557                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9285557                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 618663478515                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 618663478515                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14137719                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14137719                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.656793                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.656793                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66626.426235                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66626.426235                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8352048                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8352048                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933509                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933509                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  78484733969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  78484733969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066030                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066030                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84074.962286                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84074.962286                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        72382                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        72382                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          906                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          906                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45390500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45390500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        73288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        73288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012362                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012362                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 50099.889625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50099.889625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          529                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          529                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          377                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          377                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      9649000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      9649000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005144                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005144                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25594.164456                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25594.164456                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        70332                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        70332                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1882                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1882                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     14315500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     14315500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        72214                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        72214                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026061                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026061                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7606.535600                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7606.535600                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1880                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1880                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     12446500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     12446500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6620.478723                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6620.478723                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       131500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       131500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       120500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       120500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9967                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9967                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        32118                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        32118                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3056450865                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3056450865                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        42085                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        42085                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.763170                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.763170                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 95163.175322                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 95163.175322                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        32110                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        32110                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3024332865                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3024332865                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.762980                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.762980                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 94186.635472                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 94186.635472                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.951754                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18252599                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1732865                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.533192                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.951754                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998492                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998492                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         58776319                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        58776319                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               26562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              434213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12897                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              432136                       # number of demand (read+write) hits
system.l2.demand_hits::total                   905808                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              26562                       # number of overall hits
system.l2.overall_hits::.cpu0.data             434213                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12897                       # number of overall hits
system.l2.overall_hits::.cpu1.data             432136                       # number of overall hits
system.l2.overall_hits::total                  905808                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             41202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1291038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1246451                       # number of demand (read+write) misses
system.l2.demand_misses::total                2596013                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            41202                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1291038                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17322                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1246451                       # number of overall misses
system.l2.overall_misses::total               2596013                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3837366982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 131247077853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1661672478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 127853556012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     264599673325                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3837366982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 131247077853                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1661672478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 127853556012                       # number of overall miss cycles
system.l2.overall_miss_latency::total    264599673325                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1725251                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1678587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3501821                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1725251                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1678587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3501821                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.608022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.748319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.573216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.742560                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741332                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.608022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.748319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.573216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.742560                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741332                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93135.454153                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101660.119883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95928.442328                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102574.073118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101925.403812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93135.454153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101660.119883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95928.442328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102574.073118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101925.403812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             556341                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     23828                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.348204                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2780739                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2425788                       # number of writebacks
system.l2.writebacks::total                   2425788                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            706                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         673041                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            417                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         641901                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1316065                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           706                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        673041                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           417                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        641901                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1316065                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        40496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       617997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       604550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1279948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        40496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       617997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       604550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3636214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4916162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3386274484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  66873038862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1464990982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  65808173020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 137532477348                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3386274484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  66873038862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1464990982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  65808173020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 374799202858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 512331680206                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.597603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.358207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.559416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.360154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.365509                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.597603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.358207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.559416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.360154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.403887                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83619.974417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108209.326036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86660.217805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108854.806087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107451.613150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83619.974417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108209.326036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86660.217805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108854.806087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 103074.022282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104213.750524                       # average overall mshr miss latency
system.l2.replacements                        7714872                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2452496                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2452496                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2452498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2452498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       991002                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           991002                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       991003                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       991003                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3636214                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3636214                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 374799202858                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 374799202858                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 103074.022282                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 103074.022282                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             195                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             162                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  357                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           557                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           728                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1285                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       646500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1016500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1663000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          752                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          890                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1642                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.740691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.817978                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.782582                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1160.682226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1396.291209                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1294.163424                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          552                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          724                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1276                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11396000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     14548499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     25944499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.734043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.813483                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777101                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20644.927536                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20094.611878                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20332.679467                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 63                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          210                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          173                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              383                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1264500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       330000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1594500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          242                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          204                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            446                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.867769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.848039                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.858744                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6021.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1907.514451                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4163.185379                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          202                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          171                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          373                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4219000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3407500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7626500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.834711                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.838235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.836323                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20886.138614                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19926.900585                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20446.380697                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           137967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           136377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                274344                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         822846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         784028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1606874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  78258650197                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  75279781234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  153538431431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       960813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       920405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1881218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.856406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.851829                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.854167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95107.286414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96016.699957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95551.008624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       667100                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       635882                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1302982                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       155746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       148146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  18966388197                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  18265264735                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37231652932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.162098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.160957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.161540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 121777.690580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 123292.324700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122516.067985                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         26562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              39459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        41202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3837366982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1661672478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5499039460                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          97983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.608022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.573216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.597287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93135.454153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95928.442328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93962.125965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          706                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          417                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1123                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        40496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        57401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3386274484                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1464990982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4851265466                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.597603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.559416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.585826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83619.974417                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86660.217805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84515.347572                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       296246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       295759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            592005                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       468192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       462423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          930615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52988427656                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52573774778                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 105562202434                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       764438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       758182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1522620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.612466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.609910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.611193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113176.704549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113691.954721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113432.732584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         5941                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6019                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11960                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       462251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       456404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       918655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  47906650665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47542908285                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95449558950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.604694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.601972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.603338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103637.743704                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104168.474170                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103901.419956                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                40                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          134                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             155                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4659000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       679500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5338500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          166                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           195                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.807229                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.724138                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.794872                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 34768.656716                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 32357.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34441.935484                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           87                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           98                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       991993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       230997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1222990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.283133                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.344828                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.292308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21106.234043                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 23099.700000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21455.964912                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999976                       # Cycle average of tags in use
system.l2.tags.total_refs                     9222425                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7715064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.195379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.885032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.098230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.717116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.074116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.575035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    50.650447                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.185704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.011205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.791413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63295880                       # Number of tag accesses
system.l2.tags.data_accesses                 63295880                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2592192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      40027840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1082048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      39114560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    229016960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          311833600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2592192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1082048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3674240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155250560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155250560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          40503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         625435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         611165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3578390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4872400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2425790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2425790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20830270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        321654683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8695093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        314315771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1840328573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2505824389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20830270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8695093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29525363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1247558441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1247558441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1247558441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20830270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       321654683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8695093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       314315771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1840328573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3753382830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2420375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     40498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    616847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    604543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3576063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004510885750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       147137                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       147137                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8185196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2286729                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4872402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2425791                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4872402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2425791                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  17544                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5416                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            290705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            296334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            328196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            338961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            334821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            346104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            294618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            308846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            284624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            286225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           288985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           291052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           308171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           285653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           280458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           291105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            152044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149119                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 253100258627                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24274290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            344128846127                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52133.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70883.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3923985                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2127542                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4872402                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2425791                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  496603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  576856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  745617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  504260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  327136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  289529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  252051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  231232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  211232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  190279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 191430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 315383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 250495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 104513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  75564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  45538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  27280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  77848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 122050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 144952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 207317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 283252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 292348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 209515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 175206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 174045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 175654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 168393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1223704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.497192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.341374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.900354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       229335     18.74%     18.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       583799     47.71%     66.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56916      4.65%     71.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34900      2.85%     73.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11322      0.93%     74.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7084      0.58%     75.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7827      0.64%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10677      0.87%     76.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       281844     23.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1223704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       147137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.994828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.742094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    288.410324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       147121     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           11      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        147137                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       147137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.449798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.414418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.140672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           123911     84.21%     84.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1166      0.79%     85.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10219      6.95%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6088      4.14%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3452      2.35%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1556      1.06%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              527      0.36%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              190      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        147137                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              310710912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1122816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154903936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               311833728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155250624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2496.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1244.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2505.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1247.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  124443518500                       # Total gap between requests
system.mem_ctrls.avgGap                      17051.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2591872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39478208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1082048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     38690752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    228868032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154903936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20827698.079282023013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 317237964.272578358650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8695093.373164629564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 310910145.684808969498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1839131820.744024753571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1244773048.321995019913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        40504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       625435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       611165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3578391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2425791                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1702151396                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41009683856                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    757918084                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40512967290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 260146125501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3113967696625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42024.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     65569.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44828.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66288.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72699.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1283691.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4118816100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2189202675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16538189220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6254217720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9823791120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54288399990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2069763360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        95282380185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        765.667690                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4663613737                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4155580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 115624323263                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4618437600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2454754005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18125496900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6380134560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9823791120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54312040740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2049855360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        97764510285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        785.613527                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4613147963                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4155580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 115674789037                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1182                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          592                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6085194.256757                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11033886.851968                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          592    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     49279500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            592                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120841082000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3602435000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22641015                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22641015                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22641015                       # number of overall hits
system.cpu1.icache.overall_hits::total       22641015                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32701                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32701                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32701                       # number of overall misses
system.cpu1.icache.overall_misses::total        32701                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2021676998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2021676998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2021676998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2021676998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22673716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22673716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22673716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22673716                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001442                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001442                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001442                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001442                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61823.094034                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61823.094034                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61823.094034                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61823.094034                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1883                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.282051                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30219                       # number of writebacks
system.cpu1.icache.writebacks::total            30219                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2482                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2482                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2482                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2482                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30219                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30219                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1852107000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1852107000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1852107000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1852107000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001333                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001333                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001333                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001333                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61289.486747                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61289.486747                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61289.486747                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61289.486747                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30219                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22641015                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22641015                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32701                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32701                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2021676998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2021676998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22673716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22673716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001442                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001442                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61823.094034                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61823.094034                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2482                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2482                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1852107000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1852107000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001333                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001333                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61289.486747                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61289.486747                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23197438                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30251                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           766.832105                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45377651                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45377651                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16242115                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16242115                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16242115                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16242115                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11684237                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11684237                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11684237                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11684237                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 759034032862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 759034032862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 759034032862                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 759034032862                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     27926352                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27926352                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     27926352                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27926352                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418395                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418395                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418395                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418395                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64962.224993                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64962.224993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64962.224993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64962.224993                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     30756032                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          150                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           453752                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.781590                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1678112                       # number of writebacks
system.cpu1.dcache.writebacks::total          1678112                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10028394                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10028394                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10028394                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10028394                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1655843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1655843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1655843                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1655843                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 132446578024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 132446578024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 132446578024                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 132446578024                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059293                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059293                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059293                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059293                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79987.400994                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79987.400994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79987.400994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79987.400994                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1678112                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11453639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11453639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2679662                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2679662                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 157732443500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 157732443500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14133301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14133301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.189599                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.189599                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58862.813109                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58862.813109                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1916973                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1916973                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       762689                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       762689                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  56999757000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  56999757000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.053964                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.053964                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74735.255130                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74735.255130                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4788476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4788476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      9004575                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9004575                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 601301589362                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 601301589362                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13793051                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13793051                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.652834                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.652834                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66777.342558                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66777.342558                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      8111421                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      8111421                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75446821024                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75446821024                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064754                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064754                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84472.354179                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84472.354179                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        72625                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        72625                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          699                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          699                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28113000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28113000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009533                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009533                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40218.884120                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40218.884120                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          606                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          606                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23842000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23842000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008265                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008265                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 39343.234323                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39343.234323                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1772                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1772                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12272500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12272500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72073                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72073                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.024586                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024586                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6925.790068                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6925.790068                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1766                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1766                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10515500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10515500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.024503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.024503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5954.416761                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5954.416761                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       240500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       240500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       231500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       231500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9402                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9402                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        31666                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        31666                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3011374345                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3011374345                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41068                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41068                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.771063                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.771063                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 95098.034011                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 95098.034011                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        31664                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        31664                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2979703845                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2979703845                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.771014                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.771014                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 94103.835428                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 94103.835428                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.844038                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18089007                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1685075                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.734838                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.844038                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         57910680                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        57910680                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 124443517000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1631592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4878286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1050436                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5289084                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5870663                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6235                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3626                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9861                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1884054                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1884054                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         97983                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1533611                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       203290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5191064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        90657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5047749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10532760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8673664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220933760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3868032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    214828736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448304192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13607155                       # Total snoops (count)
system.tol2bus.snoopTraffic                 156136640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17113821                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.178423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388571                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14097960     82.38%     82.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2978218     17.40%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  37643      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17113821                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7022786530                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2603484212                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101908969                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2531967069                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45537581                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
