#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55587dd734a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55587de09120 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x55587de2a540_0 .net "active", 0 0, v0x55587de282a0_0;  1 drivers
v0x55587de2a600_0 .var "clk", 0 0;
v0x55587de2a6a0_0 .var "clk_enable", 0 0;
v0x55587de2a7c0_0 .net "data_address", 31 0, L_0x55587de3e1e0;  1 drivers
v0x55587de2a860_0 .net "data_read", 0 0, v0x55587de29020_0;  1 drivers
v0x55587de2a950_0 .var "data_readdata", 31 0;
v0x55587de2aa20_0 .net "data_write", 0 0, v0x55587de291a0_0;  1 drivers
v0x55587de2aaf0_0 .net "data_writedata", 31 0, v0x55587de29260_0;  1 drivers
v0x55587de2abc0_0 .net "instr_address", 31 0, L_0x55587de3f7c0;  1 drivers
v0x55587de2ac90_0 .var "instr_readdata", 31 0;
v0x55587de2ad60_0 .net "register_v0", 31 0, L_0x55587de3dc40;  1 drivers
v0x55587de2ae00_0 .var "reset", 0 0;
S_0x55587dda8b60 .scope module, "dut" "mips_cpu_harvard" 3 70, 4 1 0, S_0x55587de09120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55587de3d5a0 .functor BUFZ 1, L_0x55587ddf69e0, C4<0>, C4<0>, C4<0>;
L_0x55587de3ddf0 .functor BUFZ 32, L_0x55587de3d840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55587de3e1e0 .functor BUFZ 32, v0x55587de034f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55587de3e580 .functor OR 1, L_0x55587de3e6e0, L_0x55587de3eaa0, C4<0>, C4<0>;
L_0x55587de3e470 .functor OR 1, L_0x55587de3f1e0, L_0x55587de3f3d0, C4<0>, C4<0>;
L_0x55587de3f670 .functor AND 1, L_0x55587de3ee00, L_0x55587de3e470, C4<1>, C4<1>;
L_0x55587de3f7c0 .functor BUFZ 32, v0x55587de24f20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd7e757d210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de26b60_0 .net/2u *"_ivl_20", 15 0, L_0x7fd7e757d210;  1 drivers
v0x55587de26c60_0 .net *"_ivl_23", 15 0, L_0x55587de3deb0;  1 drivers
L_0x7fd7e757d2a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55587de26d40_0 .net/2u *"_ivl_30", 31 0, L_0x7fd7e757d2a0;  1 drivers
v0x55587de26e30_0 .net *"_ivl_34", 31 0, L_0x55587de3e5f0;  1 drivers
L_0x7fd7e757d2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de26f10_0 .net *"_ivl_37", 25 0, L_0x7fd7e757d2e8;  1 drivers
L_0x7fd7e757d330 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55587de26ff0_0 .net/2u *"_ivl_38", 31 0, L_0x7fd7e757d330;  1 drivers
v0x55587de270d0_0 .net *"_ivl_40", 0 0, L_0x55587de3e6e0;  1 drivers
v0x55587de27190_0 .net *"_ivl_42", 31 0, L_0x55587de3e8a0;  1 drivers
L_0x7fd7e757d378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de27270_0 .net *"_ivl_45", 25 0, L_0x7fd7e757d378;  1 drivers
L_0x7fd7e757d3c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55587de27350_0 .net/2u *"_ivl_46", 31 0, L_0x7fd7e757d3c0;  1 drivers
v0x55587de27430_0 .net *"_ivl_48", 0 0, L_0x55587de3eaa0;  1 drivers
v0x55587de274f0_0 .net *"_ivl_52", 31 0, L_0x55587de3ed10;  1 drivers
L_0x7fd7e757d408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de275d0_0 .net *"_ivl_55", 25 0, L_0x7fd7e757d408;  1 drivers
L_0x7fd7e757d450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de276b0_0 .net/2u *"_ivl_56", 31 0, L_0x7fd7e757d450;  1 drivers
v0x55587de27790_0 .net *"_ivl_58", 0 0, L_0x55587de3ee00;  1 drivers
v0x55587de27850_0 .net *"_ivl_60", 31 0, L_0x55587de3efe0;  1 drivers
L_0x7fd7e757d498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de27930_0 .net *"_ivl_63", 25 0, L_0x7fd7e757d498;  1 drivers
L_0x7fd7e757d4e0 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x55587de27b20_0 .net/2u *"_ivl_64", 31 0, L_0x7fd7e757d4e0;  1 drivers
v0x55587de27c00_0 .net *"_ivl_66", 0 0, L_0x55587de3f1e0;  1 drivers
v0x55587de27cc0_0 .net *"_ivl_68", 31 0, L_0x55587de3ef40;  1 drivers
v0x55587de27da0_0 .net *"_ivl_7", 4 0, L_0x55587de3d150;  1 drivers
L_0x7fd7e757d528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de27e80_0 .net *"_ivl_71", 25 0, L_0x7fd7e757d528;  1 drivers
L_0x7fd7e757d570 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x55587de27f60_0 .net/2u *"_ivl_72", 31 0, L_0x7fd7e757d570;  1 drivers
v0x55587de28040_0 .net *"_ivl_74", 0 0, L_0x55587de3f3d0;  1 drivers
v0x55587de28100_0 .net *"_ivl_77", 0 0, L_0x55587de3e470;  1 drivers
v0x55587de281c0_0 .net *"_ivl_9", 4 0, L_0x55587de3d1f0;  1 drivers
v0x55587de282a0_0 .var "active", 0 0;
v0x55587de28360_0 .net "alu_control_out", 3 0, v0x55587de236a0_0;  1 drivers
v0x55587de28420_0 .net "alu_fcode", 5 0, L_0x55587de3dcb0;  1 drivers
v0x55587de284e0_0 .net "alu_op", 1 0, L_0x55587de3ccf0;  1 drivers
v0x55587de285d0_0 .net "alu_op1", 31 0, L_0x55587de3ddf0;  1 drivers
v0x55587de28690_0 .net "alu_op2", 31 0, L_0x55587de3e0f0;  1 drivers
v0x55587de28730_0 .net "alu_out", 31 0, v0x55587de034f0_0;  1 drivers
v0x55587de28a10_0 .net "alu_src", 0 0, L_0x55587de07c20;  1 drivers
v0x55587de28ae0_0 .net "alu_z_flag", 0 0, L_0x55587de3e2a0;  1 drivers
v0x55587de28bb0_0 .net "branch", 0 0, L_0x55587de3cb20;  1 drivers
v0x55587de28c80_0 .net "clk", 0 0, v0x55587de2a600_0;  1 drivers
v0x55587de28d70_0 .net "clk_enable", 0 0, v0x55587de2a6a0_0;  1 drivers
v0x55587de28e10_0 .net "curr_addr", 31 0, v0x55587de24f20_0;  1 drivers
v0x55587de28ee0_0 .net "curr_addr_p4", 31 0, L_0x55587de3e3d0;  1 drivers
v0x55587de28f80_0 .net "data_address", 31 0, L_0x55587de3e1e0;  alias, 1 drivers
v0x55587de29020_0 .var "data_read", 0 0;
v0x55587de290c0_0 .net "data_readdata", 31 0, v0x55587de2a950_0;  1 drivers
v0x55587de291a0_0 .var "data_write", 0 0;
v0x55587de29260_0 .var "data_writedata", 31 0;
v0x55587de29340_0 .net "instr_address", 31 0, L_0x55587de3f7c0;  alias, 1 drivers
v0x55587de29420_0 .net "instr_opcode", 5 0, L_0x55587de2bfa0;  1 drivers
v0x55587de29510_0 .net "instr_readdata", 31 0, v0x55587de2ac90_0;  1 drivers
v0x55587de295d0_0 .net "j_type", 0 0, L_0x55587de3e580;  1 drivers
v0x55587de29690_0 .net "jr_type", 0 0, L_0x55587de3f670;  1 drivers
v0x55587de29750_0 .net "mem_read", 0 0, L_0x55587ddd8770;  1 drivers
v0x55587de29820_0 .net "mem_to_reg", 0 0, L_0x55587de033d0;  1 drivers
v0x55587de298f0_0 .net "mem_write", 0 0, L_0x55587de3ca20;  1 drivers
v0x55587de299c0_0 .var "next_instr_addr", 31 0;
v0x55587de29a90_0 .net "offset", 31 0, L_0x55587de3df50;  1 drivers
v0x55587de29b30_0 .net "reg_a_read_data", 31 0, L_0x55587de3d840;  1 drivers
v0x55587de29c00_0 .net "reg_a_read_index", 4 0, L_0x55587de3cee0;  1 drivers
v0x55587de29cd0_0 .net "reg_b_read_data", 31 0, L_0x55587de3db30;  1 drivers
v0x55587de29da0_0 .net "reg_b_read_index", 4 0, L_0x55587de3cfd0;  1 drivers
v0x55587de29e70_0 .net "reg_dst", 0 0, L_0x55587de03830;  1 drivers
v0x55587de29f40_0 .net "reg_write", 0 0, L_0x55587ddf69e0;  1 drivers
v0x55587de2a010_0 .net "reg_write_data", 31 0, L_0x55587de3d410;  1 drivers
v0x55587de2a0e0_0 .net "reg_write_enable", 0 0, L_0x55587de3d5a0;  1 drivers
v0x55587de2a1b0_0 .net "reg_write_index", 4 0, L_0x55587de3d290;  1 drivers
v0x55587de2a280_0 .net "register_v0", 31 0, L_0x55587de3dc40;  alias, 1 drivers
v0x55587de2a350_0 .net "reset", 0 0, v0x55587de2ae00_0;  1 drivers
E_0x55587dd72750/0 .event anyedge, v0x55587de24430_0, v0x55587ddf6b00_0, v0x55587de28ee0_0, v0x55587de29a90_0;
E_0x55587dd72750/1 .event anyedge, v0x55587de295d0_0, v0x55587de29510_0, v0x55587de29690_0, v0x55587de25b60_0;
E_0x55587dd72750 .event/or E_0x55587dd72750/0, E_0x55587dd72750/1;
L_0x55587de2bfa0 .part v0x55587de2ac90_0, 26, 6;
L_0x55587de3cee0 .part v0x55587de2ac90_0, 21, 5;
L_0x55587de3cfd0 .part v0x55587de2ac90_0, 16, 5;
L_0x55587de3d150 .part v0x55587de2ac90_0, 11, 5;
L_0x55587de3d1f0 .part v0x55587de2ac90_0, 16, 5;
L_0x55587de3d290 .functor MUXZ 5, L_0x55587de3d1f0, L_0x55587de3d150, L_0x55587de03830, C4<>;
L_0x55587de3d410 .functor MUXZ 32, v0x55587de034f0_0, v0x55587de2a950_0, L_0x55587de033d0, C4<>;
L_0x55587de3dcb0 .part v0x55587de2ac90_0, 0, 6;
L_0x55587de3deb0 .part v0x55587de2ac90_0, 0, 16;
L_0x55587de3df50 .concat [ 16 16 0 0], L_0x55587de3deb0, L_0x7fd7e757d210;
L_0x55587de3e0f0 .functor MUXZ 32, L_0x55587de3db30, L_0x55587de3df50, L_0x55587de07c20, C4<>;
L_0x55587de3e3d0 .arith/sum 32, v0x55587de24f20_0, L_0x7fd7e757d2a0;
L_0x55587de3e5f0 .concat [ 6 26 0 0], L_0x55587de2bfa0, L_0x7fd7e757d2e8;
L_0x55587de3e6e0 .cmp/eq 32, L_0x55587de3e5f0, L_0x7fd7e757d330;
L_0x55587de3e8a0 .concat [ 6 26 0 0], L_0x55587de2bfa0, L_0x7fd7e757d378;
L_0x55587de3eaa0 .cmp/eq 32, L_0x55587de3e8a0, L_0x7fd7e757d3c0;
L_0x55587de3ed10 .concat [ 6 26 0 0], L_0x55587de2bfa0, L_0x7fd7e757d408;
L_0x55587de3ee00 .cmp/eq 32, L_0x55587de3ed10, L_0x7fd7e757d450;
L_0x55587de3efe0 .concat [ 6 26 0 0], L_0x55587de3dcb0, L_0x7fd7e757d498;
L_0x55587de3f1e0 .cmp/eq 32, L_0x55587de3efe0, L_0x7fd7e757d4e0;
L_0x55587de3ef40 .concat [ 6 26 0 0], L_0x55587de3dcb0, L_0x7fd7e757d528;
L_0x55587de3f3d0 .cmp/eq 32, L_0x55587de3ef40, L_0x7fd7e757d570;
S_0x55587dda8f30 .scope module, "cpu_alu" "alu" 4 114, 5 1 0, S_0x55587dda8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fd7e757d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de07030_0 .net/2u *"_ivl_0", 31 0, L_0x7fd7e757d258;  1 drivers
v0x55587de07490_0 .net "control", 3 0, v0x55587de236a0_0;  alias, 1 drivers
v0x55587de079a0_0 .net "op1", 31 0, L_0x55587de3ddf0;  alias, 1 drivers
v0x55587de07d40_0 .net "op2", 31 0, L_0x55587de3e0f0;  alias, 1 drivers
v0x55587de034f0_0 .var "result", 31 0;
v0x55587ddf6b00_0 .net "z_flag", 0 0, L_0x55587de3e2a0;  alias, 1 drivers
E_0x55587dd722d0 .event anyedge, v0x55587de07d40_0, v0x55587de079a0_0, v0x55587de07490_0;
L_0x55587de3e2a0 .cmp/eq 32, v0x55587de034f0_0, L_0x7fd7e757d258;
S_0x55587dde8bc0 .scope module, "cpu_alu_control" "alu_control" 4 99, 6 1 0, S_0x55587dda8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x55587de236a0_0 .var "alu_control_out", 3 0;
v0x55587de23780_0 .net "alu_fcode", 5 0, L_0x55587de3dcb0;  alias, 1 drivers
v0x55587de23840_0 .net "alu_opcode", 1 0, L_0x55587de3ccf0;  alias, 1 drivers
E_0x55587dd95450 .event anyedge, v0x55587de23840_0, v0x55587de23780_0;
S_0x55587ddf9ca0 .scope module, "cpu_control" "control" 4 42, 7 1 0, S_0x55587dda8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x55587de03830 .functor BUFZ 1, L_0x55587de3c200, C4<0>, C4<0>, C4<0>;
L_0x55587de07c20 .functor OR 1, L_0x55587de3c370, L_0x55587de3c4d0, C4<0>, C4<0>;
L_0x55587de033d0 .functor BUFZ 1, L_0x55587de3c370, C4<0>, C4<0>, C4<0>;
L_0x55587ddf69e0 .functor BUFZ 1, L_0x55587de3c370, C4<0>, C4<0>, C4<0>;
L_0x55587ddd8770 .functor BUFZ 1, L_0x55587de3c370, C4<0>, C4<0>, C4<0>;
L_0x55587de3ca20 .functor BUFZ 1, L_0x55587de3c4d0, C4<0>, C4<0>, C4<0>;
L_0x55587de3cb20 .functor BUFZ 1, L_0x55587de3c670, C4<0>, C4<0>, C4<0>;
L_0x55587de3cc30 .functor BUFZ 1, L_0x55587de3c200, C4<0>, C4<0>, C4<0>;
L_0x55587de3ce20 .functor BUFZ 1, L_0x55587de3c670, C4<0>, C4<0>, C4<0>;
v0x55587de23ad0_0 .net *"_ivl_0", 31 0, L_0x55587de2c0e0;  1 drivers
L_0x7fd7e757d0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55587de23b90_0 .net/2u *"_ivl_12", 5 0, L_0x7fd7e757d0f0;  1 drivers
L_0x7fd7e757d138 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x55587de23c70_0 .net/2u *"_ivl_16", 5 0, L_0x7fd7e757d138;  1 drivers
L_0x7fd7e757d018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de23d60_0 .net *"_ivl_3", 25 0, L_0x7fd7e757d018;  1 drivers
v0x55587de23e40_0 .net *"_ivl_37", 0 0, L_0x55587de3cc30;  1 drivers
L_0x7fd7e757d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55587de23f70_0 .net/2u *"_ivl_4", 31 0, L_0x7fd7e757d060;  1 drivers
v0x55587de24050_0 .net *"_ivl_42", 0 0, L_0x55587de3ce20;  1 drivers
L_0x7fd7e757d0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55587de24130_0 .net/2u *"_ivl_8", 5 0, L_0x7fd7e757d0a8;  1 drivers
v0x55587de24210_0 .net "alu_op", 1 0, L_0x55587de3ccf0;  alias, 1 drivers
v0x55587de242d0_0 .net "alu_src", 0 0, L_0x55587de07c20;  alias, 1 drivers
v0x55587de24370_0 .net "beq", 0 0, L_0x55587de3c670;  1 drivers
v0x55587de24430_0 .net "branch", 0 0, L_0x55587de3cb20;  alias, 1 drivers
v0x55587de244f0_0 .net "instr_opcode", 5 0, L_0x55587de2bfa0;  alias, 1 drivers
v0x55587de245d0_0 .var "jump", 0 0;
v0x55587de24690_0 .net "lw", 0 0, L_0x55587de3c370;  1 drivers
v0x55587de24750_0 .net "mem_read", 0 0, L_0x55587ddd8770;  alias, 1 drivers
v0x55587de24810_0 .net "mem_to_reg", 0 0, L_0x55587de033d0;  alias, 1 drivers
v0x55587de248d0_0 .net "mem_write", 0 0, L_0x55587de3ca20;  alias, 1 drivers
v0x55587de24990_0 .net "r_format", 0 0, L_0x55587de3c200;  1 drivers
v0x55587de24a50_0 .net "reg_dst", 0 0, L_0x55587de03830;  alias, 1 drivers
v0x55587de24b10_0 .net "reg_write", 0 0, L_0x55587ddf69e0;  alias, 1 drivers
v0x55587de24bd0_0 .net "sw", 0 0, L_0x55587de3c4d0;  1 drivers
L_0x55587de2c0e0 .concat [ 6 26 0 0], L_0x55587de2bfa0, L_0x7fd7e757d018;
L_0x55587de3c200 .cmp/eq 32, L_0x55587de2c0e0, L_0x7fd7e757d060;
L_0x55587de3c370 .cmp/eq 6, L_0x55587de2bfa0, L_0x7fd7e757d0a8;
L_0x55587de3c4d0 .cmp/eq 6, L_0x55587de2bfa0, L_0x7fd7e757d0f0;
L_0x55587de3c670 .cmp/eq 6, L_0x55587de2bfa0, L_0x7fd7e757d138;
L_0x55587de3ccf0 .concat8 [ 1 1 0 0], L_0x55587de3ce20, L_0x55587de3cc30;
S_0x55587de02430 .scope module, "cpu_pc" "pc" 4 151, 8 1 0, S_0x55587dda8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x55587de24e40_0 .net "clk", 0 0, v0x55587de2a600_0;  alias, 1 drivers
v0x55587de24f20_0 .var "curr_addr", 31 0;
v0x55587de25000_0 .net "next_addr", 31 0, v0x55587de299c0_0;  1 drivers
v0x55587de250f0_0 .net "reset", 0 0, v0x55587de2ae00_0;  alias, 1 drivers
E_0x55587dd95550 .event posedge, v0x55587de24e40_0;
S_0x55587de25260 .scope module, "register" "regfile" 4 73, 9 1 0, S_0x55587dda8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55587de3d840 .functor BUFZ 32, L_0x55587de3d660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55587de3db30 .functor BUFZ 32, L_0x55587de3d950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55587de25fc0_12 .array/port v0x55587de25fc0, 12;
L_0x55587de3dc40 .functor BUFZ 32, v0x55587de25fc0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55587de25490_0 .net *"_ivl_0", 31 0, L_0x55587de3d660;  1 drivers
v0x55587de25590_0 .net *"_ivl_10", 6 0, L_0x55587de3d9f0;  1 drivers
L_0x7fd7e757d1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55587de25670_0 .net *"_ivl_13", 1 0, L_0x7fd7e757d1c8;  1 drivers
v0x55587de25730_0 .net *"_ivl_2", 6 0, L_0x55587de3d700;  1 drivers
L_0x7fd7e757d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55587de25810_0 .net *"_ivl_5", 1 0, L_0x7fd7e757d180;  1 drivers
v0x55587de25940_0 .net *"_ivl_8", 31 0, L_0x55587de3d950;  1 drivers
v0x55587de25a20_0 .net "r_clk", 0 0, v0x55587de2a600_0;  alias, 1 drivers
v0x55587de25ac0_0 .net "r_clk_enable", 0 0, v0x55587de2a6a0_0;  alias, 1 drivers
v0x55587de25b60_0 .net "read_data1", 31 0, L_0x55587de3d840;  alias, 1 drivers
v0x55587de25c40_0 .net "read_data2", 31 0, L_0x55587de3db30;  alias, 1 drivers
v0x55587de25d20_0 .net "read_reg1", 4 0, L_0x55587de3cee0;  alias, 1 drivers
v0x55587de25e00_0 .net "read_reg2", 4 0, L_0x55587de3cfd0;  alias, 1 drivers
v0x55587de25ee0_0 .net "register_v0", 31 0, L_0x55587de3dc40;  alias, 1 drivers
v0x55587de25fc0 .array "registers", 0 31, 31 0;
v0x55587de26590_0 .net "reset", 0 0, v0x55587de2ae00_0;  alias, 1 drivers
v0x55587de26630_0 .net "write_control", 0 0, L_0x55587de3d5a0;  alias, 1 drivers
v0x55587de266d0_0 .net "write_data", 31 0, L_0x55587de3d410;  alias, 1 drivers
v0x55587de268c0_0 .net "write_reg", 4 0, L_0x55587de3d290;  alias, 1 drivers
L_0x55587de3d660 .array/port v0x55587de25fc0, L_0x55587de3d700;
L_0x55587de3d700 .concat [ 5 2 0 0], L_0x55587de3cee0, L_0x7fd7e757d180;
L_0x55587de3d950 .array/port v0x55587de25fc0, L_0x55587de3d9f0;
L_0x55587de3d9f0 .concat [ 5 2 0 0], L_0x55587de3cfd0, L_0x7fd7e757d1c8;
S_0x55587dda83c0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x55587de3f920 .functor BUFZ 32, L_0x55587de3f880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55587de2af00_0 .net *"_ivl_0", 31 0, L_0x55587de3f880;  1 drivers
o0x7fd7e75c7ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55587de2afc0_0 .net "clk", 0 0, o0x7fd7e75c7ed8;  0 drivers
o0x7fd7e75c7f08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55587de2b080_0 .net "data_address", 31 0, o0x7fd7e75c7f08;  0 drivers
o0x7fd7e75c7f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55587de2b140_0 .net "data_read", 0 0, o0x7fd7e75c7f38;  0 drivers
v0x55587de2b200_0 .net "data_readdata", 31 0, L_0x55587de3f920;  1 drivers
o0x7fd7e75c7f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55587de2b330_0 .net "data_write", 0 0, o0x7fd7e75c7f98;  0 drivers
o0x7fd7e75c7fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55587de2b3f0_0 .net "data_writedata", 31 0, o0x7fd7e75c7fc8;  0 drivers
v0x55587de2b4d0_0 .var/i "i", 31 0;
v0x55587de2b5b0 .array "ram", 0 65535, 31 0;
E_0x55587de2aea0 .event posedge, v0x55587de2afc0_0;
L_0x55587de3f880 .array/port v0x55587de2b5b0, o0x7fd7e75c7f08;
S_0x55587dda8790 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x55587ddeab90 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x55587de3fb70 .functor BUFZ 32, L_0x55587de3f9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55587de2bab0_0 .net *"_ivl_0", 31 0, L_0x55587de3f9e0;  1 drivers
v0x55587de2bbb0_0 .net *"_ivl_3", 29 0, L_0x55587de3fa80;  1 drivers
o0x7fd7e75c81d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55587de2bc90_0 .net "instr_address", 31 0, o0x7fd7e75c81d8;  0 drivers
v0x55587de2bd50_0 .net "instr_readdata", 31 0, L_0x55587de3fb70;  1 drivers
v0x55587de2be30 .array "memory1", 0 65535, 31 0;
L_0x55587de3f9e0 .array/port v0x55587de2be30, L_0x55587de3fa80;
L_0x55587de3fa80 .part o0x7fd7e75c81d8, 0, 30;
S_0x55587de2b800 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x55587dda8790;
 .timescale 0 0;
v0x55587de2b9b0_0 .var/i "i", 31 0;
    .scope S_0x55587de25260;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de25fc0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55587de25260;
T_1 ;
    %wait E_0x55587dd95550;
    %load/vec4 v0x55587de26590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55587de25ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55587de26630_0;
    %load/vec4 v0x55587de268c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55587de266d0_0;
    %load/vec4 v0x55587de268c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de25fc0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55587dde8bc0;
T_2 ;
    %wait E_0x55587dd95450;
    %load/vec4 v0x55587de23840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55587de236a0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55587de23840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55587de236a0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55587de23840_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x55587de23780_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55587de236a0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55587de236a0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55587de236a0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55587de236a0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55587de236a0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55587dda8f30;
T_3 ;
    %wait E_0x55587dd722d0;
    %load/vec4 v0x55587de07490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55587de034f0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x55587de079a0_0;
    %load/vec4 v0x55587de07d40_0;
    %and;
    %assign/vec4 v0x55587de034f0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x55587de079a0_0;
    %load/vec4 v0x55587de07d40_0;
    %or;
    %assign/vec4 v0x55587de034f0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x55587de079a0_0;
    %load/vec4 v0x55587de07d40_0;
    %add;
    %assign/vec4 v0x55587de034f0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x55587de079a0_0;
    %load/vec4 v0x55587de07d40_0;
    %sub;
    %assign/vec4 v0x55587de034f0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x55587de079a0_0;
    %load/vec4 v0x55587de07d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x55587de034f0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x55587de079a0_0;
    %load/vec4 v0x55587de07d40_0;
    %or;
    %inv;
    %assign/vec4 v0x55587de034f0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55587de02430;
T_4 ;
    %wait E_0x55587dd95550;
    %load/vec4 v0x55587de250f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55587de24f20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55587de25000_0;
    %assign/vec4 v0x55587de24f20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55587dda8b60;
T_5 ;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55587dd95550;
    %delay 1, 0;
    %vpi_call/w 4 26 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x55587de29820_0, v0x55587de29510_0, v0x55587de2a010_0, v0x55587de28d70_0, v0x55587de2a1b0_0, v0x55587de2a0e0_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x55587dda8b60;
T_6 ;
    %wait E_0x55587dd72750;
    %load/vec4 v0x55587de28bb0_0;
    %load/vec4 v0x55587de28ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55587de28ee0_0;
    %load/vec4 v0x55587de29a90_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55587de299c0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55587de295d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55587de28ee0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55587de29510_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55587de299c0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55587de29690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55587de29b30_0;
    %store/vec4 v0x55587de299c0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55587de28ee0_0;
    %store/vec4 v0x55587de299c0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55587de09120;
T_7 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55587de2a600_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55587de2a600_0;
    %inv;
    %store/vec4 v0x55587de2a600_0, 0, 1;
    %delay 4, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x55587de09120;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55587de2ae00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55587de2a6a0_0, 0, 1;
    %wait E_0x55587dd95550;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55587de2ae00_0, 0, 1;
    %wait E_0x55587dd95550;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x55587de2ac90_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55587de2a950_0, 0, 32;
    %wait E_0x55587dd95550;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x55587de2ac90_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55587de2a950_0, 0, 32;
    %wait E_0x55587dd95550;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x55587de2ac90_0, 0, 32;
    %wait E_0x55587dd95550;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x55587de2ac90_0, 0, 32;
    %vpi_call/w 3 64 "$display", v0x55587de2ad60_0 {0 0 0};
    %load/vec4 v0x55587de2aaf0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 65 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x55587de2aaf0_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x55587dda83c0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55587de2b4d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55587de2b4d0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55587de2b4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de2b5b0, 0, 4;
    %load/vec4 v0x55587de2b4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55587de2b4d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x55587dda83c0;
T_10 ;
    %wait E_0x55587de2aea0;
    %load/vec4 v0x55587de2b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55587de2b3f0_0;
    %ix/getv 3, v0x55587de2b080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55587de2b5b0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55587dda8790;
T_11 ;
    %fork t_1, S_0x55587de2b800;
    %jmp t_0;
    .scope S_0x55587de2b800;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55587de2b9b0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x55587de2b9b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55587de2b9b0_0;
    %store/vec4a v0x55587de2be30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55587de2b9b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55587de2b9b0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de2be30, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de2be30, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55587de2be30, 4, 0;
    %end;
    .scope S_0x55587dda8790;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
