# do scripts/compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:56 on May 29,2021
# vcom -work work -2008 ../../vhdl/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package mem_pkg
# -- Compiling package body mem_pkg
# -- Loading package mem_pkg
# End time: 17:37:56 on May 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:56 on May 29,2021
# vcom -work work -2008 ../../vhdl/core_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling package core_pkg
# -- Compiling package body core_pkg
# -- Loading package core_pkg
# End time: 17:37:56 on May 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:56 on May 29,2021
# vcom -work work -2008 ../../vhdl/op_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Loading package core_pkg
# -- Compiling package op_pkg
# End time: 17:37:56 on May 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:56 on May 29,2021
# vcom -work work -2008 ../../vhdl/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Loading package core_pkg
# -- Loading package op_pkg
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 17:37:56 on May 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:56 on May 29,2021
# vcom -work work -2008 ../../vhdl/exec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Loading package core_pkg
# -- Loading package op_pkg
# -- Compiling entity exec
# -- Compiling architecture rtl of exec
# -- Loading entity alu
# End time: 17:37:56 on May 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:56 on May 29,2021
# vcom -work work -2008 ../tb_util_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package mem_pkg
# -- Loading package core_pkg
# -- Loading package op_pkg
# -- Compiling package tb_util_pkg
# -- Compiling package body tb_util_pkg
# -- Loading package tb_util_pkg
# End time: 17:37:56 on May 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:56 on May 29,2021
# vcom -work work -2008 tb/exec_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package mem_pkg
# -- Loading package core_pkg
# -- Loading package op_pkg
# -- Loading package tb_util_pkg
# -- Compiling entity tb
# -- Compiling architecture bench of tb
# -- Loading entity exec
# ** Error: tb/exec_tb.vhd(101): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: tb/exec_tb.vhd(126): Statement cannot be labeled.
# ** Error: tb/exec_tb.vhd(199): VHDL Compiler exiting
# End time: 17:37:56 on May 29,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./scripts/compile.do line 14
# /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -work work -2008 tb/exec_tb.vhd | tee -a log"
# quit -f
