# DESIGN-AND-VERIFICATION-OF-SINGLE-PORT-RAM
Designed a single port ram
-----------------------------------------------
INPUT Signals
[`DATA_WIDTH-1:0] DATA
[`ADDR_WIDTH-1:0] ADDR
WR_RD
CLK, RST
-----------------------------------------------
OUTPUT Signals
[`DATA_WIDTH-1:0] DATA_OUT
-----------------------------------------------
