[View]
Entity=avr_cpu_tb
Architecture=testbench
TopLevelType=1
[file:.\src\write_back.vhd]
Enabled=1
[file:.\src\instruction_decode.vhd]
Enabled=1
[file:.\src\register_file.vhd]
Enabled=1
[file:.\src\instruction_reg_buffer.vhd]
Enabled=1
[file:.\src\program_counter.vhd]
Enabled=1
[file:.\src\general_mux.vhd]
Enabled=1
[file:.\src\add_1.vhd]
Enabled=1
[file:.\src\flash_pm_memory.vhd]
Enabled=1
[file:.\src\avr_cpu.vhd]
Enabled=1
[file:.\src\avr_cpu_tb.vhd]
Enabled=1
[file:.\src\tempadd.vhd]
Enabled=1
[file:.\src\control_logic.vhd]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\alu.vhd]
Enabled=1
[file:.\src\cpu_sreg.vhd]
Enabled=1
[file:.\src\branch_entity.vhd]
Enabled=1
[file:.\src\datamem.vhd]
Enabled=1
[file:.\src\new_pc.vhd]
Enabled=1
[file:.\src\temp16bitreg.vhd]
Enabled=1
[file:.\src\stackpointer.vhd]
Enabled=1
[file:.\src\inc_dec_16.vhd]
Enabled=1
[file:.\src\package.vhd]
Enabled=1
[file:.\src\retlatch.vhd]
Enabled=1
[file:.\src\sample.bde]
Enabled=1
[file:.\compile\sample.vhd]
Generated=TRUE
Enabled=1
[file:.\avrcpu\avr_cpu.bde]
Enabled=1
[file:.\src\dual_function_gate.vhd]
Enabled=1
[file:.\src\binary_counter.vhd]
Enabled=1
[file:.\src\clk_prescalar.vhd]
Enabled=1
[file:.\src\singleslopepwm.vhd]
Enabled=1
[file:.\src\changebit.vhd]
Enabled=1
[file:.\src\wavee.asdb]
Enabled=1
[file:.\src\wavee.awc]
Enabled=1
[file:.\src\branch_entity.vhd]
Enabled=1
