/* bench 9126.4.0 e4e73401b0b4 */
/* bench 9126.4.1 556031223f17 */
/* bench 9126.4.2 6988b4bbb9e1 */
/* bench 9126.4.3 44e14e0557de */
/* bench 9126.4.4 83f1c632b4db */
/* bench 9126.4.5 3ece8346e070 */
/* bench 9126.4.6 85c6c23795f7 */
/* bench 9126.4.7 0c58f27102f1 */
/* bench 9126.4.8 f03bd1f29d4a */
/* bench 9126.4.9 7eb9112e6daa */
/* bench 9126.4.10 7a39ce34f946 */
/* bench 9126.4.11 e6417f9d4fda */
/* bench 9126.4.12 ccbaf4c06485 */
/* bench 9126.4.13 f2f0472b5bbf */
/* bench 9126.4.14 0e41ed35e3de */
/* bench 9126.4.15 208d4a6c7b5d */
/* bench 9126.4.16 cb99d4b4a6fa */
/* bench 9126.4.17 b10d3b1c1724 */
/* bench 9126.4.18 9837d4ae7d58 */
#ifndef __NVBIOS_I2C_H__
#define __NVBIOS_I2C_H__
enum dcb_i2c_type {
/* bench 9468.0.0 d389a889a17f */
/* bench 9468.0.1 d01a1c032c2f */
/* bench 9468.0.2 c03795b58742 */
/* bench 9468.0.3 dff6a7fd6e0a */
/* bench 9468.0.4 19ddf5841e17 */
/* bench 9468.0.5 dd3a543c8dfa */
	DCB_I2C_NVIO_BIT = 0x05,
	DCB_I2C_NVIO_AUX = 0x06,
	/* made up - mostly */
	DCB_I2C_PMGR     = 0x80,
	DCB_I2C_UNUSED   = 0xff
};

struct dcb_i2c_entry {
	enum dcb_i2c_type type;
	u8 drive;
	u8 sense;
	u8 share;
	u8 auxch;
};

u16 dcb_i2c_table(struct nvkm_bios *, u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
u16 dcb_i2c_entry(struct nvkm_bios *, u8 index, u8 *ver, u8 *len);
int dcb_i2c_parse(struct nvkm_bios *, u8 index, struct dcb_i2c_entry *);
#endif
