

#ifndef _PCIPPC2_FPGA_H_
#define _PCIPPC2_FPGA_H_

#define FPGA_VENDOR_ID			0x1310
#define FPGA_DEVICE_ID			0x000d

#define HW_FPGA0_INT			0x0000
#define HW_FPGA0_BOARD		0x0060
#define HW_FPGA0_UART1			0x0080
#define HW_FPGA0_UART2			0x0100
#define HW_FPGA0_RTC			0x2000
#define HW_FPGA0_DOC			0x4000
#define HW_FPGA1_RTC			0x0000
#define HW_FPGA1_DOC			0x4000

#define HW_FPGA0_INT_INTR_MASK		0x30
#define HW_FPGA0_INT_INTR_STATUS	0x34
#define HW_FPGA0_INT_INTR_EOI		0x40
#define HW_FPGA0_INT_SERIAL_CONFIG	0x5c

#define HW_FPGA0_WDT_CTRL		0x44
#define HW_FPGA0_WDT_PROG		0x48
#define HW_FPGA0_WDT_VAL		0x4c
#define HW_FPGA0_WDT_REFRESH		0x50

#endif
