vhdl xil_defaultlib  \
"../../../../ANC_LMS_NexysA7.gen/sources_1/ip/axi_uartlite_0_1/sim/axi_uartlite_0.vhd" \

nosort
