--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
E:/labsolutions/VHDL/lab4/synth_lab/synth_lab.ise -intstyle ise -v 3 -s 4 -xml
loopback loopback.ncd -o loopback.twr loopback.pcf -ucf loopback.ucf

Design file:              loopback.ncd
Physical constraint file: loopback.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP 
"Inst_my_dcm_CLKFX_BUF" TS_clk / 1.1         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_my_dcm_CLKFX_BUF_0 = PERIOD TIMEGRP 
"Inst_my_dcm_CLKFX_BUF_0" TS_clk /         1.1 HIGH 50%;

 7290 paths analyzed, 1098 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  15.013ns.
--------------------------------------------------------------------------------
Slack:                  3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_program/ram_1024_x_18.A (RAM)
  Destination:          transmit/buf/count_width_loop[3].register_bit (FF)
  Requirement:          18.181ns
  Data Path Delay:      14.997ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk55MHz rising at 0.000ns
  Destination Clock:    clk55MHz rising at 18.181ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_program/ram_1024_x_18.A to transmit/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA7     Tbcko                 2.812   my_program/ram_1024_x_18
                                                       my_program/ram_1024_x_18.A
    SLICE_X2Y59.F4       net (fanout=10)       1.280   instruction<7>
    SLICE_X2Y59.X        Tilo                  0.759   my_kcpsm3/sy<1>
                                                       my_kcpsm3/reg_loop[1].register_bit.SLICEM_F
    SLICE_X2Y57.G2       net (fanout=1)        0.398   my_kcpsm3/sy<1>
    SLICE_X2Y57.Y        Tilo                  0.759   port_id<1>
                                                       my_kcpsm3/reg_loop[1].operand_select_mux
    SLICE_X2Y57.F3       net (fanout=23)       0.045   my_kcpsm3/port_id<1>
    SLICE_X2Y57.X        Tilo                  0.759   port_id<1>
                                                       my_kcpsm3/reg_loop[1].operand_select_mux_1
    SLICE_X13Y33.F1      net (fanout=29)       1.681   port_id<1>
    SLICE_X13Y33.X       Tilo                  0.704   write_to_uart
                                                       write_to_uart1
    SLICE_X12Y13.F1      net (fanout=6)        1.391   write_to_uart
    SLICE_X12Y13.X       Tilo                  0.759   transmit/buf/valid_write
                                                       transmit/buf/valid_lut
    SLICE_X13Y10.BX      net (fanout=5)        0.766   transmit/buf/valid_write
    SLICE_X13Y10.COUT    Tbxcy                 1.882   transmit/buf/pointer<0>
                                                       transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       transmit/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X13Y11.CIN     net (fanout=1)        0.000   transmit/buf/count_carry<1>
    SLICE_X13Y11.CLK     Tcinck                1.002   transmit/buf/pointer<2>
                                                       transmit/buf/count_width_loop[2].mid_count.count_muxcy
                                                       transmit/buf/count_width_loop[3].upper_count.count_xor
                                                       transmit/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                     14.997ns (9.436ns logic, 5.561ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack:                  3.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_program/ram_1024_x_18.A (RAM)
  Destination:          transmit/buf/count_width_loop[3].register_bit (FF)
  Requirement:          18.181ns
  Data Path Delay:      14.925ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk55MHz rising at 0.000ns
  Destination Clock:    clk55MHz rising at 18.181ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_program/ram_1024_x_18.A to transmit/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA4     Tbcko                 2.812   my_program/ram_1024_x_18
                                                       my_program/ram_1024_x_18.A
    SLICE_X2Y59.F1       net (fanout=10)       1.208   instruction<4>
    SLICE_X2Y59.X        Tilo                  0.759   my_kcpsm3/sy<1>
                                                       my_kcpsm3/reg_loop[1].register_bit.SLICEM_F
    SLICE_X2Y57.G2       net (fanout=1)        0.398   my_kcpsm3/sy<1>
    SLICE_X2Y57.Y        Tilo                  0.759   port_id<1>
                                                       my_kcpsm3/reg_loop[1].operand_select_mux
    SLICE_X2Y57.F3       net (fanout=23)       0.045   my_kcpsm3/port_id<1>
    SLICE_X2Y57.X        Tilo                  0.759   port_id<1>
                                                       my_kcpsm3/reg_loop[1].operand_select_mux_1
    SLICE_X13Y33.F1      net (fanout=29)       1.681   port_id<1>
    SLICE_X13Y33.X       Tilo                  0.704   write_to_uart
                                                       write_to_uart1
    SLICE_X12Y13.F1      net (fanout=6)        1.391   write_to_uart
    SLICE_X12Y13.X       Tilo                  0.759   transmit/buf/valid_write
                                                       transmit/buf/valid_lut
    SLICE_X13Y10.BX      net (fanout=5)        0.766   transmit/buf/valid_write
    SLICE_X13Y10.COUT    Tbxcy                 1.882   transmit/buf/pointer<0>
                                                       transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       transmit/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X13Y11.CIN     net (fanout=1)        0.000   transmit/buf/count_carry<1>
    SLICE_X13Y11.CLK     Tcinck                1.002   transmit/buf/pointer<2>
                                                       transmit/buf/count_width_loop[2].mid_count.count_muxcy
                                                       transmit/buf/count_width_loop[3].upper_count.count_xor
                                                       transmit/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                     14.925ns (9.436ns logic, 5.489ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  3.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_program/ram_1024_x_18.A (RAM)
  Destination:          transmit/buf/count_width_loop[3].register_bit (FF)
  Requirement:          18.181ns
  Data Path Delay:      14.715ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk55MHz rising at 0.000ns
  Destination Clock:    clk55MHz rising at 18.181ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_program/ram_1024_x_18.A to transmit/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA6     Tbcko                 2.812   my_program/ram_1024_x_18
                                                       my_program/ram_1024_x_18.A
    SLICE_X2Y59.F3       net (fanout=10)       0.998   instruction<6>
    SLICE_X2Y59.X        Tilo                  0.759   my_kcpsm3/sy<1>
                                                       my_kcpsm3/reg_loop[1].register_bit.SLICEM_F
    SLICE_X2Y57.G2       net (fanout=1)        0.398   my_kcpsm3/sy<1>
    SLICE_X2Y57.Y        Tilo                  0.759   port_id<1>
                                                       my_kcpsm3/reg_loop[1].operand_select_mux
    SLICE_X2Y57.F3       net (fanout=23)       0.045   my_kcpsm3/port_id<1>
    SLICE_X2Y57.X        Tilo                  0.759   port_id<1>
                                                       my_kcpsm3/reg_loop[1].operand_select_mux_1
    SLICE_X13Y33.F1      net (fanout=29)       1.681   port_id<1>
    SLICE_X13Y33.X       Tilo                  0.704   write_to_uart
                                                       write_to_uart1
    SLICE_X12Y13.F1      net (fanout=6)        1.391   write_to_uart
    SLICE_X12Y13.X       Tilo                  0.759   transmit/buf/valid_write
                                                       transmit/buf/valid_lut
    SLICE_X13Y10.BX      net (fanout=5)        0.766   transmit/buf/valid_write
    SLICE_X13Y10.COUT    Tbxcy                 1.882   transmit/buf/pointer<0>
                                                       transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       transmit/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X13Y11.CIN     net (fanout=1)        0.000   transmit/buf/count_carry<1>
    SLICE_X13Y11.CLK     Tcinck                1.002   transmit/buf/pointer<2>
                                                       transmit/buf/count_width_loop[2].mid_count.count_muxcy
                                                       transmit/buf/count_width_loop[3].upper_count.count_xor
                                                       transmit/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                     14.715ns (9.436ns logic, 5.279ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 7.5 ns AFTER COMP "clk";

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.633ns.
--------------------------------------------------------------------------------
Slack:                  0.867ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               transmit/kcuart/pipeline_serial (FF)
  Destination:          rs232_tx (PAD)
  Source Clock:         clk55MHz rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      5.604ns (Levels of Logic = 1)
  Clock Path Delay:     1.029ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to transmit/kcuart/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P80.I                Tiopi                 1.726   clk
                                                       clk
                                                       Inst_my_dcm/CLKIN_IBUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.813   Inst_my_dcm/CLKIN_IBUFG_OUT
    DCM_X0Y0.CLKFX       Tdcmino              -3.553   Inst_my_dcm/DCM_SP_INST
                                                       Inst_my_dcm/DCM_SP_INST
    BUFGMUX_X2Y0.I0      net (fanout=1)        0.416   Inst_my_dcm/CLKFX_BUF
    BUFGMUX_X2Y0.O       Tgi0o                 1.457   Inst_my_dcm/CLKFX_BUFG_INST
                                                       Inst_my_dcm/CLKFX_BUFG_INST
    SLICE_X1Y31.CLK      net (fanout=126)      0.170   clk55MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (-0.370ns logic, 1.399ns route)

  Maximum Data Path: transmit/kcuart/pipeline_serial to rs232_tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.XQ       Tcko                  0.591   transmit/kcuart/serial_out
                                                       transmit/kcuart/pipeline_serial
    P18.O1               net (fanout=1)        1.741   transmit/kcuart/serial_out
    P18.PAD              Tioop                 3.272   rs232_tx
                                                       transmit/kcuart/rs232_tx_OBUF
                                                       rs232_tx
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (3.863ns logic, 1.741ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack:                  1.689ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               leds_4 (FF)
  Destination:          leds<4> (PAD)
  Source Clock:         clk55MHz rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.771ns (Levels of Logic = 1)
  Clock Path Delay:     1.040ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to leds_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P80.I                Tiopi                 1.726   clk
                                                       clk
                                                       Inst_my_dcm/CLKIN_IBUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.813   Inst_my_dcm/CLKIN_IBUFG_OUT
    DCM_X0Y0.CLKFX       Tdcmino              -3.553   Inst_my_dcm/DCM_SP_INST
                                                       Inst_my_dcm/DCM_SP_INST
    BUFGMUX_X2Y0.I0      net (fanout=1)        0.416   Inst_my_dcm/CLKFX_BUF
    BUFGMUX_X2Y0.O       Tgi0o                 1.457   Inst_my_dcm/CLKFX_BUFG_INST
                                                       Inst_my_dcm/CLKFX_BUFG_INST
    SLICE_X2Y48.CLK      net (fanout=126)      0.181   clk55MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (-0.370ns logic, 1.410ns route)

  Maximum Data Path: leds_4 to leds<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.YQ       Tcko                  0.652   leds_5
                                                       leds_4
    P28.O1               net (fanout=1)        0.883   leds_4
    P28.PAD              Tioop                 3.236   leds<4>
                                                       leds_4_OBUF
                                                       leds<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (3.888ns logic, 0.883ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------
Slack:                  1.694ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               leds_6 (FF)
  Destination:          leds<6> (PAD)
  Source Clock:         clk55MHz rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.766ns (Levels of Logic = 1)
  Clock Path Delay:     1.040ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P80.I                Tiopi                 1.726   clk
                                                       clk
                                                       Inst_my_dcm/CLKIN_IBUFG_INST
    DCM_X0Y0.CLKIN       net (fanout=1)        0.813   Inst_my_dcm/CLKIN_IBUFG_OUT
    DCM_X0Y0.CLKFX       Tdcmino              -3.553   Inst_my_dcm/DCM_SP_INST
                                                       Inst_my_dcm/DCM_SP_INST
    BUFGMUX_X2Y0.I0      net (fanout=1)        0.416   Inst_my_dcm/CLKFX_BUF
    BUFGMUX_X2Y0.O       Tgi0o                 1.457   Inst_my_dcm/CLKFX_BUFG_INST
                                                       Inst_my_dcm/CLKFX_BUFG_INST
    SLICE_X2Y49.CLK      net (fanout=126)      0.181   clk55MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (-0.370ns logic, 1.410ns route)

  Maximum Data Path: leds_6 to leds<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.YQ       Tcko                  0.652   leds_7
                                                       leds_6
    P24.O1               net (fanout=1)        0.878   leds_6
    P24.PAD              Tioop                 3.236   leds<6>
                                                       leds_6_OBUF
                                                       leds<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (3.888ns logic, 0.878ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|          N/A|     16.514ns|            0|            0|            0|         7290|
| TS_Inst_my_dcm_CLKFX_BUF      |     18.182ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_Inst_my_dcm_CLKFX_BUF_0    |     18.182ns|     15.013ns|          N/A|            0|            0|         7290|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |    5.542(R)|clk55MHz          |   0.000|
leds<1>     |    5.482(R)|clk55MHz          |   0.000|
leds<2>     |    5.802(R)|clk55MHz          |   0.000|
leds<3>     |    5.749(R)|clk55MHz          |   0.000|
leds<4>     |    5.811(R)|clk55MHz          |   0.000|
leds<5>     |    5.480(R)|clk55MHz          |   0.000|
leds<6>     |    5.806(R)|clk55MHz          |   0.000|
leds<7>     |    5.751(R)|clk55MHz          |   0.000|
rs232_tx    |    6.633(R)|clk55MHz          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.013|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = OUT 7.5 ns AFTER COMP "clk";
Bus Skew: 1.153 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
leds<0>                                        |        5.542|        0.062|
leds<1>                                        |        5.482|        0.002|
leds<2>                                        |        5.802|        0.322|
leds<3>                                        |        5.749|        0.269|
leds<4>                                        |        5.811|        0.331|
leds<5>                                        |        5.480|        0.000|
leds<6>                                        |        5.806|        0.326|
leds<7>                                        |        5.751|        0.271|
rs232_tx                                       |        6.633|        1.153|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 7299 paths, 0 nets, and 1379 connections

Design statistics:
   Minimum period:  15.013ns{1}   (Maximum frequency:  66.609MHz)
   Minimum output required time after clock:   6.633ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 26 16:31:18 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 100 MB



