library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;

entity RAM_BLOCK is
port (Clk : in std_logic;
        address : in std_logic_vector(31 downto 0);
        we : in std_logic;
        data : inout std_logic_vector(31 downto 0)
     );
end RAM_BLOCK;

architecture Behavioral of RAM_BLOCK is

--Declaration of type and signal of a 256 element RAM
--with each element being 8 bit wide.
type ram_t is array (0 to 4294967295) of std_logic_vector(31 downto 0);
signal ram : ram_t := (others => (others => '0'));

begin

--process for read and write operation.
PROCESS(Clk)
BEGIN
    if(rising_edge(Clk)) then
        if(we='1') then
            ram(to_integer(unsigned(address))) <= data;
        else
				data <= ram(to_integer(unsigned(address)));
		  end if;
    end if;
END PROCESS;

end Behavioral;