Loading plugins phase: Elapsed time ==> 0s.606ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\Full_audio_AM_transmitter_with_PSoC.cyprj -d CY8C4245AXI-483 -s C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0060: warning: Warning in component: cy_boot. CY_BOOT: Versions of the cy_boot component prior to v4.20 may exhibit a defect where PSoC 4100/PSoC 4200 devices cannot wake from the Deep-Sleep state. It is recommended that you upgrade your cy_boot component version to v4.20.

ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_1. The actual sample rate (72072 SPS) differs from the desired sample rate (72000 SPS) due to the clock configuration in the DWR.
 * C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.825ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.164ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Full_audio_AM_transmitter_with_PSoC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\Full_audio_AM_transmitter_with_PSoC.cyprj -dcpsoc3 Full_audio_AM_transmitter_with_PSoC.v -verilog
======================================================================

======================================================================
Compiling:  Full_audio_AM_transmitter_with_PSoC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\Full_audio_AM_transmitter_with_PSoC.cyprj -dcpsoc3 Full_audio_AM_transmitter_with_PSoC.v -verilog
======================================================================

======================================================================
Compiling:  Full_audio_AM_transmitter_with_PSoC.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\Full_audio_AM_transmitter_with_PSoC.cyprj -dcpsoc3 -verilog Full_audio_AM_transmitter_with_PSoC.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jun 03 08:47:53 2015


======================================================================
Compiling:  Full_audio_AM_transmitter_with_PSoC.v
Program  :   vpp
Options  :    -yv2 -q10 Full_audio_AM_transmitter_with_PSoC.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jun 03 08:47:53 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Full_audio_AM_transmitter_with_PSoC.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Full_audio_AM_transmitter_with_PSoC.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\Full_audio_AM_transmitter_with_PSoC.cyprj -dcpsoc3 -verilog Full_audio_AM_transmitter_with_PSoC.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jun 03 08:47:54 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\codegentemp\Full_audio_AM_transmitter_with_PSoC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\codegentemp\Full_audio_AM_transmitter_with_PSoC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Full_audio_AM_transmitter_with_PSoC.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\Full_audio_AM_transmitter_with_PSoC.cyprj -dcpsoc3 -verilog Full_audio_AM_transmitter_with_PSoC.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jun 03 08:47:54 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\codegentemp\Full_audio_AM_transmitter_with_PSoC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\codegentemp\Full_audio_AM_transmitter_with_PSoC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_Seq_1:Net_3093\
	\ADC_SAR_Seq_1:Net_3090\


Deleted 2 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__Antenna_net_0 to \IDAC_1:Net_3\
Aliasing one to \IDAC_1:Net_3\
Aliasing tmpOE__Pin_send_carrier_to_ground_net_0 to \IDAC_1:Net_3\
Aliasing \ADC_SAR_Seq_1:Net_26\ to zero
Aliasing \ADC_SAR_Seq_1:Net_1963_1\ to zero
Aliasing \ADC_SAR_Seq_1:Net_1963_0\ to zero
Aliasing \ADC_SAR_Seq_1:Net_11\ to zero
Aliasing \ADC_SAR_Seq_1:Net_14\ to zero
Aliasing \ADC_SAR_Seq_1:Net_13\ to zero
Aliasing \ADC_SAR_Seq_1:soc\ to zero
Aliasing \ADC_SAR_Seq_1:Net_15\ to zero
Aliasing tmpOE__Pin_Audio_Input_net_0 to \IDAC_1:Net_3\
Aliasing tmpOE__Pin_Antenna_input_net_0 to \IDAC_1:Net_3\
Aliasing tmpOE__Pin_Antenna_ouput_net_0 to \IDAC_1:Net_3\
Removing Rhs of wire tmpOE__Antenna_net_0[4] = \IDAC_1:Net_3\[2]
Removing Lhs of wire one[9] = tmpOE__Antenna_net_0[4]
Removing Lhs of wire tmpOE__Pin_send_carrier_to_ground_net_0[14] = tmpOE__Antenna_net_0[4]
Removing Rhs of wire \ADC_SAR_Seq_1:Net_17\[35] = \ADC_SAR_Seq_1:Net_1845\[65]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_26\[57] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_1963_1\[58] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_1963_0\[59] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_11\[60] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_14\[61] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_13\[62] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq_1:soc\[63] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_15\[64] = zero[5]
Removing Lhs of wire tmpOE__Pin_Audio_Input_net_0[241] = tmpOE__Antenna_net_0[4]
Removing Lhs of wire tmpOE__Pin_Antenna_input_net_0[267] = tmpOE__Antenna_net_0[4]
Removing Lhs of wire tmpOE__Pin_Antenna_ouput_net_0[273] = tmpOE__Antenna_net_0[4]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\Full_audio_AM_transmitter_with_PSoC.cyprj -dcpsoc3 Full_audio_AM_transmitter_with_PSoC.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 11s.822ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.724, Family: PSoC3, Started at: Wednesday, 03 June 2015 08:48:04
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\PSoC_DIR\Full_audio_AM_transmitter_with_PSoC\Full_audio_AM_transmitter_with_PSoC.cydsn\Full_audio_AM_transmitter_with_PSoC.cyprj -d CY8C4245AXI-483 Full_audio_AM_transmitter_with_PSoC.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_1_carrier'. Signal=Net_37_ff8
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_Seq_1_intClock'. Signal=\ADC_SAR_Seq_1:Net_17_ff7\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Pin_Antenna_ouput(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Antenna(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Antenna(0)__PA ,
            analog_term => Net_2 ,
            pad => Antenna(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Antenna_input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Antenna_input(0)__PA ,
            analog_term => Net_403 ,
            pad => Pin_Antenna_input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Antenna_ouput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Antenna_ouput(0)__PA ,
            analog_term => \OpAmp_Power_Amplifier:Net_9\ ,
            pad => Pin_Antenna_ouput(0)_PAD );

    Pin : Name = Pin_Audio_Input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Audio_Input(0)__PA ,
            analog_term => \ADC_SAR_Seq_1:Net_2020\ ,
            pad => Pin_Audio_Input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_send_carrier_to_ground(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_send_carrier_to_ground(0)__PA ,
            input => Net_15 ,
            pad => Pin_send_carrier_to_ground(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :    7 :   29 :   36 :  19.44%
UDB Macrocells                :    1 :   31 :   32 :   3.13%
UDB Unique Pterms             :    0 :   64 :   64 :   0.00%
UDB Datapath Cells            :    0 :    4 :    4 :   0.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    0 :    4 :    4 :   0.00%
Interrupts                    :    1 :   31 :   32 :   3.13%
Comparator/Opamp Fixed Blocks :    1 :    1 :    2 :  50.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    1 :    3 :    4 :  25.00%
Serial Communication Blocks   :    0 :    2 :    2 :   0.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.425ms
Tech mapping phase: Elapsed time ==> 0s.564ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0328971s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0056250 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2 {
    idac0_out
    swhv_1
    amuxbusa
    P2_P40
    p2_0
  }
  Net: Net_403 {
    p1_0
    CTB0_A20
    CTB0_oa0_vplus
  }
  Net: \ADC_SAR_Seq_1:Net_124\ {
  }
  Net: \ADC_SAR_Seq_1:Net_2020\ {
    p2_2
    SARMUX0_sw2
    sarmux_vplus
  }
  Net: \ADC_SAR_Seq_1:Net_3016\ {
  }
  Net: \ADC_SAR_Seq_1:Net_3046\ {
  }
  Net: \ADC_SAR_Seq_1:Net_8\ {
  }
  Net: \OpAmp_Power_Amplifier:Net_9\ {
    p1_2
    CTB0_D81
    CTB0_oa0_vout1
    CTB0_A81
    CTB0_oa0_vminus
  }
}
Map of item to net {
  idac0_out                                        -> Net_2
  swhv_1                                           -> Net_2
  amuxbusa                                         -> Net_2
  P2_P40                                           -> Net_2
  p2_0                                             -> Net_2
  p1_0                                             -> Net_403
  CTB0_A20                                         -> Net_403
  CTB0_oa0_vplus                                   -> Net_403
  p2_2                                             -> \ADC_SAR_Seq_1:Net_2020\
  SARMUX0_sw2                                      -> \ADC_SAR_Seq_1:Net_2020\
  sarmux_vplus                                     -> \ADC_SAR_Seq_1:Net_2020\
  p1_2                                             -> \OpAmp_Power_Amplifier:Net_9\
  CTB0_D81                                         -> \OpAmp_Power_Amplifier:Net_9\
  CTB0_oa0_vout1                                   -> \OpAmp_Power_Amplifier:Net_9\
  CTB0_A81                                         -> \OpAmp_Power_Amplifier:Net_9\
  CTB0_oa0_vminus                                  -> \OpAmp_Power_Amplifier:Net_9\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 14, final cost is 14 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Antenna_input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Antenna_input(0)__PA ,
        analog_term => Net_403 ,
        pad => Pin_Antenna_input(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Antenna_ouput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Antenna_ouput(0)__PA ,
        analog_term => \OpAmp_Power_Amplifier:Net_9\ ,
        pad => Pin_Antenna_ouput(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Antenna(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Antenna(0)__PA ,
        analog_term => Net_2 ,
        pad => Antenna(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_send_carrier_to_ground(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_send_carrier_to_ground(0)__PA ,
        input => Net_15 ,
        pad => Pin_send_carrier_to_ground(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Audio_Input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Audio_Input(0)__PA ,
        analog_term => \ADC_SAR_Seq_1:Net_2020\ ,
        pad => Pin_Audio_Input(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_8 => Net_37_ff8 ,
            ff_div_7 => \ADC_SAR_Seq_1:Net_17_ff7\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: empty
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: 
    PSoC4 8-bit CapSense IDAC @ [FFB(CSIDAC8,0)]: 
    p4csidac8cell: Name =\IDAC_1:cy_psoc4_idac\
        PORT MAP (
            iout => Net_2 ,
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_37_ff8 ,
            capture => zero ,
            count => tmpOE__Antenna_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_268 ,
            tr_overflow => Net_267 ,
            tr_compare_match => Net_269 ,
            line_out => Net_15 ,
            line_out_compl => Net_270 ,
            interrupt => Net_266 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: 
    PSoC4 Comparator/Opamp Fixed Block @ [FFB(OA,0)]: 
    p4abufcell: Name =\OpAmp_Power_Amplifier:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_403 ,
            vminus => \OpAmp_Power_Amplifier:Net_9\ ,
            vout1 => \OpAmp_Power_Amplifier:Net_18\ ,
            vout10 => \OpAmp_Power_Amplifier:Net_9\ ,
            ctb_dsi_comp => \OpAmp_Power_Amplifier:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
Temperature Sensor group 0: empty
SAR Fixed Block group 0: 
    PSoC4 SAR Fixed Block @ [FFB(SARADC,0)]: 
    p4sarcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_SAR_Seq_1:Net_2020\ ,
            vminus => \ADC_SAR_Seq_1:Net_124\ ,
            vref => \ADC_SAR_Seq_1:Net_8\ ,
            ext_vref => \ADC_SAR_Seq_1:Net_43\ ,
            clock => \ADC_SAR_Seq_1:Net_17_ff7\ ,
            sample_done => Net_367 ,
            chan_id_valid => \ADC_SAR_Seq_1:Net_2269\ ,
            chan_id_3 => \ADC_SAR_Seq_1:Net_2270_3\ ,
            chan_id_2 => \ADC_SAR_Seq_1:Net_2270_2\ ,
            chan_id_1 => \ADC_SAR_Seq_1:Net_2270_1\ ,
            chan_id_0 => \ADC_SAR_Seq_1:Net_2270_0\ ,
            data_valid => \ADC_SAR_Seq_1:Net_2271\ ,
            data_11 => \ADC_SAR_Seq_1:Net_2272_11\ ,
            data_10 => \ADC_SAR_Seq_1:Net_2272_10\ ,
            data_9 => \ADC_SAR_Seq_1:Net_2272_9\ ,
            data_8 => \ADC_SAR_Seq_1:Net_2272_8\ ,
            data_7 => \ADC_SAR_Seq_1:Net_2272_7\ ,
            data_6 => \ADC_SAR_Seq_1:Net_2272_6\ ,
            data_5 => \ADC_SAR_Seq_1:Net_2272_5\ ,
            data_4 => \ADC_SAR_Seq_1:Net_2272_4\ ,
            data_3 => \ADC_SAR_Seq_1:Net_2272_3\ ,
            data_2 => \ADC_SAR_Seq_1:Net_2272_2\ ,
            data_1 => \ADC_SAR_Seq_1:Net_2272_1\ ,
            data_0 => \ADC_SAR_Seq_1:Net_2272_0\ ,
            eos_intr => Net_368 ,
            irq => \ADC_SAR_Seq_1:Net_2273\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                               | 
Port | Pin | Fixed |      Type |       Drive Mode |                          Name | Connections
-----+-----+-------+-----------+------------------+-------------------------------+--------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |          Pin_Antenna_input(0) | Analog(Net_403)
     |   2 |       |      NONE |      HI_Z_ANALOG |          Pin_Antenna_ouput(0) | Analog(\OpAmp_Power_Amplifier:Net_9\)
-----+-----+-------+-----------+------------------+-------------------------------+--------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |                    Antenna(0) | In(__ONE__), Analog(Net_2)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | Pin_send_carrier_to_ground(0) | In(Net_15)
     |   2 |     * |      NONE |      HI_Z_ANALOG |            Pin_Audio_Input(0) | Analog(\ADC_SAR_Seq_1:Net_2020\)
-------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 1s.418ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.749ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.295ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Full_audio_AM_transmitter_with_PSoC_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.332ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.262ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.099ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.253ms
API generation phase: Elapsed time ==> 1s.248ms
Dependency generation phase: Elapsed time ==> 0s.027ms
Cleanup phase: Elapsed time ==> 0s.002ms
