Analysis & Synthesis report for top_de1
Tue Jan 17 20:19:19 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: pixel:inst2|graphic_toplvl:gl|colour_storage:ram
  6. Parameter Settings for User Entity Instance: pixel:inst2|graphic_toplvl:gl|rom_cursor:rom
  7. Port Connectivity Checks: "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|countdown_bar:lcountdown"
  8. Port Connectivity Checks: "pixel:inst2|graphic_toplvl:gl|vgadrive:vgd"
  9. Port Connectivity Checks: "pixel:inst2|mouse_logic:ml|logic_top:il"
 10. Port Connectivity Checks: "pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"
 11. Port Connectivity Checks: "pixel:inst2|mouse_logic:ml|mouse:ms"
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jan 17 20:19:19 2023                ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top_de1                                          ;
; Top-level Entity Name              ; top_de1                                          ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; top_de1            ; top_de1            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pixel:inst2|graphic_toplvl:gl|colour_storage:ram ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                                       ;
; M              ; 99    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pixel:inst2|graphic_toplvl:gl|rom_cursor:rom ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; M              ; 1023  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|countdown_bar:lcountdown"                                                                                      ;
+---------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type    ; Severity         ; Details                                                                                                                                      ;
+---------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; v_count       ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; countdown_out ; Output  ; Critical Warning ; Can't connect array with 11 elements in array dimension 1 to port with 19 elements in the same dimension                                     ;
; enable        ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pixel:inst2|graphic_toplvl:gl|vgadrive:vgd"                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pixel:inst2|mouse_logic:ml|logic_top:il"                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; handshakeim ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; bit11_reg_rst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pixel:inst2|mouse_logic:ml|mouse:ms"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rst  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led8 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 17 20:19:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/RAMbestand.vhd
    Info (12022): Found design unit 1: colour_storage-Behavioral
    Info (12023): Found entity 1: colour_storage
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/y.vhd
    Info (12023): Found entity 1: y
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/y-behaviour_y.vhd
    Info (12022): Found design unit 1: y-behaviour_y
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/x.vhd
    Info (12023): Found entity 1: x
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/x-behaviour_x.vhd
    Info (12022): Found design unit 1: x-behaviour_x
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/vgadrive_behaviour.vhd
    Info (12022): Found design unit 1: vgadrive-behaviour
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/vgadrive.vhd
    Info (12023): Found entity 1: vgadrive
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/V_counter_behav.vhd
    Info (12022): Found design unit 1: v_counter-behav
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/V_counter.vhd
    Info (12023): Found entity 1: v_counter
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/timebase-behav.vhd
    Info (12022): Found design unit 1: timebase-behav
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/timebase.vhd
    Info (12023): Found entity 1: timebase
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/shiftregister_11bit-behav.vhd
    Info (12022): Found design unit 1: shiftregister_11bit-behav
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/shiftregister_9bit.vhd
    Info (12023): Found entity 1: shiftregister_9bit
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/shiftregister_9bit-behav.vhd
    Info (12022): Found design unit 1: shiftregister_9bit-behav
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/shfitregister_11bit.vhd
    Info (12023): Found entity 1: shiftregister_11bit
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/sendFSM.vhd
    Info (12023): Found entity 1: sendFSM
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/sendFSM-behav.vhd
    Info (12022): Found design unit 1: sendFSM-behav
Info (12021): Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/ROM.vhd
    Info (12022): Found design unit 1: rom_cursor-Behavioral
    Info (12023): Found entity 1: rom_cursor
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/pixel.vhd
    Info (12023): Found entity 1: pixel
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/pixel-behav.vhd
    Info (12022): Found design unit 1: pixel-behav
Warning (12090): Entity "mux" obtained from "../VHDL/mux.vhd" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/mux.vhd
    Info (12023): Found entity 1: mux
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/mux-behav.vhd
    Info (12022): Found design unit 1: mux-behav
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/mouse_logic.vhd
    Info (12023): Found entity 1: mouse_logic
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/mouse_logic-behav.vhd
    Info (12022): Found design unit 1: mouse_logic-behav
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/mouse.vhd
    Info (12023): Found entity 1: mouse
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/mouse-behav.vhd
    Info (12022): Found design unit 1: mouse-behav
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/main_fsm.vhd
    Info (12023): Found entity 1: main_fsm
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/main_fsm-behav.vhd
    Info (12022): Found design unit 1: main_fsm-behav
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/logic_top-behaviour_logic_top.vhd
    Info (12022): Found design unit 1: logic_top-behaviour_logic_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/logic_top.vhd
    Info (12023): Found entity 1: logic_top
Info (12021): Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/H_counter.vhd
    Info (12022): Found design unit 1: h_counter-behav
    Info (12023): Found entity 1: h_counter
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/graphic_toplvl-behaviour.vhd
    Info (12022): Found design unit 1: graphic_toplvl-behaviour
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/graphic_toplvl.vhd
    Info (12023): Found entity 1: graphic_toplvl
Info (12021): Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/graph_logic.vhd
    Info (12022): Found design unit 1: graph_logic-behav
    Info (12023): Found entity 1: graph_logic
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/flipflop.vhd
    Info (12023): Found entity 1: flipflop
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/flipflop-behav.vhd
    Info (12022): Found design unit 1: flipflop-behav
Info (12021): Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/edge_fall.vhd
    Info (12022): Found design unit 1: edge_det_fall-behav
    Info (12023): Found entity 1: edge_det_fall
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/edge_detector.vhd
    Info (12023): Found entity 1: edge_detector
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/edge_detector-behav.vhd
    Info (12022): Found design unit 1: edge_detector-behav
Warning (12019): Can't analyze file -- file ../VHDL/edge_det.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/edge_debounce.vhd
    Info (12023): Found entity 1: edge_debounce
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/edge_debounce-behav.vhd
    Info (12022): Found design unit 1: edge_debounce-behav
Info (12021): Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/e_counter.vhd
    Info (12022): Found design unit 1: e_counter-behav
    Info (12023): Found entity 1: e_counter
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/counter25mhz-behav.vhd
    Info (12022): Found design unit 1: counter25mhz-behav
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/counter25mhz.vhd
    Info (12023): Found entity 1: counter25mhz
Info (12021): Found 2 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/countdown.vhd
    Info (12022): Found design unit 1: countdown_bar-behav
    Info (12023): Found entity 1: countdown_bar
Info (12021): Found 1 design units, including 1 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/color.vhd
    Info (12023): Found entity 1: color
Info (12021): Found 1 design units, including 0 entities, in source file /home/ghpdohmen/epo3/epo3/help/VHDL/color-behaviour_color.vhd
    Info (12022): Found design unit 1: color-behaviour_color
Info (12021): Found 1 design units, including 1 entities, in source file top_de1.bdf
    Info (12023): Found entity 1: top_de1
Info (12021): Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd
    Info (12022): Found design unit 1: pre_vga_dac_4-signal_flow
    Info (12023): Found entity 1: pre_vga_dac_4
Info (12021): Found 2 design units, including 1 entities, in source file gen25mhz.vhd
    Info (12022): Found design unit 1: gen25mhz-behaviour
    Info (12023): Found entity 1: gen25mhz
Info (12127): Elaborating entity "top_de1" for the top level hierarchy
Info (12128): Elaborating entity "pixel" for hierarchy "pixel:inst2"
Info (12128): Elaborating entity "mouse_logic" for hierarchy "pixel:inst2|mouse_logic:ml"
Warning (10541): VHDL Signal Declaration warning at mouse_logic.vhd(18): used implicit default value for signal "middelsteknop" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "rst" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "led0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "led1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "led2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "led3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "led5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "led6" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "led7" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "led8" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mouse_logic-behav.vhd(47): object "led9" assigned a value but never read
Info (12128): Elaborating entity "mouse" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms"
Warning (10036): Verilog HDL or VHDL warning at mouse-behav.vhd(123): object "bit11_reg_rst" assigned a value but never read
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(140): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(141): signal "count15k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(142): signal "count15k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(143): signal "count15k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(144): signal "count15k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(145): signal "leds_mainfsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(146): signal "leds_mainfsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(147): signal "leds_mainfsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(148): signal "leds_mainfsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse-behav.vhd(149): signal "leds_mainfsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "counter25mhz" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms|counter25mhz:cnt"
Info (12128): Elaborating entity "edge_debounce" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms|edge_debounce:ed"
Warning (10492): VHDL Process Statement warning at edge_debounce-behav.vhd(70): signal "reg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at edge_debounce-behav.vhd(70): signal "reg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at edge_debounce-behav.vhd(87): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at edge_debounce-behav.vhd(118): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "shiftregister_9bit" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms|shiftregister_9bit:sr"
Warning (10492): VHDL Process Statement warning at shiftregister_9bit-behav.vhd(17): signal "new_new_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sendFSM" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms|sendFSM:sfsm"
Warning (10492): VHDL Process Statement warning at sendFSM-behav.vhd(72): signal "actBit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sendFSM-behav.vhd(89): signal "actBit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sendFSM-behav.vhd(106): signal "actBit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sendFSM-behav.vhd(123): signal "actBit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sendFSM-behav.vhd(128): signal "clk15k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sendFSM-behav.vhd(140): signal "actBit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sendFSM-behav.vhd(163): signal "actBit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "mux" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms|mux:mx"
Info (12128): Elaborating entity "timebase" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms|timebase:tb"
Info (12128): Elaborating entity "main_fsm" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms|main_fsm:mfsm"
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(57): signal "count15k_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(93): signal "count15k_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(129): signal "count15k_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(165): signal "count15k_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(202): signal "count15k_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(238): signal "count15k_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(274): signal "count15k_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(296): signal "count25M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(317): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(318): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(319): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(320): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(321): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(338): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(339): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(340): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(341): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(342): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(362): signal "count15k_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(384): signal "count25M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(408): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(409): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(410): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(427): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(428): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(429): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(447): signal "count15k_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(469): signal "count25M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(493): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(494): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(495): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(516): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(517): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(518): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(542): signal "handshake_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_fsm-behav.vhd(567): signal "handshake_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "flipflop" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms|flipflop:flipflop1"
Info (12128): Elaborating entity "shiftregister_11bit" for hierarchy "pixel:inst2|mouse_logic:ml|mouse:ms|shiftregister_11bit:sr11"
Info (12128): Elaborating entity "logic_top" for hierarchy "pixel:inst2|mouse_logic:ml|logic_top:il"
Info (12128): Elaborating entity "x" for hierarchy "pixel:inst2|mouse_logic:ml|logic_top:il|x:x1"
Warning (10036): Verilog HDL or VHDL warning at x-behaviour_x.vhd(10): object "output_signed" assigned a value but never read
Warning (10492): VHDL Process Statement warning at x-behaviour_x.vhd(83): signal "input_register" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at x-behaviour_x.vhd(86): signal "input_register" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "y" for hierarchy "pixel:inst2|mouse_logic:ml|logic_top:il|y:y1"
Warning (10036): Verilog HDL or VHDL warning at y-behaviour_y.vhd(10): object "output_signed" assigned a value but never read
Warning (10492): VHDL Process Statement warning at y-behaviour_y.vhd(83): signal "input_register" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at y-behaviour_y.vhd(86): signal "input_register" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "color" for hierarchy "pixel:inst2|mouse_logic:ml|logic_top:il|color:color1"
Warning (10631): VHDL Process Statement warning at color-behaviour_color.vhd(23): inferring latch(es) for signal or variable "output_color", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at color-behaviour_color.vhd(23): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at color-behaviour_color.vhd(23): inferring latch(es) for signal or variable "handshakeim", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "handshakeim" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "next_state.paars" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "next_state.rood" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "next_state.cyaan" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "next_state.wit" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "next_state.groen" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "next_state.geel" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "next_state.blauw" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "next_state.zwart" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "output_color[0]" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "output_color[1]" at color-behaviour_color.vhd(23)
Info (10041): Inferred latch for "output_color[2]" at color-behaviour_color.vhd(23)
Info (12128): Elaborating entity "graphic_toplvl" for hierarchy "pixel:inst2|graphic_toplvl:gl"
Warning (10036): Verilog HDL or VHDL warning at graphic_toplvl-behaviour.vhd(61): object "sig_enable" assigned a value but never read
Info (12128): Elaborating entity "colour_storage" for hierarchy "pixel:inst2|graphic_toplvl:gl|colour_storage:ram"
Warning (10492): VHDL Process Statement warning at RAMbestand.vhd(41): signal "ram_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMbestand.vhd(42): signal "ram_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMbestand.vhd(43): signal "x_test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMbestand.vhd(43): signal "y_test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMbestand.vhd(44): signal "x_test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMbestand.vhd(45): signal "y_test" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMbestand.vhd(46): signal "y_grid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMbestand.vhd(46): signal "x_grid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "rom_cursor" for hierarchy "pixel:inst2|graphic_toplvl:gl|rom_cursor:rom"
Info (12128): Elaborating entity "vgadrive" for hierarchy "pixel:inst2|graphic_toplvl:gl|vgadrive:vgd"
Warning (10492): VHDL Process Statement warning at vgadrive_behaviour.vhd(127): signal "red" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at vgadrive_behaviour.vhd(128): signal "green" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at vgadrive_behaviour.vhd(129): signal "blue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at vgadrive_behaviour.vhd(142): signal "scale_horizontal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at vgadrive_behaviour.vhd(156): signal "scale_vertical" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "graph_logic" for hierarchy "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg"
Warning (10492): VHDL Process Statement warning at graph_logic.vhd(99): signal "countdown_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graph_logic.vhd(112): signal "loaded_colour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graph_logic.vhd(121): signal "countdown_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at graph_logic.vhd(90): inferring latch(es) for signal or variable "x_grid_asked", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graph_logic.vhd(90): inferring latch(es) for signal or variable "y_grid_asked", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "y_grid_asked[0]" at graph_logic.vhd(90)
Info (10041): Inferred latch for "y_grid_asked[1]" at graph_logic.vhd(90)
Info (10041): Inferred latch for "y_grid_asked[2]" at graph_logic.vhd(90)
Info (10041): Inferred latch for "y_grid_asked[3]" at graph_logic.vhd(90)
Info (10041): Inferred latch for "x_grid_asked[0]" at graph_logic.vhd(90)
Info (10041): Inferred latch for "x_grid_asked[1]" at graph_logic.vhd(90)
Info (10041): Inferred latch for "x_grid_asked[2]" at graph_logic.vhd(90)
Info (10041): Inferred latch for "x_grid_asked[3]" at graph_logic.vhd(90)
Info (12128): Elaborating entity "v_counter" for hierarchy "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|v_counter:lv"
Info (12128): Elaborating entity "edge_detector" for hierarchy "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|v_counter:lv|edge_detector:l_edge"
Info (12128): Elaborating entity "h_counter" for hierarchy "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|h_counter:lh"
Info (12128): Elaborating entity "e_counter" for hierarchy "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|e_counter:le"
Warning (10492): VHDL Process Statement warning at e_counter.vhd(32): signal "logic_v_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at e_counter.vhd(32): signal "muis_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at e_counter.vhd(32): signal "logic_h_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at e_counter.vhd(32): signal "muis_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at e_counter.vhd(37): signal "new_count_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at e_counter.vhd(30): inferring latch(es) for signal or variable "new_count_e", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "new_count_e[0]" at e_counter.vhd(30)
Info (10041): Inferred latch for "new_count_e[1]" at e_counter.vhd(30)
Info (10041): Inferred latch for "new_count_e[2]" at e_counter.vhd(30)
Info (10041): Inferred latch for "new_count_e[3]" at e_counter.vhd(30)
Info (10041): Inferred latch for "new_count_e[4]" at e_counter.vhd(30)
Info (10041): Inferred latch for "new_count_e[5]" at e_counter.vhd(30)
Info (10041): Inferred latch for "new_count_e[6]" at e_counter.vhd(30)
Info (10041): Inferred latch for "new_count_e[7]" at e_counter.vhd(30)
Info (10041): Inferred latch for "new_count_e[8]" at e_counter.vhd(30)
Info (10041): Inferred latch for "new_count_e[9]" at e_counter.vhd(30)
Info (12128): Elaborating entity "countdown_bar" for hierarchy "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|countdown_bar:lcountdown"
Info (12128): Elaborating entity "edge_det_fall" for hierarchy "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|countdown_bar:lcountdown|edge_det_fall:l_edge"
Info (12128): Elaborating entity "gen25mhz" for hierarchy "gen25mhz:inst1"
Info (12128): Elaborating entity "pre_vga_dac_4" for hierarchy "pre_vga_dac_4:inst"
Error (12005): Actual width (11) of port "countdown_out" on instance "pixel:inst2|graphic_toplvl:gl|graph_logic:gr_lg|countdown_bar:lcountdown" is not compatible with the formal port width (19) declared by the instantiated entity File: /home/ghpdohmen/epo3/epo3/help/VHDL/graph_logic.vhd Line: 83
Error (12002): Port "v_count" does not exist in macrofunction "lcountdown" File: /home/ghpdohmen/epo3/epo3/help/VHDL/graph_logic.vhd Line: 83
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 107 warnings
    Error: Peak virtual memory: 363 megabytes
    Error: Processing ended: Tue Jan 17 20:19:19 2023
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:03


