Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 08:09:11 2018
| Host         : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/convolve_timing_synth.rpt
| Design       : convolve
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 tmp_18_cast_cast_reg_1210_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.140ns (36.132%)  route 3.783ns (63.868%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=904, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  tmp_18_cast_cast_reg_1210_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 r  tmp_18_cast_cast_reg_1210_reg[1]/Q
                         net (fo=2, unplaced)         0.817     2.130    convolve_conv_s_axi_U/int_in_r/tmp_18_cast_cast_reg_1210_reg[5][1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.425 r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_249/O
                         net (fo=2, unplaced)         0.650     3.075    convolve_conv_s_axi_U/int_in_r/p_1_in[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.582 r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_153__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.582    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_153__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.696 r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_141__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.696    convolve_conv_s_axi_U_n_175
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.025 r  gen_write[1].mem_reg_0_i_128__0/O[3]
                         net (fo=1, unplaced)         0.618     4.643    convolve_conv_s_axi_U/int_in_r/tmp_4_reg_1159_reg[10][3]
                         LUT6 (Prop_lut6_I2_O)        0.307     4.950 r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_65__0/O
                         net (fo=1, unplaced)         0.449     5.399    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_65__0_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     5.523 r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_28/O
                         net (fo=1, unplaced)         0.449     5.972    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_28_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.096 r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_1/O
                         net (fo=2, unplaced)         0.800     6.896    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0_i_1_n_0
                         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=904, unset)          0.924     8.924    convolve_conv_s_axi_U/int_in_r/ap_clk
                         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     8.323    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  1.427    




