$date
	Thu May  3 09:55:15 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module bench_top $end
$scope module uClock $end
$var reg 1 ! CLK_O $end
$var reg 1 " nRST_O $end
$upscope $end
$upscope $end
$scope module bench_top $end
$scope module uRom1 $end
$var wire 14 # ADDR_I [13:0] $end
$var wire 1 $ CLK_EN_I $end
$var wire 1 % CLK_I $end
$var wire 8 & Q_O [7:0] $end
$var wire 1 ' RST_I $end
$var reg 14 ( rAddr [13:0] $end
$upscope $end
$upscope $end
$scope module bench_top $end
$scope module uRom2 $end
$var wire 14 ) ADDR_I [13:0] $end
$var wire 1 * CLK_EN_I $end
$var wire 1 % CLK_I $end
$var wire 8 + Q_O [7:0] $end
$var wire 1 , RST_I $end
$var reg 14 - rAddr [13:0] $end
$var reg 8 . rOutput [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
0,
bx +
1*
bx )
bx (
0'
bx &
0%
1$
bx #
1"
0!
$end
#100
1!
1%
#200
0!
0%
#300
1!
1%
#400
0!
0%
#500
1!
1%
#600
0!
0%
#700
1!
1%
#800
0!
0%
#900
1!
1%
#1000
1,
1'
0!
0%
0"
#1100
b0 #
b0 )
1!
1%
#1200
b0 .
b0 +
b0 -
b0 (
b1110 &
0!
0%
#1300
1!
1%
#1400
0!
0%
#1500
1!
1%
#1600
0!
0%
#1700
1!
1%
#1800
0!
0%
#1900
1!
1%
#2000
0,
0'
0!
0%
1"
#2100
b1 #
b1 )
1!
1%
#2200
b1 (
b1010101 &
b1110 .
b1110 +
b1 -
0!
0%
#2300
b10 #
b10 )
1!
1%
#2400
b1010101 .
b1010101 +
b10 -
b10 (
b10110 &
0!
0%
#2500
b11 #
b11 )
1!
1%
#2600
b11 (
b1110111 &
b10110 .
b10110 +
b11 -
0!
0%
#2700
b100 #
b100 )
1!
1%
#2800
b1110111 .
b1110111 +
b100 -
b100 (
b11011001 &
0!
0%
#2900
b101 #
b101 )
1!
1%
#3000
b101 (
b11100010 &
b11011001 .
b11011001 +
b101 -
0!
0%
#3100
b110 #
b110 )
1!
1%
#3200
b11100010 .
b11100010 +
b110 -
b110 (
b11000011 &
0!
0%
#3300
b111 #
b111 )
1!
1%
#3400
b111 (
b10000100 &
b11000011 .
b11000011 +
b111 -
0!
0%
#3500
b1000 #
b1000 )
1!
1%
#3600
b10000100 .
b10000100 +
b1000 -
b1000 (
b11111111 &
0!
0%
#3700
b1001 #
b1001 )
1!
1%
#3800
b1001 (
b0 &
b11111111 .
b11111111 +
b1001 -
0!
0%
#3900
b1010 #
b1010 )
1!
1%
#4000
b0 .
b0 +
b1010 -
b1010 (
0!
0%
#4100
b1011 #
b1011 )
1!
1%
#4200
b1011 (
b1011 -
0!
0%
#4300
b1100 #
b1100 )
1!
1%
#4400
b1100 -
b1100 (
0!
0%
#4500
b1101 #
b1101 )
1!
1%
#4600
b1101 (
b1101 -
0!
0%
#4700
b1110 #
b1110 )
1!
1%
#4800
b1110 -
b1110 (
0!
0%
#4900
b1111 #
b1111 )
1!
1%
#5000
b1111 (
b1111 -
0!
0%
#5100
b10000 #
b10000 )
1!
1%
#5200
b10000 -
b10000 (
0!
0%
#5300
b10001 #
b10001 )
1!
1%
#5400
b10001 (
b10001 -
0!
0%
#5500
b10010 #
b10010 )
1!
1%
#5600
b10010 -
b10010 (
0!
0%
#5700
b10011 #
b10011 )
1!
1%
#5800
b10011 (
b10011 -
0!
0%
#5900
b10100 #
b10100 )
1!
1%
#6000
b10100 -
b10100 (
0!
0%
