<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CO_pre.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_checker_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cpu_checker_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_cpu_checker_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_cpu_checker_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cpu_checker_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1692365367" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1692365367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692438569" xil_pn:in_ck="5125466474702017144" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1692438569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addrcheck.v"/>
      <outfile xil_pn:name="char2hex.v"/>
      <outfile xil_pn:name="cpu_checker.v"/>
      <outfile xil_pn:name="grfcheck.v"/>
      <outfile xil_pn:name="id_fsm.v"/>
      <outfile xil_pn:name="isdec.v"/>
      <outfile xil_pn:name="ishex.v"/>
      <outfile xil_pn:name="pccheck.v"/>
      <outfile xil_pn:name="tb_code.v"/>
      <outfile xil_pn:name="tb_cpu_checker.v"/>
      <outfile xil_pn:name="tb_id_fsm.v"/>
      <outfile xil_pn:name="timecheck.v"/>
    </transform>
    <transform xil_pn:end_ts="1692365371" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7467460338754569656" xil_pn:start_ts="1692365370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692365371" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="980604664032030822" xil_pn:start_ts="1692365371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692365371" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2435709492476010439" xil_pn:start_ts="1692365371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692438571" xil_pn:in_ck="5125466474702017144" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1692438571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addrcheck.v"/>
      <outfile xil_pn:name="char2hex.v"/>
      <outfile xil_pn:name="cpu_checker.v"/>
      <outfile xil_pn:name="grfcheck.v"/>
      <outfile xil_pn:name="id_fsm.v"/>
      <outfile xil_pn:name="isdec.v"/>
      <outfile xil_pn:name="ishex.v"/>
      <outfile xil_pn:name="pccheck.v"/>
      <outfile xil_pn:name="tb_code.v"/>
      <outfile xil_pn:name="tb_cpu_checker.v"/>
      <outfile xil_pn:name="tb_id_fsm.v"/>
      <outfile xil_pn:name="timecheck.v"/>
    </transform>
    <transform xil_pn:end_ts="1692438574" xil_pn:in_ck="5125466474702017144" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6706428902734898177" xil_pn:start_ts="1692438571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_cpu_checker_beh.prj"/>
      <outfile xil_pn:name="tb_cpu_checker_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1692438574" xil_pn:in_ck="-2399730951192271968" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7672236512660563938" xil_pn:start_ts="1692438574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_cpu_checker_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
