0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_12_d_sync_ff/project_12_d_sync_ff.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_12_d_sync_ff/project_12_d_sync_ff.srcs/sim_1/new/d_sync_ff_tb.sv,1758881678,systemVerilog,,,,d_sync_ff_tb,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_12_d_sync_ff/project_12_d_sync_ff.srcs/sources_1/new/d_sync_ff.v,1758881834,verilog,,,,d_sync_ff,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
