<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver trafgen v3_2: xtrafgen_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xtrafgen_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#afd3fe07d9d88e384ec8c77e4983d35dd">XTRAFGEN_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + (RegOffset))))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + (RegOffset)), (Data))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a29995f5e78072a8756081fed9ccb36bd">XTrafGen_ReadParamRam</a>(BaseAddress, Offset)&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_PARAM_RAM_OFFSET + (Offset))))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#affbc767805f25351f801dc04114d513f">XTrafGen_WriteParamRam</a>(BaseAddress, Offset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_PARAM_RAM_OFFSET + (Offset)), (Data))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a04a570c3b4cc407d745237050374013c">XTrafGen_ReadCmdRam</a>(BaseAddress, Offset)&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_COMMAND_RAM_OFFSET + (Offset))))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a25bf6ea33be9bb74e718dc810c6760f5">XTrafGen_WriteCmdRam</a>(BaseAddress, Offset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_COMMAND_RAM_OFFSET + (Offset)), (Data))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a60ceec5d839e8a8f1cdda74c93c425b8">XTrafGen_ReadMasterRam</a>(BaseAddress, Offset)&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_MASTER_RAM_OFFSET + (Offset))))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a8fe8b5ce12fefb6bba6acee1b89cb2a7">XTrafGen_WriteMasterRam</a>(BaseAddress, Offset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_MASTER_RAM_OFFSET + (Offset)), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe905567f3f1e4630e21d2f8192509576"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a16ab165b5d7fd7c84206606b1bc2dcfa">XTG_SCNTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a6d44ba5c998cf48c8162812f1b183cfa">XTG_ERR_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a54f00a5d7ea7acb0a8917b79f6aeeb57">XTG_ERR_EN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a8549ea88039b3f646e33299b490b8904">XTG_MSTERR_INTR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#adf7e15dfd4ecd23278ff780bf4369058">XTG_CFG_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#adad67dedb6f0b5c0e7aed2e0d62e08eb">XTG_STREAM_CNTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a0faa9082cff01c4e5e53bb957b69dae2">XTG_STREAM_CFG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a476caa717b80c4d276d7ff98aae5f3ca">XTG_STREAM_TL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x60</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a1813133f0d9bd28861fac1a854137411">XTG_STATIC_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x64</td></tr>
<tr><td colspan="2"><div class="groupHeader">Internal RAM Offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp549c130d5ab74f7766d1d8612523c3c1"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a3252ba966b4231b39738858474879b33">XTG_PARAM_RAM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a1b4f5daeb95b5827db0760c1c0dc13e5">XTG_COMMAND_RAM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a5f8872e23f0ea33fda1193c114fa9224">XTG_MASTER_RAM_OFFSET</a>&nbsp;&nbsp;&nbsp;0xC000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Master Control Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7c449b7bd1350e98b1314ae4b73d7ca5"></a> These bits are associated with the XTG_MCNTL_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a2197ba1e4ea908189bc7d77e70ba5a06">XTG_MCNTL_REV_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a912b534ed07c85f5147d86a5125e6cd8">XTG_MCNTL_MSTID_MASK</a>&nbsp;&nbsp;&nbsp;0x00E00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#af8fafcd0c1061fbf9d6d61680a251309">XTG_MCNTL_MSTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a736a0c4efcd60c172f0c5b5bc19fa11b">XTG_MCNTL_LOOPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a07d0697117d702e5a767bc8cc5083ea0">XTG_MCNTL_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ab849a5c24ef2753d38f62531ed5dcba9">XTG_MCNTL_MSTID_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>
<tr><td colspan="2"><div class="groupHeader">Slave Control Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpdaa9af92747d15af201f5986382799a1"></a> These bits are associated with the XTG_SCNTL_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a8a90a170c2c59e105bca09bf32cc5762">XTG_SCNTL_BLKRD_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a68091fdd6f9b82d0d6bf65c92b131e38">XTG_SCNTL_DISEXCL_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a05a3dd5b5ff4ddb1ed8bd33f091893d3">XTG_SCNTL_WORDR_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#add90aa32d6ffdb6c248aae48b4d03990">XTG_SCNTL_RORDR_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ab3fd9e680a247d1ad78ba6cab9b061fb">XTG_SCNTL_ERREN_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Error bitmasks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrped0687e4ea514ce56f3c2f57825149c0"></a> These bits are shared with the XTG_ERR_STS_OFFSET and XTG_ERR_EN_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a7a6d5a7be767a9e7de7e441416584ba5">XTG_ERR_ALL_MSTERR_MASK</a>&nbsp;&nbsp;&nbsp;0x001F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a9c335dd2550acee9495bfd72fc7e3e4d">XTG_ERR_ALL_SLVERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#afdb598343bdb0bf2c6c5d29f8258f692">XTG_ERR_ALL_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x001F0003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a5cefaef257524651df762212be509765">XTG_ERR_MSTCMP_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#af6d50ea72391faca9e9bf364ac16abbe">XTG_ERR_RIDER_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a93be7e7fdaaa372c2b888c07ecfd6466">XTG_ERR_WIDER_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a6e70386e2b3071efc1391dea0c6d7ff7">XTG_ERR_WRSPER_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a40d2ed4ab43a43d5911d28db379536f9">XTG_ERR_RERRSP_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ad4008be388657e20fcb49511a5d38a3e">XTG_ERR_RLENER_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a9585c4a750db5e61e49ada2c30d2cc71">XTG_ERR_SWSTRB_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a8f39b5d4a784a673cad5225ac1253f1b">XTG_ERR_SWLENER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Master Error Interrupt Enable Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd7377e63cd5b71b2a8b680f27526b451"></a> These bits are associated with the XTG_MSTERR_INTR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a7f69f7e850cdf6eaeacb76be85d8ad51">XTG_MSTERR_INTR_MINTREN_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Config Status Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpdcca20081e43fc707100988ba6581b33"></a> These bits are associated with the XTG_CFG_STS_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a43010263c928054845a6e4da818c5cb6">XTG_CFG_STS_MWIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a7387f793b21568825291b8ae05e9a8dc">XTG_CFG_STS_MWIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ab8521be4a5dc1628cb3a3afe87298843">XTG_CFG_STS_SWIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;25</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a641638626484a52b81fbbf8f30bd45dc">XTG_CFG_STS_SWIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x0E000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a1816012cab8ec1b93b06d20dde1e0128">XTG_CFG_STS_MFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a73aac9edd6e776525f4e44865ed7e481">XTG_CFG_STS_MBASIC_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Streaming Control Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp3f1ef97aa13b0619acddd420b882684b"></a> These bits are associated with the XTG_STR_CFG_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a49c88fdab76f14bbf070eebcedc16ef1">XTG_STREAM_CNTL_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a33aba05b605e1929b2045d76228f04f5">XTG_STREAM_CNTL_VER_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a3e492e71798bc4139c136551452503fa">XTG_STREAM_CNTL_TD_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a4b0674a7c9f7879bf6462860641b4d89">XTG_STREAM_CNTL_TD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a96e6916449a1ded46ea7882b67d2d732">XTG_STREAM_CNTL_STEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ad4ac7a7ef3c84748869c001e04d5dade">XTG_STREAM_CNTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Streaming Config Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp96d3b4831fa0de4cb9e1d10b57172de9"></a> These bits are associated with the XTG_STR_CFG_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#aea7d215adbbf69b18fac485e2d150bd9">XTG_STREAM_CFG_PDLY_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a490ccc5cf897e6daf0e403fdb5028cc8">XTG_STREAM_CFG_PDLY_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#acf47f8d5a9f92da3d0d5b4fd6be627a6">XTG_STREAM_CFG_TDEST_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a27be0cf2c90513010b73b0b8db1163dc">XTG_STREAM_CFG_TDEST_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae0436a212983ec018bba1d0a4352f32f">XTG_STREAM_CFG_RANDLY_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae6da854602744d63b3fe0dfdc2dc22f9">XTG_STREAM_CFG_RANDLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae44681fc73afbcdb7ae0015719f8ac47">XTG_STREAM_CFG_RANDL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Streaming Transfer Length Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6e50d93bd6c351bc08e1ba9607d5751a"></a> These bits are associated with the XTG_STR_TL_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a826017ee56ef1171a4d132dc12ca8341">XTG_STREAM_TL_TCNT_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a556bcb7b08d4170167ee65c08c7a0ebe">XTG_STREAM_TL_TCNT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae28f53acd7ef1f38265f560c17c64800">XTG_STREAM_TL_TLEN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Static Control Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd98af20f2d125c4170aaeb47334b1730"></a> These bits are associated with the XTG_STATIC_CNTL_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a128106d0d3435137e96192b0386eeec4">XTG_STATIC_CNTL_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a2f470f08ec693fff5af6c5109f1b3ffc">XTG_STATIC_CNTL_VER_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ac0e75db08cd3774207a38bdfe78f2ac9">XTG_STATIC_CNTL_TD_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae82296e2d81edb5da14c813e36b604cc">XTG_STATIC_CNTL_TD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a820c08467cb0fc69af91e8747bf52199">XTG_STATIC_CNTL_STEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a4955ccf9832cc09dd5f05b54f49104dd">XTG_STATIC_CNTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Static Length Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp8e528b86ccf41707e42b3417f34b7481"></a> These bits are associated with the XTG_STATIC_LEN_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a6a65cb71fdd0717246547dbbe16b6e1b">XTG_STATIC_LEN_BLEN_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Axi Traffic Generator Command Entry field mask/shifts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp03a4993809da4a0dcf849c2c02914dc4"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a575795d7d5b2348195e02fd8cccabe39">XTG_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a74fdcca6bba8dfbfd0ed288f9132bab0">XTG_LEN_MASK</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a6575f2dffb01e56c6b38eda8190664b8">XTG_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae149dfc387f997a33cbe70d57362fc0f">XTG_BURST_MASK</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#acba37550ee94c7c7022aa5a3ad946fc3">XTG_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a5a7178fbdfb4b46aaa7bd0fc308ec636">XTG_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x2F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae6b714a335a4b02967a37f0ead14508a">XTG_PROT_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a9267c6248c021a02be574f803f11c677">XTG_LAST_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a584b02e4845e493b2854d3c865aaed19">XTG_VALID_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae797ad9c3446d0523af686f5a1360a2e">XTG_MSTRAM_INDEX_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a50464785b101e677032e4956a4592a0e">XTG_OTHER_DEPEND_MASK</a>&nbsp;&nbsp;&nbsp;0x1FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a23937f160c785883f46e3e8ac03af193">XTG_MY_DEPEND_MASK</a>&nbsp;&nbsp;&nbsp;0x1FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a31f414339e85047271ed193829b066b6">XTG_QOS_MASK</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a6dda4f385ddd7962f4b7978fc1c42664">XTG_USER_MASK</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a3b4631d92345fd27ee3e40d827a184f3">XTG_CACHE_MASK</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ad893dd4b8011e14e68b21afa20c019c8">XTG_EXPECTED_RESP_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a4fec29a2aedb84ed9410fe5298245d24">XTG_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae25779b53195ced1e45d64bc53344c28">XTG_LEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a819696f324a87fbdf9dbce5c6aafcdaf">XTG_LOCK_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a70414e4d0c831df19899fe7c050a7a03">XTG_BURST_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a6523ef7f08423cbc5150e3d6e55abd99">XTG_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#abf8893d48139c874e7628a7d32d1861b">XTG_ID_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a0796a27df8444fd763ccd6c0356aa8e4">XTG_PROT_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ab2e214bbd75cfa106a9cf34a075ca7c3">XTG_LAST_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a4387f942768e60fd471499c63ad5e7dd">XTG_VALID_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#adac26542aa0ea0c464a48d0c60086788">XTG_MSTRAM_INDEX_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a18b2f14ba07703fe0e078d326496231d">XTG_OTHER_DEPEND_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a43673c92101ad1d1af680384add5f610">XTG_MY_DEPEND_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae3f2ee00c71bc8f847738acf83bf1c5c">XTG_QOS_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a280ef09f695b10f97848ce74d68f7c02">XTG_USER_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a6496641578aa8a7a22dd3c6147221175">XTG_CACHE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#abc9721f5268f2b05074b669d5603b1e7">XTG_EXPECTED_RESP_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td colspan="2"><div class="groupHeader">Axi Traffic Generator Parameter Entry field mask/shifts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb637ab5b802c7c25e21e9af32e474af1"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a428fb28a58206c20a2bda291fd8966a4">XTG_PARAM_ADDRMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ac10bb6f9809e4f577bd36cb5dde0354e">XTG_PARAM_INTERVALMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#adf334f6bf0852006382b697cc4ab59ce">XTG_PARAM_IDMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a120a164368673bb038500e599e1501ea">XTG_PARAM_OP_SHIFT</a>&nbsp;&nbsp;&nbsp;29</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#aec8150e49af318bfd447d9b3cbf80734">XTG_PARAM_COUNT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a67d17cf7158e597c2307e21521e35812">XTG_PARAM_DELAYRANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#afd5037cc1466de72917fbcdd8c87e784">XTG_PARAM_DELAY_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a0ecc1e7486d1e09d8e771674e163e215">XTG_PARAM_ADDRRANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a1db016038b97b33a8f6ac84a1aeb9b05">XTG_PARAM_ADDRMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a5e5c93dc4a415adb31056d163fff03db">XTG_PARAM_INTERVALMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a7358e0b257a66c3dea934297d4ce2e4c">XTG_PARAM_IDMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a65d8f9067f4a40826da17eca055cac9e">XTG_PARAM_OP_MASK</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ab433ce1c62131e78ac0d5376c85cfeab">XTG_PARAM_COUNT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ae2ffe39b97ed925d219f1abb0ce23916">XTG_PARAM_DELAYRANGE_MASK</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ad8b0023a1d6151920452773820e2e1a0">XTG_PARAM_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a04045088459eca529c1dc34dccdcc889">XTG_PARAM_ADDRRANGE_MASK</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a71baeb60d7cd7baa527e7d87378632c0">XTG_PARAM_OP_NOP</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#ad4415c801c23c948e6c180ad252e0d8f">XTG_PARAM_OP_RPT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a888fa5e45c08153523c902eacb4078a8">XTG_PARAM_OP_DELAY</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a64bfe0cfa6be21facf834f5d49c2a706">XTG_PARAM_OP_FIXEDRPT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#aa9eeb814676b06669a3e4fe310717efe">XTG_PARAM_OP_ADDRMODE_CONST</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a36f53cac2eca3c077bfc7691b4bae390">XTG_PARAM_OP_ADDRMODE_INCR</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a277fae0e2fc80d4ee117d512dd487343">XTG_PARAM_OP_ADDRMODE_RAND</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a23774b21bbe0901e320b466de35008a2">XTG_PARAMOP_INTERVALMODE_CONST</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen__hw_8h.html#a2b331214337314d34e905dd2d3b5c0a2">XTG_PARAMOP_INTERVALMODE_RAND</a>&nbsp;&nbsp;&nbsp;1</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and macros that can be used to access the Axi Traffic Generator device. The driver APIs/functions are defined in <a class="el" href="xtrafgen_8h.html">xtrafgen.h</a>.</p>
<dl class="note"><dt><b>Note:</b></dt><dd></dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- ---------------------------------------------------------
 1.00a srt  1/12/13  First release
 1.01a adk  03/09/13 Updated Driver to Support Static and Streaming Mode
 2.00a adk  16/09/13 Fixed CR:737291
 2.01a adk  21/10/13 Fixed CR:740522 Updated the MasterRam offset as per latest 
		      IP.This driver is valid only for IP(v2.0) onwards. The 
		      XTG_MASTER_RAM_OFFSET has been changed from 
		      0x10000 to 0xc000.
 2.01a adk  15/11/13 Fixed CR:760808 Added Mask for the New bit field added
		      (XTG_MCNTL_LOOPEN_MASK).
 3.1   adk  28/04/14 Fixed CR:782131 Incorrect Mask value for the loopenable
		      bit.</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a575795d7d5b2348195e02fd8cccabe39"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ADDR_MASK" ref="a575795d7d5b2348195e02fd8cccabe39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ADDR_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_addr line </p>

</div>
</div>
<a class="anchor" id="a4fec29a2aedb84ed9410fe5298245d24"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ADDR_SHIFT" ref="a4fec29a2aedb84ed9410fe5298245d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ADDR_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_addr line </p>

</div>
</div>
<a class="anchor" id="ae149dfc387f997a33cbe70d57362fc0f"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_BURST_MASK" ref="ae149dfc387f997a33cbe70d57362fc0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_BURST_MASK&nbsp;&nbsp;&nbsp;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_burst line </p>

</div>
</div>
<a class="anchor" id="a70414e4d0c831df19899fe7c050a7a03"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_BURST_SHIFT" ref="a70414e4d0c831df19899fe7c050a7a03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_BURST_SHIFT&nbsp;&nbsp;&nbsp;10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_burst line </p>

</div>
</div>
<a class="anchor" id="a3b4631d92345fd27ee3e40d827a184f3"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CACHE_MASK" ref="a3b4631d92345fd27ee3e40d827a184f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CACHE_MASK&nbsp;&nbsp;&nbsp;0xF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_cache line </p>

</div>
</div>
<a class="anchor" id="a6496641578aa8a7a22dd3c6147221175"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CACHE_SHIFT" ref="a6496641578aa8a7a22dd3c6147221175" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CACHE_SHIFT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_cache line </p>

</div>
</div>
<a class="anchor" id="a73aac9edd6e776525f4e44865ed7e481"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_MBASIC_MASK" ref="a73aac9edd6e776525f4e44865ed7e481" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CFG_STS_MBASIC_MASK&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Basic Mode </p>

</div>
</div>
<a class="anchor" id="a1816012cab8ec1b93b06d20dde1e0128"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_MFULL_MASK" ref="a1816012cab8ec1b93b06d20dde1e0128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CFG_STS_MFULL_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Full Mode </p>

</div>
</div>
<a class="anchor" id="a7387f793b21568825291b8ae05e9a8dc"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_MWIDTH_MASK" ref="a7387f793b21568825291b8ae05e9a8dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CFG_STS_MWIDTH_MASK&nbsp;&nbsp;&nbsp;0x70000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Width Mask </p>

</div>
</div>
<a class="anchor" id="a43010263c928054845a6e4da818c5cb6"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_MWIDTH_SHIFT" ref="a43010263c928054845a6e4da818c5cb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CFG_STS_MWIDTH_SHIFT&nbsp;&nbsp;&nbsp;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Width Shift </p>

</div>
</div>
<a class="anchor" id="adf7e15dfd4ecd23278ff780bf4369058"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_OFFSET" ref="adf7e15dfd4ecd23278ff780bf4369058" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CFG_STS_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Config Status </p>

</div>
</div>
<a class="anchor" id="a641638626484a52b81fbbf8f30bd45dc"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_SWIDTH_MASK" ref="a641638626484a52b81fbbf8f30bd45dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CFG_STS_SWIDTH_MASK&nbsp;&nbsp;&nbsp;0x0E000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Width Mask </p>

</div>
</div>
<a class="anchor" id="ab8521be4a5dc1628cb3a3afe87298843"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_CFG_STS_SWIDTH_SHIFT" ref="ab8521be4a5dc1628cb3a3afe87298843" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CFG_STS_SWIDTH_SHIFT&nbsp;&nbsp;&nbsp;25</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Width Shift </p>

</div>
</div>
<a class="anchor" id="a1b4f5daeb95b5827db0760c1c0dc13e5"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_COMMAND_RAM_OFFSET" ref="a1b4f5daeb95b5827db0760c1c0dc13e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_COMMAND_RAM_OFFSET&nbsp;&nbsp;&nbsp;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command RAM Offset </p>

</div>
</div>
<a class="anchor" id="afdb598343bdb0bf2c6c5d29f8258f692"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_ALL_ERR_MASK" ref="afdb598343bdb0bf2c6c5d29f8258f692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_ALL_ERR_MASK&nbsp;&nbsp;&nbsp;0x001F0003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All Errors Mask </p>

</div>
</div>
<a class="anchor" id="a7a6d5a7be767a9e7de7e441416584ba5"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_ALL_MSTERR_MASK" ref="a7a6d5a7be767a9e7de7e441416584ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_ALL_MSTERR_MASK&nbsp;&nbsp;&nbsp;0x001F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Errors Mask </p>

</div>
</div>
<a class="anchor" id="a9c335dd2550acee9495bfd72fc7e3e4d"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_ALL_SLVERR_MASK" ref="a9c335dd2550acee9495bfd72fc7e3e4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_ALL_SLVERR_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Errors Mask </p>

</div>
</div>
<a class="anchor" id="a54f00a5d7ea7acb0a8917b79f6aeeb57"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_EN_OFFSET" ref="a54f00a5d7ea7acb0a8917b79f6aeeb57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_EN_OFFSET&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Enable </p>

</div>
</div>
<a class="anchor" id="a5cefaef257524651df762212be509765"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_MSTCMP_MASK" ref="a5cefaef257524651df762212be509765" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_MSTCMP_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Complete Mask </p>

</div>
</div>
<a class="anchor" id="a40d2ed4ab43a43d5911d28db379536f9"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_RERRSP_MASK" ref="a40d2ed4ab43a43d5911d28db379536f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_RERRSP_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MR Invalid RESP Mask </p>

</div>
</div>
<a class="anchor" id="af6d50ea72391faca9e9bf364ac16abbe"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_RIDER_MASK" ref="af6d50ea72391faca9e9bf364ac16abbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_RIDER_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Invalid RVALID Mask </p>

</div>
</div>
<a class="anchor" id="ad4008be388657e20fcb49511a5d38a3e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_RLENER_MASK" ref="ad4008be388657e20fcb49511a5d38a3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_RLENER_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Read Length Mask </p>

</div>
</div>
<a class="anchor" id="a6d44ba5c998cf48c8162812f1b183cfa"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_STS_OFFSET" ref="a6d44ba5c998cf48c8162812f1b183cfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_STS_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Status </p>

</div>
</div>
<a class="anchor" id="a8f39b5d4a784a673cad5225ac1253f1b"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_SWLENER_MASK" ref="a8f39b5d4a784a673cad5225ac1253f1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_SWLENER_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Read Length Mask </p>

</div>
</div>
<a class="anchor" id="a9585c4a750db5e61e49ada2c30d2cc71"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_SWSTRB_MASK" ref="a9585c4a750db5e61e49ada2c30d2cc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_SWSTRB_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave WSTRB Illegal Mask </p>

</div>
</div>
<a class="anchor" id="a93be7e7fdaaa372c2b888c07ecfd6466"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_WIDER_MASK" ref="a93be7e7fdaaa372c2b888c07ecfd6466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_WIDER_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Invalid BVALID Mask </p>

</div>
</div>
<a class="anchor" id="a6e70386e2b3071efc1391dea0c6d7ff7"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ERR_WRSPER_MASK" ref="a6e70386e2b3071efc1391dea0c6d7ff7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ERR_WRSPER_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MW Invalid RESP Mask </p>

</div>
</div>
<a class="anchor" id="ad893dd4b8011e14e68b21afa20c019c8"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_EXPECTED_RESP_MASK" ref="ad893dd4b8011e14e68b21afa20c019c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_EXPECTED_RESP_MASK&nbsp;&nbsp;&nbsp;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Expected response </p>

</div>
</div>
<a class="anchor" id="abc9721f5268f2b05074b669d5603b1e7"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_EXPECTED_RESP_SHIFT" ref="abc9721f5268f2b05074b669d5603b1e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_EXPECTED_RESP_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Expected response </p>

</div>
</div>
<a class="anchor" id="a5a7178fbdfb4b46aaa7bd0fc308ec636"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ID_MASK" ref="a5a7178fbdfb4b46aaa7bd0fc308ec636" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ID_MASK&nbsp;&nbsp;&nbsp;0x2F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_id line </p>

</div>
</div>
<a class="anchor" id="abf8893d48139c874e7628a7d32d1861b"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_ID_SHIFT" ref="abf8893d48139c874e7628a7d32d1861b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_ID_SHIFT&nbsp;&nbsp;&nbsp;15</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_id line </p>

</div>
</div>
<a class="anchor" id="a9267c6248c021a02be574f803f11c677"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LAST_ADDR_MASK" ref="a9267c6248c021a02be574f803f11c677" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_LAST_ADDR_MASK&nbsp;&nbsp;&nbsp;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last address </p>

</div>
</div>
<a class="anchor" id="ab2e214bbd75cfa106a9cf34a075ca7c3"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LAST_ADDR_SHIFT" ref="ab2e214bbd75cfa106a9cf34a075ca7c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_LAST_ADDR_SHIFT&nbsp;&nbsp;&nbsp;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last address </p>

</div>
</div>
<a class="anchor" id="a74fdcca6bba8dfbfd0ed288f9132bab0"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LEN_MASK" ref="a74fdcca6bba8dfbfd0ed288f9132bab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_LEN_MASK&nbsp;&nbsp;&nbsp;0xFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_len line </p>

</div>
</div>
<a class="anchor" id="ae25779b53195ced1e45d64bc53344c28"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LEN_SHIFT" ref="ae25779b53195ced1e45d64bc53344c28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_LEN_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_len line </p>

</div>
</div>
<a class="anchor" id="a6575f2dffb01e56c6b38eda8190664b8"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LOCK_MASK" ref="a6575f2dffb01e56c6b38eda8190664b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_LOCK_MASK&nbsp;&nbsp;&nbsp;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_lock line </p>

</div>
</div>
<a class="anchor" id="a819696f324a87fbdf9dbce5c6aafcdaf"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_LOCK_SHIFT" ref="a819696f324a87fbdf9dbce5c6aafcdaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_LOCK_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_lock line </p>

</div>
</div>
<a class="anchor" id="a5f8872e23f0ea33fda1193c114fa9224"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MASTER_RAM_OFFSET" ref="a5f8872e23f0ea33fda1193c114fa9224" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MASTER_RAM_OFFSET&nbsp;&nbsp;&nbsp;0xC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master RAM Offset </p>

</div>
</div>
<a class="anchor" id="a736a0c4efcd60c172f0c5b5bc19fa11b"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_LOOPEN_MASK" ref="a736a0c4efcd60c172f0c5b5bc19fa11b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MCNTL_LOOPEN_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Loop enable Mask </p>

</div>
</div>
<a class="anchor" id="af8fafcd0c1061fbf9d6d61680a251309"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_MSTEN_MASK" ref="af8fafcd0c1061fbf9d6d61680a251309" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MCNTL_MSTEN_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Logic Enable Mask </p>

</div>
</div>
<a class="anchor" id="a912b534ed07c85f5147d86a5125e6cd8"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_MSTID_MASK" ref="a912b534ed07c85f5147d86a5125e6cd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MCNTL_MSTID_MASK&nbsp;&nbsp;&nbsp;0x00E00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>M_ID_WIDTH Mask </p>

</div>
</div>
<a class="anchor" id="ab849a5c24ef2753d38f62531ed5dcba9"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_MSTID_SHIFT" ref="ab849a5c24ef2753d38f62531ed5dcba9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MCNTL_MSTID_SHIFT&nbsp;&nbsp;&nbsp;21</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>M_ID_WIDTH shift </p>

</div>
</div>
<a class="anchor" id="a2aee9e721b35ce512abb502ede5b8a06"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_OFFSET" ref="a2aee9e721b35ce512abb502ede5b8a06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MCNTL_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Control </p>

</div>
</div>
<a class="anchor" id="a2197ba1e4ea908189bc7d77e70ba5a06"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_REV_MASK" ref="a2197ba1e4ea908189bc7d77e70ba5a06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MCNTL_REV_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Core Revision Mask </p>

</div>
</div>
<a class="anchor" id="a07d0697117d702e5a767bc8cc5083ea0"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MCNTL_REV_SHIFT" ref="a07d0697117d702e5a767bc8cc5083ea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MCNTL_REV_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Core Rev shift </p>

</div>
</div>
<a class="anchor" id="a7f69f7e850cdf6eaeacb76be85d8ad51"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MSTERR_INTR_MINTREN_MASK" ref="a7f69f7e850cdf6eaeacb76be85d8ad51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MSTERR_INTR_MINTREN_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Err Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="a8549ea88039b3f646e33299b490b8904"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MSTERR_INTR_OFFSET" ref="a8549ea88039b3f646e33299b490b8904" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MSTERR_INTR_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Err Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ae797ad9c3446d0523af686f5a1360a2e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MSTRAM_INDEX_MASK" ref="ae797ad9c3446d0523af686f5a1360a2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MSTRAM_INDEX_MASK&nbsp;&nbsp;&nbsp;0x1FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master RAM Index </p>

</div>
</div>
<a class="anchor" id="adac26542aa0ea0c464a48d0c60086788"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MSTRAM_INDEX_SHIFT" ref="adac26542aa0ea0c464a48d0c60086788" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MSTRAM_INDEX_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master RAM Index </p>

</div>
</div>
<a class="anchor" id="a23937f160c785883f46e3e8ac03af193"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MY_DEPEND_MASK" ref="a23937f160c785883f46e3e8ac03af193" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MY_DEPEND_MASK&nbsp;&nbsp;&nbsp;0x1FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>My depend command no </p>

</div>
</div>
<a class="anchor" id="a43673c92101ad1d1af680384add5f610"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_MY_DEPEND_SHIFT" ref="a43673c92101ad1d1af680384add5f610" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MY_DEPEND_SHIFT&nbsp;&nbsp;&nbsp;22</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>My depend cmd num </p>

</div>
</div>
<a class="anchor" id="a50464785b101e677032e4956a4592a0e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_OTHER_DEPEND_MASK" ref="a50464785b101e677032e4956a4592a0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_OTHER_DEPEND_MASK&nbsp;&nbsp;&nbsp;0x1FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Other depend Command no </p>

</div>
</div>
<a class="anchor" id="a18b2f14ba07703fe0e078d326496231d"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_OTHER_DEPEND_SHIFT" ref="a18b2f14ba07703fe0e078d326496231d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_OTHER_DEPEND_SHIFT&nbsp;&nbsp;&nbsp;13</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Other depend cmd num </p>

</div>
</div>
<a class="anchor" id="a1db016038b97b33a8f6ac84a1aeb9b05"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_ADDRMODE_MASK" ref="a1db016038b97b33a8f6ac84a1aeb9b05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_ADDRMODE_MASK&nbsp;&nbsp;&nbsp;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address mode </p>

</div>
</div>
<a class="anchor" id="a428fb28a58206c20a2bda291fd8966a4"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_ADDRMODE_SHIFT" ref="a428fb28a58206c20a2bda291fd8966a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_ADDRMODE_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address mode </p>

</div>
</div>
<a class="anchor" id="a04045088459eca529c1dc34dccdcc889"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_ADDRRANGE_MASK" ref="a04045088459eca529c1dc34dccdcc889" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_ADDRRANGE_MASK&nbsp;&nbsp;&nbsp;0xF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address Range </p>

</div>
</div>
<a class="anchor" id="a0ecc1e7486d1e09d8e771674e163e215"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_ADDRRANGE_SHIFT" ref="a0ecc1e7486d1e09d8e771674e163e215" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_ADDRRANGE_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address Range </p>

</div>
</div>
<a class="anchor" id="ab433ce1c62131e78ac0d5376c85cfeab"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_COUNT_MASK" ref="ab433ce1c62131e78ac0d5376c85cfeab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_COUNT_MASK&nbsp;&nbsp;&nbsp;0xFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Repeat/Delay count </p>

</div>
</div>
<a class="anchor" id="aec8150e49af318bfd447d9b3cbf80734"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_COUNT_SHIFT" ref="aec8150e49af318bfd447d9b3cbf80734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_COUNT_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Repeat/Delay count </p>

</div>
</div>
<a class="anchor" id="ad8b0023a1d6151920452773820e2e1a0"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_DELAY_MASK" ref="ad8b0023a1d6151920452773820e2e1a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_DELAY_MASK&nbsp;&nbsp;&nbsp;0xFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIXED RPT Delay count </p>

</div>
</div>
<a class="anchor" id="afd5037cc1466de72917fbcdd8c87e784"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_DELAY_SHIFT" ref="afd5037cc1466de72917fbcdd8c87e784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_DELAY_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIXED RPT Delay count </p>

</div>
</div>
<a class="anchor" id="ae2ffe39b97ed925d219f1abb0ce23916"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_DELAYRANGE_MASK" ref="ae2ffe39b97ed925d219f1abb0ce23916" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_DELAYRANGE_MASK&nbsp;&nbsp;&nbsp;0xFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay Range </p>

</div>
</div>
<a class="anchor" id="a67d17cf7158e597c2307e21521e35812"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_DELAYRANGE_SHIFT" ref="a67d17cf7158e597c2307e21521e35812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_DELAYRANGE_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay Range </p>

</div>
</div>
<a class="anchor" id="a7358e0b257a66c3dea934297d4ce2e4c"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_IDMODE_MASK" ref="a7358e0b257a66c3dea934297d4ce2e4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_IDMODE_MASK&nbsp;&nbsp;&nbsp;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Id mode </p>

</div>
</div>
<a class="anchor" id="adf334f6bf0852006382b697cc4ab59ce"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_IDMODE_SHIFT" ref="adf334f6bf0852006382b697cc4ab59ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_IDMODE_SHIFT&nbsp;&nbsp;&nbsp;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Id mode </p>

</div>
</div>
<a class="anchor" id="a5e5c93dc4a415adb31056d163fff03db"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_INTERVALMODE_MASK" ref="a5e5c93dc4a415adb31056d163fff03db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_INTERVALMODE_MASK&nbsp;&nbsp;&nbsp;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interval mode </p>

</div>
</div>
<a class="anchor" id="ac10bb6f9809e4f577bd36cb5dde0354e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_INTERVALMODE_SHIFT" ref="ac10bb6f9809e4f577bd36cb5dde0354e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_INTERVALMODE_SHIFT&nbsp;&nbsp;&nbsp;26</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interval mode </p>

</div>
</div>
<a class="anchor" id="aa9eeb814676b06669a3e4fe310717efe"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_ADDRMODE_CONST" ref="aa9eeb814676b06669a3e4fe310717efe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_OP_ADDRMODE_CONST&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Constant Addr mode </p>

</div>
</div>
<a class="anchor" id="a36f53cac2eca3c077bfc7691b4bae390"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_ADDRMODE_INCR" ref="a36f53cac2eca3c077bfc7691b4bae390" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_OP_ADDRMODE_INCR&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Increment Addr mode </p>

</div>
</div>
<a class="anchor" id="a277fae0e2fc80d4ee117d512dd487343"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_ADDRMODE_RAND" ref="a277fae0e2fc80d4ee117d512dd487343" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_OP_ADDRMODE_RAND&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Random Addr mode </p>

</div>
</div>
<a class="anchor" id="a888fa5e45c08153523c902eacb4078a8"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_DELAY" ref="a888fa5e45c08153523c902eacb4078a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_OP_DELAY&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay mode </p>

</div>
</div>
<a class="anchor" id="a64bfe0cfa6be21facf834f5d49c2a706"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_FIXEDRPT" ref="a64bfe0cfa6be21facf834f5d49c2a706" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_OP_FIXEDRPT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fixed Repeat Delay </p>

</div>
</div>
<a class="anchor" id="a65d8f9067f4a40826da17eca055cac9e"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_MASK" ref="a65d8f9067f4a40826da17eca055cac9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_OP_MASK&nbsp;&nbsp;&nbsp;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opcode </p>

</div>
</div>
<a class="anchor" id="a71baeb60d7cd7baa527e7d87378632c0"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_NOP" ref="a71baeb60d7cd7baa527e7d87378632c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_OP_NOP&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NOP mode </p>

</div>
</div>
<a class="anchor" id="ad4415c801c23c948e6c180ad252e0d8f"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_RPT" ref="ad4415c801c23c948e6c180ad252e0d8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_OP_RPT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Repeat mode </p>

</div>
</div>
<a class="anchor" id="a120a164368673bb038500e599e1501ea"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_OP_SHIFT" ref="a120a164368673bb038500e599e1501ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_OP_SHIFT&nbsp;&nbsp;&nbsp;29</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opcode </p>

</div>
</div>
<a class="anchor" id="a3252ba966b4231b39738858474879b33"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAM_RAM_OFFSET" ref="a3252ba966b4231b39738858474879b33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_RAM_OFFSET&nbsp;&nbsp;&nbsp;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parameter RAM Offset </p>

</div>
</div>
<a class="anchor" id="a23774b21bbe0901e320b466de35008a2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAMOP_INTERVALMODE_CONST" ref="a23774b21bbe0901e320b466de35008a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAMOP_INTERVALMODE_CONST&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Constant Interval mode </p>

</div>
</div>
<a class="anchor" id="a2b331214337314d34e905dd2d3b5c0a2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PARAMOP_INTERVALMODE_RAND" ref="a2b331214337314d34e905dd2d3b5c0a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAMOP_INTERVALMODE_RAND&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Random Interval mode </p>

</div>
</div>
<a class="anchor" id="ae6b714a335a4b02967a37f0ead14508a"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PROT_MASK" ref="ae6b714a335a4b02967a37f0ead14508a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PROT_MASK&nbsp;&nbsp;&nbsp;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_prot line </p>

</div>
</div>
<a class="anchor" id="a0796a27df8444fd763ccd6c0356aa8e4"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_PROT_SHIFT" ref="a0796a27df8444fd763ccd6c0356aa8e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PROT_SHIFT&nbsp;&nbsp;&nbsp;21</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_prot line </p>

</div>
</div>
<a class="anchor" id="a31f414339e85047271ed193829b066b6"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_QOS_MASK" ref="a31f414339e85047271ed193829b066b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_QOS_MASK&nbsp;&nbsp;&nbsp;0xF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_qos line </p>

</div>
</div>
<a class="anchor" id="ae3f2ee00c71bc8f847738acf83bf1c5c"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_QOS_SHIFT" ref="ae3f2ee00c71bc8f847738acf83bf1c5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_QOS_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_qos line </p>

</div>
</div>
<a class="anchor" id="a8a90a170c2c59e105bca09bf32cc5762"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_BLKRD_MASK" ref="a8a90a170c2c59e105bca09bf32cc5762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SCNTL_BLKRD_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable Block Read </p>

</div>
</div>
<a class="anchor" id="a68091fdd6f9b82d0d6bf65c92b131e38"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_DISEXCL_MASK" ref="a68091fdd6f9b82d0d6bf65c92b131e38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SCNTL_DISEXCL_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable Exclusive Access </p>

</div>
</div>
<a class="anchor" id="ab3fd9e680a247d1ad78ba6cab9b061fb"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_ERREN_MASK" ref="ab3fd9e680a247d1ad78ba6cab9b061fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SCNTL_ERREN_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slv Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="a16ab165b5d7fd7c84206606b1bc2dcfa"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_OFFSET" ref="a16ab165b5d7fd7c84206606b1bc2dcfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SCNTL_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Control </p>

</div>
</div>
<a class="anchor" id="add90aa32d6ffdb6c248aae48b4d03990"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_RORDR_MASK" ref="add90aa32d6ffdb6c248aae48b4d03990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SCNTL_RORDR_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Response Order Enable </p>

</div>
</div>
<a class="anchor" id="a05a3dd5b5ff4ddb1ed8bd33f091893d3"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SCNTL_WORDR_MASK" ref="a05a3dd5b5ff4ddb1ed8bd33f091893d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SCNTL_WORDR_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Response Order Enable </p>

</div>
</div>
<a class="anchor" id="acba37550ee94c7c7022aa5a3ad946fc3"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SIZE_MASK" ref="acba37550ee94c7c7022aa5a3ad946fc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SIZE_MASK&nbsp;&nbsp;&nbsp;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_size line </p>

</div>
</div>
<a class="anchor" id="a6523ef7f08423cbc5150e3d6e55abd99"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_SIZE_SHIFT" ref="a6523ef7f08423cbc5150e3d6e55abd99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SIZE_SHIFT&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_size line </p>

</div>
</div>
<a class="anchor" id="afee2ca23e3fc2ed4964740ba69dde023"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_OFFSET" ref="afee2ca23e3fc2ed4964740ba69dde023" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STATIC_CNTL_OFFSET&nbsp;&nbsp;&nbsp;0x60</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Static Mode Register Descrptions Static Control </p>

</div>
</div>
<a class="anchor" id="a4955ccf9832cc09dd5f05b54f49104dd"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_RESET_MASK" ref="a4955ccf9832cc09dd5f05b54f49104dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STATIC_CNTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Static Disable Mask </p>

</div>
</div>
<a class="anchor" id="a820c08467cb0fc69af91e8747bf52199"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_STEN_MASK" ref="a820c08467cb0fc69af91e8747bf52199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STATIC_CNTL_STEN_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Static enable Mask </p>

</div>
</div>
<a class="anchor" id="ae82296e2d81edb5da14c813e36b604cc"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_TD_MASK" ref="ae82296e2d81edb5da14c813e36b604cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STATIC_CNTL_TD_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Done Mask </p>

</div>
</div>
<a class="anchor" id="ac0e75db08cd3774207a38bdfe78f2ac9"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_TD_SHIFT" ref="ac0e75db08cd3774207a38bdfe78f2ac9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STATIC_CNTL_TD_SHIFT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Done Shift </p>

</div>
</div>
<a class="anchor" id="a2f470f08ec693fff5af6c5109f1b3ffc"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_VER_MASK" ref="a2f470f08ec693fff5af6c5109f1b3ffc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STATIC_CNTL_VER_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Version Mask </p>

</div>
</div>
<a class="anchor" id="a128106d0d3435137e96192b0386eeec4"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_CNTL_VER_SHIFT" ref="a128106d0d3435137e96192b0386eeec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STATIC_CNTL_VER_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Version Shift </p>

</div>
</div>
<a class="anchor" id="a6a65cb71fdd0717246547dbbe16b6e1b"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_LEN_BLEN_MASK" ref="a6a65cb71fdd0717246547dbbe16b6e1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STATIC_LEN_BLEN_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst length Mask </p>

</div>
</div>
<a class="anchor" id="a1813133f0d9bd28861fac1a854137411"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STATIC_LEN_OFFSET" ref="a1813133f0d9bd28861fac1a854137411" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STATIC_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x64</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Static Length </p>

</div>
</div>
<a class="anchor" id="a0faa9082cff01c4e5e53bb957b69dae2"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_OFFSET" ref="a0faa9082cff01c4e5e53bb957b69dae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CFG_OFFSET&nbsp;&nbsp;&nbsp;0x34</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Streaming Config </p>

</div>
</div>
<a class="anchor" id="a490ccc5cf897e6daf0e403fdb5028cc8"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_PDLY_MASK" ref="a490ccc5cf897e6daf0e403fdb5028cc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CFG_PDLY_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Programmable Delay Mask </p>

</div>
</div>
<a class="anchor" id="aea7d215adbbf69b18fac485e2d150bd9"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_PDLY_SHIFT" ref="aea7d215adbbf69b18fac485e2d150bd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CFG_PDLY_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Programmable Delay Shift </p>

</div>
</div>
<a class="anchor" id="ae44681fc73afbcdb7ae0015719f8ac47"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_RANDL_MASK" ref="ae44681fc73afbcdb7ae0015719f8ac47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CFG_RANDL_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Random Length Mask </p>

</div>
</div>
<a class="anchor" id="ae6da854602744d63b3fe0dfdc2dc22f9"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_RANDLY_MASK" ref="ae6da854602744d63b3fe0dfdc2dc22f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CFG_RANDLY_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Random Delay Mask </p>

</div>
</div>
<a class="anchor" id="ae0436a212983ec018bba1d0a4352f32f"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_RANDLY_SHIFT" ref="ae0436a212983ec018bba1d0a4352f32f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CFG_RANDLY_SHIFT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Random Delay Shift </p>

</div>
</div>
<a class="anchor" id="a27be0cf2c90513010b73b0b8db1163dc"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_TDEST_MASK" ref="a27be0cf2c90513010b73b0b8db1163dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CFG_TDEST_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TDEST PORT Mask </p>

</div>
</div>
<a class="anchor" id="acf47f8d5a9f92da3d0d5b4fd6be627a6"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CFG_TDEST_SHIFT" ref="acf47f8d5a9f92da3d0d5b4fd6be627a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CFG_TDEST_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TDEST PORT Shift </p>

</div>
</div>
<a class="anchor" id="adad67dedb6f0b5c0e7aed2e0d62e08eb"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_OFFSET" ref="adad67dedb6f0b5c0e7aed2e0d62e08eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CNTL_OFFSET&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Streaming Control </p>

</div>
</div>
<a class="anchor" id="ad4ac7a7ef3c84748869c001e04d5dade"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_RESET_MASK" ref="ad4ac7a7ef3c84748869c001e04d5dade" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CNTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Streaming Disable Mask </p>

</div>
</div>
<a class="anchor" id="a96e6916449a1ded46ea7882b67d2d732"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_STEN_MASK" ref="a96e6916449a1ded46ea7882b67d2d732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CNTL_STEN_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Streaming Enable Mask </p>

</div>
</div>
<a class="anchor" id="a4b0674a7c9f7879bf6462860641b4d89"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_TD_MASK" ref="a4b0674a7c9f7879bf6462860641b4d89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CNTL_TD_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Done Mask </p>

</div>
</div>
<a class="anchor" id="a3e492e71798bc4139c136551452503fa"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_TD_SHIFT" ref="a3e492e71798bc4139c136551452503fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CNTL_TD_SHIFT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Done Shift </p>

</div>
</div>
<a class="anchor" id="a33aba05b605e1929b2045d76228f04f5"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_VER_MASK" ref="a33aba05b605e1929b2045d76228f04f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CNTL_VER_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Version Mask </p>

</div>
</div>
<a class="anchor" id="a49c88fdab76f14bbf070eebcedc16ef1"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_CNTL_VER_SHIFT" ref="a49c88fdab76f14bbf070eebcedc16ef1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_CNTL_VER_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Version Shift </p>

</div>
</div>
<a class="anchor" id="a476caa717b80c4d276d7ff98aae5f3ca"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_TL_OFFSET" ref="a476caa717b80c4d276d7ff98aae5f3ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_TL_OFFSET&nbsp;&nbsp;&nbsp;0x38</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Streaming Transfer Length </p>

</div>
</div>
<a class="anchor" id="a556bcb7b08d4170167ee65c08c7a0ebe"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_TL_TCNT_MASK" ref="a556bcb7b08d4170167ee65c08c7a0ebe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_TL_TCNT_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Count Mask </p>

</div>
</div>
<a class="anchor" id="a826017ee56ef1171a4d132dc12ca8341"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_TL_TCNT_SHIFT" ref="a826017ee56ef1171a4d132dc12ca8341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_TL_TCNT_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Count Shift </p>

</div>
</div>
<a class="anchor" id="ae28f53acd7ef1f38265f560c17c64800"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_STREAM_TL_TLEN_MASK" ref="ae28f53acd7ef1f38265f560c17c64800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_STREAM_TL_TLEN_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Length Mask </p>

</div>
</div>
<a class="anchor" id="a6dda4f385ddd7962f4b7978fc1c42664"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_USER_MASK" ref="a6dda4f385ddd7962f4b7978fc1c42664" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_USER_MASK&nbsp;&nbsp;&nbsp;0xFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_user line </p>

</div>
</div>
<a class="anchor" id="a280ef09f695b10f97848ce74d68f7c02"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_USER_SHIFT" ref="a280ef09f695b10f97848ce74d68f7c02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_USER_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Driven to a*_user line </p>

</div>
</div>
<a class="anchor" id="a584b02e4845e493b2854d3c865aaed19"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_VALID_CMD_MASK" ref="a584b02e4845e493b2854d3c865aaed19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_VALID_CMD_MASK&nbsp;&nbsp;&nbsp;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid Command </p>

</div>
</div>
<a class="anchor" id="a4387f942768e60fd471499c63ad5e7dd"></a><!-- doxytag: member="xtrafgen_hw.h::XTG_VALID_CMD_SHIFT" ref="a4387f942768e60fd471499c63ad5e7dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_VALID_CMD_SHIFT&nbsp;&nbsp;&nbsp;31</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid Command </p>

</div>
</div>
<a class="anchor" id="afd3fe07d9d88e384ec8c77e4983d35dd"></a><!-- doxytag: member="xtrafgen_hw.h::XTRAFGEN_HW_H" ref="afd3fe07d9d88e384ec8c77e4983d35dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTRAFGEN_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a04a570c3b4cc407d745237050374013c"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_ReadCmdRam" ref="a04a570c3b4cc407d745237050374013c" args="(BaseAddress, Offset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ReadCmdRam</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Offset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_COMMAND_RAM_OFFSET + (Offset))))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XTrafGen_ReadCmdRam returns the value read from the Command RAM specified by <em>Offset</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the Command RAM to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns the 32-bit value of the memory location.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen__hw_8h.html#a04a570c3b4cc407d745237050374013c">XTrafGen_ReadCmdRam(u32 BaseAddress, u32 Offset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a60ceec5d839e8a8f1cdda74c93c425b8"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_ReadMasterRam" ref="a60ceec5d839e8a8f1cdda74c93c425b8" args="(BaseAddress, Offset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ReadMasterRam</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Offset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_MASTER_RAM_OFFSET + (Offset))))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XTrafGen_ReadMasterRam returns the value read from the Master RAM specified by <em>Offset</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the Master RAM to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns the 32-bit value of the memory location.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen__hw_8h.html#a60ceec5d839e8a8f1cdda74c93c425b8">XTrafGen_ReadMasterRam(u32 BaseAddress, u32 Offset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a29995f5e78072a8756081fed9ccb36bd"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_ReadParamRam" ref="a29995f5e78072a8756081fed9ccb36bd" args="(BaseAddress, Offset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ReadParamRam</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Offset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + XTG_PARAM_RAM_OFFSET + (Offset))))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XTrafGen_ReadParamRam returns the value read from the Parameter RAM specified by <em>Offset</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the Parameter RAM to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns the 32-bit value of the memory location.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen__hw_8h.html#a29995f5e78072a8756081fed9ccb36bd">XTrafGen_ReadParamRam(u32 BaseAddress, u32 Offset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="affb7c95abd8cad50d7efa83f94ea3344"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_ReadReg" ref="affb7c95abd8cad50d7efa83f94ea3344" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_In32(((BaseAddress) + (RegOffset))))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XTrafGen_ReadReg returns the value read from the register specified by <em>RegOffset</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the register to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns the 32-bit value of the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a25bf6ea33be9bb74e718dc810c6760f5"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_WriteCmdRam" ref="a25bf6ea33be9bb74e718dc810c6760f5" args="(BaseAddress, Offset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_WriteCmdRam</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_COMMAND_RAM_OFFSET + (Offset)), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XTrafGen_WriteCmdRam, writes <em>Data</em> to the Command RAM specified by <em>Offset</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the location in Command RAM to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the Command RAM.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen__hw_8h.html#a25bf6ea33be9bb74e718dc810c6760f5">XTrafGen_WriteCmdRam(u32 BaseAddress, u32 Offset, u32 Data)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a8fe8b5ce12fefb6bba6acee1b89cb2a7"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_WriteMasterRam" ref="a8fe8b5ce12fefb6bba6acee1b89cb2a7" args="(BaseAddress, Offset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_WriteMasterRam</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_MASTER_RAM_OFFSET + (Offset)), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XTrafGen_WriteMasterRam, writes <em>Data</em> to the Master RAM specified by <em>Offset</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the location in Master RAM to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the Master RAM.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen__hw_8h.html#a8fe8b5ce12fefb6bba6acee1b89cb2a7">XTrafGen_WriteMasterRam(u32 BaseAddress, u32 Offset, u32 Data)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="affbc767805f25351f801dc04114d513f"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_WriteParamRam" ref="affbc767805f25351f801dc04114d513f" args="(BaseAddress, Offset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_WriteParamRam</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + XTG_PARAM_RAM_OFFSET + (Offset)), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XTrafGen_WriteParamRam, writes <em>Data</em> to the Parameter RAM specified by <em>Offset</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset of the location in Parameter RAM to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the Parameter RAM.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen__hw_8h.html#affbc767805f25351f801dc04114d513f">XTrafGen_WriteParamRam(u32 BaseAddress, u32 Offset, u32 Data)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ac6e57b26c1f5674deb7c571dc319bf9e"></a><!-- doxytag: member="xtrafgen_hw.h::XTrafGen_WriteReg" ref="ac6e57b26c1f5674deb7c571dc319bf9e" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32(((BaseAddress) + (RegOffset)), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XTrafGen_WriteReg, writes <em>Data</em> to the register specified by <em>RegOffset</em>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the Axi TrafGen device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the register to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
