###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 21:47:29 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   crcfifo2_empty                 (^) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo2/depth_left_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.540
= Slack Time                    0.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                  |        |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^     |        | 0.120 |       |   0.000 |    0.610 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v       | INVX8  | 0.233 | 0.058 |   0.058 |    0.669 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^       | INVX8  | 0.250 | 0.256 |   0.314 |    0.925 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v       | INVX8  | 0.252 | 0.167 |   0.482 |    1.092 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^       | INVX8  | 0.451 | 0.278 |   0.759 |    1.370 | 
     | \crcfifo2/depth_left_reg[0] | CLK ^ -> Q v     | DFFSR  | 0.282 | 0.162 |   0.921 |    1.532 | 
     | U414                        | A v -> Y v       | BUFX2  | 0.141 | 0.128 |   1.049 |    1.659 | 
     | U361                        | B v -> Y v       | OR2X1  | 0.037 | 0.087 |   1.136 |    1.747 | 
     | U262                        | A v -> Y v       | OR2X1  | 0.098 | 0.105 |   1.241 |    1.851 | 
     | U381                        | A v -> Y ^       | INVX1  | 0.124 | 0.120 |   1.361 |    1.971 | 
     | U334                        | A ^ -> Y ^       | AND2X1 | 0.247 | 0.174 |   1.535 |    2.146 | 
     |                             | crcfifo2_empty ^ |        | 0.247 | 0.005 |   1.540 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   crcfifo1_full                  (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo1/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.533
= Slack Time                    0.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc       |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |                 |       |       |       |  Time   |   Time   | 
     |-----------------------------+-----------------+-------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^    |       | 0.120 |       |   0.000 |    0.617 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v      | INVX8 | 0.233 | 0.058 |   0.058 |    0.675 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^      | INVX8 | 0.250 | 0.256 |   0.314 |    0.931 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v      | INVX8 | 0.252 | 0.167 |   0.482 |    1.098 | 
     | FECTS_clks_clk___L4_I20     | A v -> Y ^      | INVX8 | 0.484 | 0.308 |   0.789 |    1.406 | 
     | \crcfifo1/depth_left_reg[0] | CLK ^ -> Q ^    | DFFSR | 0.028 | 0.210 |   1.000 |    1.616 | 
     | U415                        | A ^ -> Y ^      | BUFX2 | 0.136 | 0.115 |   1.114 |    1.731 | 
     | U359                        | B ^ -> Y ^      | OR2X1 | 0.060 | 0.087 |   1.201 |    1.818 | 
     | U260                        | A ^ -> Y ^      | OR2X1 | 0.133 | 0.115 |   1.316 |    1.933 | 
     | U349                        | B ^ -> Y ^      | OR2X1 | 0.110 | 0.117 |   1.433 |    2.050 | 
     | U348                        | A ^ -> Y v      | INVX1 | 0.086 | 0.099 |   1.532 |    2.148 | 
     |                             | crcfifo1_full v |       | 0.086 | 0.002 |   1.533 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   crcfifo0_empty                 (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo0/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.526
= Slack Time                    0.624
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                  |        |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^     |        | 0.120 |       |   0.000 |    0.624 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v       | INVX8  | 0.233 | 0.058 |   0.058 |    0.683 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^       | INVX8  | 0.250 | 0.256 |   0.314 |    0.939 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v       | INVX8  | 0.252 | 0.167 |   0.482 |    1.106 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^       | INVX8  | 0.451 | 0.278 |   0.759 |    1.384 | 
     | \crcfifo0/depth_left_reg[0] | CLK ^ -> Q ^     | DFFSR  | 0.024 | 0.246 |   1.005 |    1.629 | 
     | U413                        | A ^ -> Y ^       | BUFX2  | 0.093 | 0.090 |   1.095 |    1.719 | 
     | U363                        | B ^ -> Y ^       | OR2X1  | 0.060 | 0.081 |   1.176 |    1.800 | 
     | U264                        | A ^ -> Y ^       | OR2X1  | 0.169 | 0.139 |   1.315 |    1.939 | 
     | U382                        | A ^ -> Y v       | INVX1  | 0.064 | 0.103 |   1.419 |    2.043 | 
     | U336                        | A v -> Y v       | AND2X1 | 0.102 | 0.105 |   1.523 |    2.148 | 
     |                             | crcfifo0_empty v |        | 0.102 | 0.002 |   1.526 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   crcfifo1_empty                 (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo1/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.525
= Slack Time                    0.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                  |        |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^     |        | 0.120 |       |   0.000 |    0.625 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v       | INVX8  | 0.233 | 0.058 |   0.058 |    0.683 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^       | INVX8  | 0.250 | 0.256 |   0.314 |    0.939 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v       | INVX8  | 0.252 | 0.167 |   0.482 |    1.106 | 
     | FECTS_clks_clk___L4_I20     | A v -> Y ^       | INVX8  | 0.484 | 0.308 |   0.789 |    1.414 | 
     | \crcfifo1/depth_left_reg[0] | CLK ^ -> Q ^     | DFFSR  | 0.028 | 0.210 |   1.000 |    1.624 | 
     | U415                        | A ^ -> Y ^       | BUFX2  | 0.136 | 0.115 |   1.114 |    1.739 | 
     | U359                        | B ^ -> Y ^       | OR2X1  | 0.060 | 0.087 |   1.201 |    1.826 | 
     | U260                        | A ^ -> Y ^       | OR2X1  | 0.133 | 0.115 |   1.316 |    1.941 | 
     | U380                        | A ^ -> Y v       | INVX1  | 0.075 | 0.098 |   1.414 |    2.039 | 
     | U332                        | A v -> Y v       | AND2X1 | 0.105 | 0.109 |   1.523 |    2.148 | 
     |                             | crcfifo1_empty v |        | 0.105 | 0.002 |   1.525 |    2.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   crcfifo0_full                  (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo0/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.500
= Slack Time                    0.650
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc       |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |                 |       |       |       |  Time   |   Time   | 
     |-----------------------------+-----------------+-------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^    |       | 0.120 |       |   0.000 |    0.650 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v      | INVX8 | 0.233 | 0.058 |   0.058 |    0.709 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^      | INVX8 | 0.250 | 0.256 |   0.314 |    0.965 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v      | INVX8 | 0.252 | 0.167 |   0.482 |    1.132 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^      | INVX8 | 0.451 | 0.278 |   0.759 |    1.410 | 
     | \crcfifo0/depth_left_reg[0] | CLK ^ -> Q ^    | DFFSR | 0.024 | 0.246 |   1.005 |    1.655 | 
     | U413                        | A ^ -> Y ^      | BUFX2 | 0.093 | 0.090 |   1.095 |    1.745 | 
     | U363                        | B ^ -> Y ^      | OR2X1 | 0.060 | 0.081 |   1.176 |    1.826 | 
     | U264                        | A ^ -> Y ^      | OR2X1 | 0.169 | 0.139 |   1.315 |    1.966 | 
     | U345                        | B ^ -> Y ^      | OR2X1 | 0.083 | 0.101 |   1.416 |    2.066 | 
     | U344                        | A ^ -> Y v      | INVX1 | 0.075 | 0.082 |   1.498 |    2.149 | 
     |                             | crcfifo0_full v |       | 0.075 | 0.001 |   1.500 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   crcfifo2_full                  (v) checked with  leading edge of 
'clk'
Beginpoint: \crcfifo2/depth_left_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.492
= Slack Time                    0.658
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc       |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |                 |       |       |       |  Time   |   Time   | 
     |-----------------------------+-----------------+-------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^    |       | 0.120 |       |   0.000 |    0.658 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v      | INVX8 | 0.233 | 0.058 |   0.058 |    0.716 | 
     | FECTS_clks_clk___L2_I2      | A v -> Y ^      | INVX8 | 0.250 | 0.256 |   0.314 |    0.972 | 
     | FECTS_clks_clk___L3_I4      | A ^ -> Y v      | INVX8 | 0.252 | 0.167 |   0.482 |    1.140 | 
     | FECTS_clks_clk___L4_I23     | A v -> Y ^      | INVX8 | 0.451 | 0.278 |   0.759 |    1.418 | 
     | \crcfifo2/depth_left_reg[0] | CLK ^ -> Q ^    | DFFSR | 0.028 | 0.174 |   0.934 |    1.592 | 
     | U414                        | A ^ -> Y ^      | BUFX2 | 0.120 | 0.108 |   1.042 |    1.700 | 
     | U361                        | B ^ -> Y ^      | OR2X1 | 0.067 | 0.090 |   1.132 |    1.790 | 
     | U262                        | A ^ -> Y ^      | OR2X1 | 0.161 | 0.134 |   1.266 |    1.924 | 
     | U347                        | B ^ -> Y ^      | OR2X1 | 0.090 | 0.106 |   1.372 |    2.030 | 
     | U346                        | A ^ -> Y v      | INVX1 | 0.122 | 0.116 |   1.488 |    2.146 | 
     |                             | crcfifo2_full v |       | 0.122 | 0.004 |   1.492 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[20] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.384
= Slack Time                    0.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.766 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.824 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.250 | 0.256 |   0.314 |    1.080 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                   | INVX8 | 0.247 | 0.115 |   0.429 |    1.195 | 
     | FECTS_clks_clk___L4_I25 | A v -> Y ^                   | INVX8 | 0.524 | 0.410 |   0.839 |    1.605 | 
     | crcpkt0/\crc_reg[20]    | CLK ^ -> Q ^                 | DFFSR | 0.043 | 0.266 |   1.106 |    1.871 | 
     | crcpkt0/U1368           | A ^ -> Y ^                   | BUFX2 | 0.363 | 0.234 |   1.340 |    2.105 | 
     |                         | \memif_crcf0.f0_wdata [20] ^ |       | 0.376 | 0.045 |   1.384 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[30] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.378
= Slack Time                    0.772
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.772 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.830 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.241 | 0.293 |   0.351 |    1.123 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.262 | 0.121 |   0.472 |    1.244 | 
     | FECTS_clks_clk___L4_I32 | A v -> Y ^                   | INVX8 | 0.498 | 0.395 |   0.867 |    1.639 | 
     | crcpkt1/\crc_reg[30]    | CLK ^ -> Q ^                 | DFFSR | 0.037 | 0.201 |   1.068 |    1.840 | 
     | crcpkt1/U1387           | A ^ -> Y ^                   | BUFX2 | 0.434 | 0.253 |   1.321 |    2.093 | 
     |                         | \memif_crcf1.f0_wdata [30] ^ |       | 0.434 | 0.057 |   1.378 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[24] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.353
= Slack Time                    0.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.797 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.856 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.250 | 0.256 |   0.314 |    1.112 | 
     | FECTS_clks_clk___L3_I5  | A ^ -> Y v                   | INVX8 | 0.247 | 0.115 |   0.429 |    1.227 | 
     | FECTS_clks_clk___L4_I26 | A v -> Y ^                   | INVX8 | 0.496 | 0.378 |   0.807 |    1.605 | 
     | crcpkt1/\crc_reg[24]    | CLK ^ -> Q ^                 | DFFSR | 0.017 | 0.228 |   1.035 |    1.833 | 
     | crcpkt1/U1398           | A ^ -> Y ^                   | BUFX2 | 0.447 | 0.291 |   1.326 |    2.124 | 
     |                         | \memif_crcf1.f0_wdata [24] ^ |       | 0.447 | 0.026 |   1.353 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[17] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.352
= Slack Time                    0.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.798 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.856 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.105 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.312 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.526 | 0.284 |   0.798 |    1.596 | 
     | crcpkt2/\crc_reg[17]   | CLK ^ -> Q ^                 | DFFSR | 0.015 | 0.348 |   1.145 |    1.944 | 
     | crcpkt2/U1403          | A ^ -> Y ^                   | BUFX2 | 0.252 | 0.185 |   1.331 |    2.129 | 
     |                        | \memif_crcf2.f0_wdata [17] ^ |       | 0.252 | 0.021 |   1.352 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[29] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.350
= Slack Time                    0.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.800 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.858 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.241 | 0.293 |   0.351 |    1.151 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.262 | 0.121 |   0.472 |    1.272 | 
     | FECTS_clks_clk___L4_I35 | A v -> Y ^                   | INVX8 | 0.481 | 0.397 |   0.868 |    1.669 | 
     | crcpkt1/\crc_reg[29]    | CLK ^ -> Q ^                 | DFFSR | 0.091 | 0.223 |   1.091 |    1.891 | 
     | crcpkt1/U1388           | A ^ -> Y ^                   | BUFX2 | 0.356 | 0.221 |   1.312 |    2.112 | 
     |                         | \memif_crcf1.f0_wdata [29] ^ |       | 0.356 | 0.038 |   1.350 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[28] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.341
= Slack Time                    0.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.809 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.867 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.116 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.323 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^                   | INVX8 | 0.488 | 0.306 |   0.820 |    1.629 | 
     | crcpkt1/\crc_reg[28]   | CLK ^ -> Q ^                 | DFFSR | 0.032 | 0.249 |   1.069 |    1.878 | 
     | crcpkt1/U1390          | A ^ -> Y ^                   | BUFX2 | 0.354 | 0.231 |   1.300 |    2.108 | 
     |                        | \memif_crcf1.f0_wdata [28] ^ |       | 0.366 | 0.042 |   1.341 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[31] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.339
= Slack Time                    0.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.811 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.869 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.241 | 0.293 |   0.351 |    1.162 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.262 | 0.121 |   0.472 |    1.283 | 
     | FECTS_clks_clk___L4_I32 | A v -> Y ^                   | INVX8 | 0.498 | 0.395 |   0.867 |    1.678 | 
     | crcpkt1/\crc_reg[31]    | CLK ^ -> Q ^                 | DFFSR | 0.021 | 0.248 |   1.115 |    1.926 | 
     | crcpkt1/U1416           | A ^ -> Y ^                   | BUFX2 | 0.304 | 0.194 |   1.310 |    2.121 | 
     |                         | \memif_crcf1.f0_wdata [31] ^ |       | 0.304 | 0.029 |   1.339 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [21] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[21] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.339
= Slack Time                    0.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.811 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.870 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.118 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.325 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^                   | INVX8 | 0.488 | 0.306 |   0.820 |    1.631 | 
     | crcpkt1/\crc_reg[21]   | CLK ^ -> Q ^                 | DFFSR | 0.017 | 0.239 |   1.059 |    1.870 | 
     | crcpkt1/U1399          | A ^ -> Y ^                   | BUFX2 | 0.360 | 0.236 |   1.295 |    2.106 | 
     |                        | \memif_crcf1.f0_wdata [21] ^ |       | 0.379 | 0.044 |   1.339 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[2] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.338
= Slack Time                    0.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.812 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.870 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.254 | 0.249 |   0.307 |    1.119 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                  | INVX8 | 0.271 | 0.207 |   0.514 |    1.326 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                  | INVX8 | 0.526 | 0.284 |   0.798 |    1.609 | 
     | crcpkt2/\crc_reg[2]    | CLK ^ -> Q ^                | DFFSR | 0.013 | 0.345 |   1.143 |    1.955 | 
     | crcpkt2/U1393          | A ^ -> Y ^                  | BUFX2 | 0.235 | 0.172 |   1.315 |    2.127 | 
     |                        | \memif_crcf2.f0_wdata [2] ^ |       | 0.236 | 0.023 |   1.338 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [5] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[5] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.336
= Slack Time                    0.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.814 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.873 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.254 | 0.249 |   0.307 |    1.121 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                  | INVX8 | 0.271 | 0.207 |   0.514 |    1.328 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                  | INVX8 | 0.526 | 0.284 |   0.798 |    1.612 | 
     | crcpkt2/\crc_reg[5]    | CLK ^ -> Q ^                | DFFSR | 0.012 | 0.346 |   1.143 |    1.958 | 
     | crcpkt2/U1406          | A ^ -> Y ^                  | BUFX2 | 0.232 | 0.171 |   1.315 |    2.129 | 
     |                        | \memif_crcf2.f0_wdata [5] ^ |       | 0.232 | 0.021 |   1.336 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [7] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[7] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.332
= Slack Time                    0.818
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.818 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.876 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.249 | 0.290 |   0.348 |    1.166 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.238 | 0.139 |   0.487 |    1.305 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.483 | 0.373 |   0.860 |    1.679 | 
     | crcpkt1/\crc_reg[7]     | CLK ^ -> Q ^                | DFFSR | 0.081 | 0.293 |   1.154 |    1.972 | 
     | crcpkt1/U1415           | A ^ -> Y ^                  | BUFX2 | 0.224 | 0.168 |   1.322 |    2.140 | 
     |                         | \memif_crcf1.f0_wdata [7] ^ |       | 0.224 | 0.010 |   1.332 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[14] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.328
= Slack Time                    0.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.822 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.880 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.170 | 
     | FECTS_clks_clk___L3_I2  | A ^ -> Y v                   | INVX8 | 0.227 | 0.157 |   0.504 |    1.326 | 
     | FECTS_clks_clk___L4_I11 | A v -> Y ^                   | INVX8 | 0.420 | 0.187 |   0.692 |    1.514 | 
     | crcpkt1/\crc_reg[14]    | CLK ^ -> Q ^                 | DFFSR | 0.023 | 0.358 |   1.050 |    1.872 | 
     | crcpkt1/U1389           | A ^ -> Y ^                   | BUFX2 | 0.355 | 0.229 |   1.278 |    2.100 | 
     |                         | \memif_crcf1.f0_wdata [14] ^ |       | 0.376 | 0.050 |   1.328 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [3] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[3] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.297
= Slack Time                    0.853
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.853 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.911 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.249 | 0.290 |   0.348 |    1.200 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.238 | 0.139 |   0.487 |    1.340 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.483 | 0.373 |   0.861 |    1.713 | 
     | crcpkt1/\crc_reg[3]     | CLK ^ -> Q ^                | DFFSR | 0.017 | 0.270 |   1.131 |    1.983 | 
     | crcpkt1/U1406           | A ^ -> Y ^                  | BUFX2 | 0.199 | 0.152 |   1.283 |    2.136 | 
     |                         | \memif_crcf1.f0_wdata [3] ^ |       | 0.199 | 0.014 |   1.297 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [10] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[10] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.289
= Slack Time                    0.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.861 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.919 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.208 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.238 | 0.139 |   0.487 |    1.348 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                   | INVX8 | 0.483 | 0.373 |   0.860 |    1.721 | 
     | crcpkt1/\crc_reg[10]    | CLK ^ -> Q ^                 | DFFSR | 0.017 | 0.269 |   1.129 |    1.990 | 
     | crcpkt1/U1408           | A ^ -> Y ^                   | BUFX2 | 0.192 | 0.147 |   1.277 |    2.137 | 
     |                         | \memif_crcf1.f0_wdata [10] ^ |       | 0.192 | 0.013 |   1.289 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [26] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[26] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.284
= Slack Time                    0.866
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.866 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.924 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.173 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.380 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.526 | 0.284 |   0.798 |    1.664 | 
     | crcpkt2/\crc_reg[26]   | CLK ^ -> Q ^                 | DFFSR | 0.016 | 0.311 |   1.109 |    1.975 | 
     | crcpkt2/U1387          | A ^ -> Y ^                   | BUFX2 | 0.216 | 0.165 |   1.274 |    2.140 | 
     |                        | \memif_crcf2.f0_wdata [26] ^ |       | 0.216 | 0.010 |   1.284 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[27] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.274
= Slack Time                    0.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.876 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.934 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.183 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.390 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^                   | INVX8 | 0.488 | 0.306 |   0.820 |    1.696 | 
     | crcpkt1/\crc_reg[27]   | CLK ^ -> Q ^                 | DFFSR | 0.018 | 0.243 |   1.063 |    1.939 | 
     | crcpkt1/U1391          | A ^ -> Y ^                   | BUFX2 | 0.267 | 0.193 |   1.255 |    2.131 | 
     |                        | \memif_crcf1.f0_wdata [27] ^ |       | 0.267 | 0.019 |   1.274 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[31] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.274
= Slack Time                    0.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.876 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.935 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.183 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.390 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.526 | 0.284 |   0.798 |    1.674 | 
     | crcpkt2/\crc_reg[31]   | CLK ^ -> Q ^                 | DFFSR | 0.020 | 0.313 |   1.111 |    1.987 | 
     | crcpkt2/U1417          | A ^ -> Y ^                   | BUFX2 | 0.196 | 0.149 |   1.260 |    2.137 | 
     |                        | \memif_crcf2.f0_wdata [31] ^ |       | 0.196 | 0.013 |   1.274 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [18] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[18] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.272
= Slack Time                    0.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.878 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.936 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.185 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.392 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.526 | 0.284 |   0.798 |    1.676 | 
     | crcpkt2/\crc_reg[18]   | CLK ^ -> Q ^                 | DFFSR | 0.013 | 0.345 |   1.143 |    2.021 | 
     | crcpkt2/U1415          | A ^ -> Y ^                   | BUFX2 | 0.149 | 0.121 |   1.264 |    2.142 | 
     |                        | \memif_crcf2.f0_wdata [18] ^ |       | 0.149 | 0.008 |   1.272 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[6] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.270
= Slack Time                    0.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.880 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.938 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.249 | 0.290 |   0.348 |    1.228 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.238 | 0.139 |   0.487 |    1.367 | 
     | FECTS_clks_clk___L4_I17 | A v -> Y ^                  | INVX8 | 0.481 | 0.369 |   0.856 |    1.736 | 
     | crcpkt1/\crc_reg[6]     | CLK ^ -> Q ^                | DFFSR | 0.021 | 0.216 |   1.072 |    1.952 | 
     | crcpkt1/U1412           | A ^ -> Y ^                  | BUFX2 | 0.243 | 0.177 |   1.249 |    2.130 | 
     |                         | \memif_crcf1.f0_wdata [6] ^ |       | 0.243 | 0.020 |   1.270 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[1] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.264
= Slack Time                    0.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.886 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.944 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.254 | 0.249 |   0.307 |    1.193 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                  | INVX8 | 0.271 | 0.207 |   0.514 |    1.400 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^                  | INVX8 | 0.406 | 0.225 |   0.739 |    1.625 | 
     | crcpkt2/\crc_reg[1]    | CLK ^ -> Q ^                | DFFSR | 0.067 | 0.247 |   0.985 |    1.871 | 
     | crcpkt2/U1411          | A ^ -> Y ^                  | BUFX2 | 0.393 | 0.235 |   1.221 |    2.107 | 
     |                        | \memif_crcf2.f0_wdata [1] ^ |       | 0.393 | 0.043 |   1.264 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[13] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.261
= Slack Time                    0.889
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.889 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.947 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.237 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.238 | 0.139 |   0.487 |    1.376 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                   | INVX8 | 0.483 | 0.373 |   0.861 |    1.750 | 
     | crcpkt1/\crc_reg[13]    | CLK ^ -> Q ^                 | DFFSR | 0.056 | 0.276 |   1.136 |    2.026 | 
     | crcpkt1/U1401           | A ^ -> Y ^                   | BUFX2 | 0.144 | 0.120 |   1.257 |    2.146 | 
     |                         | \memif_crcf1.f0_wdata [13] ^ |       | 0.144 | 0.004 |   1.261 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[22] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.256
= Slack Time                    0.894
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.894 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.953 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.201 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.408 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.526 | 0.284 |   0.798 |    1.692 | 
     | crcpkt2/\crc_reg[22]   | CLK ^ -> Q ^                 | DFFSR | 0.029 | 0.252 |   1.049 |    1.944 | 
     | crcpkt2/U1394          | A ^ -> Y ^                   | BUFX2 | 0.257 | 0.185 |   1.235 |    2.129 | 
     |                        | \memif_crcf2.f0_wdata [22] ^ |       | 0.257 | 0.021 |   1.256 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[14] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.255
= Slack Time                    0.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.895 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.953 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.202 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.409 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.526 | 0.284 |   0.798 |    1.693 | 
     | crcpkt2/\crc_reg[14]   | CLK ^ -> Q ^                 | DFFSR | 0.014 | 0.347 |   1.145 |    2.040 | 
     | crcpkt2/U1390          | A ^ -> Y ^                   | BUFX2 | 0.117 | 0.105 |   1.250 |    2.145 | 
     |                        | \memif_crcf2.f0_wdata [14] ^ |       | 0.117 | 0.005 |   1.255 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[1] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.243
= Slack Time                    0.907
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.907 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.965 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.249 | 0.290 |   0.348 |    1.255 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.238 | 0.139 |   0.487 |    1.394 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.483 | 0.373 |   0.861 |    1.767 | 
     | crcpkt1/\crc_reg[1]     | CLK ^ -> Q ^                | DFFSR | 0.019 | 0.256 |   1.116 |    2.023 | 
     | crcpkt1/U1410           | A ^ -> Y ^                  | BUFX2 | 0.147 | 0.120 |   1.237 |    2.144 | 
     |                         | \memif_crcf1.f0_wdata [1] ^ |       | 0.147 | 0.007 |   1.243 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [11] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[11] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.233
= Slack Time                    0.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.917 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.975 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.265 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.238 | 0.139 |   0.487 |    1.404 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                   | INVX8 | 0.483 | 0.373 |   0.861 |    1.777 | 
     | crcpkt1/\crc_reg[11]    | CLK ^ -> Q ^                 | DFFSR | 0.025 | 0.235 |   1.095 |    2.012 | 
     | crcpkt1/U1394           | A ^ -> Y ^                   | BUFX2 | 0.159 | 0.127 |   1.223 |    2.139 | 
     |                         | \memif_crcf1.f0_wdata [11] ^ |       | 0.159 | 0.011 |   1.233 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[12] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.231
= Slack Time                    0.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.919 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.978 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.267 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.238 | 0.139 |   0.487 |    1.407 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.474 | 0.352 |   0.839 |    1.758 | 
     | crcpkt1/\crc_reg[12]    | CLK ^ -> Q ^                 | DFFSR | 0.025 | 0.227 |   1.066 |    1.985 | 
     | crcpkt1/U1409           | A ^ -> Y ^                   | BUFX2 | 0.210 | 0.160 |   1.226 |    2.145 | 
     |                         | \memif_crcf1.f0_wdata [12] ^ |       | 0.210 | 0.005 |   1.231 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [11] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[11] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.229
= Slack Time                    0.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.921 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.979 | 
     | FECTS_clks_clk___L2_I3  | A v -> Y ^                   | INVX8 | 0.241 | 0.293 |   0.351 |    1.272 | 
     | FECTS_clks_clk___L3_I7  | A ^ -> Y v                   | INVX8 | 0.262 | 0.121 |   0.472 |    1.393 | 
     | FECTS_clks_clk___L4_I34 | A v -> Y ^                   | INVX8 | 0.374 | 0.368 |   0.840 |    1.761 | 
     | crcpkt0/\crc_reg[11]    | CLK ^ -> Q ^                 | DFFSR | 0.020 | 0.189 |   1.029 |    1.951 | 
     | crcpkt0/U1345           | A ^ -> Y ^                   | BUFX2 | 0.246 | 0.176 |   1.205 |    2.126 | 
     |                         | \memif_crcf0.f0_wdata [11] ^ |       | 0.246 | 0.024 |   1.229 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[22] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.227
= Slack Time                    0.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.923 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.981 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.271 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.238 | 0.139 |   0.487 |    1.410 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                   | INVX8 | 0.357 | 0.360 |   0.847 |    1.770 | 
     | crcpkt1/\crc_reg[22]    | CLK ^ -> Q ^                 | DFFSR | 0.015 | 0.162 |   1.009 |    1.932 | 
     | crcpkt1/U1393           | A ^ -> Y ^                   | BUFX2 | 0.269 | 0.193 |   1.202 |    2.125 | 
     |                         | \memif_crcf1.f0_wdata [22] ^ |       | 0.269 | 0.025 |   1.227 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[24] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.224
= Slack Time                    0.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.926 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.984 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.233 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.440 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.526 | 0.284 |   0.798 |    1.724 | 
     | crcpkt2/\crc_reg[24]   | CLK ^ -> Q ^                 | DFFSR | 0.035 | 0.255 |   1.053 |    1.979 | 
     | crcpkt2/U1399          | A ^ -> Y ^                   | BUFX2 | 0.204 | 0.156 |   1.208 |    2.134 | 
     |                        | \memif_crcf2.f0_wdata [24] ^ |       | 0.204 | 0.016 |   1.224 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[14] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.223
= Slack Time                    0.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.927 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.985 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.250 | 0.256 |   0.314 |    1.241 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                   | INVX8 | 0.252 | 0.167 |   0.482 |    1.409 | 
     | FECTS_clks_clk___L4_I21 | A v -> Y ^                   | INVX8 | 0.460 | 0.295 |   0.777 |    1.704 | 
     | crcpkt0/\crc_reg[14]    | CLK ^ -> Q ^                 | DFFSR | 0.020 | 0.180 |   0.957 |    1.884 | 
     | crcpkt0/U1340           | A ^ -> Y ^                   | BUFX2 | 0.364 | 0.225 |   1.182 |    2.109 | 
     |                         | \memif_crcf0.f0_wdata [14] ^ |       | 0.364 | 0.041 |   1.223 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[17] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.219
= Slack Time                    0.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.931 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.990 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.279 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.238 | 0.139 |   0.487 |    1.419 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.474 | 0.352 |   0.839 |    1.770 | 
     | crcpkt1/\crc_reg[17]    | CLK ^ -> Q ^                 | DFFSR | 0.055 | 0.215 |   1.054 |    1.986 | 
     | crcpkt1/U1402           | A ^ -> Y ^                   | BUFX2 | 0.194 | 0.151 |   1.206 |    2.137 | 
     |                         | \memif_crcf1.f0_wdata [17] ^ |       | 0.194 | 0.013 |   1.219 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[15] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.218
= Slack Time                    0.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.933 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.991 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.280 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.238 | 0.139 |   0.487 |    1.420 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                   | INVX8 | 0.357 | 0.360 |   0.847 |    1.779 | 
     | crcpkt1/\crc_reg[15]    | CLK ^ -> Q ^                 | DFFSR | 0.024 | 0.184 |   1.031 |    1.964 | 
     | crcpkt1/U1411           | A ^ -> Y ^                   | BUFX2 | 0.227 | 0.168 |   1.199 |    2.132 | 
     |                         | \memif_crcf1.f0_wdata [15] ^ |       | 0.227 | 0.018 |   1.218 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [0] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[0] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.217
= Slack Time                    0.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.933 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.991 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.254 | 0.249 |   0.307 |    1.240 | 
     | FECTS_clks_clk___L3_I1 | A ^ -> Y v                  | INVX8 | 0.228 | 0.155 |   0.462 |    1.395 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^                  | INVX8 | 0.485 | 0.378 |   0.840 |    1.773 | 
     | crcpkt2/\crc_reg[0]    | CLK ^ -> Q ^                | DFFSR | 0.022 | 0.190 |   1.030 |    1.963 | 
     | crcpkt2/U1401          | A ^ -> Y ^                  | BUFX2 | 0.244 | 0.179 |   1.209 |    2.141 | 
     |                        | \memif_crcf2.f0_wdata [0] ^ |       | 0.244 | 0.008 |   1.217 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [19] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[19] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.217
= Slack Time                    0.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.933 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.991 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.281 | 
     | FECTS_clks_clk___L3_I2  | A ^ -> Y v                   | INVX8 | 0.227 | 0.157 |   0.504 |    1.437 | 
     | FECTS_clks_clk___L4_I11 | A v -> Y ^                   | INVX8 | 0.420 | 0.187 |   0.692 |    1.625 | 
     | crcpkt1/\crc_reg[19]    | CLK ^ -> Q ^                 | DFFSR | 0.022 | 0.330 |   1.022 |    1.954 | 
     | crcpkt1/U1403           | A ^ -> Y ^                   | BUFX2 | 0.237 | 0.172 |   1.194 |    2.126 | 
     |                         | \memif_crcf1.f0_wdata [19] ^ |       | 0.238 | 0.024 |   1.217 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[30] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.211
= Slack Time                    0.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.939 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    0.997 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.246 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v                   | INVX8 | 0.271 | 0.207 |   0.514 |    1.453 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^                   | INVX8 | 0.526 | 0.284 |   0.798 |    1.736 | 
     | crcpkt2/\crc_reg[30]   | CLK ^ -> Q ^                 | DFFSR | 0.013 | 0.244 |   1.042 |    1.981 | 
     | crcpkt2/U1388          | A ^ -> Y ^                   | BUFX2 | 0.207 | 0.154 |   1.196 |    2.135 | 
     |                        | \memif_crcf2.f0_wdata [30] ^ |       | 0.207 | 0.015 |   1.211 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [8] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[8] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.209
= Slack Time                    0.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.941 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.999 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.249 | 0.290 |   0.348 |    1.288 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.238 | 0.139 |   0.487 |    1.428 | 
     | FECTS_clks_clk___L4_I15 | A v -> Y ^                  | INVX8 | 0.357 | 0.360 |   0.847 |    1.787 | 
     | crcpkt1/\crc_reg[8]     | CLK ^ -> Q ^                | DFFSR | 0.035 | 0.191 |   1.038 |    1.978 | 
     | crcpkt1/U1404           | A ^ -> Y ^                  | BUFX2 | 0.208 | 0.155 |   1.192 |    2.133 | 
     |                         | \memif_crcf1.f0_wdata [8] ^ |       | 0.208 | 0.017 |   1.209 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[9] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.209
= Slack Time                    0.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                             |       |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.941 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    0.999 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX8 | 0.254 | 0.249 |   0.307 |    1.248 | 
     | FECTS_clks_clk___L3_I1 | A ^ -> Y v                  | INVX8 | 0.228 | 0.155 |   0.462 |    1.403 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^                  | INVX8 | 0.485 | 0.378 |   0.840 |    1.781 | 
     | crcpkt2/\crc_reg[9]    | CLK ^ -> Q ^                | DFFSR | 0.031 | 0.189 |   1.030 |    1.971 | 
     | crcpkt2/U1396          | A ^ -> Y ^                  | BUFX2 | 0.219 | 0.163 |   1.193 |    2.134 | 
     |                        | \memif_crcf2.f0_wdata [9] ^ |       | 0.219 | 0.016 |   1.209 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[23] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.206
= Slack Time                    0.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.944 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    1.003 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                   | INVX8 | 0.249 | 0.290 |   0.348 |    1.292 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                   | INVX8 | 0.238 | 0.139 |   0.487 |    1.432 | 
     | FECTS_clks_clk___L4_I16 | A v -> Y ^                   | INVX8 | 0.474 | 0.352 |   0.839 |    1.783 | 
     | crcpkt1/\crc_reg[23]    | CLK ^ -> Q ^                 | DFFSR | 0.025 | 0.200 |   1.039 |    1.984 | 
     | crcpkt1/U1407           | A ^ -> Y ^                   | BUFX2 | 0.213 | 0.161 |   1.201 |    2.145 | 
     |                         | \memif_crcf1.f0_wdata [23] ^ |       | 0.213 | 0.005 |   1.206 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[20] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.204
= Slack Time                    0.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.946 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    1.004 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.253 | 
     | FECTS_clks_clk___L3_I1 | A ^ -> Y v                   | INVX8 | 0.228 | 0.155 |   0.462 |    1.408 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^                   | INVX8 | 0.485 | 0.378 |   0.840 |    1.786 | 
     | crcpkt2/\crc_reg[20]   | CLK ^ -> Q ^                 | DFFSR | 0.017 | 0.192 |   1.032 |    1.978 | 
     | crcpkt2/U1418          | A ^ -> Y ^                   | BUFX2 | 0.216 | 0.161 |   1.194 |    2.139 | 
     |                        | \memif_crcf2.f0_wdata [20] ^ |       | 0.216 | 0.011 |   1.204 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [4] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt1/\crc_reg[4] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.201
= Slack Time                    0.950
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.950 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    1.008 | 
     | FECTS_clks_clk___L2_I1  | A v -> Y ^                  | INVX8 | 0.249 | 0.290 |   0.348 |    1.297 | 
     | FECTS_clks_clk___L3_I3  | A ^ -> Y v                  | INVX8 | 0.238 | 0.139 |   0.487 |    1.437 | 
     | FECTS_clks_clk___L4_I18 | A v -> Y ^                  | INVX8 | 0.483 | 0.373 |   0.861 |    1.810 | 
     | crcpkt1/\crc_reg[4]     | CLK ^ -> Q ^                | DFFSR | 0.021 | 0.210 |   1.070 |    2.020 | 
     | crcpkt1/U1396           | A ^ -> Y ^                  | BUFX2 | 0.155 | 0.126 |   1.197 |    2.146 | 
     |                         | \memif_crcf1.f0_wdata [4] ^ |       | 0.155 | 0.004 |   1.201 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[6] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.200
= Slack Time                    0.950
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc             |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                             |       |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                |       | 0.120 |       |   0.000 |    0.950 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                  | INVX8 | 0.233 | 0.058 |   0.058 |    1.008 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                  | INVX8 | 0.250 | 0.256 |   0.314 |    1.264 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                  | INVX8 | 0.252 | 0.167 |   0.482 |    1.432 | 
     | FECTS_clks_clk___L4_I19 | A v -> Y ^                  | INVX8 | 0.437 | 0.280 |   0.762 |    1.712 | 
     | crcpkt0/\crc_reg[6]     | CLK ^ -> Q ^                | DFFSR | 0.032 | 0.195 |   0.957 |    1.907 | 
     | crcpkt0/U1363           | A ^ -> Y ^                  | BUFX2 | 0.331 | 0.214 |   1.171 |    2.121 | 
     |                         | \memif_crcf0.f0_wdata [6] ^ |       | 0.331 | 0.029 |   1.200 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[31] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.199
= Slack Time                    0.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.951 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    1.009 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.250 | 0.256 |   0.314 |    1.265 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                   | INVX8 | 0.252 | 0.167 |   0.482 |    1.433 | 
     | FECTS_clks_clk___L4_I21 | A v -> Y ^                   | INVX8 | 0.460 | 0.295 |   0.777 |    1.728 | 
     | crcpkt0/\crc_reg[31]    | CLK ^ -> Q ^                 | DFFSR | 0.018 | 0.205 |   0.982 |    1.933 | 
     | crcpkt0/U1367           | A ^ -> Y ^                   | BUFX2 | 0.293 | 0.188 |   1.170 |    2.121 | 
     |                         | \memif_crcf0.f0_wdata [31] ^ |       | 0.293 | 0.029 |   1.199 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [26] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt0/\crc_reg[26] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.196
= Slack Time                    0.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |                              |       |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.954 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    1.012 | 
     | FECTS_clks_clk___L2_I2  | A v -> Y ^                   | INVX8 | 0.250 | 0.256 |   0.314 |    1.268 | 
     | FECTS_clks_clk___L3_I4  | A ^ -> Y v                   | INVX8 | 0.252 | 0.167 |   0.482 |    1.436 | 
     | FECTS_clks_clk___L4_I21 | A v -> Y ^                   | INVX8 | 0.460 | 0.295 |   0.777 |    1.731 | 
     | crcpkt0/\crc_reg[26]    | CLK ^ -> Q ^                 | DFFSR | 0.020 | 0.211 |   0.987 |    1.941 | 
     | crcpkt0/U1337           | A ^ -> Y ^                   | BUFX2 | 0.257 | 0.188 |   1.175 |    2.129 | 
     |                         | \memif_crcf0.f0_wdata [26] ^ |       | 0.257 | 0.021 |   1.196 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: crcpkt2/\crc_reg[13] /Q    (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.194
= Slack Time                    0.956
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                              |       |       |       |  Time   |   Time   | 
     |------------------------+------------------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                 |       | 0.120 |       |   0.000 |    0.956 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                   | INVX8 | 0.233 | 0.058 |   0.058 |    1.015 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                   | INVX8 | 0.254 | 0.249 |   0.307 |    1.263 | 
     | FECTS_clks_clk___L3_I1 | A ^ -> Y v                   | INVX8 | 0.228 | 0.155 |   0.462 |    1.418 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^                   | INVX8 | 0.485 | 0.378 |   0.840 |    1.796 | 
     | crcpkt2/\crc_reg[13]   | CLK ^ -> Q ^                 | DFFSR | 0.035 | 0.184 |   1.024 |    1.980 | 
     | crcpkt2/U1402          | A ^ -> Y ^                   | BUFX2 | 0.209 | 0.162 |   1.186 |    2.142 | 
     |                        | \memif_crcf2.f0_wdata [13] ^ |       | 0.209 | 0.008 |   1.194 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 

