void __init mx1_map_io(void)\r\n{\r\niotable_init(imx_io_desc, ARRAY_SIZE(imx_io_desc));\r\n}\r\nvoid __init imx1_init_early(void)\r\n{\r\nmxc_set_cpu_type(MXC_CPU_MX1);\r\nmxc_arch_reset_init(MX1_IO_ADDRESS(MX1_WDT_BASE_ADDR));\r\nimx_iomuxv1_init(MX1_IO_ADDRESS(MX1_GPIO_BASE_ADDR),\r\nMX1_NUM_GPIO_PORT);\r\n}\r\nvoid __init mx1_init_irq(void)\r\n{\r\nmxc_init_irq(MX1_IO_ADDRESS(MX1_AVIC_BASE_ADDR));\r\n}\r\nvoid __init imx1_soc_init(void)\r\n{\r\nmxc_register_gpio("imx1-gpio", 0, MX1_GPIO1_BASE_ADDR, SZ_256,\r\nMX1_GPIO_INT_PORTA, 0);\r\nmxc_register_gpio("imx1-gpio", 1, MX1_GPIO2_BASE_ADDR, SZ_256,\r\nMX1_GPIO_INT_PORTB, 0);\r\nmxc_register_gpio("imx1-gpio", 2, MX1_GPIO3_BASE_ADDR, SZ_256,\r\nMX1_GPIO_INT_PORTC, 0);\r\nmxc_register_gpio("imx1-gpio", 3, MX1_GPIO4_BASE_ADDR, SZ_256,\r\nMX1_GPIO_INT_PORTD, 0);\r\n}
