
Oscar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fe0  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002bd0  08006190  08006190  00016190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000018  08008d60  08008d60  00018d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008d78  08008d78  00018d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000084  20000000  08008d7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
  7 .bss          00003330  20000084  20000084  00020084  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200033b4  200033b4  00020084  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 10 .debug_info   000106b3  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000014d5  00000000  00000000  00030767  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000498  00000000  00000000  00031c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000440  00000000  00000000  000320d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002277  00000000  00000000  00032518  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000c60a  00000000  00000000  0003478f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00040d99  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00008854  00000000  00000000  00040e18  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000030  00000000  00000000  0004985c  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      000001ed  00000000  00000000  0004966c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000084 	.word	0x20000084
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006178 	.word	0x08006178

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000088 	.word	0x20000088
 80001ec:	08006178 	.word	0x08006178

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f092 0f00 	teq	r2, #0
 80004da:	bf14      	ite	ne
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e720      	b.n	8000334 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aedc 	beq.w	80002e2 <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6c1      	b.n	80002e2 <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpun>:
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x10>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d10a      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__aeabi_dcmpun+0x20>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0001 	mov.w	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2iz>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac8:	d215      	bcs.n	8000af6 <__aeabi_d2iz+0x36>
 8000aca:	d511      	bpl.n	8000af0 <__aeabi_d2iz+0x30>
 8000acc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad4:	d912      	bls.n	8000afc <__aeabi_d2iz+0x3c>
 8000ad6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ada:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ade:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	bf18      	it	ne
 8000aec:	4240      	negne	r0, r0
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afa:	d105      	bne.n	8000b08 <__aeabi_d2iz+0x48>
 8000afc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	bf08      	it	eq
 8000b02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_d2f>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b18:	bf24      	itt	cs
 8000b1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b22:	d90d      	bls.n	8000b40 <__aeabi_d2f+0x30>
 8000b24:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b30:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b38:	bf08      	it	eq
 8000b3a:	f020 0001 	biceq.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b44:	d121      	bne.n	8000b8a <__aeabi_d2f+0x7a>
 8000b46:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4a:	bfbc      	itt	lt
 8000b4c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	4770      	bxlt	lr
 8000b52:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5a:	f1c2 0218 	rsb	r2, r2, #24
 8000b5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b66:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6a:	bf18      	it	ne
 8000b6c:	f040 0001 	orrne.w	r0, r0, #1
 8000b70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b7c:	ea40 000c 	orr.w	r0, r0, ip
 8000b80:	fa23 f302 	lsr.w	r3, r3, r2
 8000b84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b88:	e7cc      	b.n	8000b24 <__aeabi_d2f+0x14>
 8000b8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8e:	d107      	bne.n	8000ba0 <__aeabi_d2f+0x90>
 8000b90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b94:	bf1e      	ittt	ne
 8000b96:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b9e:	4770      	bxne	lr
 8000ba0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <TM_DMA_ClearFlag>:
void TM_DMA_ClearFlags(DMA_Stream_TypeDef* DMA_Stream) {
	/* Clear all flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
}

void TM_DMA_ClearFlag(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
	uint32_t location;
	uint32_t stream_number;

	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4a18      	ldr	r2, [pc, #96]	; (8000c20 <TM_DMA_ClearFlag+0x70>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d80a      	bhi.n	8000bd8 <TM_DMA_ClearFlag+0x28>
		location = (uint32_t)&DMA1->LIFCR;
 8000bc2:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <TM_DMA_ClearFlag+0x74>)
 8000bc4:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <TM_DMA_ClearFlag+0x78>)
 8000bca:	4413      	add	r3, r2
 8000bcc:	4a17      	ldr	r2, [pc, #92]	; (8000c2c <TM_DMA_ClearFlag+0x7c>)
 8000bce:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd2:	091b      	lsrs	r3, r3, #4
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	e009      	b.n	8000bec <TM_DMA_ClearFlag+0x3c>
	} else {
		location = (uint32_t)&DMA2->LIFCR;
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <TM_DMA_ClearFlag+0x80>)
 8000bda:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	4b15      	ldr	r3, [pc, #84]	; (8000c34 <TM_DMA_ClearFlag+0x84>)
 8000be0:	4413      	add	r3, r2
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <TM_DMA_ClearFlag+0x7c>)
 8000be4:	fba2 2303 	umull	r2, r3, r2, r3
 8000be8:	091b      	lsrs	r3, r3, #4
 8000bea:	60bb      	str	r3, [r7, #8]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	d905      	bls.n	8000bfe <TM_DMA_ClearFlag+0x4e>
		/* High registers for DMA clear */
		location += 4;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	3304      	adds	r3, #4
 8000bf6:	60fb      	str	r3, [r7, #12]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	3b04      	subs	r3, #4
 8000bfc:	60bb      	str	r3, [r7, #8]
	}
	
	/* Clear flags */
	*(__IO uint32_t *)location = (flag & DMA_FLAG_ALL) << DMA_Flags_Bit_Pos[stream_number];
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	683a      	ldr	r2, [r7, #0]
 8000c02:	f002 023d 	and.w	r2, r2, #61	; 0x3d
 8000c06:	480c      	ldr	r0, [pc, #48]	; (8000c38 <TM_DMA_ClearFlag+0x88>)
 8000c08:	68b9      	ldr	r1, [r7, #8]
 8000c0a:	4401      	add	r1, r0
 8000c0c:	7809      	ldrb	r1, [r1, #0]
 8000c0e:	408a      	lsls	r2, r1
 8000c10:	601a      	str	r2, [r3, #0]
}
 8000c12:	bf00      	nop
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	4002640f 	.word	0x4002640f
 8000c24:	40026008 	.word	0x40026008
 8000c28:	bffd9ff0 	.word	0xbffd9ff0
 8000c2c:	aaaaaaab 	.word	0xaaaaaaab
 8000c30:	40026408 	.word	0x40026408
 8000c34:	bffd9bf0 	.word	0xbffd9bf0
 8000c38:	08006248 	.word	0x08006248

08000c3c <TM_DMA_GetFlags>:

uint32_t TM_DMA_GetFlags(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8000c3c:	b480      	push	{r7}
 8000c3e:	b087      	sub	sp, #28
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
	uint32_t stream_number = 0;
 8000c46:	2300      	movs	r3, #0
 8000c48:	617b      	str	r3, [r7, #20]
	uint32_t location = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
	uint32_t flags = 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
	
	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4a1b      	ldr	r2, [pc, #108]	; (8000cc4 <TM_DMA_GetFlags+0x88>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d80a      	bhi.n	8000c70 <TM_DMA_GetFlags+0x34>
		location = (uint32_t)&DMA1->LISR;
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <TM_DMA_GetFlags+0x8c>)
 8000c5c:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	4b1a      	ldr	r3, [pc, #104]	; (8000ccc <TM_DMA_GetFlags+0x90>)
 8000c62:	4413      	add	r3, r2
 8000c64:	4a1a      	ldr	r2, [pc, #104]	; (8000cd0 <TM_DMA_GetFlags+0x94>)
 8000c66:	fba2 2303 	umull	r2, r3, r2, r3
 8000c6a:	091b      	lsrs	r3, r3, #4
 8000c6c:	617b      	str	r3, [r7, #20]
 8000c6e:	e009      	b.n	8000c84 <TM_DMA_GetFlags+0x48>
	} else {
		location = (uint32_t)&DMA2->LISR;
 8000c70:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <TM_DMA_GetFlags+0x98>)
 8000c72:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <TM_DMA_GetFlags+0x9c>)
 8000c78:	4413      	add	r3, r2
 8000c7a:	4a15      	ldr	r2, [pc, #84]	; (8000cd0 <TM_DMA_GetFlags+0x94>)
 8000c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c80:	091b      	lsrs	r3, r3, #4
 8000c82:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	2b03      	cmp	r3, #3
 8000c88:	d905      	bls.n	8000c96 <TM_DMA_GetFlags+0x5a>
		/* High registers for DMA clear */
		location += 4;
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	613b      	str	r3, [r7, #16]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	3b04      	subs	r3, #4
 8000c94:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register value */
	flags =   *(__IO uint32_t *)location;
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	60fb      	str	r3, [r7, #12]
	flags >>= DMA_Flags_Bit_Pos[stream_number];
 8000c9c:	4a0f      	ldr	r2, [pc, #60]	; (8000cdc <TM_DMA_GetFlags+0xa0>)
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	40d3      	lsrs	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]
	flags &=  DMA_FLAG_ALL;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8000cb2:	60fb      	str	r3, [r7, #12]
	
	/* Return value */
	return flags;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	371c      	adds	r7, #28
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	4002640f 	.word	0x4002640f
 8000cc8:	40026000 	.word	0x40026000
 8000ccc:	bffd9ff0 	.word	0xbffd9ff0
 8000cd0:	aaaaaaab 	.word	0xaaaaaaab
 8000cd4:	40026400 	.word	0x40026400
 8000cd8:	bffd9bf0 	.word	0xbffd9bf0
 8000cdc:	08006248 	.word	0x08006248

08000ce0 <TM_DMA_TransferCompleteHandler>:

/*****************************************************************/
/*                 DMA INTERRUPT USER CALLBACKS                  */
/*****************************************************************/
//** DW FIXME - removed __weak from following definitions (declared in attributes.h, but causing issues)
void TM_DMA_TransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferCompleteHandler could be implemented in the user file
	*/
}
 8000ce8:	bf00      	nop
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <TM_DMA_HalfTransferCompleteHandler>:

void TM_DMA_HalfTransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_HalfTransferCompleteHandler could be implemented in the user file
	*/
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <TM_DMA_TransferErrorHandler>:

void TM_DMA_TransferErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferErrorHandler could be implemented in the user file
	*/
}
 8000d10:	bf00      	nop
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <TM_DMA_DirectModeErrorHandler>:

void TM_DMA_DirectModeErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_DirectModeErrorHandler could be implemented in the user file
	*/
}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <TM_DMA_FIFOErrorHandler>:

void TM_DMA_FIFOErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_FIFOErrorHandler could be implemented in the user file
	*/
}
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <TM_DMA_INT_ProcessInterrupt>:
}*/

/*****************************************************************/
/*                    DMA INTERNAL FUNCTIONS                     */
/*****************************************************************/
static void TM_DMA_INT_ProcessInterrupt(DMA_Stream_TypeDef* DMA_Stream) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
	/* Get DMA interrupt status flags */
	uint16_t flags = TM_DMA_GetFlags(DMA_Stream, DMA_FLAG_ALL);
 8000d4c:	213d      	movs	r1, #61	; 0x3d
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ff74 	bl	8000c3c <TM_DMA_GetFlags>
 8000d54:	4603      	mov	r3, r0
 8000d56:	81fb      	strh	r3, [r7, #14]
	
	/* Clear flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
 8000d58:	213d      	movs	r1, #61	; 0x3d
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff ff28 	bl	8000bb0 <TM_DMA_ClearFlag>
	
	/* Call user callback function */
	
	/* Check transfer complete flag */
	if ((flags & DMA_FLAG_TCIF) && (DMA_Stream->CR & DMA_SxCR_TCIE)) {
 8000d60:	89fb      	ldrh	r3, [r7, #14]
 8000d62:	f003 0320 	and.w	r3, r3, #32
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d008      	beq.n	8000d7c <TM_DMA_INT_ProcessInterrupt+0x38>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0310 	and.w	r3, r3, #16
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d002      	beq.n	8000d7c <TM_DMA_INT_ProcessInterrupt+0x38>
		TM_DMA_TransferCompleteHandler(DMA_Stream);
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f7ff ffb2 	bl	8000ce0 <TM_DMA_TransferCompleteHandler>
	}
	/* Check half-transfer complete flag */
	if ((flags & DMA_FLAG_HTIF) && (DMA_Stream->CR & DMA_SxCR_HTIE)) {
 8000d7c:	89fb      	ldrh	r3, [r7, #14]
 8000d7e:	f003 0310 	and.w	r3, r3, #16
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d008      	beq.n	8000d98 <TM_DMA_INT_ProcessInterrupt+0x54>
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f003 0308 	and.w	r3, r3, #8
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d002      	beq.n	8000d98 <TM_DMA_INT_ProcessInterrupt+0x54>
		TM_DMA_HalfTransferCompleteHandler(DMA_Stream);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ffae 	bl	8000cf4 <TM_DMA_HalfTransferCompleteHandler>
	}
	/* Check transfer error flag */
	if ((flags & DMA_FLAG_TEIF) && (DMA_Stream->CR & DMA_SxCR_TEIE)) {
 8000d98:	89fb      	ldrh	r3, [r7, #14]
 8000d9a:	f003 0308 	and.w	r3, r3, #8
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d008      	beq.n	8000db4 <TM_DMA_INT_ProcessInterrupt+0x70>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0304 	and.w	r3, r3, #4
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d002      	beq.n	8000db4 <TM_DMA_INT_ProcessInterrupt+0x70>
		TM_DMA_TransferErrorHandler(DMA_Stream);
 8000dae:	6878      	ldr	r0, [r7, #4]
 8000db0:	f7ff ffaa 	bl	8000d08 <TM_DMA_TransferErrorHandler>
	}
	/* Check direct error flag */
	if ((flags & DMA_FLAG_DMEIF) && (DMA_Stream->CR & DMA_SxCR_DMEIE)) {
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d008      	beq.n	8000dd0 <TM_DMA_INT_ProcessInterrupt+0x8c>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d002      	beq.n	8000dd0 <TM_DMA_INT_ProcessInterrupt+0x8c>
		TM_DMA_DirectModeErrorHandler(DMA_Stream);
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff ffa6 	bl	8000d1c <TM_DMA_DirectModeErrorHandler>
	}
	/* Check FIFO error flag */
	if ((flags & DMA_FLAG_FEIF) && (DMA_Stream->FCR & DMA_SxFCR_FEIE)) {
 8000dd0:	89fb      	ldrh	r3, [r7, #14]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d008      	beq.n	8000dec <TM_DMA_INT_ProcessInterrupt+0xa8>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	695b      	ldr	r3, [r3, #20]
 8000dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d002      	beq.n	8000dec <TM_DMA_INT_ProcessInterrupt+0xa8>
		TM_DMA_FIFOErrorHandler(DMA_Stream);
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff ffa2 	bl	8000d30 <TM_DMA_FIFOErrorHandler>
	}
}
 8000dec:	bf00      	nop
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <DMA1_Stream0_IRQHandler>:

/* Handle all DMA interrupt handlers possible */
#ifndef DMA1_STREAM0_DISABLE_IRQHANDLER
void DMA1_Stream0_IRQHandler(void) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream0);
 8000df8:	4802      	ldr	r0, [pc, #8]	; (8000e04 <DMA1_Stream0_IRQHandler+0x10>)
 8000dfa:	f7ff ffa3 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40026010 	.word	0x40026010

08000e08 <DMA1_Stream1_IRQHandler>:
#endif
#ifndef DMA1_STREAM1_DISABLE_IRQHANDLER
void DMA1_Stream1_IRQHandler(void) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream1);
 8000e0c:	4802      	ldr	r0, [pc, #8]	; (8000e18 <DMA1_Stream1_IRQHandler+0x10>)
 8000e0e:	f7ff ff99 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40026028 	.word	0x40026028

08000e1c <DMA1_Stream2_IRQHandler>:
#endif
#ifndef DMA1_STREAM2_DISABLE_IRQHANDLER
void DMA1_Stream2_IRQHandler(void) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream2);
 8000e20:	4802      	ldr	r0, [pc, #8]	; (8000e2c <DMA1_Stream2_IRQHandler+0x10>)
 8000e22:	f7ff ff8f 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40026040 	.word	0x40026040

08000e30 <DMA1_Stream3_IRQHandler>:
#endif
#ifndef DMA1_STREAM3_DISABLE_IRQHANDLER
void DMA1_Stream3_IRQHandler(void) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream3);
 8000e34:	4802      	ldr	r0, [pc, #8]	; (8000e40 <DMA1_Stream3_IRQHandler+0x10>)
 8000e36:	f7ff ff85 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40026058 	.word	0x40026058

08000e44 <DMA1_Stream4_IRQHandler>:
#endif
#ifndef DMA1_STREAM4_DISABLE_IRQHANDLER
void DMA1_Stream4_IRQHandler(void) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream4);
 8000e48:	4802      	ldr	r0, [pc, #8]	; (8000e54 <DMA1_Stream4_IRQHandler+0x10>)
 8000e4a:	f7ff ff7b 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40026070 	.word	0x40026070

08000e58 <DMA1_Stream5_IRQHandler>:
#endif
#ifndef DMA1_STREAM5_DISABLE_IRQHANDLER
void DMA1_Stream5_IRQHandler(void) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream5);
 8000e5c:	4802      	ldr	r0, [pc, #8]	; (8000e68 <DMA1_Stream5_IRQHandler+0x10>)
 8000e5e:	f7ff ff71 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40026088 	.word	0x40026088

08000e6c <DMA1_Stream6_IRQHandler>:
#endif
#ifndef DMA1_STREAM6_DISABLE_IRQHANDLER
void DMA1_Stream6_IRQHandler(void) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream6);
 8000e70:	4802      	ldr	r0, [pc, #8]	; (8000e7c <DMA1_Stream6_IRQHandler+0x10>)
 8000e72:	f7ff ff67 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	400260a0 	.word	0x400260a0

08000e80 <DMA1_Stream7_IRQHandler>:
#endif
#ifndef DMA1_STREAM7_DISABLE_IRQHANDLER
void DMA1_Stream7_IRQHandler(void) {
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream7);
 8000e84:	4802      	ldr	r0, [pc, #8]	; (8000e90 <DMA1_Stream7_IRQHandler+0x10>)
 8000e86:	f7ff ff5d 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	400260b8 	.word	0x400260b8

08000e94 <DMA2_Stream0_IRQHandler>:
#endif
#ifndef DMA2_STREAM0_DISABLE_IRQHANDLER
void DMA2_Stream0_IRQHandler(void) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream0);
 8000e98:	4802      	ldr	r0, [pc, #8]	; (8000ea4 <DMA2_Stream0_IRQHandler+0x10>)
 8000e9a:	f7ff ff53 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40026410 	.word	0x40026410

08000ea8 <DMA2_Stream1_IRQHandler>:
#endif
#ifndef DMA2_STREAM1_DISABLE_IRQHANDLER
void DMA2_Stream1_IRQHandler(void) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream1);
 8000eac:	4802      	ldr	r0, [pc, #8]	; (8000eb8 <DMA2_Stream1_IRQHandler+0x10>)
 8000eae:	f7ff ff49 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40026428 	.word	0x40026428

08000ebc <DMA2_Stream2_IRQHandler>:
#endif
#ifndef DMA2_STREAM2_DISABLE_IRQHANDLER
void DMA2_Stream2_IRQHandler(void) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream2);
 8000ec0:	4802      	ldr	r0, [pc, #8]	; (8000ecc <DMA2_Stream2_IRQHandler+0x10>)
 8000ec2:	f7ff ff3f 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40026440 	.word	0x40026440

08000ed0 <DMA2_Stream3_IRQHandler>:
#endif
#ifndef DMA2_STREAM3_DISABLE_IRQHANDLER
void DMA2_Stream3_IRQHandler(void) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream3);
 8000ed4:	4802      	ldr	r0, [pc, #8]	; (8000ee0 <DMA2_Stream3_IRQHandler+0x10>)
 8000ed6:	f7ff ff35 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40026458 	.word	0x40026458

08000ee4 <DMA2_Stream4_IRQHandler>:
#endif
#ifndef DMA2_STREAM4_DISABLE_IRQHANDLER
void DMA2_Stream4_IRQHandler(void) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream4);
 8000ee8:	4802      	ldr	r0, [pc, #8]	; (8000ef4 <DMA2_Stream4_IRQHandler+0x10>)
 8000eea:	f7ff ff2b 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40026470 	.word	0x40026470

08000ef8 <DMA2_Stream5_IRQHandler>:
#endif
#ifndef DMA2_STREAM5_DISABLE_IRQHANDLER
void DMA2_Stream5_IRQHandler(void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream5);
 8000efc:	4802      	ldr	r0, [pc, #8]	; (8000f08 <DMA2_Stream5_IRQHandler+0x10>)
 8000efe:	f7ff ff21 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40026488 	.word	0x40026488

08000f0c <DMA2_Stream6_IRQHandler>:
#endif
#ifndef DMA2_STREAM6_DISABLE_IRQHANDLER
void DMA2_Stream6_IRQHandler(void) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream6);
 8000f10:	4802      	ldr	r0, [pc, #8]	; (8000f1c <DMA2_Stream6_IRQHandler+0x10>)
 8000f12:	f7ff ff17 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	400264a0 	.word	0x400264a0

08000f20 <DMA2_Stream7_IRQHandler>:
#endif
#ifndef DMA2_STREAM7_DISABLE_IRQHANDLER
void DMA2_Stream7_IRQHandler(void) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream7);
 8000f24:	4802      	ldr	r0, [pc, #8]	; (8000f30 <DMA2_Stream7_IRQHandler+0x10>)
 8000f26:	f7ff ff0d 	bl	8000d44 <TM_DMA_INT_ProcessInterrupt>
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	400264b8 	.word	0x400264b8

08000f34 <_ZN3Lcd4InitEv>:
#define CP_OFF		TIM4->CR1 &= ~TIM_CR1_CEN;
#define CP_CAP		TIM4->CR1 &= ~TIM_CR1_CEN;coverageTotal = (coverageTimer * 65536) + TIM4->CNT;
extern volatile uint32_t coverageTimer;
extern volatile uint32_t coverageTotal;

void Lcd::Init(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b0fa      	sub	sp, #488	; 0x1e8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	6018      	str	r0, [r3, #0]

	// Force reset
	LCD_RST_RESET;
 8000f3e:	4ae5      	ldr	r2, [pc, #916]	; (80012d4 <_ZN3Lcd4InitEv+0x3a0>)
 8000f40:	4be4      	ldr	r3, [pc, #912]	; (80012d4 <_ZN3Lcd4InitEv+0x3a0>)
 8000f42:	8b5b      	ldrh	r3, [r3, #26]
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	8353      	strh	r3, [r2, #26]
	Delay(20000);
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	f644 6120 	movw	r1, #20000	; 0x4e20
 8000f54:	6818      	ldr	r0, [r3, #0]
 8000f56:	f000 fba5 	bl	80016a4 <_ZN3Lcd5DelayEm>
	LCD_RST_SET;
 8000f5a:	4ade      	ldr	r2, [pc, #888]	; (80012d4 <_ZN3Lcd4InitEv+0x3a0>)
 8000f5c:	4bdd      	ldr	r3, [pc, #884]	; (80012d4 <_ZN3Lcd4InitEv+0x3a0>)
 8000f5e:	8b1b      	ldrh	r3, [r3, #24]
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	8313      	strh	r3, [r2, #24]
	Delay(20000);
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	f644 6120 	movw	r1, #20000	; 0x4e20
 8000f70:	6818      	ldr	r0, [r3, #0]
 8000f72:	f000 fb97 	bl	80016a4 <_ZN3Lcd5DelayEm>

	// Software reset
	Command(ILI9341_RESET);
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	2101      	movs	r1, #1
 8000f7a:	6818      	ldr	r0, [r3, #0]
 8000f7c:	f000 fbaa 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Delay(50000);
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	f24c 3150 	movw	r1, #50000	; 0xc350
 8000f86:	6818      	ldr	r0, [r3, #0]
 8000f88:	f000 fb8c 	bl	80016a4 <_ZN3Lcd5DelayEm>

	CommandData(CDARGS {ILI9341_POWERA, 0x39, 0x2C, 0x00, 0x34, 0x02});
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	4ad1      	ldr	r2, [pc, #836]	; (80012d8 <_ZN3Lcd4InitEv+0x3a4>)
 8000f92:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f96:	e883 0003 	stmia.w	r3, {r0, r1}
 8000f9a:	f107 031c 	add.w	r3, r7, #28
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 feec 	bl	8001d7c <_ZNSaIhEC1Ev>
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	f107 0214 	add.w	r2, r7, #20
 8000fac:	f107 0008 	add.w	r0, r7, #8
 8000fb0:	ca06      	ldmia	r2, {r1, r2}
 8000fb2:	f000 ff24 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000fb6:	f107 0208 	add.w	r2, r7, #8
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	6818      	ldr	r0, [r3, #0]
 8000fc0:	f000 fb24 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000fc4:	f107 0308 	add.w	r3, r7, #8
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f000 ff39 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 8000fce:	f107 031c 	add.w	r3, r7, #28
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 fede 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWERB, 0x00, 0xC1, 0x30});
 8000fd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fdc:	4abf      	ldr	r2, [pc, #764]	; (80012dc <_ZN3Lcd4InitEv+0x3a8>)
 8000fde:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fe2:	e883 0003 	stmia.w	r3, {r0, r1}
 8000fe6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 fec6 	bl	8001d7c <_ZNSaIhEC1Ev>
 8000ff0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ff4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000ff8:	f107 0020 	add.w	r0, r7, #32
 8000ffc:	ca06      	ldmia	r2, {r1, r2}
 8000ffe:	f000 fefe 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001002:	f107 0220 	add.w	r2, r7, #32
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	4611      	mov	r1, r2
 800100a:	6818      	ldr	r0, [r3, #0]
 800100c:	f000 fafe 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001010:	f107 0320 	add.w	r3, r7, #32
 8001014:	4618      	mov	r0, r3
 8001016:	f000 ff13 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 800101a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800101e:	4618      	mov	r0, r3
 8001020:	f000 feb8 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCA, 0x85, 0x00, 0x78});		// default is  0x85, 0x00, 0x78
 8001024:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001028:	4aad      	ldr	r2, [pc, #692]	; (80012e0 <_ZN3Lcd4InitEv+0x3ac>)
 800102a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800102e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001032:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001036:	4618      	mov	r0, r3
 8001038:	f000 fea0 	bl	8001d7c <_ZNSaIhEC1Ev>
 800103c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001040:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001044:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8001048:	ca06      	ldmia	r2, {r1, r2}
 800104a:	f000 fed8 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800104e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4611      	mov	r1, r2
 8001056:	6818      	ldr	r0, [r3, #0]
 8001058:	f000 fad8 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800105c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001060:	4618      	mov	r0, r3
 8001062:	f000 feed 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 8001066:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800106a:	4618      	mov	r0, r3
 800106c:	f000 fe92 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCB, 0x00,	0x00});				// default is  0x66, 0x00
 8001070:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001074:	4a9b      	ldr	r2, [pc, #620]	; (80012e4 <_ZN3Lcd4InitEv+0x3b0>)
 8001076:	e892 0003 	ldmia.w	r2, {r0, r1}
 800107a:	e883 0003 	stmia.w	r3, {r0, r1}
 800107e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001082:	4618      	mov	r0, r3
 8001084:	f000 fe7a 	bl	8001d7c <_ZNSaIhEC1Ev>
 8001088:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800108c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001090:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001094:	ca06      	ldmia	r2, {r1, r2}
 8001096:	f000 feb2 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800109a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	4611      	mov	r1, r2
 80010a2:	6818      	ldr	r0, [r3, #0]
 80010a4:	f000 fab2 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80010a8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 fec7 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 80010b2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 fe6c 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER_SEQ, 0x64, 0x03, 0x12, 0x81});		// default is 0x55 0x01 0x23 0x01
 80010bc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010c0:	4a89      	ldr	r2, [pc, #548]	; (80012e8 <_ZN3Lcd4InitEv+0x3b4>)
 80010c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010c6:	e883 0003 	stmia.w	r3, {r0, r1}
 80010ca:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 fe54 	bl	8001d7c <_ZNSaIhEC1Ev>
 80010d4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010d8:	f107 0274 	add.w	r2, r7, #116	; 0x74
 80010dc:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80010e0:	ca06      	ldmia	r2, {r1, r2}
 80010e2:	f000 fe8c 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80010e6:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	4611      	mov	r1, r2
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	f000 fa8c 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80010f4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010f8:	4618      	mov	r0, r3
 80010fa:	f000 fea1 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 80010fe:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001102:	4618      	mov	r0, r3
 8001104:	f000 fe46 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PRC, 0x20});					// 0x20: DDVDH = 2xVCI  (Pump ratio control)
 8001108:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800110c:	4a77      	ldr	r2, [pc, #476]	; (80012ec <_ZN3Lcd4InitEv+0x3b8>)
 800110e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001112:	e883 0003 	stmia.w	r3, {r0, r1}
 8001116:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fe2e 	bl	8001d7c <_ZNSaIhEC1Ev>
 8001120:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001124:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001128:	f107 0080 	add.w	r0, r7, #128	; 0x80
 800112c:	ca06      	ldmia	r2, {r1, r2}
 800112e:	f000 fe66 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001132:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	4611      	mov	r1, r2
 800113a:	6818      	ldr	r0, [r3, #0]
 800113c:	f000 fa66 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001140:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001144:	4618      	mov	r0, r3
 8001146:	f000 fe7b 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 800114a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800114e:	4618      	mov	r0, r3
 8001150:	f000 fe20 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER1,	0x23});					// 0x23: GVDD level = 4.6V (reference level for VCOM level and grayscale voltage level)
 8001154:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001158:	4a65      	ldr	r2, [pc, #404]	; (80012f0 <_ZN3Lcd4InitEv+0x3bc>)
 800115a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800115e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001162:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001166:	4618      	mov	r0, r3
 8001168:	f000 fe08 	bl	8001d7c <_ZNSaIhEC1Ev>
 800116c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001170:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001174:	f107 0098 	add.w	r0, r7, #152	; 0x98
 8001178:	ca06      	ldmia	r2, {r1, r2}
 800117a:	f000 fe40 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800117e:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	4611      	mov	r1, r2
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	f000 fa40 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800118c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001190:	4618      	mov	r0, r3
 8001192:	f000 fe55 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 8001196:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800119a:	4618      	mov	r0, r3
 800119c:	f000 fdfa 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER2,	0x10});					// Appears to be invalid - should be 0b000 - 0b011
 80011a0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80011a4:	4a53      	ldr	r2, [pc, #332]	; (80012f4 <_ZN3Lcd4InitEv+0x3c0>)
 80011a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011aa:	e883 0003 	stmia.w	r3, {r0, r1}
 80011ae:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 fde2 	bl	8001d7c <_ZNSaIhEC1Ev>
 80011b8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011bc:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 80011c0:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 80011c4:	ca06      	ldmia	r2, {r1, r2}
 80011c6:	f000 fe1a 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80011ca:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	4611      	mov	r1, r2
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	f000 fa1a 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80011d8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80011dc:	4618      	mov	r0, r3
 80011de:	f000 fe2f 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 80011e2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011e6:	4618      	mov	r0, r3
 80011e8:	f000 fdd4 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM1, 0x3E, 0x28});			// 0x3E: VCOMH = 4.250V; 0x28: VCOML = 3.700V
 80011ec:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80011f0:	4a41      	ldr	r2, [pc, #260]	; (80012f8 <_ZN3Lcd4InitEv+0x3c4>)
 80011f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80011fa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 fdbc 	bl	8001d7c <_ZNSaIhEC1Ev>
 8001204:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001208:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 800120c:	f107 00c8 	add.w	r0, r7, #200	; 0xc8
 8001210:	ca06      	ldmia	r2, {r1, r2}
 8001212:	f000 fdf4 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001216:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	4611      	mov	r1, r2
 800121e:	6818      	ldr	r0, [r3, #0]
 8001220:	f000 f9f4 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001224:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001228:	4618      	mov	r0, r3
 800122a:	f000 fe09 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 800122e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001232:	4618      	mov	r0, r3
 8001234:	f000 fdae 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM2, 0x86});					// 0x86: VCOM offset voltage = VMH - 58 VML  58;
 8001238:	4a30      	ldr	r2, [pc, #192]	; (80012fc <_ZN3Lcd4InitEv+0x3c8>)
 800123a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800123e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001242:	e883 0003 	stmia.w	r3, {r0, r1}
 8001246:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800124a:	4618      	mov	r0, r3
 800124c:	f000 fd96 	bl	8001d7c <_ZNSaIhEC1Ev>
 8001250:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001254:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 8001258:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 800125c:	ca06      	ldmia	r2, {r1, r2}
 800125e:	f000 fdce 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001262:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	4611      	mov	r1, r2
 800126a:	6818      	ldr	r0, [r3, #0]
 800126c:	f000 f9ce 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001270:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001274:	4618      	mov	r0, r3
 8001276:	f000 fde3 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 800127a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800127e:	4618      	mov	r0, r3
 8001280:	f000 fd88 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_MAC, 0x48});					// Memory access control: MX = Column Address Order, RGB-BGR Order control
 8001284:	4a1e      	ldr	r2, [pc, #120]	; (8001300 <_ZN3Lcd4InitEv+0x3cc>)
 8001286:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800128a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800128e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001292:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8001296:	4618      	mov	r0, r3
 8001298:	f000 fd70 	bl	8001d7c <_ZNSaIhEC1Ev>
 800129c:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80012a0:	f107 00f8 	add.w	r0, r7, #248	; 0xf8
 80012a4:	f507 7282 	add.w	r2, r7, #260	; 0x104
 80012a8:	ca06      	ldmia	r2, {r1, r2}
 80012aa:	f000 fda8 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80012ae:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	4611      	mov	r1, r2
 80012b6:	6818      	ldr	r0, [r3, #0]
 80012b8:	f000 f9a8 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80012bc:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fdbd 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 80012c6:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fd62 	bl	8001d94 <_ZNSaIhED1Ev>
 80012d0:	e018      	b.n	8001304 <_ZN3Lcd4InitEv+0x3d0>
 80012d2:	bf00      	nop
 80012d4:	40020c00 	.word	0x40020c00
 80012d8:	08006190 	.word	0x08006190
 80012dc:	08006198 	.word	0x08006198
 80012e0:	080061a0 	.word	0x080061a0
 80012e4:	080061a8 	.word	0x080061a8
 80012e8:	080061b0 	.word	0x080061b0
 80012ec:	080061b8 	.word	0x080061b8
 80012f0:	080061c0 	.word	0x080061c0
 80012f4:	080061c8 	.word	0x080061c8
 80012f8:	080061d0 	.word	0x080061d0
 80012fc:	080061d8 	.word	0x080061d8
 8001300:	080061e0 	.word	0x080061e0
	CommandData(CDARGS {ILI9341_PIXEL_FORMAT, 0x55});			// 16 bit format
 8001304:	4ab7      	ldr	r2, [pc, #732]	; (80015e4 <_ZN3Lcd4InitEv+0x6b0>)
 8001306:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 800130a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800130e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001312:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001316:	4618      	mov	r0, r3
 8001318:	f000 fd30 	bl	8001d7c <_ZNSaIhEC1Ev>
 800131c:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001320:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8001324:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 8001328:	ca06      	ldmia	r2, {r1, r2}
 800132a:	f000 fd68 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800132e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	4611      	mov	r1, r2
 8001336:	6818      	ldr	r0, [r3, #0]
 8001338:	f000 f968 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800133c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001340:	4618      	mov	r0, r3
 8001342:	f000 fd7d 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 8001346:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800134a:	4618      	mov	r0, r3
 800134c:	f000 fd22 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_FRC, 0x00, 0x18});
 8001350:	4aa5      	ldr	r2, [pc, #660]	; (80015e8 <_ZN3Lcd4InitEv+0x6b4>)
 8001352:	f507 739a 	add.w	r3, r7, #308	; 0x134
 8001356:	e892 0003 	ldmia.w	r2, {r0, r1}
 800135a:	e883 0003 	stmia.w	r3, {r0, r1}
 800135e:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fd0a 	bl	8001d7c <_ZNSaIhEC1Ev>
 8001368:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800136c:	f507 7094 	add.w	r0, r7, #296	; 0x128
 8001370:	f507 729a 	add.w	r2, r7, #308	; 0x134
 8001374:	ca06      	ldmia	r2, {r1, r2}
 8001376:	f000 fd42 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800137a:	f507 7294 	add.w	r2, r7, #296	; 0x128
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	4611      	mov	r1, r2
 8001382:	6818      	ldr	r0, [r3, #0]
 8001384:	f000 f942 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001388:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800138c:	4618      	mov	r0, r3
 800138e:	f000 fd57 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 8001392:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8001396:	4618      	mov	r0, r3
 8001398:	f000 fcfc 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DFC, 0x08, 0x82, 0x27});
 800139c:	4a93      	ldr	r2, [pc, #588]	; (80015ec <_ZN3Lcd4InitEv+0x6b8>)
 800139e:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 80013a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013a6:	e883 0003 	stmia.w	r3, {r0, r1}
 80013aa:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 fce4 	bl	8001d7c <_ZNSaIhEC1Ev>
 80013b4:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80013b8:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 80013bc:	f507 72a6 	add.w	r2, r7, #332	; 0x14c
 80013c0:	ca06      	ldmia	r2, {r1, r2}
 80013c2:	f000 fd1c 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80013c6:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	4611      	mov	r1, r2
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	f000 f91c 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80013d4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fd31 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 80013de:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 fcd6 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_3GAMMA_EN, 0x00});
 80013e8:	4a81      	ldr	r2, [pc, #516]	; (80015f0 <_ZN3Lcd4InitEv+0x6bc>)
 80013ea:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 80013ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013f2:	e883 0003 	stmia.w	r3, {r0, r1}
 80013f6:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 80013fa:	4618      	mov	r0, r3
 80013fc:	f000 fcbe 	bl	8001d7c <_ZNSaIhEC1Ev>
 8001400:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001404:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 8001408:	f507 72b2 	add.w	r2, r7, #356	; 0x164
 800140c:	ca06      	ldmia	r2, {r1, r2}
 800140e:	f000 fcf6 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001412:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	4611      	mov	r1, r2
 800141a:	6818      	ldr	r0, [r3, #0]
 800141c:	f000 f8f6 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001420:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fd0b 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 800142a:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800142e:	4618      	mov	r0, r3
 8001430:	f000 fcb0 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_COLUMN_ADDR, 0x00, 0x00, 0x00, 0xEF});
 8001434:	4a6f      	ldr	r2, [pc, #444]	; (80015f4 <_ZN3Lcd4InitEv+0x6c0>)
 8001436:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 800143a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800143e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001442:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001446:	4618      	mov	r0, r3
 8001448:	f000 fc98 	bl	8001d7c <_ZNSaIhEC1Ev>
 800144c:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001450:	f507 70b8 	add.w	r0, r7, #368	; 0x170
 8001454:	f507 72be 	add.w	r2, r7, #380	; 0x17c
 8001458:	ca06      	ldmia	r2, {r1, r2}
 800145a:	f000 fcd0 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800145e:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	4611      	mov	r1, r2
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f000 f8d0 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800146c:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001470:	4618      	mov	r0, r3
 8001472:	f000 fce5 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 8001476:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fc8a 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PAGE_ADDR, 0x00, 0x00, 0x01, 0x3F});
 8001480:	4a5d      	ldr	r2, [pc, #372]	; (80015f8 <_ZN3Lcd4InitEv+0x6c4>)
 8001482:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001486:	e892 0003 	ldmia.w	r2, {r0, r1}
 800148a:	e883 0003 	stmia.w	r3, {r0, r1}
 800148e:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8001492:	4618      	mov	r0, r3
 8001494:	f000 fc72 	bl	8001d7c <_ZNSaIhEC1Ev>
 8001498:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 800149c:	f507 70c4 	add.w	r0, r7, #392	; 0x188
 80014a0:	f507 72ca 	add.w	r2, r7, #404	; 0x194
 80014a4:	ca06      	ldmia	r2, {r1, r2}
 80014a6:	f000 fcaa 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80014aa:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	4611      	mov	r1, r2
 80014b2:	6818      	ldr	r0, [r3, #0]
 80014b4:	f000 f8aa 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80014b8:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80014bc:	4618      	mov	r0, r3
 80014be:	f000 fcbf 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 80014c2:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 fc64 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_GAMMA, 0x01});
 80014cc:	4a4b      	ldr	r2, [pc, #300]	; (80015fc <_ZN3Lcd4InitEv+0x6c8>)
 80014ce:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 80014d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014d6:	e883 0003 	stmia.w	r3, {r0, r1}
 80014da:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 fc4c 	bl	8001d7c <_ZNSaIhEC1Ev>
 80014e4:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80014e8:	f507 70d0 	add.w	r0, r7, #416	; 0x1a0
 80014ec:	f507 72d6 	add.w	r2, r7, #428	; 0x1ac
 80014f0:	ca06      	ldmia	r2, {r1, r2}
 80014f2:	f000 fc84 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80014f6:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80014fa:	1d3b      	adds	r3, r7, #4
 80014fc:	4611      	mov	r1, r2
 80014fe:	6818      	ldr	r0, [r3, #0]
 8001500:	f000 f884 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001504:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001508:	4618      	mov	r0, r3
 800150a:	f000 fc99 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 800150e:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8001512:	4618      	mov	r0, r3
 8001514:	f000 fc3e 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PGAMMA,	0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1, 0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00});
 8001518:	4a39      	ldr	r2, [pc, #228]	; (8001600 <_ZN3Lcd4InitEv+0x6cc>)
 800151a:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 800151e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001522:	e883 0003 	stmia.w	r3, {r0, r1}
 8001526:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 800152a:	4618      	mov	r0, r3
 800152c:	f000 fc26 	bl	8001d7c <_ZNSaIhEC1Ev>
 8001530:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001534:	f507 70dc 	add.w	r0, r7, #440	; 0x1b8
 8001538:	f507 72e2 	add.w	r2, r7, #452	; 0x1c4
 800153c:	ca06      	ldmia	r2, {r1, r2}
 800153e:	f000 fc5e 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001542:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	4611      	mov	r1, r2
 800154a:	6818      	ldr	r0, [r3, #0]
 800154c:	f000 f85e 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001550:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001554:	4618      	mov	r0, r3
 8001556:	f000 fc73 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 800155a:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 800155e:	4618      	mov	r0, r3
 8001560:	f000 fc18 	bl	8001d94 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_NGAMMA, 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1, 0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F});
 8001564:	4a27      	ldr	r2, [pc, #156]	; (8001604 <_ZN3Lcd4InitEv+0x6d0>)
 8001566:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800156a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800156e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001572:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8001576:	4618      	mov	r0, r3
 8001578:	f000 fc00 	bl	8001d7c <_ZNSaIhEC1Ev>
 800157c:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8001580:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
 8001584:	f507 72ee 	add.w	r2, r7, #476	; 0x1dc
 8001588:	ca06      	ldmia	r2, {r1, r2}
 800158a:	f000 fc38 	bl	8001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800158e:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	4611      	mov	r1, r2
 8001596:	6818      	ldr	r0, [r3, #0]
 8001598:	f000 f838 	bl	800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800159c:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f000 fc4d 	bl	8001e40 <_ZNSt6vectorIhSaIhEED1Ev>
 80015a6:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 fbf2 	bl	8001d94 <_ZNSaIhED1Ev>
	Command(ILI9341_SLEEP_MODE);
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	2111      	movs	r1, #17
 80015b4:	6818      	ldr	r0, [r3, #0]
 80015b6:	f000 f88d 	bl	80016d4 <_ZN3Lcd7CommandEh>

	Delay(1000000);
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	4912      	ldr	r1, [pc, #72]	; (8001608 <_ZN3Lcd4InitEv+0x6d4>)
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	f000 f870 	bl	80016a4 <_ZN3Lcd5DelayEm>

	Command(ILI9341_DISPLAY_ON);
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	2129      	movs	r1, #41	; 0x29
 80015c8:	6818      	ldr	r0, [r3, #0]
 80015ca:	f000 f883 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Command(ILI9341_GRAM);
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	212c      	movs	r1, #44	; 0x2c
 80015d2:	6818      	ldr	r0, [r3, #0]
 80015d4:	f000 f87e 	bl	80016d4 <_ZN3Lcd7CommandEh>
};
 80015d8:	bf00      	nop
 80015da:	f507 77f4 	add.w	r7, r7, #488	; 0x1e8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	080061e8 	.word	0x080061e8
 80015e8:	080061f0 	.word	0x080061f0
 80015ec:	080061f8 	.word	0x080061f8
 80015f0:	08006200 	.word	0x08006200
 80015f4:	08006208 	.word	0x08006208
 80015f8:	08006210 	.word	0x08006210
 80015fc:	08006218 	.word	0x08006218
 8001600:	08006220 	.word	0x08006220
 8001604:	08006228 	.word	0x08006228
 8001608:	000f4240 	.word	0x000f4240

0800160c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>:

void Lcd::CommandData(CDARGS cmds) {
 800160c:	b590      	push	{r4, r7, lr}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
	Command(cmds[0]);
 8001616:	2100      	movs	r1, #0
 8001618:	6838      	ldr	r0, [r7, #0]
 800161a:	f000 fc2c 	bl	8001e76 <_ZNSt6vectorIhSaIhEEixEj>
 800161e:	4603      	mov	r3, r0
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	4619      	mov	r1, r3
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f000 f855 	bl	80016d4 <_ZN3Lcd7CommandEh>

	LCD_DCX_SET;
 800162a:	4a1c      	ldr	r2, [pc, #112]	; (800169c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x90>)
 800162c:	4b1b      	ldr	r3, [pc, #108]	; (800169c <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x90>)
 800162e:	8b1b      	ldrh	r3, [r3, #24]
 8001630:	b29b      	uxth	r3, r3
 8001632:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001636:	b29b      	uxth	r3, r3
 8001638:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 800163a:	4a19      	ldr	r2, [pc, #100]	; (80016a0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 800163c:	4b18      	ldr	r3, [pc, #96]	; (80016a0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 800163e:	8b5b      	ldrh	r3, [r3, #26]
 8001640:	b29b      	uxth	r3, r3
 8001642:	f043 0304 	orr.w	r3, r3, #4
 8001646:	b29b      	uxth	r3, r3
 8001648:	8353      	strh	r3, [r2, #26]

	for (uint8_t i = 1; i < cmds.size(); ++i)
 800164a:	2301      	movs	r3, #1
 800164c:	73fb      	strb	r3, [r7, #15]
 800164e:	7bfc      	ldrb	r4, [r7, #15]
 8001650:	6838      	ldr	r0, [r7, #0]
 8001652:	f000 fc1f 	bl	8001e94 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8001656:	4603      	mov	r3, r0
 8001658:	429c      	cmp	r4, r3
 800165a:	bf34      	ite	cc
 800165c:	2301      	movcc	r3, #1
 800165e:	2300      	movcs	r3, #0
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b00      	cmp	r3, #0
 8001664:	d00e      	beq.n	8001684 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x78>
		SPISendByte(cmds[i]);
 8001666:	7bfb      	ldrb	r3, [r7, #15]
 8001668:	4619      	mov	r1, r3
 800166a:	6838      	ldr	r0, [r7, #0]
 800166c:	f000 fc03 	bl	8001e76 <_ZNSt6vectorIhSaIhEEixEj>
 8001670:	4603      	mov	r3, r0
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	4619      	mov	r1, r3
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 fb18 	bl	8001cac <_ZN3Lcd11SPISendByteEh>
	for (uint8_t i = 1; i < cmds.size(); ++i)
 800167c:	7bfb      	ldrb	r3, [r7, #15]
 800167e:	3301      	adds	r3, #1
 8001680:	73fb      	strb	r3, [r7, #15]
 8001682:	e7e4      	b.n	800164e <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x42>

	LCD_CS_SET;
 8001684:	4a06      	ldr	r2, [pc, #24]	; (80016a0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8001688:	8b1b      	ldrh	r3, [r3, #24]
 800168a:	b29b      	uxth	r3, r3
 800168c:	f043 0304 	orr.w	r3, r3, #4
 8001690:	b29b      	uxth	r3, r3
 8001692:	8313      	strh	r3, [r2, #24]
}
 8001694:	bf00      	nop
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	bd90      	pop	{r4, r7, pc}
 800169c:	40020c00 	.word	0x40020c00
 80016a0:	40020800 	.word	0x40020800

080016a4 <_ZN3Lcd5DelayEm>:

void Lcd::Delay(volatile uint32_t delay) {
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
	for (; delay != 0; delay--);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	bf14      	ite	ne
 80016b4:	2301      	movne	r3, #1
 80016b6:	2300      	moveq	r3, #0
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d003      	beq.n	80016c6 <_ZN3Lcd5DelayEm+0x22>
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	3b01      	subs	r3, #1
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	e7f3      	b.n	80016ae <_ZN3Lcd5DelayEm+0xa>
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
	...

080016d4 <_ZN3Lcd7CommandEh>:

void Lcd::Command(uint8_t data) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	70fb      	strb	r3, [r7, #3]
	LCD_DCX_RESET;
 80016e0:	4a10      	ldr	r2, [pc, #64]	; (8001724 <_ZN3Lcd7CommandEh+0x50>)
 80016e2:	4b10      	ldr	r3, [pc, #64]	; (8001724 <_ZN3Lcd7CommandEh+0x50>)
 80016e4:	8b5b      	ldrh	r3, [r3, #26]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	8353      	strh	r3, [r2, #26]
	LCD_CS_RESET;
 80016f0:	4a0d      	ldr	r2, [pc, #52]	; (8001728 <_ZN3Lcd7CommandEh+0x54>)
 80016f2:	4b0d      	ldr	r3, [pc, #52]	; (8001728 <_ZN3Lcd7CommandEh+0x54>)
 80016f4:	8b5b      	ldrh	r3, [r3, #26]
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	f043 0304 	orr.w	r3, r3, #4
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	8353      	strh	r3, [r2, #26]
	SPISendByte(data);
 8001700:	78fb      	ldrb	r3, [r7, #3]
 8001702:	4619      	mov	r1, r3
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f000 fad1 	bl	8001cac <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 800170a:	4a07      	ldr	r2, [pc, #28]	; (8001728 <_ZN3Lcd7CommandEh+0x54>)
 800170c:	4b06      	ldr	r3, [pc, #24]	; (8001728 <_ZN3Lcd7CommandEh+0x54>)
 800170e:	8b1b      	ldrh	r3, [r3, #24]
 8001710:	b29b      	uxth	r3, r3
 8001712:	f043 0304 	orr.w	r3, r3, #4
 8001716:	b29b      	uxth	r3, r3
 8001718:	8313      	strh	r3, [r2, #24]
}
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40020c00 	.word	0x40020c00
 8001728:	40020800 	.word	0x40020800

0800172c <_ZN3Lcd4DataEh>:

//	Send data - use overloads to allow 16 and 32 bit sends
void Lcd::Data(uint8_t data) {
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	70fb      	strb	r3, [r7, #3]
	LCD_DCX_SET;
 8001738:	4a10      	ldr	r2, [pc, #64]	; (800177c <_ZN3Lcd4DataEh+0x50>)
 800173a:	4b10      	ldr	r3, [pc, #64]	; (800177c <_ZN3Lcd4DataEh+0x50>)
 800173c:	8b1b      	ldrh	r3, [r3, #24]
 800173e:	b29b      	uxth	r3, r3
 8001740:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001744:	b29b      	uxth	r3, r3
 8001746:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 8001748:	4a0d      	ldr	r2, [pc, #52]	; (8001780 <_ZN3Lcd4DataEh+0x54>)
 800174a:	4b0d      	ldr	r3, [pc, #52]	; (8001780 <_ZN3Lcd4DataEh+0x54>)
 800174c:	8b5b      	ldrh	r3, [r3, #26]
 800174e:	b29b      	uxth	r3, r3
 8001750:	f043 0304 	orr.w	r3, r3, #4
 8001754:	b29b      	uxth	r3, r3
 8001756:	8353      	strh	r3, [r2, #26]
	SPISendByte(data);
 8001758:	78fb      	ldrb	r3, [r7, #3]
 800175a:	4619      	mov	r1, r3
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f000 faa5 	bl	8001cac <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 8001762:	4a07      	ldr	r2, [pc, #28]	; (8001780 <_ZN3Lcd4DataEh+0x54>)
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <_ZN3Lcd4DataEh+0x54>)
 8001766:	8b1b      	ldrh	r3, [r3, #24]
 8001768:	b29b      	uxth	r3, r3
 800176a:	f043 0304 	orr.w	r3, r3, #4
 800176e:	b29b      	uxth	r3, r3
 8001770:	8313      	strh	r3, [r2, #24]
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40020c00 	.word	0x40020c00
 8001780:	40020800 	.word	0x40020800

08001784 <_ZN3Lcd7Data16bEt>:

void Lcd::Data16b(uint16_t data) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	807b      	strh	r3, [r7, #2]
	LCD_DCX_SET;
 8001790:	4a14      	ldr	r2, [pc, #80]	; (80017e4 <_ZN3Lcd7Data16bEt+0x60>)
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <_ZN3Lcd7Data16bEt+0x60>)
 8001794:	8b1b      	ldrh	r3, [r3, #24]
 8001796:	b29b      	uxth	r3, r3
 8001798:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800179c:	b29b      	uxth	r3, r3
 800179e:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 80017a0:	4a11      	ldr	r2, [pc, #68]	; (80017e8 <_ZN3Lcd7Data16bEt+0x64>)
 80017a2:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <_ZN3Lcd7Data16bEt+0x64>)
 80017a4:	8b5b      	ldrh	r3, [r3, #26]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	f043 0304 	orr.w	r3, r3, #4
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	8353      	strh	r3, [r2, #26]
	SPISendByte(data >> 8);
 80017b0:	887b      	ldrh	r3, [r7, #2]
 80017b2:	121b      	asrs	r3, r3, #8
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	4619      	mov	r1, r3
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f000 fa77 	bl	8001cac <_ZN3Lcd11SPISendByteEh>
	SPISendByte(data & 0xFF);
 80017be:	887b      	ldrh	r3, [r7, #2]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	4619      	mov	r1, r3
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 fa71 	bl	8001cac <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 80017ca:	4a07      	ldr	r2, [pc, #28]	; (80017e8 <_ZN3Lcd7Data16bEt+0x64>)
 80017cc:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <_ZN3Lcd7Data16bEt+0x64>)
 80017ce:	8b1b      	ldrh	r3, [r3, #24]
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	f043 0304 	orr.w	r3, r3, #4
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	8313      	strh	r3, [r2, #24]
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40020c00 	.word	0x40020c00
 80017e8:	40020800 	.word	0x40020800

080017ec <_ZN3Lcd17SetCursorPositionEtttt>:

void Lcd::SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	4608      	mov	r0, r1
 80017f6:	4611      	mov	r1, r2
 80017f8:	461a      	mov	r2, r3
 80017fa:	4603      	mov	r3, r0
 80017fc:	817b      	strh	r3, [r7, #10]
 80017fe:	460b      	mov	r3, r1
 8001800:	813b      	strh	r3, [r7, #8]
 8001802:	4613      	mov	r3, r2
 8001804:	80fb      	strh	r3, [r7, #6]
	Command(ILI9341_COLUMN_ADDR);
 8001806:	212a      	movs	r1, #42	; 0x2a
 8001808:	68f8      	ldr	r0, [r7, #12]
 800180a:	f7ff ff63 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Data16b(x1);
 800180e:	897b      	ldrh	r3, [r7, #10]
 8001810:	4619      	mov	r1, r3
 8001812:	68f8      	ldr	r0, [r7, #12]
 8001814:	f7ff ffb6 	bl	8001784 <_ZN3Lcd7Data16bEt>
	Data16b(x2);
 8001818:	88fb      	ldrh	r3, [r7, #6]
 800181a:	4619      	mov	r1, r3
 800181c:	68f8      	ldr	r0, [r7, #12]
 800181e:	f7ff ffb1 	bl	8001784 <_ZN3Lcd7Data16bEt>

	Command(ILI9341_PAGE_ADDR);
 8001822:	212b      	movs	r1, #43	; 0x2b
 8001824:	68f8      	ldr	r0, [r7, #12]
 8001826:	f7ff ff55 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Data16b(y1);
 800182a:	893b      	ldrh	r3, [r7, #8]
 800182c:	4619      	mov	r1, r3
 800182e:	68f8      	ldr	r0, [r7, #12]
 8001830:	f7ff ffa8 	bl	8001784 <_ZN3Lcd7Data16bEt>
	Data16b(y2);
 8001834:	8b3b      	ldrh	r3, [r7, #24]
 8001836:	4619      	mov	r1, r3
 8001838:	68f8      	ldr	r0, [r7, #12]
 800183a:	f7ff ffa3 	bl	8001784 <_ZN3Lcd7Data16bEt>

}
 800183e:	bf00      	nop
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
	...

08001848 <_ZN3Lcd6RotateE17LCD_Orientation_t>:


void Lcd::Rotate(LCD_Orientation_t o) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	70fb      	strb	r3, [r7, #3]
	Command(ILI9341_MAC);
 8001854:	2136      	movs	r1, #54	; 0x36
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff ff3c 	bl	80016d4 <_ZN3Lcd7CommandEh>
	switch (o) {
 800185c:	78fb      	ldrb	r3, [r7, #3]
 800185e:	2b03      	cmp	r3, #3
 8001860:	d81a      	bhi.n	8001898 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x50>
 8001862:	a201      	add	r2, pc, #4	; (adr r2, 8001868 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x20>)
 8001864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001868:	08001879 	.word	0x08001879
 800186c:	08001881 	.word	0x08001881
 8001870:	08001889 	.word	0x08001889
 8001874:	08001891 	.word	0x08001891
		case LCD_Portrait :				Data(0x58);
 8001878:	2158      	movs	r1, #88	; 0x58
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7ff ff56 	bl	800172c <_ZN3Lcd4DataEh>
		case LCD_Portrait_Flipped : 	Data(0x88);
 8001880:	2188      	movs	r1, #136	; 0x88
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff ff52 	bl	800172c <_ZN3Lcd4DataEh>
		case LCD_Landscape : 			Data(0x28);
 8001888:	2128      	movs	r1, #40	; 0x28
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7ff ff4e 	bl	800172c <_ZN3Lcd4DataEh>
		case LCD_Landscape_Flipped :	Data(0xE8);
 8001890:	21e8      	movs	r1, #232	; 0xe8
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ff4a 	bl	800172c <_ZN3Lcd4DataEh>
	}

	orientation = o;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	78fa      	ldrb	r2, [r7, #3]
 800189c:	701a      	strb	r2, [r3, #0]
	if (o == LCD_Portrait || o == LCD_Portrait_Flipped) {
 800189e:	78fb      	ldrb	r3, [r7, #3]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <_ZN3Lcd6RotateE17LCD_Orientation_t+0x62>
 80018a4:	78fb      	ldrb	r3, [r7, #3]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d107      	bne.n	80018ba <_ZN3Lcd6RotateE17LCD_Orientation_t+0x72>
		width = 240;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	22f0      	movs	r2, #240	; 0xf0
 80018ae:	805a      	strh	r2, [r3, #2]
		height = 320;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80018b6:	809a      	strh	r2, [r3, #4]
 80018b8:	e006      	b.n	80018c8 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x80>
	} else {
		width = 320;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80018c0:	805a      	strh	r2, [r3, #2]
		height = 240;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	22f0      	movs	r2, #240	; 0xf0
 80018c6:	809a      	strh	r2, [r3, #4]
	}
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <_ZN3Lcd10ScreenFillERKt>:

void Lcd::ScreenFill(const uint16_t& colour) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af02      	add	r7, sp, #8
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
	ColourFill(0, 0, width - 1, height - 1, colour);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	885b      	ldrh	r3, [r3, #2]
 80018de:	3b01      	subs	r3, #1
 80018e0:	b299      	uxth	r1, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	889b      	ldrh	r3, [r3, #4]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	683a      	ldr	r2, [r7, #0]
 80018ec:	9201      	str	r2, [sp, #4]
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	460b      	mov	r3, r1
 80018f2:	2200      	movs	r2, #0
 80018f4:	2100      	movs	r1, #0
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f000 f804 	bl	8001904 <_ZN3Lcd10ColourFillEttttRKt>
}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <_ZN3Lcd10ColourFillEttttRKt>:

void Lcd::ColourFill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint16_t& colour) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b088      	sub	sp, #32
 8001908:	af02      	add	r7, sp, #8
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	4608      	mov	r0, r1
 800190e:	4611      	mov	r1, r2
 8001910:	461a      	mov	r2, r3
 8001912:	4603      	mov	r3, r0
 8001914:	817b      	strh	r3, [r7, #10]
 8001916:	460b      	mov	r3, r1
 8001918:	813b      	strh	r3, [r7, #8]
 800191a:	4613      	mov	r3, r2
 800191c:	80fb      	strh	r3, [r7, #6]



	SetCursorPosition(x0, y0, x1, y1);
 800191e:	88f8      	ldrh	r0, [r7, #6]
 8001920:	893a      	ldrh	r2, [r7, #8]
 8001922:	8979      	ldrh	r1, [r7, #10]
 8001924:	8c3b      	ldrh	r3, [r7, #32]
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	4603      	mov	r3, r0
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f7ff ff5e 	bl	80017ec <_ZN3Lcd17SetCursorPositionEtttt>

	Command(ILI9341_GRAM);
 8001930:	212c      	movs	r1, #44	; 0x2c
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f7ff fece 	bl	80016d4 <_ZN3Lcd7CommandEh>

	uint32_t pixelCount = (x1 - x0 + 1) * (y1 - y0 + 1);
 8001938:	88fa      	ldrh	r2, [r7, #6]
 800193a:	897b      	ldrh	r3, [r7, #10]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	3301      	adds	r3, #1
 8001940:	8c39      	ldrh	r1, [r7, #32]
 8001942:	893a      	ldrh	r2, [r7, #8]
 8001944:	1a8a      	subs	r2, r1, r2
 8001946:	3201      	adds	r2, #1
 8001948:	fb02 f303 	mul.w	r3, r2, r3
 800194c:	617b      	str	r3, [r7, #20]

	LCD_CS_RESET;
 800194e:	4a4d      	ldr	r2, [pc, #308]	; (8001a84 <_ZN3Lcd10ColourFillEttttRKt+0x180>)
 8001950:	4b4c      	ldr	r3, [pc, #304]	; (8001a84 <_ZN3Lcd10ColourFillEttttRKt+0x180>)
 8001952:	8b5b      	ldrh	r3, [r3, #26]
 8001954:	b29b      	uxth	r3, r3
 8001956:	f043 0304 	orr.w	r3, r3, #4
 800195a:	b29b      	uxth	r3, r3
 800195c:	8353      	strh	r3, [r2, #26]
	LCD_DCX_SET;
 800195e:	4a4a      	ldr	r2, [pc, #296]	; (8001a88 <_ZN3Lcd10ColourFillEttttRKt+0x184>)
 8001960:	4b49      	ldr	r3, [pc, #292]	; (8001a88 <_ZN3Lcd10ColourFillEttttRKt+0x184>)
 8001962:	8b1b      	ldrh	r3, [r3, #24]
 8001964:	b29b      	uxth	r3, r3
 8001966:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800196a:	b29b      	uxth	r3, r3
 800196c:	8313      	strh	r3, [r2, #24]

	SPISetDataSize(SPIDataSize_16b);			// 16-bit SPI mode
 800196e:	2101      	movs	r1, #1
 8001970:	68f8      	ldr	r0, [r7, #12]
 8001972:	f000 f969 	bl	8001c48 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>

	// Send first 65535 bytes, SPI must be in 16-bit Mode
	SPI_DMA_SendHalfWord(colour, (pixelCount > 0xFFFF) ? 0xFFFF : pixelCount);
 8001976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001978:	8819      	ldrh	r1, [r3, #0]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001980:	4293      	cmp	r3, r2
 8001982:	bf28      	it	cs
 8001984:	4613      	movcs	r3, r2
 8001986:	b29b      	uxth	r3, r3
 8001988:	461a      	mov	r2, r3
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f000 f9b4 	bl	8001cf8 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>

	CP_ON
 8001990:	4a3e      	ldr	r2, [pc, #248]	; (8001a8c <_ZN3Lcd10ColourFillEttttRKt+0x188>)
 8001992:	4b3e      	ldr	r3, [pc, #248]	; (8001a8c <_ZN3Lcd10ColourFillEttttRKt+0x188>)
 8001994:	8a9b      	ldrh	r3, [r3, #20]
 8001996:	b29b      	uxth	r3, r3
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	b29b      	uxth	r3, r3
 800199e:	8293      	strh	r3, [r2, #20]
 80019a0:	4a3a      	ldr	r2, [pc, #232]	; (8001a8c <_ZN3Lcd10ColourFillEttttRKt+0x188>)
 80019a2:	4b3a      	ldr	r3, [pc, #232]	; (8001a8c <_ZN3Lcd10ColourFillEttttRKt+0x188>)
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	8013      	strh	r3, [r2, #0]
 80019b0:	4b37      	ldr	r3, [pc, #220]	; (8001a90 <_ZN3Lcd10ColourFillEttttRKt+0x18c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
	while (SPI_DMA_Working);
 80019b6:	4b37      	ldr	r3, [pc, #220]	; (8001a94 <_ZN3Lcd10ColourFillEttttRKt+0x190>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d111      	bne.n	80019e2 <_ZN3Lcd10ColourFillEttttRKt+0xde>
 80019be:	4b36      	ldr	r3, [pc, #216]	; (8001a98 <_ZN3Lcd10ColourFillEttttRKt+0x194>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d10d      	bne.n	80019e2 <_ZN3Lcd10ColourFillEttttRKt+0xde>
 80019c6:	4b35      	ldr	r3, [pc, #212]	; (8001a9c <_ZN3Lcd10ColourFillEttttRKt+0x198>)
 80019c8:	891b      	ldrh	r3, [r3, #8]
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	f003 0303 	and.w	r3, r3, #3
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d006      	beq.n	80019e2 <_ZN3Lcd10ColourFillEttttRKt+0xde>
 80019d4:	4b31      	ldr	r3, [pc, #196]	; (8001a9c <_ZN3Lcd10ColourFillEttttRKt+0x198>)
 80019d6:	891b      	ldrh	r3, [r3, #8]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <_ZN3Lcd10ColourFillEttttRKt+0xe2>
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <_ZN3Lcd10ColourFillEttttRKt+0xe4>
 80019e6:	2300      	movs	r3, #0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d000      	beq.n	80019ee <_ZN3Lcd10ColourFillEttttRKt+0xea>
 80019ec:	e7e3      	b.n	80019b6 <_ZN3Lcd10ColourFillEttttRKt+0xb2>
	CP_CAP
 80019ee:	4a27      	ldr	r2, [pc, #156]	; (8001a8c <_ZN3Lcd10ColourFillEttttRKt+0x188>)
 80019f0:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <_ZN3Lcd10ColourFillEttttRKt+0x188>)
 80019f2:	881b      	ldrh	r3, [r3, #0]
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	f023 0301 	bic.w	r3, r3, #1
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	8013      	strh	r3, [r2, #0]
 80019fe:	4b24      	ldr	r3, [pc, #144]	; (8001a90 <_ZN3Lcd10ColourFillEttttRKt+0x18c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	041a      	lsls	r2, r3, #16
 8001a04:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <_ZN3Lcd10ColourFillEttttRKt+0x188>)
 8001a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a08:	4413      	add	r3, r2
 8001a0a:	4a25      	ldr	r2, [pc, #148]	; (8001aa0 <_ZN3Lcd10ColourFillEttttRKt+0x19c>)
 8001a0c:	6013      	str	r3, [r2, #0]

	// Check if there is more data to send
	if (pixelCount > 0xFFFF) {
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a14:	d325      	bcc.n	8001a62 <_ZN3Lcd10ColourFillEttttRKt+0x15e>
		SPI_DMA_SendHalfWord(colour, pixelCount - 0xFFFF);		// Send remaining data
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	8819      	ldrh	r1, [r3, #0]
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	3301      	adds	r3, #1
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	461a      	mov	r2, r3
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f000 f967 	bl	8001cf8 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>

		while (SPI_DMA_Working);
 8001a2a:	4b1a      	ldr	r3, [pc, #104]	; (8001a94 <_ZN3Lcd10ColourFillEttttRKt+0x190>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d111      	bne.n	8001a56 <_ZN3Lcd10ColourFillEttttRKt+0x152>
 8001a32:	4b19      	ldr	r3, [pc, #100]	; (8001a98 <_ZN3Lcd10ColourFillEttttRKt+0x194>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10d      	bne.n	8001a56 <_ZN3Lcd10ColourFillEttttRKt+0x152>
 8001a3a:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <_ZN3Lcd10ColourFillEttttRKt+0x198>)
 8001a3c:	891b      	ldrh	r3, [r3, #8]
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d006      	beq.n	8001a56 <_ZN3Lcd10ColourFillEttttRKt+0x152>
 8001a48:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <_ZN3Lcd10ColourFillEttttRKt+0x198>)
 8001a4a:	891b      	ldrh	r3, [r3, #8]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <_ZN3Lcd10ColourFillEttttRKt+0x156>
 8001a56:	2301      	movs	r3, #1
 8001a58:	e000      	b.n	8001a5c <_ZN3Lcd10ColourFillEttttRKt+0x158>
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d000      	beq.n	8001a62 <_ZN3Lcd10ColourFillEttttRKt+0x15e>
 8001a60:	e7e3      	b.n	8001a2a <_ZN3Lcd10ColourFillEttttRKt+0x126>
	}

	LCD_CS_SET;
 8001a62:	4a08      	ldr	r2, [pc, #32]	; (8001a84 <_ZN3Lcd10ColourFillEttttRKt+0x180>)
 8001a64:	4b07      	ldr	r3, [pc, #28]	; (8001a84 <_ZN3Lcd10ColourFillEttttRKt+0x180>)
 8001a66:	8b1b      	ldrh	r3, [r3, #24]
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	f043 0304 	orr.w	r3, r3, #4
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	8313      	strh	r3, [r2, #24]

	SPISetDataSize(SPIDataSize_8b);				// 8 bit SPI Mode
 8001a72:	2100      	movs	r1, #0
 8001a74:	68f8      	ldr	r0, [r7, #12]
 8001a76:	f000 f8e7 	bl	8001c48 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>


}
 8001a7a:	bf00      	nop
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40020800 	.word	0x40020800
 8001a88:	40020c00 	.word	0x40020c00
 8001a8c:	40000800 	.word	0x40000800
 8001a90:	200032d8 	.word	0x200032d8
 8001a94:	40026488 	.word	0x40026488
 8001a98:	400264a0 	.word	0x400264a0
 8001a9c:	40015000 	.word	0x40015000
 8001aa0:	200032dc 	.word	0x200032dc

08001aa4 <_ZN3Lcd9DrawPixelEttRKt>:

	LCD_CS_SET;
	SPISetDataSize(SPIDataSize_8b);				// 8 bit SPI Mode
}

void Lcd::DrawPixel(uint16_t x, uint16_t y, const uint16_t& colour) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af02      	add	r7, sp, #8
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	460b      	mov	r3, r1
 8001ab0:	817b      	strh	r3, [r7, #10]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	813b      	strh	r3, [r7, #8]
	SetCursorPosition(x, y, x, y);
 8001ab6:	8978      	ldrh	r0, [r7, #10]
 8001ab8:	893a      	ldrh	r2, [r7, #8]
 8001aba:	8979      	ldrh	r1, [r7, #10]
 8001abc:	893b      	ldrh	r3, [r7, #8]
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	68f8      	ldr	r0, [r7, #12]
 8001ac4:	f7ff fe92 	bl	80017ec <_ZN3Lcd17SetCursorPositionEtttt>

	Command(ILI9341_GRAM);
 8001ac8:	212c      	movs	r1, #44	; 0x2c
 8001aca:	68f8      	ldr	r0, [r7, #12]
 8001acc:	f7ff fe02 	bl	80016d4 <_ZN3Lcd7CommandEh>
	Data16b(colour);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	f7ff fe54 	bl	8001784 <_ZN3Lcd7Data16bEt>

}
 8001adc:	bf00      	nop
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <_ZN3Lcd8DrawLineEttttRKm>:


void Lcd::DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint32_t& colour) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08a      	sub	sp, #40	; 0x28
 8001ae8:	af02      	add	r7, sp, #8
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	4608      	mov	r0, r1
 8001aee:	4611      	mov	r1, r2
 8001af0:	461a      	mov	r2, r3
 8001af2:	4603      	mov	r3, r0
 8001af4:	817b      	strh	r3, [r7, #10]
 8001af6:	460b      	mov	r3, r1
 8001af8:	813b      	strh	r3, [r7, #8]
 8001afa:	4613      	mov	r3, r2
 8001afc:	80fb      	strh	r3, [r7, #6]

	int16_t dx, dy, err;
	uint16_t tmp;

	// Check lines are not too long
	if (x0 >= width)	x0 = width - 1;
 8001afe:	897b      	ldrh	r3, [r7, #10]
 8001b00:	68fa      	ldr	r2, [r7, #12]
 8001b02:	8852      	ldrh	r2, [r2, #2]
 8001b04:	4293      	cmp	r3, r2
 8001b06:	db03      	blt.n	8001b10 <_ZN3Lcd8DrawLineEttttRKm+0x2c>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	885b      	ldrh	r3, [r3, #2]
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	817b      	strh	r3, [r7, #10]
	if (x1 >= width)	x1 = width - 1;
 8001b10:	88fb      	ldrh	r3, [r7, #6]
 8001b12:	68fa      	ldr	r2, [r7, #12]
 8001b14:	8852      	ldrh	r2, [r2, #2]
 8001b16:	4293      	cmp	r3, r2
 8001b18:	db03      	blt.n	8001b22 <_ZN3Lcd8DrawLineEttttRKm+0x3e>
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	885b      	ldrh	r3, [r3, #2]
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	80fb      	strh	r3, [r7, #6]
	if (y0 >= height)	y0 = height - 1;
 8001b22:	893b      	ldrh	r3, [r7, #8]
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	8892      	ldrh	r2, [r2, #4]
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	db03      	blt.n	8001b34 <_ZN3Lcd8DrawLineEttttRKm+0x50>
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	889b      	ldrh	r3, [r3, #4]
 8001b30:	3b01      	subs	r3, #1
 8001b32:	813b      	strh	r3, [r7, #8]
	if (y1 >= height)	y1 = height - 1;
 8001b34:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	8892      	ldrh	r2, [r2, #4]
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	db03      	blt.n	8001b46 <_ZN3Lcd8DrawLineEttttRKm+0x62>
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	889b      	ldrh	r3, [r3, #4]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	853b      	strh	r3, [r7, #40]	; 0x28


	// Flip co-ordinates if wrong way round
	if (x0 > x1) {
 8001b46:	897a      	ldrh	r2, [r7, #10]
 8001b48:	88fb      	ldrh	r3, [r7, #6]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	dd05      	ble.n	8001b5a <_ZN3Lcd8DrawLineEttttRKm+0x76>
		tmp = x0; x0 = x1; x1 = tmp;
 8001b4e:	897b      	ldrh	r3, [r7, #10]
 8001b50:	83bb      	strh	r3, [r7, #28]
 8001b52:	88fb      	ldrh	r3, [r7, #6]
 8001b54:	817b      	strh	r3, [r7, #10]
 8001b56:	8bbb      	ldrh	r3, [r7, #28]
 8001b58:	80fb      	strh	r3, [r7, #6]
	}
	if (y0 > y1) {
 8001b5a:	893a      	ldrh	r2, [r7, #8]
 8001b5c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	dd05      	ble.n	8001b6e <_ZN3Lcd8DrawLineEttttRKm+0x8a>
		tmp = y0; y0 = y1; y1 = tmp;
 8001b62:	893b      	ldrh	r3, [r7, #8]
 8001b64:	83bb      	strh	r3, [r7, #28]
 8001b66:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b68:	813b      	strh	r3, [r7, #8]
 8001b6a:	8bbb      	ldrh	r3, [r7, #28]
 8001b6c:	853b      	strh	r3, [r7, #40]	; 0x28
	}

	dx = x1 - x0;
 8001b6e:	88fa      	ldrh	r2, [r7, #6]
 8001b70:	897b      	ldrh	r3, [r7, #10]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	837b      	strh	r3, [r7, #26]
	dy = y1 - y0;
 8001b78:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001b7a:	893b      	ldrh	r3, [r7, #8]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	833b      	strh	r3, [r7, #24]

	// Vertical or horizontal line
	if (dx == 0 || dy == 0) {
 8001b82:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <_ZN3Lcd8DrawLineEttttRKm+0xae>
 8001b8a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d110      	bne.n	8001bb4 <_ZN3Lcd8DrawLineEttttRKm+0xd0>
		ColourFill(x0, y0, x1, y1, colour);
 8001b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	82bb      	strh	r3, [r7, #20]
 8001b9a:	88f8      	ldrh	r0, [r7, #6]
 8001b9c:	893a      	ldrh	r2, [r7, #8]
 8001b9e:	8979      	ldrh	r1, [r7, #10]
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	9301      	str	r3, [sp, #4]
 8001ba6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001ba8:	9300      	str	r3, [sp, #0]
 8001baa:	4603      	mov	r3, r0
 8001bac:	68f8      	ldr	r0, [r7, #12]
 8001bae:	f7ff fea9 	bl	8001904 <_ZN3Lcd10ColourFillEttttRKt>
		return;
 8001bb2:	e046      	b.n	8001c42 <_ZN3Lcd8DrawLineEttttRKm+0x15e>
	}

	err = ((dx > dy) ? dx : -dy) / 2;
 8001bb4:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001bb8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	dd06      	ble.n	8001bce <_ZN3Lcd8DrawLineEttttRKm+0xea>
 8001bc0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001bc4:	0fda      	lsrs	r2, r3, #31
 8001bc6:	4413      	add	r3, r2
 8001bc8:	105b      	asrs	r3, r3, #1
 8001bca:	b21b      	sxth	r3, r3
 8001bcc:	e006      	b.n	8001bdc <_ZN3Lcd8DrawLineEttttRKm+0xf8>
 8001bce:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001bd2:	425b      	negs	r3, r3
 8001bd4:	0fda      	lsrs	r2, r3, #31
 8001bd6:	4413      	add	r3, r2
 8001bd8:	105b      	asrs	r3, r3, #1
 8001bda:	b21b      	sxth	r3, r3
 8001bdc:	83fb      	strh	r3, [r7, #30]

	while (1) {
		DrawPixel(x0, y0, colour);
 8001bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	82fb      	strh	r3, [r7, #22]
 8001be6:	f107 0316 	add.w	r3, r7, #22
 8001bea:	893a      	ldrh	r2, [r7, #8]
 8001bec:	8979      	ldrh	r1, [r7, #10]
 8001bee:	68f8      	ldr	r0, [r7, #12]
 8001bf0:	f7ff ff58 	bl	8001aa4 <_ZN3Lcd9DrawPixelEttRKt>
		if (x0 == x1 && y0 == y1) {
 8001bf4:	897a      	ldrh	r2, [r7, #10]
 8001bf6:	88fb      	ldrh	r3, [r7, #6]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d103      	bne.n	8001c04 <_ZN3Lcd8DrawLineEttttRKm+0x120>
 8001bfc:	893a      	ldrh	r2, [r7, #8]
 8001bfe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d01d      	beq.n	8001c40 <_ZN3Lcd8DrawLineEttttRKm+0x15c>
			break;
		}

		// Work out whether to increment the x, y or both according to the slope
		if (err > -dx) {
 8001c04:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001c08:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001c0c:	425b      	negs	r3, r3
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	dd07      	ble.n	8001c22 <_ZN3Lcd8DrawLineEttttRKm+0x13e>
			err -= dy;
 8001c12:	8bfa      	ldrh	r2, [r7, #30]
 8001c14:	8b3b      	ldrh	r3, [r7, #24]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	83fb      	strh	r3, [r7, #30]
			x0 += 1;
 8001c1c:	897b      	ldrh	r3, [r7, #10]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	817b      	strh	r3, [r7, #10]
		}
		if (err < dy) {
 8001c22:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001c26:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	dad7      	bge.n	8001bde <_ZN3Lcd8DrawLineEttttRKm+0xfa>
			err += dx;
 8001c2e:	8bfa      	ldrh	r2, [r7, #30]
 8001c30:	8b7b      	ldrh	r3, [r7, #26]
 8001c32:	4413      	add	r3, r2
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	83fb      	strh	r3, [r7, #30]
			y0 += 1;
 8001c38:	893b      	ldrh	r3, [r7, #8]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	813b      	strh	r3, [r7, #8]
		DrawPixel(x0, y0, colour);
 8001c3e:	e7ce      	b.n	8001bde <_ZN3Lcd8DrawLineEttttRKm+0xfa>
			break;
 8001c40:	bf00      	nop
		}
	}
}
 8001c42:	3720      	adds	r7, #32
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>:

	// Set new character position
	charPosX += font->Width;
}*/

void Lcd::SPISetDataSize(SPIDataSize_t Mode) {
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	70fb      	strb	r3, [r7, #3]

	SPI5->CR1 &= ~SPI_CR1_SPE;						// Disable SPI
 8001c54:	4a14      	ldr	r2, [pc, #80]	; (8001ca8 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c58:	881b      	ldrh	r3, [r3, #0]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	8013      	strh	r3, [r2, #0]

	if (Mode == SPIDataSize_16b) {
 8001c64:	78fb      	ldrb	r3, [r7, #3]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d108      	bne.n	8001c7c <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x34>
		SPI5->CR1 |= SPI_CR1_DFF;					// Data frame format: 0: 8-bit data frame format; 1: 16-bit data frame format
 8001c6a:	4a0f      	ldr	r2, [pc, #60]	; (8001ca8 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c6c:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c6e:	881b      	ldrh	r3, [r3, #0]
 8001c70:	b29b      	uxth	r3, r3
 8001c72:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	8013      	strh	r3, [r2, #0]
 8001c7a:	e007      	b.n	8001c8c <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x44>
	} else {
		SPI5->CR1 &= ~SPI_CR1_DFF;
 8001c7c:	4a0a      	ldr	r2, [pc, #40]	; (8001ca8 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c80:	881b      	ldrh	r3, [r3, #0]
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	8013      	strh	r3, [r2, #0]
	}

	SPI5->CR1 |= SPI_CR1_SPE;						// Re-enable SPI
 8001c8c:	4a06      	ldr	r2, [pc, #24]	; (8001ca8 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c8e:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001c90:	881b      	ldrh	r3, [r3, #0]
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	8013      	strh	r3, [r2, #0]
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	40015000 	.word	0x40015000

08001cac <_ZN3Lcd11SPISendByteEh>:

inline void Lcd::SPISendByte(uint8_t data) {
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	70fb      	strb	r3, [r7, #3]
//	while (SPI_Working);	// Wait for previous transmissions to complete if DMA TX enabled for SPI

	SPI5->DR = data;		// Fill output buffer with data
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001cba:	78fa      	ldrb	r2, [r7, #3]
 8001cbc:	b292      	uxth	r2, r2
 8001cbe:	819a      	strh	r2, [r3, #12]

	while (SPI_Working);	// Wait for transmission to complete
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001cc2:	891b      	ldrh	r3, [r3, #8]
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	f003 0303 	and.w	r3, r3, #3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d006      	beq.n	8001cdc <_ZN3Lcd11SPISendByteEh+0x30>
 8001cce:	4b09      	ldr	r3, [pc, #36]	; (8001cf4 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001cd0:	891b      	ldrh	r3, [r3, #8]
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <_ZN3Lcd11SPISendByteEh+0x34>
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e000      	b.n	8001ce2 <_ZN3Lcd11SPISendByteEh+0x36>
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d000      	beq.n	8001ce8 <_ZN3Lcd11SPISendByteEh+0x3c>
 8001ce6:	e7eb      	b.n	8001cc0 <_ZN3Lcd11SPISendByteEh+0x14>
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	40015000 	.word	0x40015000

08001cf8 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>:

bool Lcd::SPI_DMA_SendHalfWord(uint16_t value, uint16_t count) {
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	460b      	mov	r3, r1
 8001d02:	807b      	strh	r3, [r7, #2]
 8001d04:	4613      	mov	r3, r2
 8001d06:	803b      	strh	r3, [r7, #0]

	if (DMA2_Stream6->NDTR)							// Check number of data items to transfer is zero (ie stream is free)
 8001d08:	4b19      	ldr	r3, [pc, #100]	; (8001d70 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	bf14      	ite	ne
 8001d10:	2301      	movne	r3, #1
 8001d12:	2300      	moveq	r3, #0
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x26>
		return false;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	e022      	b.n	8001d64 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x6c>

	DMAint16 = value;								// data to transfer - use class property so does not go out of scope
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	887a      	ldrh	r2, [r7, #2]
 8001d22:	80da      	strh	r2, [r3, #6]

	// Clear DMA Stream 6 flags using high interrupt flag clear register
	DMA2->HIFCR = DMA_HIFCR_CFEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTCIF6;
 8001d24:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x7c>)
 8001d26:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001d2a:	60da      	str	r2, [r3, #12]

	DMA2_Stream6->CR &= ~DMA_SxCR_MINC;				// Memory not in increment mode
 8001d2c:	4a10      	ldr	r2, [pc, #64]	; (8001d70 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001d2e:	4b10      	ldr	r3, [pc, #64]	; (8001d70 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d36:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->NDTR = count;						// Number of data items to transfer
 8001d38:	4a0d      	ldr	r2, [pc, #52]	; (8001d70 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001d3a:	883b      	ldrh	r3, [r7, #0]
 8001d3c:	6053      	str	r3, [r2, #4]
	DMA2_Stream6->M0AR = (uint32_t) &DMAint16;		// DMA_InitStruct.DMA_Memory0BaseAddr;
 8001d3e:	4a0c      	ldr	r2, [pc, #48]	; (8001d70 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3306      	adds	r3, #6
 8001d44:	60d3      	str	r3, [r2, #12]
	DMA2_Stream6->CR |= DMA_SxCR_EN;				// Enable DMA transfer stream
 8001d46:	4a0a      	ldr	r2, [pc, #40]	; (8001d70 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001d48:	4b09      	ldr	r3, [pc, #36]	; (8001d70 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	6013      	str	r3, [r2, #0]

	SPI5->CR2 |= SPI_CR2_TXDMAEN;					// Enable SPI TX DMA
 8001d52:	4a09      	ldr	r2, [pc, #36]	; (8001d78 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x80>)
 8001d54:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x80>)
 8001d56:	889b      	ldrh	r3, [r3, #4]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	f043 0302 	orr.w	r3, r3, #2
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	8093      	strh	r3, [r2, #4]

	return true;
 8001d62:	2301      	movs	r3, #1
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	400264a0 	.word	0x400264a0
 8001d74:	40026400 	.word	0x40026400
 8001d78:	40015000 	.word	0x40015000

08001d7c <_ZNSaIhEC1Ev>:
      typedef true_type propagate_on_container_move_assignment;

      typedef true_type is_always_equal;
#endif

      allocator() throw() { }
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 f895 	bl	8001eb4 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <_ZNSaIhED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f000 f894 	bl	8001eca <_ZN9__gnu_cxx13new_allocatorIhED1Ev>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4618      	mov	r0, r3
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <_ZNKSt16initializer_listIhE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4618      	mov	r0, r3
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <_ZNKSt16initializer_listIhE4sizeEv>:
      size() const noexcept { return _M_len; }
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <_ZNKSt16initializer_listIhE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8001ddc:	b590      	push	{r4, r7, lr}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff ffe1 	bl	8001dac <_ZNKSt16initializer_listIhE5beginEv>
 8001dea:	4604      	mov	r4, r0
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f7ff ffe9 	bl	8001dc4 <_ZNKSt16initializer_listIhE4sizeEv>
 8001df2:	4603      	mov	r3, r0
 8001df4:	4423      	add	r3, r4
 8001df6:	4618      	mov	r0, r3
 8001df8:	370c      	adds	r7, #12
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd90      	pop	{r4, r7, pc}

08001dfe <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>:
       *  initializer_list @a __l.
       *
       *  This will call the element type's copy constructor N times
       *  (where N is @a __l.size()) and do no memory reallocation.
       */
      vector(initializer_list<value_type> __l,
 8001dfe:	b5b0      	push	{r4, r5, r7, lr}
 8001e00:	b086      	sub	sp, #24
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	60f8      	str	r0, [r7, #12]
 8001e06:	1d38      	adds	r0, r7, #4
 8001e08:	e880 0006 	stmia.w	r0, {r1, r2}
 8001e0c:	603b      	str	r3, [r7, #0]
	     const allocator_type& __a = allocator_type())
      : _Base(__a)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6839      	ldr	r1, [r7, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 f870 	bl	8001ef8 <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>
      {
	_M_range_initialize(__l.begin(), __l.end(),
 8001e18:	1d3b      	adds	r3, r7, #4
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff ffc6 	bl	8001dac <_ZNKSt16initializer_listIhE5beginEv>
 8001e20:	4604      	mov	r4, r0
 8001e22:	1d3b      	adds	r3, r7, #4
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff ffd9 	bl	8001ddc <_ZNKSt16initializer_listIhE3endEv>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	462b      	mov	r3, r5
 8001e2e:	4621      	mov	r1, r4
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f000 f889 	bl	8001f48 <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>
			    random_access_iterator_tag());
      }
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bdb0      	pop	{r4, r5, r7, pc}

08001e40 <_ZNSt6vectorIhSaIhEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8001e40:	b5b0      	push	{r4, r5, r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681c      	ldr	r4, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f000 f8a6 	bl	8001fa4 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001e58:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	4629      	mov	r1, r5
 8001e5e:	4620      	mov	r0, r4
 8001e60:	f000 f8ab 	bl	8001fba <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 f855 	bl	8001f16 <_ZNSt12_Vector_baseIhSaIhEED1Ev>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bdb0      	pop	{r4, r5, r7, pc}

08001e76 <_ZNSt6vectorIhSaIhEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8001e76:	b480      	push	{r7}
 8001e78:	b083      	sub	sp, #12
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
 8001e7e:	6039      	str	r1, [r7, #0]
      { return *(this->_M_impl._M_start + __n); }
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	4413      	add	r3, r2
 8001e88:	4618      	mov	r0, r3
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <_ZNKSt6vectorIhSaIhEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <_ZN9__gnu_cxx13new_allocatorIhED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
        new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001eca:	b480      	push	{r7}
 8001ecc:	b083      	sub	sp, #12
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>:
      struct _Vector_impl 
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ff53 	bl	8001d94 <_ZNSaIhED1Ev>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6839      	ldr	r1, [r7, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f000 f865 	bl	8001fd6 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <_ZNSt12_Vector_baseIhSaIhEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6819      	ldr	r1, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 8001f26:	461a      	mov	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	1ad3      	subs	r3, r2, r3
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8001f2e:	461a      	mov	r2, r3
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f000 f867 	bl	8002004 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
		      - this->_M_impl._M_start); }
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff ffd1 	bl	8001ee0 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4618      	mov	r0, r3
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>:
	}

      // Called by the second initialize_dispatch above
      template<typename _ForwardIterator>
        void
        _M_range_initialize(_ForwardIterator __first,
 8001f48:	b590      	push	{r4, r7, lr}
 8001f4a:	b087      	sub	sp, #28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
 8001f54:	703b      	strb	r3, [r7, #0]
			    _ForwardIterator __last, std::forward_iterator_tag)
        {
	  const size_type __n = std::distance(__first, __last);
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	68b8      	ldr	r0, [r7, #8]
 8001f5a:	f000 f866 	bl	800202a <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	617b      	str	r3, [r7, #20]
	  this->_M_impl._M_start = this->_M_allocate(__n);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6979      	ldr	r1, [r7, #20]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f000 f873 	bl	8002052 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	441a      	add	r2, r3
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	609a      	str	r2, [r3, #8]
	  this->_M_impl._M_finish =
	    std::__uninitialized_copy_a(__first, __last,
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681c      	ldr	r4, [r3, #0]
					this->_M_impl._M_start,
					_M_get_Tp_allocator());
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f000 f80d 	bl	8001fa4 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001f8a:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8001f8c:	4622      	mov	r2, r4
 8001f8e:	6879      	ldr	r1, [r7, #4]
 8001f90:	68b8      	ldr	r0, [r7, #8]
 8001f92:	f000 f872 	bl	800207a <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>
 8001f96:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	605a      	str	r2, [r3, #4]
	}
 8001f9c:	bf00      	nop
 8001f9e:	371c      	adds	r7, #28
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd90      	pop	{r4, r7, pc}

08001fa4 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b084      	sub	sp, #16
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	60f8      	str	r0, [r7, #12]
 8001fc2:	60b9      	str	r1, [r7, #8]
 8001fc4:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8001fc6:	68b9      	ldr	r1, [r7, #8]
 8001fc8:	68f8      	ldr	r0, [r7, #12]
 8001fca:	f000 f867 	bl	800209c <_ZSt8_DestroyIPhEvT_S1_>
    }
 8001fce:	bf00      	nop
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
 8001fde:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a), _M_start(), _M_finish(), _M_end_of_storage()
 8001fe0:	6839      	ldr	r1, [r7, #0]
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f867 	bl	80020b6 <_ZNSaIhEC1ERKS_>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	605a      	str	r2, [r3, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	609a      	str	r2, [r3, #8]
	{ }
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>:
      _M_deallocate(pointer __p, size_t __n)
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
	if (__p)
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d005      	beq.n	8002022 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	68b9      	ldr	r1, [r7, #8]
 800201c:	4618      	mov	r0, r3
 800201e:	f000 f858 	bl	80020d2 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>
      }
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  For random access iterators, this uses their @c + and @c - operations
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 800202a:	b5b0      	push	{r4, r5, r7, lr}
 800202c:	b084      	sub	sp, #16
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8002034:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8002036:	1d3b      	adds	r3, r7, #4
 8002038:	4618      	mov	r0, r3
 800203a:	f000 f859 	bl	80020f0 <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
 800203e:	462a      	mov	r2, r5
 8002040:	6839      	ldr	r1, [r7, #0]
 8002042:	4620      	mov	r0, r4
 8002044:	f000 f85e 	bl	8002104 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8002048:	4603      	mov	r3, r0
    }
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bdb0      	pop	{r4, r5, r7, pc}

08002052 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8002052:	b580      	push	{r7, lr}
 8002054:	b082      	sub	sp, #8
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d006      	beq.n	8002070 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x1e>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6839      	ldr	r1, [r7, #0]
 8002066:	4618      	mov	r0, r3
 8002068:	f000 f85b 	bl	8002122 <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>
 800206c:	4603      	mov	r3, r0
 800206e:	e000      	b.n	8002072 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x20>
 8002070:	2300      	movs	r3, #0
      }
 8002072:	4618      	mov	r0, r3
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 800207a:	b580      	push	{r7, lr}
 800207c:	b084      	sub	sp, #16
 800207e:	af00      	add	r7, sp, #0
 8002080:	60f8      	str	r0, [r7, #12]
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	607a      	str	r2, [r7, #4]
 8002086:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	68b9      	ldr	r1, [r7, #8]
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f000 f857 	bl	8002140 <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>
 8002092:	4603      	mov	r3, r0
 8002094:	4618      	mov	r0, r3
 8002096:	3710      	adds	r7, #16
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <_ZSt8_DestroyIPhEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
 80020a6:	6839      	ldr	r1, [r7, #0]
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f000 f85b 	bl	8002164 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>
    }
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <_ZNSaIhEC1ERKS_>:
      allocator(const allocator& __a) throw()
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
 80020be:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 80020c0:	6839      	ldr	r1, [r7, #0]
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f859 	bl	800217a <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4618      	mov	r0, r3
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b084      	sub	sp, #16
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	60f8      	str	r0, [r7, #12]
 80020da:	60b9      	str	r1, [r7, #8]
 80020dc:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	68b9      	ldr	r1, [r7, #8]
 80020e2:	68f8      	ldr	r0, [r7, #12]
 80020e4:	f000 f855 	bl	8002192 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>
 80020e8:	bf00      	nop
 80020ea:	3710      	adds	r7, #16
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  This function is not a part of the C++ standard but is syntactic
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8002110:	68ba      	ldr	r2, [r7, #8]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1ad3      	subs	r3, r2, r3
    }
 8002116:	4618      	mov	r0, r3
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr

08002122 <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
 800212a:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800212c:	2200      	movs	r2, #0
 800212e:	6839      	ldr	r1, [r7, #0]
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f000 f83b 	bl	80021ac <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>
 8002136:	4603      	mov	r3, r0
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 800214c:	2301      	movs	r3, #1
 800214e:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	68b9      	ldr	r1, [r7, #8]
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 f845 	bl	80021e4 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>
 800215a:	4603      	mov	r3, r0
    }
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
 8002182:	6039      	str	r1, [r7, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4618      	mov	r0, r3
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 8002192:	b580      	push	{r7, lr}
 8002194:	b084      	sub	sp, #16
 8002196:	af00      	add	r7, sp, #0
 8002198:	60f8      	str	r0, [r7, #12]
 800219a:	60b9      	str	r1, [r7, #8]
 800219c:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 800219e:	68b8      	ldr	r0, [r7, #8]
 80021a0:	f001 fc48 	bl	8003a34 <_ZdlPv>
 80021a4:	bf00      	nop
 80021a6:	3710      	adds	r7, #16
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>:
      allocate(size_type __n, const void* = 0)
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 80021b8:	68f8      	ldr	r0, [r7, #12]
 80021ba:	f000 f823 	bl	8002204 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>
 80021be:	4602      	mov	r2, r0
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	bf34      	ite	cc
 80021c6:	2301      	movcc	r3, #1
 80021c8:	2300      	movcs	r3, #0
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80021d0:	f001 fc4c 	bl	8003a6c <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80021d4:	68b8      	ldr	r0, [r7, #8]
 80021d6:	f001 fc2f 	bl	8003a38 <_Znwj>
 80021da:	4603      	mov	r3, r0
      }
 80021dc:	4618      	mov	r0, r3
 80021de:	3710      	adds	r7, #16
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	68b9      	ldr	r1, [r7, #8]
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 f811 	bl	800221c <_ZSt4copyIPKhPhET0_T_S4_S3_>
 80021fa:	4603      	mov	r3, r0
 80021fc:	4618      	mov	r0, r3
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 800220c:	f04f 33ff 	mov.w	r3, #4294967295
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <_ZSt4copyIPKhPhET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 800221c:	b590      	push	{r4, r7, lr}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f000 f80f 	bl	800224c <_ZSt12__miter_baseIPKhET_S2_>
 800222e:	4604      	mov	r4, r0
 8002230:	68b8      	ldr	r0, [r7, #8]
 8002232:	f000 f80b 	bl	800224c <_ZSt12__miter_baseIPKhET_S2_>
 8002236:	4603      	mov	r3, r0
	       __result));
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	4619      	mov	r1, r3
 800223c:	4620      	mov	r0, r4
 800223e:	f000 f810 	bl	8002262 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
 8002242:	4603      	mov	r3, r0
    }
 8002244:	4618      	mov	r0, r3
 8002246:	3714      	adds	r7, #20
 8002248:	46bd      	mov	sp, r7
 800224a:	bd90      	pop	{r4, r7, pc}

0800224c <_ZSt12__miter_baseIPKhET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4618      	mov	r0, r3
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002262:	b5b0      	push	{r4, r5, r7, lr}
 8002264:	b084      	sub	sp, #16
 8002266:	af00      	add	r7, sp, #0
 8002268:	60f8      	str	r0, [r7, #12]
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 f813 	bl	800229a <_ZSt12__niter_baseIPKhET_S2_>
 8002274:	4604      	mov	r4, r0
 8002276:	68b8      	ldr	r0, [r7, #8]
 8002278:	f000 f80f 	bl	800229a <_ZSt12__niter_baseIPKhET_S2_>
 800227c:	4605      	mov	r5, r0
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f816 	bl	80022b0 <_ZSt12__niter_baseIPhET_S1_>
 8002284:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 8002286:	461a      	mov	r2, r3
 8002288:	4629      	mov	r1, r5
 800228a:	4620      	mov	r0, r4
 800228c:	f000 f81b 	bl	80022c6 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>
 8002290:	4603      	mov	r3, r0
    }
 8002292:	4618      	mov	r0, r3
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bdb0      	pop	{r4, r5, r7, pc}

0800229a <_ZSt12__niter_baseIPKhET_S2_>:
    __niter_base(_Iterator __it)
 800229a:	b480      	push	{r7}
 800229c:	b083      	sub	sp, #12
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
    { return __it; }
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <_ZSt12__niter_baseIPhET_S1_>:
    __niter_base(_Iterator __it)
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
    { return __it; }
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4618      	mov	r0, r3
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b086      	sub	sp, #24
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	60f8      	str	r0, [r7, #12]
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 80022d2:	2301      	movs	r3, #1
 80022d4:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	68b9      	ldr	r1, [r7, #8]
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f000 f805 	bl	80022ea <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 80022e0:	4603      	mov	r3, r0
    }
 80022e2:	4618      	mov	r0, r3
 80022e4:	3718      	adds	r7, #24
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b086      	sub	sp, #24
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d005      	beq.n	8002310 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	461a      	mov	r2, r3
 8002308:	68f9      	ldr	r1, [r7, #12]
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f003 fdf8 	bl	8005f00 <memmove>
	  return __result + _Num;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	4413      	add	r3, r2
	}
 8002316:	4618      	mov	r0, r3
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
	...

08002320 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	4603      	mov	r3, r0
 8002328:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800232a:	4909      	ldr	r1, [pc, #36]	; (8002350 <NVIC_EnableIRQ+0x30>)
 800232c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002330:	095b      	lsrs	r3, r3, #5
 8002332:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002336:	f002 021f 	and.w	r2, r2, #31
 800233a:	2001      	movs	r0, #1
 800233c:	fa00 f202 	lsl.w	r2, r0, r2
 8002340:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	e000e100 	.word	0xe000e100

08002354 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	6039      	str	r1, [r7, #0]
 800235e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002364:	2b00      	cmp	r3, #0
 8002366:	da0b      	bge.n	8002380 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002368:	490d      	ldr	r1, [pc, #52]	; (80023a0 <NVIC_SetPriority+0x4c>)
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	f003 030f 	and.w	r3, r3, #15
 8002370:	3b04      	subs	r3, #4
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	b2d2      	uxtb	r2, r2
 8002376:	0112      	lsls	r2, r2, #4
 8002378:	b2d2      	uxtb	r2, r2
 800237a:	440b      	add	r3, r1
 800237c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800237e:	e009      	b.n	8002394 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002380:	4908      	ldr	r1, [pc, #32]	; (80023a4 <NVIC_SetPriority+0x50>)
 8002382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	0112      	lsls	r2, r2, #4
 800238c:	b2d2      	uxtb	r2, r2
 800238e:	440b      	add	r3, r1
 8002390:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	e000ed00 	.word	0xe000ed00
 80023a4:	e000e100 	.word	0xe000e100

080023a8 <_Z15InitLCDHardwarev>:
		FLASH->ACR |= FLASH_ACR_PRFTEN;			// Enable the Flash prefetch

	// See page 83 of manual for other possible performance boost options: instruction cache enable (ICEN) and data cache enable (DCEN)
}

void InitLCDHardware(void) {
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
	//	Enable GPIO and SPI clocks
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;			// reset and clock control - advanced high performance bus - GPIO port C
 80023ac:	4a5f      	ldr	r2, [pc, #380]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80023ae:	4b5f      	ldr	r3, [pc, #380]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	f043 0304 	orr.w	r3, r3, #4
 80023b6:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;			// reset and clock control - advanced high performance bus - GPIO port D
 80023b8:	4a5c      	ldr	r2, [pc, #368]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80023ba:	4b5c      	ldr	r3, [pc, #368]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	f043 0308 	orr.w	r3, r3, #8
 80023c2:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;			// reset and clock control - advanced high performance bus - GPIO port F
 80023c4:	4a59      	ldr	r2, [pc, #356]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80023c6:	4b59      	ldr	r3, [pc, #356]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f043 0320 	orr.w	r3, r3, #32
 80023ce:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SPI5EN;
 80023d0:	4a56      	ldr	r2, [pc, #344]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80023d2:	4b56      	ldr	r3, [pc, #344]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023da:	6453      	str	r3, [r2, #68]	; 0x44

	// Init WRX (Write execution control) pin PD13
	GPIOD->MODER |= GPIO_MODER_MODER13_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80023dc:	4a54      	ldr	r2, [pc, #336]	; (8002530 <_Z15InitLCDHardwarev+0x188>)
 80023de:	4b54      	ldr	r3, [pc, #336]	; (8002530 <_Z15InitLCDHardwarev+0x188>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023e6:	6013      	str	r3, [r2, #0]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13_0;	// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 80023e8:	4a51      	ldr	r2, [pc, #324]	; (8002530 <_Z15InitLCDHardwarev+0x188>)
 80023ea:	4b51      	ldr	r3, [pc, #324]	; (8002530 <_Z15InitLCDHardwarev+0x188>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023f2:	6093      	str	r3, [r2, #8]

	// Init CS pin PC2
	GPIOC->MODER |= GPIO_MODER_MODER2_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80023f4:	4a4f      	ldr	r2, [pc, #316]	; (8002534 <_Z15InitLCDHardwarev+0x18c>)
 80023f6:	4b4f      	ldr	r3, [pc, #316]	; (8002534 <_Z15InitLCDHardwarev+0x18c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f043 0310 	orr.w	r3, r3, #16
 80023fe:	6013      	str	r3, [r2, #0]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR2_0;		// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002400:	4a4c      	ldr	r2, [pc, #304]	; (8002534 <_Z15InitLCDHardwarev+0x18c>)
 8002402:	4b4c      	ldr	r3, [pc, #304]	; (8002534 <_Z15InitLCDHardwarev+0x18c>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f043 0310 	orr.w	r3, r3, #16
 800240a:	6093      	str	r3, [r2, #8]

	// Init RESET pin PD12
	GPIOD->MODER |= GPIO_MODER_MODER12_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 800240c:	4a48      	ldr	r2, [pc, #288]	; (8002530 <_Z15InitLCDHardwarev+0x188>)
 800240e:	4b48      	ldr	r3, [pc, #288]	; (8002530 <_Z15InitLCDHardwarev+0x188>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002416:	6013      	str	r3, [r2, #0]
	GPIOD->PUPDR |= GPIO_PUPDR_PUPDR12_0;			// Pull up - 00: No pull-up, pull-down; 01 Pull-up; 10 Pull-down; 11 Reserved
 8002418:	4a45      	ldr	r2, [pc, #276]	; (8002530 <_Z15InitLCDHardwarev+0x188>)
 800241a:	4b45      	ldr	r3, [pc, #276]	; (8002530 <_Z15InitLCDHardwarev+0x188>)
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002422:	60d3      	str	r3, [r2, #12]

	// Setup SPI pins -  PF7: SPI5_SCK;  PF8: SPI5_MISO;  PF9: SPI5_MOSI [all alternate function AF5 for SPI5]
	GPIOF->MODER |= GPIO_MODER_MODER7_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002424:	4a44      	ldr	r2, [pc, #272]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002426:	4b44      	ldr	r3, [pc, #272]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800242e:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR7;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002430:	4a41      	ldr	r2, [pc, #260]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002432:	4b41      	ldr	r3, [pc, #260]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800243a:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[0] |= 0b0101 << 28;					// 0b0101 = Alternate Function 5 (SPI5); 28 is position of Pin 7
 800243c:	4a3e      	ldr	r2, [pc, #248]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 800243e:	4b3e      	ldr	r3, [pc, #248]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8002446:	6213      	str	r3, [r2, #32]

	GPIOF->MODER |= GPIO_MODER_MODER8_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002448:	4a3b      	ldr	r2, [pc, #236]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 800244a:	4b3b      	ldr	r3, [pc, #236]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002452:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002454:	4a38      	ldr	r2, [pc, #224]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002456:	4b38      	ldr	r3, [pc, #224]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800245e:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 0;					// 0b0101 = Alternate Function 5 (SPI5); 0 is position of Pin 8
 8002460:	4a35      	ldr	r2, [pc, #212]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002462:	4b35      	ldr	r3, [pc, #212]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002466:	f043 0305 	orr.w	r3, r3, #5
 800246a:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOF->MODER |= GPIO_MODER_MODER9_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 800246c:	4a32      	ldr	r2, [pc, #200]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 800246e:	4b32      	ldr	r3, [pc, #200]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002476:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002478:	4a2f      	ldr	r2, [pc, #188]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 800247a:	4b2f      	ldr	r3, [pc, #188]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8002482:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 4;					// 0b0101 = Alternate Function 5 (SPI5); 4 is position of Pin 9
 8002484:	4a2c      	ldr	r2, [pc, #176]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002486:	4b2c      	ldr	r3, [pc, #176]	; (8002538 <_Z15InitLCDHardwarev+0x190>)
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248a:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800248e:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure SPI
	SPI5->CR1 |= SPI_CR1_SSM;						// Software slave management: When SSM bit is set, NSS pin input is replaced with the value from the SSI bit
 8002490:	4a2a      	ldr	r2, [pc, #168]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 8002492:	4b2a      	ldr	r3, [pc, #168]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 8002494:	881b      	ldrh	r3, [r3, #0]
 8002496:	b29b      	uxth	r3, r3
 8002498:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800249c:	b29b      	uxth	r3, r3
 800249e:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_SSI;						// Internal slave select
 80024a0:	4a26      	ldr	r2, [pc, #152]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 80024a2:	4b26      	ldr	r3, [pc, #152]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 80024a4:	881b      	ldrh	r3, [r3, #0]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_BR_0;						// Baud rate control prescaler: 0b001: fPCLK/4; 0b100: fPCLK/32
 80024b0:	4a22      	ldr	r2, [pc, #136]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 80024b2:	4b22      	ldr	r3, [pc, #136]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 80024b4:	881b      	ldrh	r3, [r3, #0]
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	f043 0308 	orr.w	r3, r3, #8
 80024bc:	b29b      	uxth	r3, r3
 80024be:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_MSTR;						// Master selection
 80024c0:	4a1e      	ldr	r2, [pc, #120]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 80024c2:	4b1e      	ldr	r3, [pc, #120]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	f043 0304 	orr.w	r3, r3, #4
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	8013      	strh	r3, [r2, #0]

	SPI5->CR1 |= SPI_CR1_SPE;						// Enable SPI
 80024d0:	4a1a      	ldr	r2, [pc, #104]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 80024d2:	4b1a      	ldr	r3, [pc, #104]	; (800253c <_Z15InitLCDHardwarev+0x194>)
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024dc:	b29b      	uxth	r3, r3
 80024de:	8013      	strh	r3, [r2, #0]

	// Configure DMA
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80024e0:	4a12      	ldr	r2, [pc, #72]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80024e2:	4b12      	ldr	r3, [pc, #72]	; (800252c <_Z15InitLCDHardwarev+0x184>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024ea:	6313      	str	r3, [r2, #48]	; 0x30

	// Initialise TX stream - Stream 6 = SPI5_TX; Stream 5 = SPI5_RX; Manual p308
	DMA2_Stream6->CR |= DMA_SxCR_CHSEL;				// 0b111 is DMA_Channel_7
 80024ec:	4a14      	ldr	r2, [pc, #80]	; (8002540 <_Z15InitLCDHardwarev+0x198>)
 80024ee:	4b14      	ldr	r3, [pc, #80]	; (8002540 <_Z15InitLCDHardwarev+0x198>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 80024f6:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 80024f8:	4a11      	ldr	r2, [pc, #68]	; (8002540 <_Z15InitLCDHardwarev+0x198>)
 80024fa:	4b11      	ldr	r3, [pc, #68]	; (8002540 <_Z15InitLCDHardwarev+0x198>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002502:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8002504:	4a0e      	ldr	r2, [pc, #56]	; (8002540 <_Z15InitLCDHardwarev+0x198>)
 8002506:	4b0e      	ldr	r3, [pc, #56]	; (8002540 <_Z15InitLCDHardwarev+0x198>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800250e:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_DIR_0;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 8002510:	4a0b      	ldr	r2, [pc, #44]	; (8002540 <_Z15InitLCDHardwarev+0x198>)
 8002512:	4b0b      	ldr	r3, [pc, #44]	; (8002540 <_Z15InitLCDHardwarev+0x198>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800251a:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->PAR = (uint32_t) &(SPI5->DR);		// Configure the peripheral data register address
 800251c:	4b08      	ldr	r3, [pc, #32]	; (8002540 <_Z15InitLCDHardwarev+0x198>)
 800251e:	4a09      	ldr	r2, [pc, #36]	; (8002544 <_Z15InitLCDHardwarev+0x19c>)
 8002520:	609a      	str	r2, [r3, #8]
}
 8002522:	bf00      	nop
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	40023800 	.word	0x40023800
 8002530:	40020c00 	.word	0x40020c00
 8002534:	40020800 	.word	0x40020800
 8002538:	40021400 	.word	0x40021400
 800253c:	40015000 	.word	0x40015000
 8002540:	400264a0 	.word	0x400264a0
 8002544:	4001500c 	.word	0x4001500c

08002548 <_Z7InitADCv>:


#define ADC_BUFFER_LENGTH 8
volatile uint16_t ADC_array[ADC_BUFFER_LENGTH];

void InitADC(void) {
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
	//	Setup Timer 2 to trigger ADC
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;				// Enable Timer 2 clock
 800254c:	4a78      	ldr	r2, [pc, #480]	; (8002730 <_Z7InitADCv+0x1e8>)
 800254e:	4b78      	ldr	r3, [pc, #480]	; (8002730 <_Z7InitADCv+0x1e8>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->CR2 |= TIM_CR2_MMS_2;						// 100: Compare - OC1REF signal is used as trigger output (TRGO)
 8002558:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800255c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002560:	889b      	ldrh	r3, [r3, #4]
 8002562:	b29b      	uxth	r3, r3
 8002564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002568:	b29b      	uxth	r3, r3
 800256a:	8093      	strh	r3, [r2, #4]
	TIM2->PSC = 20 - 1;								// Prescaler
 800256c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002570:	2213      	movs	r2, #19
 8002572:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM2->ARR = 100 - 1;							// Auto-reload register (ie reset counter) divided by 100
 8002574:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002578:	2263      	movs	r2, #99	; 0x63
 800257a:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = 50 - 1;							// Capture and compare - ie when counter hits this number PWM high
 800257c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002580:	2231      	movs	r2, #49	; 0x31
 8002582:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCER |= TIM_CCER_CC1E;					// Capture/Compare 1 output enable
 8002584:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002588:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800258c:	8c1b      	ldrh	r3, [r3, #32]
 800258e:	b29b      	uxth	r3, r3
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	b29b      	uxth	r3, r3
 8002596:	8413      	strh	r3, [r2, #32]
	TIM2->CCMR1 |= TIM_CCMR1_OC1M_1 |TIM_CCMR1_OC1M_2;		// 110 PWM Mode 1
 8002598:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800259c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80025a0:	8b1b      	ldrh	r3, [r3, #24]
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	8313      	strh	r3, [r2, #24]
	TIM2->CR1 |= TIM_CR1_CEN;
 80025ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80025b4:	881b      	ldrh	r3, [r3, #0]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	b29b      	uxth	r3, r3
 80025be:	8013      	strh	r3, [r2, #0]

	// Enable ADC1 and GPIO clock sources
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80025c0:	4a5b      	ldr	r2, [pc, #364]	; (8002730 <_Z7InitADCv+0x1e8>)
 80025c2:	4b5b      	ldr	r3, [pc, #364]	; (8002730 <_Z7InitADCv+0x1e8>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 80025cc:	4a58      	ldr	r2, [pc, #352]	; (8002730 <_Z7InitADCv+0x1e8>)
 80025ce:	4b58      	ldr	r3, [pc, #352]	; (8002730 <_Z7InitADCv+0x1e8>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	f043 0304 	orr.w	r3, r3, #4
 80025d6:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80025d8:	4a55      	ldr	r2, [pc, #340]	; (8002730 <_Z7InitADCv+0x1e8>)
 80025da:	4b55      	ldr	r3, [pc, #340]	; (8002730 <_Z7InitADCv+0x1e8>)
 80025dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e2:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable ADC - PC3: ADC123_IN13; PA5: ADC12_IN5;
	GPIOC->MODER |= GPIO_MODER_MODER3;				// Set PC3 to Analog mode (0b11)
 80025e4:	4a53      	ldr	r2, [pc, #332]	; (8002734 <_Z7InitADCv+0x1ec>)
 80025e6:	4b53      	ldr	r3, [pc, #332]	; (8002734 <_Z7InitADCv+0x1ec>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80025ee:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5;				// Set PA5 to Analog mode (0b11)
 80025f0:	4a51      	ldr	r2, [pc, #324]	; (8002738 <_Z7InitADCv+0x1f0>)
 80025f2:	4b51      	ldr	r3, [pc, #324]	; (8002738 <_Z7InitADCv+0x1f0>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80025fa:	6013      	str	r3, [r2, #0]

	ADC1->CR1 |= ADC_CR1_SCAN;						// Activate scan mode
 80025fc:	4a4f      	ldr	r2, [pc, #316]	; (800273c <_Z7InitADCv+0x1f4>)
 80025fe:	4b4f      	ldr	r3, [pc, #316]	; (800273c <_Z7InitADCv+0x1f4>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002606:	6053      	str	r3, [r2, #4]
	//ADC1->SQR1 = (ADC_BUFFER_LENGTH - 1) << 20;	// Number of conversions in sequence
	ADC1->SQR1 = (2 - 1) << 20;						// Number of conversions in sequence (limit to two for now as we are getting multiple samples to average)
 8002608:	4b4c      	ldr	r3, [pc, #304]	; (800273c <_Z7InitADCv+0x1f4>)
 800260a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800260e:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR3 |= 13 << 0;							// Set IN13  1st conversion in sequence
 8002610:	4a4a      	ldr	r2, [pc, #296]	; (800273c <_Z7InitADCv+0x1f4>)
 8002612:	4b4a      	ldr	r3, [pc, #296]	; (800273c <_Z7InitADCv+0x1f4>)
 8002614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002616:	f043 030d 	orr.w	r3, r3, #13
 800261a:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 |= 5 << 5;							// Set IN5  2nd conversion in sequence
 800261c:	4a47      	ldr	r2, [pc, #284]	; (800273c <_Z7InitADCv+0x1f4>)
 800261e:	4b47      	ldr	r3, [pc, #284]	; (800273c <_Z7InitADCv+0x1f4>)
 8002620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002622:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002626:	6353      	str	r3, [r2, #52]	; 0x34

	// Set to 56 cycles (0b11) sampling speed (SMPR2 Left shift speed 3 x ADC_INx up to input 9; use SMPR1 from 0 for ADC_IN10+)
	// 000: 3 cycles; 001: 15 cycles; 010: 28 cycles; 011: 56 cycles; 100: 84 cycles; 101: 112 cycles; 110: 144 cycles; 111: 480 cycles
	ADC1->SMPR1 |= 0b110 << 9;						// Set speed of IN13
 8002628:	4a44      	ldr	r2, [pc, #272]	; (800273c <_Z7InitADCv+0x1f4>)
 800262a:	4b44      	ldr	r3, [pc, #272]	; (800273c <_Z7InitADCv+0x1f4>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002632:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR2 |= 0b110 << 15;						// Set speed of IN5
 8002634:	4a41      	ldr	r2, [pc, #260]	; (800273c <_Z7InitADCv+0x1f4>)
 8002636:	4b41      	ldr	r3, [pc, #260]	; (800273c <_Z7InitADCv+0x1f4>)
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800263e:	6113      	str	r3, [r2, #16]

	ADC1->CR2 |= ADC_CR2_EOCS;						// Trigger interrupt on end of each individual conversion
 8002640:	4a3e      	ldr	r2, [pc, #248]	; (800273c <_Z7InitADCv+0x1f4>)
 8002642:	4b3e      	ldr	r3, [pc, #248]	; (800273c <_Z7InitADCv+0x1f4>)
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800264a:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTEN_0;					// ADC hardware trigger 00: Trigger detection disabled; 01: Trigger detection on the rising edge; 10: Trigger detection on the falling edge; 11: Trigger detection on both the rising and falling edges
 800264c:	4a3b      	ldr	r2, [pc, #236]	; (800273c <_Z7InitADCv+0x1f4>)
 800264e:	4b3b      	ldr	r3, [pc, #236]	; (800273c <_Z7InitADCv+0x1f4>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002656:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2;	// ADC External trigger: 0110 = TIM2_TRGO event
 8002658:	4a38      	ldr	r2, [pc, #224]	; (800273c <_Z7InitADCv+0x1f4>)
 800265a:	4b38      	ldr	r3, [pc, #224]	; (800273c <_Z7InitADCv+0x1f4>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8002662:	6093      	str	r3, [r2, #8]

	// Enable DMA - DMA2, Channel 0, Stream 0  = ADC1 (Manual p207)
	ADC1->CR2 |= ADC_CR2_DMA;						// Enable DMA Mode on ADC1
 8002664:	4a35      	ldr	r2, [pc, #212]	; (800273c <_Z7InitADCv+0x1f4>)
 8002666:	4b35      	ldr	r3, [pc, #212]	; (800273c <_Z7InitADCv+0x1f4>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800266e:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_DDS;						// DMA requests are issued as long as data are converted and DMA=1
 8002670:	4a32      	ldr	r2, [pc, #200]	; (800273c <_Z7InitADCv+0x1f4>)
 8002672:	4b32      	ldr	r3, [pc, #200]	; (800273c <_Z7InitADCv+0x1f4>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800267a:	6093      	str	r3, [r2, #8]
	RCC->AHB1ENR|= RCC_AHB1ENR_DMA2EN;
 800267c:	4a2c      	ldr	r2, [pc, #176]	; (8002730 <_Z7InitADCv+0x1e8>)
 800267e:	4b2c      	ldr	r3, [pc, #176]	; (8002730 <_Z7InitADCv+0x1e8>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002686:	6313      	str	r3, [r2, #48]	; 0x30

	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// 00 = Peripheral-to-memory
 8002688:	4a2d      	ldr	r2, [pc, #180]	; (8002740 <_Z7InitADCv+0x1f8>)
 800268a:	4b2d      	ldr	r3, [pc, #180]	; (8002740 <_Z7InitADCv+0x1f8>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002692:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PL_1;				// Priority: 00 = low; 01 = Medium; 10 = High; 11 = Very High
 8002694:	4a2a      	ldr	r2, [pc, #168]	; (8002740 <_Z7InitADCv+0x1f8>)
 8002696:	4b2a      	ldr	r3, [pc, #168]	; (8002740 <_Z7InitADCv+0x1f8>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800269e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 80026a0:	4a27      	ldr	r2, [pc, #156]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026a2:	4b27      	ldr	r3, [pc, #156]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026aa:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 80026ac:	4a24      	ldr	r2, [pc, #144]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026ae:	4b24      	ldr	r3, [pc, #144]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80026b6:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_PINC;				// Peripheral not in increment mode
 80026b8:	4a21      	ldr	r2, [pc, #132]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026ba:	4b21      	ldr	r3, [pc, #132]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80026c2:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MINC;				// Memory in increment mode
 80026c4:	4a1e      	ldr	r2, [pc, #120]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026c6:	4b1e      	ldr	r3, [pc, #120]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026ce:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_CIRC;				// circular mode to keep refilling buffer
 80026d0:	4a1b      	ldr	r2, [pc, #108]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026d2:	4b1b      	ldr	r3, [pc, #108]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026da:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 80026dc:	4a18      	ldr	r2, [pc, #96]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026de:	4b18      	ldr	r3, [pc, #96]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80026e6:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->NDTR |= ADC_BUFFER_LENGTH;		// Number of data items to transfer (ie size of ADC buffer)
 80026e8:	4a15      	ldr	r2, [pc, #84]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026ea:	4b15      	ldr	r3, [pc, #84]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f043 0308 	orr.w	r3, r3, #8
 80026f2:	6053      	str	r3, [r2, #4]
	DMA2_Stream0->PAR = (uint32_t)(&(ADC1->DR));	// Configure the peripheral data register address
 80026f4:	4b12      	ldr	r3, [pc, #72]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026f6:	4a13      	ldr	r2, [pc, #76]	; (8002744 <_Z7InitADCv+0x1fc>)
 80026f8:	609a      	str	r2, [r3, #8]
	DMA2_Stream0->M0AR = (uint32_t)(ADC_array);		// Configure the memory address (note that M1AR is used for double-buffer mode)
 80026fa:	4b11      	ldr	r3, [pc, #68]	; (8002740 <_Z7InitADCv+0x1f8>)
 80026fc:	4a12      	ldr	r2, [pc, #72]	; (8002748 <_Z7InitADCv+0x200>)
 80026fe:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->CR &= ~DMA_SxCR_CHSEL;			// channel select to 0 for ADC1
 8002700:	4a0f      	ldr	r2, [pc, #60]	; (8002740 <_Z7InitADCv+0x1f8>)
 8002702:	4b0f      	ldr	r3, [pc, #60]	; (8002740 <_Z7InitADCv+0x1f8>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 800270a:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->CR |= DMA_SxCR_EN;				// Enable DMA2
 800270c:	4a0c      	ldr	r2, [pc, #48]	; (8002740 <_Z7InitADCv+0x1f8>)
 800270e:	4b0c      	ldr	r3, [pc, #48]	; (8002740 <_Z7InitADCv+0x1f8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f043 0301 	orr.w	r3, r3, #1
 8002716:	6013      	str	r3, [r2, #0]
	ADC1->CR2 |= ADC_CR2_ADON;						// Activate ADC
 8002718:	4a08      	ldr	r2, [pc, #32]	; (800273c <_Z7InitADCv+0x1f4>)
 800271a:	4b08      	ldr	r3, [pc, #32]	; (800273c <_Z7InitADCv+0x1f4>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	6093      	str	r3, [r2, #8]

}
 8002724:	bf00      	nop
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800
 8002734:	40020800 	.word	0x40020800
 8002738:	40020000 	.word	0x40020000
 800273c:	40012000 	.word	0x40012000
 8002740:	40026410 	.word	0x40026410
 8002744:	4001204c 	.word	0x4001204c
 8002748:	200000a0 	.word	0x200000a0

0800274c <_Z21InitSampleAcquisitionv>:


void InitSampleAcquisition() {
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
	//	Setup Timer 3 on an interrupt to trigger sample acquisition
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;				// Enable Timer 3
 8002750:	4a16      	ldr	r2, [pc, #88]	; (80027ac <_Z21InitSampleAcquisitionv+0x60>)
 8002752:	4b16      	ldr	r3, [pc, #88]	; (80027ac <_Z21InitSampleAcquisitionv+0x60>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	f043 0302 	orr.w	r3, r3, #2
 800275a:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->PSC = 1000;								// Set prescaler to fire at sample rate - this is divided by 4 to match the APB2 prescaler
 800275c:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <_Z21InitSampleAcquisitionv+0x64>)
 800275e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002762:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM3->ARR = 30; 								// Set maximum count value (auto reload register) - set to system clock / sampling rate
 8002764:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <_Z21InitSampleAcquisitionv+0x64>)
 8002766:	221e      	movs	r2, #30
 8002768:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3->DIER |= TIM_DIER_UIE;						//  DMA/interrupt enable register
 800276a:	4a11      	ldr	r2, [pc, #68]	; (80027b0 <_Z21InitSampleAcquisitionv+0x64>)
 800276c:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <_Z21InitSampleAcquisitionv+0x64>)
 800276e:	899b      	ldrh	r3, [r3, #12]
 8002770:	b29b      	uxth	r3, r3
 8002772:	f043 0301 	orr.w	r3, r3, #1
 8002776:	b29b      	uxth	r3, r3
 8002778:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(TIM3_IRQn);
 800277a:	201d      	movs	r0, #29
 800277c:	f7ff fdd0 	bl	8002320 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM3_IRQn, 0);
 8002780:	2100      	movs	r1, #0
 8002782:	201d      	movs	r0, #29
 8002784:	f7ff fde6 	bl	8002354 <NVIC_SetPriority>

	TIM3->CR1 |= TIM_CR1_CEN;
 8002788:	4a09      	ldr	r2, [pc, #36]	; (80027b0 <_Z21InitSampleAcquisitionv+0x64>)
 800278a:	4b09      	ldr	r3, [pc, #36]	; (80027b0 <_Z21InitSampleAcquisitionv+0x64>)
 800278c:	881b      	ldrh	r3, [r3, #0]
 800278e:	b29b      	uxth	r3, r3
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	b29b      	uxth	r3, r3
 8002796:	8013      	strh	r3, [r2, #0]
	TIM3->EGR |= TIM_EGR_UG;						//  Re-initializes counter and generates update of registers
 8002798:	4a05      	ldr	r2, [pc, #20]	; (80027b0 <_Z21InitSampleAcquisitionv+0x64>)
 800279a:	4b05      	ldr	r3, [pc, #20]	; (80027b0 <_Z21InitSampleAcquisitionv+0x64>)
 800279c:	8a9b      	ldrh	r3, [r3, #20]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	f043 0301 	orr.w	r3, r3, #1
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	8293      	strh	r3, [r2, #20]
}
 80027a8:	bf00      	nop
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40023800 	.word	0x40023800
 80027b0:	40000400 	.word	0x40000400

080027b4 <_Z17InitCoverageTimerv>:
// Coverage profiler macros using timer 4 to count clock cycles / 10
#define CP_ON		TIM4->EGR |= TIM_EGR_UG;TIM4->CR1 |= TIM_CR1_CEN;coverageTimer=0;
#define CP_OFF		TIM4->CR1 &= ~TIM_CR1_CEN;
#define CP_CAP		TIM4->CR1 &= ~TIM_CR1_CEN;coverageTotal = (coverageTimer * 65536) + TIM4->CNT;

void InitCoverageTimer() {
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
	//	Setup Timer to count clock cycles for coverage profiling
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;				// Enable Timer
 80027b8:	4a0e      	ldr	r2, [pc, #56]	; (80027f4 <_Z17InitCoverageTimerv+0x40>)
 80027ba:	4b0e      	ldr	r3, [pc, #56]	; (80027f4 <_Z17InitCoverageTimerv+0x40>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	f043 0304 	orr.w	r3, r3, #4
 80027c2:	6413      	str	r3, [r2, #64]	; 0x40
	TIM4->PSC = 10;
 80027c4:	4b0c      	ldr	r3, [pc, #48]	; (80027f8 <_Z17InitCoverageTimerv+0x44>)
 80027c6:	220a      	movs	r2, #10
 80027c8:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM4->ARR = 65535;
 80027ca:	4b0b      	ldr	r3, [pc, #44]	; (80027f8 <_Z17InitCoverageTimerv+0x44>)
 80027cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027d0:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM4->DIER |= TIM_DIER_UIE;						//  DMA/interrupt enable register
 80027d2:	4a09      	ldr	r2, [pc, #36]	; (80027f8 <_Z17InitCoverageTimerv+0x44>)
 80027d4:	4b08      	ldr	r3, [pc, #32]	; (80027f8 <_Z17InitCoverageTimerv+0x44>)
 80027d6:	899b      	ldrh	r3, [r3, #12]
 80027d8:	b29b      	uxth	r3, r3
 80027da:	f043 0301 	orr.w	r3, r3, #1
 80027de:	b29b      	uxth	r3, r3
 80027e0:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(TIM4_IRQn);
 80027e2:	201e      	movs	r0, #30
 80027e4:	f7ff fd9c 	bl	8002320 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM4_IRQn, 0);
 80027e8:	2100      	movs	r1, #0
 80027ea:	201e      	movs	r0, #30
 80027ec:	f7ff fdb2 	bl	8002354 <NVIC_SetPriority>

}
 80027f0:	bf00      	nop
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40000800 	.word	0x40000800

080027fc <_Z12InitEncodersv>:

void InitEncoders() {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;			// reset and clock control - advanced high performance bus - GPIO port C
 8002800:	4a18      	ldr	r2, [pc, #96]	; (8002864 <_Z12InitEncodersv+0x68>)
 8002802:	4b18      	ldr	r3, [pc, #96]	; (8002864 <_Z12InitEncodersv+0x68>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002806:	f043 0301 	orr.w	r3, r3, #1
 800280a:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;			// Enable system configuration clock: used to manage external interrupt line connection to GPIOs
 800280c:	4a15      	ldr	r2, [pc, #84]	; (8002864 <_Z12InitEncodersv+0x68>)
 800280e:	4b15      	ldr	r3, [pc, #84]	; (8002864 <_Z12InitEncodersv+0x68>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002816:	6453      	str	r3, [r2, #68]	; 0x44

	// Set up PA7 as encoder 1
	GPIOA->MODER &= ~(GPIO_MODER_MODER7);			// input mode is default
 8002818:	4a13      	ldr	r2, [pc, #76]	; (8002868 <_Z12InitEncodersv+0x6c>)
 800281a:	4b13      	ldr	r3, [pc, #76]	; (8002868 <_Z12InitEncodersv+0x6c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002822:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR7_0;			// Set pin to pull up:  01 Pull-up; 10 Pull-down; 11 Reserved
 8002824:	4a10      	ldr	r2, [pc, #64]	; (8002868 <_Z12InitEncodersv+0x6c>)
 8002826:	4b10      	ldr	r3, [pc, #64]	; (8002868 <_Z12InitEncodersv+0x6c>)
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800282e:	60d3      	str	r3, [r2, #12]

	// configure PA7 button to fire on an interrupt
	SYSCFG->EXTICR[2] |= SYSCFG_EXTICR2_EXTI7_PA;	// Select Pin PA7 which uses External interrupt 2
 8002830:	4a0e      	ldr	r2, [pc, #56]	; (800286c <_Z12InitEncodersv+0x70>)
 8002832:	4b0e      	ldr	r3, [pc, #56]	; (800286c <_Z12InitEncodersv+0x70>)
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	6113      	str	r3, [r2, #16]
//	EXTI->RTSR |= EXTI_RTSR_TR7;					// Enable rising edge trigger for line 7
	EXTI->FTSR |= EXTI_FTSR_TR7;					// Enable falling edge trigger for line 7
 8002838:	4a0d      	ldr	r2, [pc, #52]	; (8002870 <_Z12InitEncodersv+0x74>)
 800283a:	4b0d      	ldr	r3, [pc, #52]	; (8002870 <_Z12InitEncodersv+0x74>)
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002842:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= EXTI_IMR_MR7;						// Activate interrupt using mask register 7
 8002844:	4a0a      	ldr	r2, [pc, #40]	; (8002870 <_Z12InitEncodersv+0x74>)
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <_Z12InitEncodersv+0x74>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800284e:	6013      	str	r3, [r2, #0]

	NVIC_SetPriority(EXTI9_5_IRQn, 3);
 8002850:	2103      	movs	r1, #3
 8002852:	2017      	movs	r0, #23
 8002854:	f7ff fd7e 	bl	8002354 <NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002858:	2017      	movs	r0, #23
 800285a:	f7ff fd61 	bl	8002320 <NVIC_EnableIRQ>
}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40023800 	.word	0x40023800
 8002868:	40020000 	.word	0x40020000
 800286c:	40013800 	.word	0x40013800
 8002870:	40013c00 	.word	0x40013c00

08002874 <_ZN3LcdC1Ev>:
	uint8_t Height;   /*!< Font height in pixels */
	const uint16_t *data; /*!< Pointer to data font data array */
} FontDef_t;


class Lcd {
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	701a      	strb	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	22f0      	movs	r2, #240	; 0xf0
 8002886:	805a      	strh	r2, [r3, #2]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800288e:	809a      	strh	r2, [r3, #4]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a0d      	ldr	r2, [pc, #52]	; (80028c8 <_ZN3LcdC1Ev+0x54>)
 8002894:	3308      	adds	r3, #8
 8002896:	e892 0003 	ldmia.w	r2, {r0, r1}
 800289a:	e883 0003 	stmia.w	r3, {r0, r1}
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a0a      	ldr	r2, [pc, #40]	; (80028cc <_ZN3LcdC1Ev+0x58>)
 80028a2:	3310      	adds	r3, #16
 80028a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028a8:	e883 0003 	stmia.w	r3, {r0, r1}
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a08      	ldr	r2, [pc, #32]	; (80028d0 <_ZN3LcdC1Ev+0x5c>)
 80028b0:	3318      	adds	r3, #24
 80028b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028b6:	e883 0003 	stmia.w	r3, {r0, r1}
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4618      	mov	r0, r3
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	08006230 	.word	0x08006230
 80028cc:	08006238 	.word	0x08006238
 80028d0:	08006240 	.word	0x08006240

080028d4 <TIM3_IRQHandler>:


//	Interrupts: Use extern C to allow linker to find ISR
extern "C"
{
	void TIM3_IRQHandler(void) {
 80028d4:	b490      	push	{r4, r7}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0

		TIM3->SR &= ~TIM_SR_UIF;					// clear UIF flag
 80028da:	4a89      	ldr	r2, [pc, #548]	; (8002b00 <TIM3_IRQHandler+0x22c>)
 80028dc:	4b88      	ldr	r3, [pc, #544]	; (8002b00 <TIM3_IRQHandler+0x22c>)
 80028de:	8a1b      	ldrh	r3, [r3, #16]
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	f023 0301 	bic.w	r3, r3, #1
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	8213      	strh	r3, [r2, #16]

		if (FFTMode) {
 80028ea:	4b86      	ldr	r3, [pc, #536]	; (8002b04 <TIM3_IRQHandler+0x230>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d04d      	beq.n	8002990 <TIM3_IRQHandler+0xbc>
			if (capturePos == FFTSAMPLES) {
 80028f4:	4b84      	ldr	r3, [pc, #528]	; (8002b08 <TIM3_IRQHandler+0x234>)
 80028f6:	881b      	ldrh	r3, [r3, #0]
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028fe:	bf0c      	ite	eq
 8002900:	2301      	moveq	r3, #1
 8002902:	2300      	movne	r3, #0
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d009      	beq.n	800291e <TIM3_IRQHandler+0x4a>
				dataAvailable[captureBufferNumber] = true;
 800290a:	4b80      	ldr	r3, [pc, #512]	; (8002b0c <TIM3_IRQHandler+0x238>)
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	b2db      	uxtb	r3, r3
 8002910:	461a      	mov	r2, r3
 8002912:	4b7f      	ldr	r3, [pc, #508]	; (8002b10 <TIM3_IRQHandler+0x23c>)
 8002914:	2101      	movs	r1, #1
 8002916:	5499      	strb	r1, [r3, r2]
				capturing = false;
 8002918:	4b7e      	ldr	r3, [pc, #504]	; (8002b14 <TIM3_IRQHandler+0x240>)
 800291a:	2200      	movs	r2, #0
 800291c:	701a      	strb	r2, [r3, #0]
			}

			if (capturing) {
 800291e:	4b7d      	ldr	r3, [pc, #500]	; (8002b14 <TIM3_IRQHandler+0x240>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	f000 81d5 	beq.w	8002cd4 <TIM3_IRQHandler+0x400>
				// For FFT Mode we want a value between +- 2047
				FFTBuffer[captureBufferNumber][capturePos] = 2047 - ((float)(ADC_array[0] + ADC_array[2] + ADC_array[4] + ADC_array[6]) / 4);
 800292a:	4b78      	ldr	r3, [pc, #480]	; (8002b0c <TIM3_IRQHandler+0x238>)
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	b2db      	uxtb	r3, r3
 8002930:	4618      	mov	r0, r3
 8002932:	4b75      	ldr	r3, [pc, #468]	; (8002b08 <TIM3_IRQHandler+0x234>)
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	b29b      	uxth	r3, r3
 8002938:	4619      	mov	r1, r3
 800293a:	4b77      	ldr	r3, [pc, #476]	; (8002b18 <TIM3_IRQHandler+0x244>)
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	b29b      	uxth	r3, r3
 8002940:	461a      	mov	r2, r3
 8002942:	4b75      	ldr	r3, [pc, #468]	; (8002b18 <TIM3_IRQHandler+0x244>)
 8002944:	889b      	ldrh	r3, [r3, #4]
 8002946:	b29b      	uxth	r3, r3
 8002948:	4413      	add	r3, r2
 800294a:	4a73      	ldr	r2, [pc, #460]	; (8002b18 <TIM3_IRQHandler+0x244>)
 800294c:	8912      	ldrh	r2, [r2, #8]
 800294e:	b292      	uxth	r2, r2
 8002950:	4413      	add	r3, r2
 8002952:	4a71      	ldr	r2, [pc, #452]	; (8002b18 <TIM3_IRQHandler+0x244>)
 8002954:	8992      	ldrh	r2, [r2, #12]
 8002956:	b292      	uxth	r2, r2
 8002958:	4413      	add	r3, r2
 800295a:	ee07 3a90 	vmov	s15, r3
 800295e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002962:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002966:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800296a:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8002b1c <TIM3_IRQHandler+0x248>
 800296e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002972:	4a6b      	ldr	r2, [pc, #428]	; (8002b20 <TIM3_IRQHandler+0x24c>)
 8002974:	0243      	lsls	r3, r0, #9
 8002976:	440b      	add	r3, r1
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	4413      	add	r3, r2
 800297c:	edc3 7a00 	vstr	s15, [r3]
				capturePos ++;
 8002980:	4b61      	ldr	r3, [pc, #388]	; (8002b08 <TIM3_IRQHandler+0x234>)
 8002982:	881b      	ldrh	r3, [r3, #0]
 8002984:	b29b      	uxth	r3, r3
 8002986:	3301      	adds	r3, #1
 8002988:	b29a      	uxth	r2, r3
 800298a:	4b5f      	ldr	r3, [pc, #380]	; (8002b08 <TIM3_IRQHandler+0x234>)
 800298c:	801a      	strh	r2, [r3, #0]
			if (capturing)	capturedSamples[captureBufferNumber]++;
			else 			bufferSamples++;

			oldAdcA = adcA;
		}
	}
 800298e:	e1a1      	b.n	8002cd4 <TIM3_IRQHandler+0x400>
			adcA = (((float)(ADC_array[0] + ADC_array[2] + ADC_array[4] + ADC_array[6]) / 4) / 4096 * 240) - VertOffsetA;
 8002990:	4b61      	ldr	r3, [pc, #388]	; (8002b18 <TIM3_IRQHandler+0x244>)
 8002992:	881b      	ldrh	r3, [r3, #0]
 8002994:	b29b      	uxth	r3, r3
 8002996:	461a      	mov	r2, r3
 8002998:	4b5f      	ldr	r3, [pc, #380]	; (8002b18 <TIM3_IRQHandler+0x244>)
 800299a:	889b      	ldrh	r3, [r3, #4]
 800299c:	b29b      	uxth	r3, r3
 800299e:	4413      	add	r3, r2
 80029a0:	4a5d      	ldr	r2, [pc, #372]	; (8002b18 <TIM3_IRQHandler+0x244>)
 80029a2:	8912      	ldrh	r2, [r2, #8]
 80029a4:	b292      	uxth	r2, r2
 80029a6:	4413      	add	r3, r2
 80029a8:	4a5b      	ldr	r2, [pc, #364]	; (8002b18 <TIM3_IRQHandler+0x244>)
 80029aa:	8992      	ldrh	r2, [r2, #12]
 80029ac:	b292      	uxth	r2, r2
 80029ae:	4413      	add	r3, r2
 80029b0:	ee07 3a90 	vmov	s15, r3
 80029b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029b8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80029bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029c0:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002b24 <TIM3_IRQHandler+0x250>
 80029c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029c8:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8002b28 <TIM3_IRQHandler+0x254>
 80029cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029d0:	4b56      	ldr	r3, [pc, #344]	; (8002b2c <TIM3_IRQHandler+0x258>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	ee07 3a90 	vmov	s15, r3
 80029d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029e4:	edc7 7a01 	vstr	s15, [r7, #4]
 80029e8:	88bb      	ldrh	r3, [r7, #4]
 80029ea:	b29a      	uxth	r2, r3
 80029ec:	4b50      	ldr	r3, [pc, #320]	; (8002b30 <TIM3_IRQHandler+0x25c>)
 80029ee:	801a      	strh	r2, [r3, #0]
			adcB = (((float)(ADC_array[1] + ADC_array[3] + ADC_array[5] + ADC_array[7]) / 4) / 4096 * 240) - VertOffsetB;
 80029f0:	4b49      	ldr	r3, [pc, #292]	; (8002b18 <TIM3_IRQHandler+0x244>)
 80029f2:	885b      	ldrh	r3, [r3, #2]
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	4b47      	ldr	r3, [pc, #284]	; (8002b18 <TIM3_IRQHandler+0x244>)
 80029fa:	88db      	ldrh	r3, [r3, #6]
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	4413      	add	r3, r2
 8002a00:	4a45      	ldr	r2, [pc, #276]	; (8002b18 <TIM3_IRQHandler+0x244>)
 8002a02:	8952      	ldrh	r2, [r2, #10]
 8002a04:	b292      	uxth	r2, r2
 8002a06:	4413      	add	r3, r2
 8002a08:	4a43      	ldr	r2, [pc, #268]	; (8002b18 <TIM3_IRQHandler+0x244>)
 8002a0a:	89d2      	ldrh	r2, [r2, #14]
 8002a0c:	b292      	uxth	r2, r2
 8002a0e:	4413      	add	r3, r2
 8002a10:	ee07 3a90 	vmov	s15, r3
 8002a14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a18:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002a1c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a20:	eddf 6a40 	vldr	s13, [pc, #256]	; 8002b24 <TIM3_IRQHandler+0x250>
 8002a24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a28:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002b28 <TIM3_IRQHandler+0x254>
 8002a2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a30:	4b40      	ldr	r3, [pc, #256]	; (8002b34 <TIM3_IRQHandler+0x260>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	ee07 3a90 	vmov	s15, r3
 8002a38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a44:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a48:	88bb      	ldrh	r3, [r7, #4]
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	4b3a      	ldr	r3, [pc, #232]	; (8002b38 <TIM3_IRQHandler+0x264>)
 8002a4e:	801a      	strh	r2, [r3, #0]
			if (!capturing && (!drawing || captureBufferNumber != drawBufferNumber) && (oscFree || (bufferSamples > trigger.x && oldAdcA < trigger.y && adcA >= trigger.y))) {
 8002a50:	4b30      	ldr	r3, [pc, #192]	; (8002b14 <TIM3_IRQHandler+0x240>)
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	f083 0301 	eor.w	r3, r3, #1
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d02e      	beq.n	8002abe <TIM3_IRQHandler+0x1ea>
 8002a60:	4b36      	ldr	r3, [pc, #216]	; (8002b3c <TIM3_IRQHandler+0x268>)
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	f083 0301 	eor.w	r3, r3, #1
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d107      	bne.n	8002a80 <TIM3_IRQHandler+0x1ac>
 8002a70:	4b26      	ldr	r3, [pc, #152]	; (8002b0c <TIM3_IRQHandler+0x238>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	4b32      	ldr	r3, [pc, #200]	; (8002b40 <TIM3_IRQHandler+0x26c>)
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d01e      	beq.n	8002abe <TIM3_IRQHandler+0x1ea>
 8002a80:	4b30      	ldr	r3, [pc, #192]	; (8002b44 <TIM3_IRQHandler+0x270>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d117      	bne.n	8002aba <TIM3_IRQHandler+0x1e6>
 8002a8a:	4b2f      	ldr	r3, [pc, #188]	; (8002b48 <TIM3_IRQHandler+0x274>)
 8002a8c:	881b      	ldrh	r3, [r3, #0]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	461a      	mov	r2, r3
 8002a92:	4b2e      	ldr	r3, [pc, #184]	; (8002b4c <TIM3_IRQHandler+0x278>)
 8002a94:	881b      	ldrh	r3, [r3, #0]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	dd11      	ble.n	8002abe <TIM3_IRQHandler+0x1ea>
 8002a9a:	4b2d      	ldr	r3, [pc, #180]	; (8002b50 <TIM3_IRQHandler+0x27c>)
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4b2a      	ldr	r3, [pc, #168]	; (8002b4c <TIM3_IRQHandler+0x278>)
 8002aa4:	885b      	ldrh	r3, [r3, #2]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	da09      	bge.n	8002abe <TIM3_IRQHandler+0x1ea>
 8002aaa:	4b21      	ldr	r3, [pc, #132]	; (8002b30 <TIM3_IRQHandler+0x25c>)
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	4b26      	ldr	r3, [pc, #152]	; (8002b4c <TIM3_IRQHandler+0x278>)
 8002ab4:	885b      	ldrh	r3, [r3, #2]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	db01      	blt.n	8002abe <TIM3_IRQHandler+0x1ea>
 8002aba:	2301      	movs	r3, #1
 8002abc:	e000      	b.n	8002ac0 <TIM3_IRQHandler+0x1ec>
 8002abe:	2300      	movs	r3, #0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	f000 8083 	beq.w	8002bcc <TIM3_IRQHandler+0x2f8>
				capturing = true;
 8002ac6:	4b13      	ldr	r3, [pc, #76]	; (8002b14 <TIM3_IRQHandler+0x240>)
 8002ac8:	2201      	movs	r2, #1
 8002aca:	701a      	strb	r2, [r3, #0]
				if (oscFree) {										// free running mode
 8002acc:	4b1d      	ldr	r3, [pc, #116]	; (8002b44 <TIM3_IRQHandler+0x270>)
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d042      	beq.n	8002b5c <TIM3_IRQHandler+0x288>
					capturePos = 0;
 8002ad6:	4b0c      	ldr	r3, [pc, #48]	; (8002b08 <TIM3_IRQHandler+0x234>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	801a      	strh	r2, [r3, #0]
					drawOffset[captureBufferNumber] = 0;
 8002adc:	4b0b      	ldr	r3, [pc, #44]	; (8002b0c <TIM3_IRQHandler+0x238>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	4b1b      	ldr	r3, [pc, #108]	; (8002b54 <TIM3_IRQHandler+0x280>)
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					capturedSamples[captureBufferNumber] = -1;
 8002aec:	4b07      	ldr	r3, [pc, #28]	; (8002b0c <TIM3_IRQHandler+0x238>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	461a      	mov	r2, r3
 8002af4:	4b18      	ldr	r3, [pc, #96]	; (8002b58 <TIM3_IRQHandler+0x284>)
 8002af6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002afa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8002afe:	e065      	b.n	8002bcc <TIM3_IRQHandler+0x2f8>
 8002b00:	40000400 	.word	0x40000400
 8002b04:	20000002 	.word	0x20000002
 8002b08:	20001ac0 	.word	0x20001ac0
 8002b0c:	20001abe 	.word	0x20001abe
 8002b10:	20001acc 	.word	0x20001acc
 8002b14:	20001abc 	.word	0x20001abc
 8002b18:	200000a0 	.word	0x200000a0
 8002b1c:	44ffe000 	.word	0x44ffe000
 8002b20:	20001ad8 	.word	0x20001ad8
 8002b24:	45800000 	.word	0x45800000
 8002b28:	43700000 	.word	0x43700000
 8002b2c:	20000000 	.word	0x20000000
 8002b30:	200010b0 	.word	0x200010b0
 8002b34:	20000001 	.word	0x20000001
 8002b38:	200010b4 	.word	0x200010b4
 8002b3c:	20001abd 	.word	0x20001abd
 8002b40:	20001abf 	.word	0x20001abf
 8002b44:	20001ad5 	.word	0x20001ad5
 8002b48:	20001ac4 	.word	0x20001ac4
 8002b4c:	20000004 	.word	0x20000004
 8002b50:	200010b2 	.word	0x200010b2
 8002b54:	20001ac8 	.word	0x20001ac8
 8002b58:	20001ad0 	.word	0x20001ad0
					drawOffset[captureBufferNumber] = capturePos - trigger.x;
 8002b5c:	4b60      	ldr	r3, [pc, #384]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	4619      	mov	r1, r3
 8002b64:	4b5f      	ldr	r3, [pc, #380]	; (8002ce4 <TIM3_IRQHandler+0x410>)
 8002b66:	881b      	ldrh	r3, [r3, #0]
 8002b68:	b29a      	uxth	r2, r3
 8002b6a:	4b5f      	ldr	r3, [pc, #380]	; (8002ce8 <TIM3_IRQHandler+0x414>)
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	b21a      	sxth	r2, r3
 8002b74:	4b5d      	ldr	r3, [pc, #372]	; (8002cec <TIM3_IRQHandler+0x418>)
 8002b76:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
					if (drawOffset[captureBufferNumber] < 0)	drawOffset[captureBufferNumber] += OSCWIDTH;
 8002b7a:	4b59      	ldr	r3, [pc, #356]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	461a      	mov	r2, r3
 8002b82:	4b5a      	ldr	r3, [pc, #360]	; (8002cec <TIM3_IRQHandler+0x418>)
 8002b84:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b88:	b21b      	sxth	r3, r3
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	0bdb      	lsrs	r3, r3, #15
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d010      	beq.n	8002bb6 <TIM3_IRQHandler+0x2e2>
 8002b94:	4b52      	ldr	r3, [pc, #328]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4b53      	ldr	r3, [pc, #332]	; (8002cec <TIM3_IRQHandler+0x418>)
 8002ba0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002ba4:	b21b      	sxth	r3, r3
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	b219      	sxth	r1, r3
 8002bb0:	4b4e      	ldr	r3, [pc, #312]	; (8002cec <TIM3_IRQHandler+0x418>)
 8002bb2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					capturedSamples[captureBufferNumber] = trigger.x - 1;	// used to check if a sample is ready to be drawn
 8002bb6:	4b4a      	ldr	r3, [pc, #296]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4b4a      	ldr	r3, [pc, #296]	; (8002ce8 <TIM3_IRQHandler+0x414>)
 8002bc0:	881b      	ldrh	r3, [r3, #0]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	b299      	uxth	r1, r3
 8002bc6:	4b4a      	ldr	r3, [pc, #296]	; (8002cf0 <TIM3_IRQHandler+0x41c>)
 8002bc8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			if (capturing && capturedSamples[captureBufferNumber] == OSCWIDTH - 1) {
 8002bcc:	4b49      	ldr	r3, [pc, #292]	; (8002cf4 <TIM3_IRQHandler+0x420>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00d      	beq.n	8002bf2 <TIM3_IRQHandler+0x31e>
 8002bd6:	4b42      	ldr	r3, [pc, #264]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4b44      	ldr	r3, [pc, #272]	; (8002cf0 <TIM3_IRQHandler+0x41c>)
 8002be0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	f240 123f 	movw	r2, #319	; 0x13f
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d101      	bne.n	8002bf2 <TIM3_IRQHandler+0x31e>
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e000      	b.n	8002bf4 <TIM3_IRQHandler+0x320>
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d010      	beq.n	8002c1a <TIM3_IRQHandler+0x346>
				captureBufferNumber = captureBufferNumber == 1 ? 0 : 1;		// switch the capture buffer
 8002bf8:	4b39      	ldr	r3, [pc, #228]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	bf14      	ite	ne
 8002c02:	2301      	movne	r3, #1
 8002c04:	2300      	moveq	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4b35      	ldr	r3, [pc, #212]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002c0c:	701a      	strb	r2, [r3, #0]
				bufferSamples = 0;			// stores number of samples captured since switching buffers to ensure triggered mode works correctly
 8002c0e:	4b3a      	ldr	r3, [pc, #232]	; (8002cf8 <TIM3_IRQHandler+0x424>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	801a      	strh	r2, [r3, #0]
				capturing = false;
 8002c14:	4b37      	ldr	r3, [pc, #220]	; (8002cf4 <TIM3_IRQHandler+0x420>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	701a      	strb	r2, [r3, #0]
			OscBufferA[captureBufferNumber][capturePos] = adcA;
 8002c1a:	4b31      	ldr	r3, [pc, #196]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	4619      	mov	r1, r3
 8002c22:	4b30      	ldr	r3, [pc, #192]	; (8002ce4 <TIM3_IRQHandler+0x410>)
 8002c24:	881b      	ldrh	r3, [r3, #0]
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	461c      	mov	r4, r3
 8002c2a:	4b34      	ldr	r3, [pc, #208]	; (8002cfc <TIM3_IRQHandler+0x428>)
 8002c2c:	881b      	ldrh	r3, [r3, #0]
 8002c2e:	b298      	uxth	r0, r3
 8002c30:	4a33      	ldr	r2, [pc, #204]	; (8002d00 <TIM3_IRQHandler+0x42c>)
 8002c32:	460b      	mov	r3, r1
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	440b      	add	r3, r1
 8002c38:	019b      	lsls	r3, r3, #6
 8002c3a:	4423      	add	r3, r4
 8002c3c:	4601      	mov	r1, r0
 8002c3e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			OscBufferB[captureBufferNumber][capturePos] = adcB;
 8002c42:	4b27      	ldr	r3, [pc, #156]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	4619      	mov	r1, r3
 8002c4a:	4b26      	ldr	r3, [pc, #152]	; (8002ce4 <TIM3_IRQHandler+0x410>)
 8002c4c:	881b      	ldrh	r3, [r3, #0]
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	461c      	mov	r4, r3
 8002c52:	4b2c      	ldr	r3, [pc, #176]	; (8002d04 <TIM3_IRQHandler+0x430>)
 8002c54:	881b      	ldrh	r3, [r3, #0]
 8002c56:	b298      	uxth	r0, r3
 8002c58:	4a2b      	ldr	r2, [pc, #172]	; (8002d08 <TIM3_IRQHandler+0x434>)
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	440b      	add	r3, r1
 8002c60:	019b      	lsls	r3, r3, #6
 8002c62:	4423      	add	r3, r4
 8002c64:	4601      	mov	r1, r0
 8002c66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if (capturePos == OSCWIDTH - 1)		capturePos = 0;
 8002c6a:	4b1e      	ldr	r3, [pc, #120]	; (8002ce4 <TIM3_IRQHandler+0x410>)
 8002c6c:	881b      	ldrh	r3, [r3, #0]
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	f240 123f 	movw	r2, #319	; 0x13f
 8002c74:	4293      	cmp	r3, r2
 8002c76:	bf0c      	ite	eq
 8002c78:	2301      	moveq	r3, #1
 8002c7a:	2300      	movne	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <TIM3_IRQHandler+0x3b6>
 8002c82:	4b18      	ldr	r3, [pc, #96]	; (8002ce4 <TIM3_IRQHandler+0x410>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	801a      	strh	r2, [r3, #0]
 8002c88:	e006      	b.n	8002c98 <TIM3_IRQHandler+0x3c4>
			else								capturePos++;
 8002c8a:	4b16      	ldr	r3, [pc, #88]	; (8002ce4 <TIM3_IRQHandler+0x410>)
 8002c8c:	881b      	ldrh	r3, [r3, #0]
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	3301      	adds	r3, #1
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	4b13      	ldr	r3, [pc, #76]	; (8002ce4 <TIM3_IRQHandler+0x410>)
 8002c96:	801a      	strh	r2, [r3, #0]
			if (capturing)	capturedSamples[captureBufferNumber]++;
 8002c98:	4b16      	ldr	r3, [pc, #88]	; (8002cf4 <TIM3_IRQHandler+0x420>)
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d00c      	beq.n	8002cbc <TIM3_IRQHandler+0x3e8>
 8002ca2:	4b0f      	ldr	r3, [pc, #60]	; (8002ce0 <TIM3_IRQHandler+0x40c>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	4a11      	ldr	r2, [pc, #68]	; (8002cf0 <TIM3_IRQHandler+0x41c>)
 8002caa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002cae:	b292      	uxth	r2, r2
 8002cb0:	3201      	adds	r2, #1
 8002cb2:	b291      	uxth	r1, r2
 8002cb4:	4a0e      	ldr	r2, [pc, #56]	; (8002cf0 <TIM3_IRQHandler+0x41c>)
 8002cb6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002cba:	e006      	b.n	8002cca <TIM3_IRQHandler+0x3f6>
			else 			bufferSamples++;
 8002cbc:	4b0e      	ldr	r3, [pc, #56]	; (8002cf8 <TIM3_IRQHandler+0x424>)
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <TIM3_IRQHandler+0x424>)
 8002cc8:	801a      	strh	r2, [r3, #0]
			oldAdcA = adcA;
 8002cca:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <TIM3_IRQHandler+0x428>)
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	4b0e      	ldr	r3, [pc, #56]	; (8002d0c <TIM3_IRQHandler+0x438>)
 8002cd2:	801a      	strh	r2, [r3, #0]
	}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bc90      	pop	{r4, r7}
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	20001abe 	.word	0x20001abe
 8002ce4:	20001ac0 	.word	0x20001ac0
 8002ce8:	20000004 	.word	0x20000004
 8002cec:	20001ac8 	.word	0x20001ac8
 8002cf0:	20001ad0 	.word	0x20001ad0
 8002cf4:	20001abc 	.word	0x20001abc
 8002cf8:	20001ac4 	.word	0x20001ac4
 8002cfc:	200010b0 	.word	0x200010b0
 8002d00:	200010b8 	.word	0x200010b8
 8002d04:	200010b4 	.word	0x200010b4
 8002d08:	200015b8 	.word	0x200015b8
 8002d0c:	200010b2 	.word	0x200010b2

08002d10 <EXTI9_5_IRQHandler>:

	// Encoder button
	void EXTI9_5_IRQHandler(void) {
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
		if (!(GPIOA->IDR & GPIO_IDR_IDR_7))				// Read PA7
 8002d14:	4b0c      	ldr	r3, [pc, #48]	; (8002d48 <EXTI9_5_IRQHandler+0x38>)
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	bf0c      	ite	eq
 8002d20:	2301      	moveq	r3, #1
 8002d22:	2300      	movne	r3, #0
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d002      	beq.n	8002d30 <EXTI9_5_IRQHandler+0x20>
			Encoder1Btn = true;
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <EXTI9_5_IRQHandler+0x3c>)
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	701a      	strb	r2, [r3, #0]

		EXTI->PR |= EXTI_PR_PR7;						// Clear interrupt pending
 8002d30:	4a07      	ldr	r2, [pc, #28]	; (8002d50 <EXTI9_5_IRQHandler+0x40>)
 8002d32:	4b07      	ldr	r3, [pc, #28]	; (8002d50 <EXTI9_5_IRQHandler+0x40>)
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d3a:	6153      	str	r3, [r2, #20]
	}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	40020000 	.word	0x40020000
 8002d4c:	20001ad4 	.word	0x20001ad4
 8002d50:	40013c00 	.word	0x40013c00

08002d54 <TIM4_IRQHandler>:

	//	Coverage timer
	void TIM4_IRQHandler(void) {
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
		TIM4->SR &= ~TIM_SR_UIF;						// clear UIF flag
 8002d58:	4a08      	ldr	r2, [pc, #32]	; (8002d7c <TIM4_IRQHandler+0x28>)
 8002d5a:	4b08      	ldr	r3, [pc, #32]	; (8002d7c <TIM4_IRQHandler+0x28>)
 8002d5c:	8a1b      	ldrh	r3, [r3, #16]
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	f023 0301 	bic.w	r3, r3, #1
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	8213      	strh	r3, [r2, #16]
		coverageTimer ++;
 8002d68:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <TIM4_IRQHandler+0x2c>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	4a04      	ldr	r2, [pc, #16]	; (8002d80 <TIM4_IRQHandler+0x2c>)
 8002d70:	6013      	str	r3, [r2, #0]
	}
 8002d72:	bf00      	nop
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	40000800 	.word	0x40000800
 8002d80:	200032d8 	.word	0x200032d8
 8002d84:	00000000 	.word	0x00000000

08002d88 <_Z11GenerateLUTv>:
}

// Generate Sine LUT
void GenerateLUT(void) {
 8002d88:	b590      	push	{r4, r7, lr}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
	for (int s = 0; s < LUTSIZE; s++){
 8002d8e:	2300      	movs	r3, #0
 8002d90:	607b      	str	r3, [r7, #4]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d98:	da32      	bge.n	8002e00 <_Z11GenerateLUTv+0x78>
		SineLUT[s] = sin(s * 2.0f * M_PI / LUTSIZE);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	ee07 3a90 	vmov	s15, r3
 8002da0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002da4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002da8:	ee17 0a90 	vmov	r0, s15
 8002dac:	f7fd fb84 	bl	80004b8 <__aeabi_f2d>
 8002db0:	a317      	add	r3, pc, #92	; (adr r3, 8002e10 <_Z11GenerateLUTv+0x88>)
 8002db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db6:	f7fd fbd3 	bl	8000560 <__aeabi_dmul>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	460c      	mov	r4, r1
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	4621      	mov	r1, r4
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <_Z11GenerateLUTv+0x80>)
 8002dc8:	f7fd fcf4 	bl	80007b4 <__aeabi_ddiv>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	460c      	mov	r4, r1
 8002dd0:	ec44 3b17 	vmov	d7, r3, r4
 8002dd4:	eeb0 0a47 	vmov.f32	s0, s14
 8002dd8:	eef0 0a67 	vmov.f32	s1, s15
 8002ddc:	f000 ffd8 	bl	8003d90 <sin>
 8002de0:	ec54 3b10 	vmov	r3, r4, d0
 8002de4:	4618      	mov	r0, r3
 8002de6:	4621      	mov	r1, r4
 8002de8:	f7fd fe92 	bl	8000b10 <__aeabi_d2f>
 8002dec:	4601      	mov	r1, r0
 8002dee:	4a07      	ldr	r2, [pc, #28]	; (8002e0c <_Z11GenerateLUTv+0x84>)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4413      	add	r3, r2
 8002df6:	6019      	str	r1, [r3, #0]
	for (int s = 0; s < LUTSIZE; s++){
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	607b      	str	r3, [r7, #4]
 8002dfe:	e7c8      	b.n	8002d92 <_Z11GenerateLUTv+0xa>
	}
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd90      	pop	{r4, r7, pc}
 8002e08:	40900000 	.word	0x40900000
 8002e0c:	200000b0 	.word	0x200000b0
 8002e10:	54442d18 	.word	0x54442d18
 8002e14:	400921fb 	.word	0x400921fb

08002e18 <_Z22ResetSampleAcquisitionv>:

void ResetSampleAcquisition() {
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
	TIM3->CR1 &= ~TIM_CR1_CEN;			// Disable the sample acquisiton timer
 8002e1e:	4a15      	ldr	r2, [pc, #84]	; (8002e74 <_Z22ResetSampleAcquisitionv+0x5c>)
 8002e20:	4b14      	ldr	r3, [pc, #80]	; (8002e74 <_Z22ResetSampleAcquisitionv+0x5c>)
 8002e22:	881b      	ldrh	r3, [r3, #0]
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	f023 0301 	bic.w	r3, r3, #1
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	8013      	strh	r3, [r2, #0]
	lcd.ScreenFill(LCD_BLACK);
 8002e2e:	2300      	movs	r3, #0
 8002e30:	80fb      	strh	r3, [r7, #6]
 8002e32:	1dbb      	adds	r3, r7, #6
 8002e34:	4619      	mov	r1, r3
 8002e36:	4810      	ldr	r0, [pc, #64]	; (8002e78 <_Z22ResetSampleAcquisitionv+0x60>)
 8002e38:	f7fe fd4a 	bl	80018d0 <_ZN3Lcd10ScreenFillERKt>
	capturing = drawing = false;
 8002e3c:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <_Z22ResetSampleAcquisitionv+0x64>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	701a      	strb	r2, [r3, #0]
 8002e42:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <_Z22ResetSampleAcquisitionv+0x68>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	701a      	strb	r2, [r3, #0]
	bufferSamples = capturePos = oldAdcA = 0;
 8002e48:	4b0e      	ldr	r3, [pc, #56]	; (8002e84 <_Z22ResetSampleAcquisitionv+0x6c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	801a      	strh	r2, [r3, #0]
 8002e4e:	2100      	movs	r1, #0
 8002e50:	4b0d      	ldr	r3, [pc, #52]	; (8002e88 <_Z22ResetSampleAcquisitionv+0x70>)
 8002e52:	460a      	mov	r2, r1
 8002e54:	801a      	strh	r2, [r3, #0]
 8002e56:	4b0d      	ldr	r3, [pc, #52]	; (8002e8c <_Z22ResetSampleAcquisitionv+0x74>)
 8002e58:	460a      	mov	r2, r1
 8002e5a:	801a      	strh	r2, [r3, #0]
	TIM3->CR1 |= TIM_CR1_CEN;			// Reenable the sample acquisiton timer
 8002e5c:	4a05      	ldr	r2, [pc, #20]	; (8002e74 <_Z22ResetSampleAcquisitionv+0x5c>)
 8002e5e:	4b05      	ldr	r3, [pc, #20]	; (8002e74 <_Z22ResetSampleAcquisitionv+0x5c>)
 8002e60:	881b      	ldrh	r3, [r3, #0]
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	f043 0301 	orr.w	r3, r3, #1
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	8013      	strh	r3, [r2, #0]
}
 8002e6c:	bf00      	nop
 8002e6e:	3708      	adds	r7, #8
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40000400 	.word	0x40000400
 8002e78:	200032e0 	.word	0x200032e0
 8002e7c:	20001abd 	.word	0x20001abd
 8002e80:	20001abc 	.word	0x20001abc
 8002e84:	200010b2 	.word	0x200010b2
 8002e88:	20001ac0 	.word	0x20001ac0
 8002e8c:	20001ac4 	.word	0x20001ac4

08002e90 <_ZSt5roundIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8002e90:	b590      	push	{r4, r7, lr}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f7fd fafb 	bl	8000494 <__aeabi_i2d>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	460c      	mov	r4, r1
 8002ea2:	ec44 3b10 	vmov	d0, r3, r4
 8002ea6:	f000 ff2d 	bl	8003d04 <round>
 8002eaa:	eeb0 7a40 	vmov.f32	s14, s0
 8002eae:	eef0 7a60 	vmov.f32	s15, s1
 8002eb2:	eeb0 0a47 	vmov.f32	s0, s14
 8002eb6:	eef0 0a67 	vmov.f32	s1, s15
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd90      	pop	{r4, r7, pc}

08002ec0 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8002ec0:	b5b0      	push	{r4, r5, r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	ed87 0a01 	vstr	s0, [r7, #4]
 8002eca:	6038      	str	r0, [r7, #0]
      return pow(__type(__x), __type(__y));
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f7fd faf3 	bl	80004b8 <__aeabi_f2d>
 8002ed2:	4604      	mov	r4, r0
 8002ed4:	460d      	mov	r5, r1
 8002ed6:	6838      	ldr	r0, [r7, #0]
 8002ed8:	f7fd fadc 	bl	8000494 <__aeabi_i2d>
 8002edc:	4602      	mov	r2, r0
 8002ede:	460b      	mov	r3, r1
 8002ee0:	ec43 2b11 	vmov	d1, r2, r3
 8002ee4:	ec45 4b10 	vmov	d0, r4, r5
 8002ee8:	f000 ff9a 	bl	8003e20 <pow>
 8002eec:	eeb0 7a40 	vmov.f32	s14, s0
 8002ef0:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002ef4:	eeb0 0a47 	vmov.f32	s0, s14
 8002ef8:	eef0 0a67 	vmov.f32	s1, s15
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002f04 <_Z3FFTPVf>:


// Fast fourier transform
void FFT(volatile float candSin[]) {
 8002f04:	b5b0      	push	{r4, r5, r7, lr}
 8002f06:	b09e      	sub	sp, #120	; 0x78
 8002f08:	af02      	add	r7, sp, #8
 8002f0a:	6078      	str	r0, [r7, #4]

	int bitReverse = 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	657b      	str	r3, [r7, #84]	; 0x54
		//candSin[i] = 4096 * ((2.0f * (FFTSAMPLES - i) / FFTSAMPLES) - 1);	// Saw Tooth
		//candSin[i] = i < (FFTSAMPLES / 2) ? 2047 : -2047;					// Square wave
	}*/

	// Bit reverse samples
	for (int i = 0; i < FFTSAMPLES; i++) {
 8002f10:	2300      	movs	r3, #0
 8002f12:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002f14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f1a:	da24      	bge.n	8002f66 <_Z3FFTPVf+0x62>
		// assembly bit reverses i and then rotates right to correct bit length
		asm("rbit %[result], %[value]\n\t"
			"ror %[result], %[shift]"
			: [result] "=r" (bitReverse) : [value] "r" (i), [shift] "r" (32 - FFTbits));
 8002f1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f1e:	2217      	movs	r2, #23
 8002f20:	fa93 f3a3 	rbit	r3, r3
 8002f24:	fa63 f302 	ror.w	r3, r3, r2
 8002f28:	657b      	str	r3, [r7, #84]	; 0x54

		if (bitReverse > i) {
 8002f2a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002f2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	dd15      	ble.n	8002f5e <_Z3FFTPVf+0x5a>
			// bit reverse samples
			float temp = candSin[i];
 8002f32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	4413      	add	r3, r2
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	653b      	str	r3, [r7, #80]	; 0x50
			candSin[i] = candSin[bitReverse];
 8002f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	4413      	add	r3, r2
 8002f46:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002f48:	0092      	lsls	r2, r2, #2
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	440a      	add	r2, r1
 8002f4e:	6812      	ldr	r2, [r2, #0]
 8002f50:	601a      	str	r2, [r3, #0]
			candSin[bitReverse] = temp;
 8002f52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	4413      	add	r3, r2
 8002f5a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002f5c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < FFTSAMPLES; i++) {
 8002f5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f60:	3301      	adds	r3, #1
 8002f62:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002f64:	e7d6      	b.n	8002f14 <_Z3FFTPVf+0x10>
		}
	}


	// Step through each column in the butterfly diagram
	int node = 1;
 8002f66:	2301      	movs	r3, #1
 8002f68:	66bb      	str	r3, [r7, #104]	; 0x68
	while (node < FFTSAMPLES) {
 8002f6a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f70:	f280 80ec 	bge.w	800314c <_Z3FFTPVf+0x248>

		if (node == 1) {
 8002f74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d142      	bne.n	8003000 <_Z3FFTPVf+0xfc>
			// for the first loop the sine and cosine values will be 1 and 0 in all cases, simplifying the logic
			for (int p1 = 0; p1 < FFTSAMPLES; p1 += 2) {
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	667b      	str	r3, [r7, #100]	; 0x64
 8002f7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f84:	f280 80de 	bge.w	8003144 <_Z3FFTPVf+0x240>
				int p2 = p1 + node;
 8002f88:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002f8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f8c:	4413      	add	r3, r2
 8002f8e:	64fb      	str	r3, [r7, #76]	; 0x4c

				float sinP2 = candSin[p2];
 8002f90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	4413      	add	r3, r2
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	64bb      	str	r3, [r7, #72]	; 0x48

				candSin[p2] = candSin[p1] - sinP2;
 8002f9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002fa6:	0092      	lsls	r2, r2, #2
 8002fa8:	6879      	ldr	r1, [r7, #4]
 8002faa:	440a      	add	r2, r1
 8002fac:	ed92 7a00 	vldr	s14, [r2]
 8002fb0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fb8:	edc3 7a00 	vstr	s15, [r3]
				candCos[p2] = 0;
 8002fbc:	4aaf      	ldr	r2, [pc, #700]	; (800327c <_Z3FFTPVf+0x378>)
 8002fbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4413      	add	r3, r2
 8002fc4:	f04f 0200 	mov.w	r2, #0
 8002fc8:	601a      	str	r2, [r3, #0]
				candSin[p1] = candSin[p1] + sinP2;
 8002fca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002fd4:	0092      	lsls	r2, r2, #2
 8002fd6:	6879      	ldr	r1, [r7, #4]
 8002fd8:	440a      	add	r2, r1
 8002fda:	ed92 7a00 	vldr	s14, [r2]
 8002fde:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002fe2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fe6:	edc3 7a00 	vstr	s15, [r3]
				candCos[p1] = 0;
 8002fea:	4aa4      	ldr	r2, [pc, #656]	; (800327c <_Z3FFTPVf+0x378>)
 8002fec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	4413      	add	r3, r2
 8002ff2:	f04f 0200 	mov.w	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
			for (int p1 = 0; p1 < FFTSAMPLES; p1 += 2) {
 8002ff8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ffa:	3302      	adds	r3, #2
 8002ffc:	667b      	str	r3, [r7, #100]	; 0x64
 8002ffe:	e7be      	b.n	8002f7e <_Z3FFTPVf+0x7a>
			}
		} else {
			// Step through each value of the W function
			for (int Wx = 0; Wx < node; Wx++) {
 8003000:	2300      	movs	r3, #0
 8003002:	663b      	str	r3, [r7, #96]	; 0x60
 8003004:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003006:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003008:	429a      	cmp	r2, r3
 800300a:	f280 809b 	bge.w	8003144 <_Z3FFTPVf+0x240>
				// Use Sine LUT to generate sine and cosine values faster than sine or cosine functions
				int b = std::round(Wx * LUTSIZE / (2 * node));
 800300e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003010:	029a      	lsls	r2, r3, #10
 8003012:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	fb92 f3f3 	sdiv	r3, r2, r3
 800301a:	4618      	mov	r0, r3
 800301c:	f7ff ff38 	bl	8002e90 <_ZSt5roundIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8003020:	ec54 3b10 	vmov	r3, r4, d0
 8003024:	4618      	mov	r0, r3
 8003026:	4621      	mov	r1, r4
 8003028:	f7fd fd4a 	bl	8000ac0 <__aeabi_d2iz>
 800302c:	4603      	mov	r3, r0
 800302e:	647b      	str	r3, [r7, #68]	; 0x44
				float s = SineLUT[b];
 8003030:	4a93      	ldr	r2, [pc, #588]	; (8003280 <_Z3FFTPVf+0x37c>)
 8003032:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	4413      	add	r3, r2
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	643b      	str	r3, [r7, #64]	; 0x40
				float c = SineLUT[b + LUTSIZE / 4 % LUTSIZE];
 800303c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800303e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003042:	4a8f      	ldr	r2, [pc, #572]	; (8003280 <_Z3FFTPVf+0x37c>)
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	63fb      	str	r3, [r7, #60]	; 0x3c

				// replace pairs of nodes with updated values
				for (int p1 = Wx; p1 < FFTSAMPLES; p1 += node * 2) {
 800304c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800304e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003050:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003052:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003056:	da71      	bge.n	800313c <_Z3FFTPVf+0x238>
					int p2 = p1 + node;
 8003058:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800305a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800305c:	4413      	add	r3, r2
 800305e:	63bb      	str	r3, [r7, #56]	; 0x38

					float sinP1 = candSin[p1];
 8003060:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	4413      	add	r3, r2
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	637b      	str	r3, [r7, #52]	; 0x34
					float cosP1 = candCos[p1];
 800306c:	4a83      	ldr	r2, [pc, #524]	; (800327c <_Z3FFTPVf+0x378>)
 800306e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	633b      	str	r3, [r7, #48]	; 0x30
					float sinP2 = candSin[p2];
 8003078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	4413      	add	r3, r2
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	62fb      	str	r3, [r7, #44]	; 0x2c
					float cosP2 = candCos[p2];
 8003084:	4a7d      	ldr	r2, [pc, #500]	; (800327c <_Z3FFTPVf+0x378>)
 8003086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	4413      	add	r3, r2
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	62bb      	str	r3, [r7, #40]	; 0x28

					float t1 = c * sinP2 - s * cosP2;
 8003090:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003094:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003098:	ee27 7a27 	vmul.f32	s14, s14, s15
 800309c:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80030a0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80030a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ac:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
					float t2 = c * cosP2 + s * sinP2;
 80030b0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80030b4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80030b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030bc:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80030c0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80030c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030cc:	edc7 7a08 	vstr	s15, [r7, #32]

					candSin[p2] = sinP1 - t1;
 80030d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	4413      	add	r3, r2
 80030d8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80030dc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80030e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030e4:	edc3 7a00 	vstr	s15, [r3]
					candCos[p2] = cosP1 - t2;
 80030e8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80030ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80030f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030f4:	4a61      	ldr	r2, [pc, #388]	; (800327c <_Z3FFTPVf+0x378>)
 80030f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4413      	add	r3, r2
 80030fc:	edc3 7a00 	vstr	s15, [r3]
					candSin[p1] = sinP1 + t1;
 8003100:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	4413      	add	r3, r2
 8003108:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800310c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003110:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003114:	edc3 7a00 	vstr	s15, [r3]
					candCos[p1] = cosP1 + t2;
 8003118:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800311c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003124:	4a55      	ldr	r2, [pc, #340]	; (800327c <_Z3FFTPVf+0x378>)
 8003126:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	edc3 7a00 	vstr	s15, [r3]
				for (int p1 = Wx; p1 < FFTSAMPLES; p1 += node * 2) {
 8003130:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003136:	4413      	add	r3, r2
 8003138:	65fb      	str	r3, [r7, #92]	; 0x5c
 800313a:	e789      	b.n	8003050 <_Z3FFTPVf+0x14c>
			for (int Wx = 0; Wx < node; Wx++) {
 800313c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800313e:	3301      	adds	r3, #1
 8003140:	663b      	str	r3, [r7, #96]	; 0x60
 8003142:	e75f      	b.n	8003004 <_Z3FFTPVf+0x100>
				}
			}
		}
		node = node * 2;
 8003144:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	66bb      	str	r3, [r7, #104]	; 0x68
	while (node < FFTSAMPLES) {
 800314a:	e70e      	b.n	8002f6a <_Z3FFTPVf+0x66>
	}

	// Combine sine and cosines to get amplitudes
	constexpr float FFTWidth = (float)OSCWIDTH / (FFTSAMPLES / 2);
 800314c:	4b4d      	ldr	r3, [pc, #308]	; (8003284 <_Z3FFTPVf+0x380>)
 800314e:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 1; i <= FFTSAMPLES / 2; i++) {
 8003150:	2301      	movs	r3, #1
 8003152:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8003156:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800315a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800315e:	f300 8088 	bgt.w	8003272 <_Z3FFTPVf+0x36e>

		uint16_t left = FFTWidth * (i - 1);
 8003162:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8003166:	3b01      	subs	r3, #1
 8003168:	ee07 3a90 	vmov	s15, r3
 800316c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003170:	eeb7 7a04 	vmov.f32	s14, #116	; 0x3fa00000  1.250
 8003174:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003178:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800317c:	edc7 7a00 	vstr	s15, [r7]
 8003180:	883b      	ldrh	r3, [r7, #0]
 8003182:	837b      	strh	r3, [r7, #26]
		float x = std::sqrt(std::pow(candSin[i], 2) + std::pow(candCos[i], 2));
 8003184:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	4413      	add	r3, r2
 800318e:	edd3 7a00 	vldr	s15, [r3]
 8003192:	2002      	movs	r0, #2
 8003194:	eeb0 0a67 	vmov.f32	s0, s15
 8003198:	f7ff fe92 	bl	8002ec0 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800319c:	ec55 4b10 	vmov	r4, r5, d0
 80031a0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80031a4:	4a35      	ldr	r2, [pc, #212]	; (800327c <_Z3FFTPVf+0x378>)
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	4413      	add	r3, r2
 80031aa:	edd3 7a00 	vldr	s15, [r3]
 80031ae:	2002      	movs	r0, #2
 80031b0:	eeb0 0a67 	vmov.f32	s0, s15
 80031b4:	f7ff fe84 	bl	8002ec0 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80031b8:	ec53 2b10 	vmov	r2, r3, d0
 80031bc:	4620      	mov	r0, r4
 80031be:	4629      	mov	r1, r5
 80031c0:	f7fd f81c 	bl	80001fc <__adddf3>
 80031c4:	4603      	mov	r3, r0
 80031c6:	460c      	mov	r4, r1
 80031c8:	ec44 3b17 	vmov	d7, r3, r4
 80031cc:	eeb0 0a47 	vmov.f32	s0, s14
 80031d0:	eef0 0a67 	vmov.f32	s1, s15
 80031d4:	f000 ff9c 	bl	8004110 <sqrt>
 80031d8:	ec54 3b10 	vmov	r3, r4, d0
 80031dc:	4618      	mov	r0, r3
 80031de:	4621      	mov	r1, r4
 80031e0:	f7fd fc96 	bl	8000b10 <__aeabi_d2f>
 80031e4:	4603      	mov	r3, r0
 80031e6:	617b      	str	r3, [r7, #20]
		uint16_t top = 239 * (1 - (x / (512 * FFTSAMPLES)));
 80031e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80031ec:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003288 <_Z3FFTPVf+0x384>
 80031f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80031f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031fc:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800328c <_Z3FFTPVf+0x388>
 8003200:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003204:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003208:	edc7 7a00 	vstr	s15, [r7]
 800320c:	883b      	ldrh	r3, [r7, #0]
 800320e:	827b      	strh	r3, [r7, #18]
		uint16_t x1 = left + FFTWidth;
 8003210:	8b7b      	ldrh	r3, [r7, #26]
 8003212:	ee07 3a90 	vmov	s15, r3
 8003216:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800321a:	eeb7 7a04 	vmov.f32	s14, #116	; 0x3fa00000  1.250
 800321e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003222:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003226:	edc7 7a00 	vstr	s15, [r7]
 800322a:	883b      	ldrh	r3, [r7, #0]
 800322c:	823b      	strh	r3, [r7, #16]

		lcd.ColourFill(left, 0, x1, top, LCD_BLACK);
 800322e:	2300      	movs	r3, #0
 8003230:	81bb      	strh	r3, [r7, #12]
 8003232:	8a3a      	ldrh	r2, [r7, #16]
 8003234:	8b79      	ldrh	r1, [r7, #26]
 8003236:	f107 030c 	add.w	r3, r7, #12
 800323a:	9301      	str	r3, [sp, #4]
 800323c:	8a7b      	ldrh	r3, [r7, #18]
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	4613      	mov	r3, r2
 8003242:	2200      	movs	r2, #0
 8003244:	4812      	ldr	r0, [pc, #72]	; (8003290 <_Z3FFTPVf+0x38c>)
 8003246:	f7fe fb5d 	bl	8001904 <_ZN3Lcd10ColourFillEttttRKt>
		lcd.ColourFill(left, top, x1, 239, LCD_BLUE);
 800324a:	231f      	movs	r3, #31
 800324c:	81fb      	strh	r3, [r7, #14]
 800324e:	8a38      	ldrh	r0, [r7, #16]
 8003250:	8a7a      	ldrh	r2, [r7, #18]
 8003252:	8b79      	ldrh	r1, [r7, #26]
 8003254:	f107 030e 	add.w	r3, r7, #14
 8003258:	9301      	str	r3, [sp, #4]
 800325a:	23ef      	movs	r3, #239	; 0xef
 800325c:	9300      	str	r3, [sp, #0]
 800325e:	4603      	mov	r3, r0
 8003260:	480b      	ldr	r0, [pc, #44]	; (8003290 <_Z3FFTPVf+0x38c>)
 8003262:	f7fe fb4f 	bl	8001904 <_ZN3Lcd10ColourFillEttttRKt>
	for (uint16_t i = 1; i <= FFTSAMPLES / 2; i++) {
 8003266:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800326a:	3301      	adds	r3, #1
 800326c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8003270:	e771      	b.n	8003156 <_Z3FFTPVf+0x252>
	}

}
 8003272:	bf00      	nop
 8003274:	3770      	adds	r7, #112	; 0x70
 8003276:	46bd      	mov	sp, r7
 8003278:	bdb0      	pop	{r4, r5, r7, pc}
 800327a:	bf00      	nop
 800327c:	20002ad8 	.word	0x20002ad8
 8003280:	200000b0 	.word	0x200000b0
 8003284:	3fa00000 	.word	0x3fa00000
 8003288:	48800000 	.word	0x48800000
 800328c:	436f0000 	.word	0x436f0000
 8003290:	200032e0 	.word	0x200032e0

08003294 <main>:


int main(void) {
 8003294:	b590      	push	{r4, r7, lr}
 8003296:	b08d      	sub	sp, #52	; 0x34
 8003298:	af02      	add	r7, sp, #8
	SystemInit();				// Activates floating point coprocessor and resets clock
 800329a:	f000 fa9d 	bl	80037d8 <SystemInit>
//	SystemClock_Config();		// Configure the clock and PLL - NB Currently done in SystemInit but will need updating for production board
	SystemCoreClockUpdate();	// Update SystemCoreClock (system clock frequency) derived from settings of oscillators, prescalers and PLL
 800329e:	f000 fad1 	bl	8003844 <SystemCoreClockUpdate>
	InitCoverageTimer();		// Timer 4 only activated/deactivated when CP_ON/CP_CAP macros are used
 80032a2:	f7ff fa87 	bl	80027b4 <_Z17InitCoverageTimerv>
	InitLCDHardware();
 80032a6:	f7ff f87f 	bl	80023a8 <_Z15InitLCDHardwarev>
	InitADC();
 80032aa:	f7ff f94d 	bl	8002548 <_Z7InitADCv>
	InitEncoders();
 80032ae:	f7ff faa5 	bl	80027fc <_Z12InitEncodersv>
	GenerateLUT();				// Generate Sine LUT used for FFT
 80032b2:	f7ff fd69 	bl	8002d88 <_Z11GenerateLUTv>
	lcd.Init();					// Initialize ILI9341 LCD
 80032b6:	4859      	ldr	r0, [pc, #356]	; (800341c <main+0x188>)
 80032b8:	f7fd fe3c 	bl	8000f34 <_ZN3Lcd4InitEv>
	lcd.Rotate(LCD_Landscape_Flipped);
 80032bc:	2103      	movs	r1, #3
 80032be:	4857      	ldr	r0, [pc, #348]	; (800341c <main+0x188>)
 80032c0:	f7fe fac2 	bl	8001848 <_ZN3Lcd6RotateE17LCD_Orientation_t>
	lcd.ScreenFill(LCD_BLACK);
 80032c4:	2300      	movs	r3, #0
 80032c6:	80fb      	strh	r3, [r7, #6]
 80032c8:	1dbb      	adds	r3, r7, #6
 80032ca:	4619      	mov	r1, r3
 80032cc:	4853      	ldr	r0, [pc, #332]	; (800341c <main+0x188>)
 80032ce:	f7fe faff 	bl	80018d0 <_ZN3Lcd10ScreenFillERKt>
	InitSampleAcquisition();
 80032d2:	f7ff fa3b 	bl	800274c <_Z21InitSampleAcquisitionv>

	//lcd.DrawString(60, 150, "Hello", &lcd.Font_Small, LCD_WHITE, LCD_BLUE);


	while (1) {
		if (Encoder1Btn) {
 80032d6:	4b52      	ldr	r3, [pc, #328]	; (8003420 <main+0x18c>)
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00c      	beq.n	80032fa <main+0x66>
			Encoder1Btn = false;
 80032e0:	4b4f      	ldr	r3, [pc, #316]	; (8003420 <main+0x18c>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	701a      	strb	r2, [r3, #0]
			FFTMode = !FFTMode;
 80032e6:	4b4f      	ldr	r3, [pc, #316]	; (8003424 <main+0x190>)
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	f083 0301 	eor.w	r3, r3, #1
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	4b4c      	ldr	r3, [pc, #304]	; (8003424 <main+0x190>)
 80032f4:	701a      	strb	r2, [r3, #0]
			ResetSampleAcquisition();
 80032f6:	f7ff fd8f 	bl	8002e18 <_Z22ResetSampleAcquisitionv>
		}

		// Fourier Transform
		if (FFTMode) {
 80032fa:	4b4a      	ldr	r3, [pc, #296]	; (8003424 <main+0x190>)
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	d050      	beq.n	80033a6 <main+0x112>
			if (!capturing && (!dataAvailable[0] || !dataAvailable[1])) {
 8003304:	4b48      	ldr	r3, [pc, #288]	; (8003428 <main+0x194>)
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	f083 0301 	eor.w	r3, r3, #1
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b00      	cmp	r3, #0
 8003312:	d011      	beq.n	8003338 <main+0xa4>
 8003314:	4b45      	ldr	r3, [pc, #276]	; (800342c <main+0x198>)
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	b2db      	uxtb	r3, r3
 800331a:	f083 0301 	eor.w	r3, r3, #1
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d107      	bne.n	8003334 <main+0xa0>
 8003324:	4b41      	ldr	r3, [pc, #260]	; (800342c <main+0x198>)
 8003326:	785b      	ldrb	r3, [r3, #1]
 8003328:	b2db      	uxtb	r3, r3
 800332a:	f083 0301 	eor.w	r3, r3, #1
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <main+0xa4>
 8003334:	2301      	movs	r3, #1
 8003336:	e000      	b.n	800333a <main+0xa6>
 8003338:	2300      	movs	r3, #0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d010      	beq.n	8003360 <main+0xcc>
				capturing = true;
 800333e:	4b3a      	ldr	r3, [pc, #232]	; (8003428 <main+0x194>)
 8003340:	2201      	movs	r2, #1
 8003342:	701a      	strb	r2, [r3, #0]
				capturePos = 0;
 8003344:	4b3a      	ldr	r3, [pc, #232]	; (8003430 <main+0x19c>)
 8003346:	2200      	movs	r2, #0
 8003348:	801a      	strh	r2, [r3, #0]
				captureBufferNumber = dataAvailable[0] ? 1 : 0;
 800334a:	4b38      	ldr	r3, [pc, #224]	; (800342c <main+0x198>)
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	b2db      	uxtb	r3, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <main+0xc4>
 8003354:	2201      	movs	r2, #1
 8003356:	e000      	b.n	800335a <main+0xc6>
 8003358:	2200      	movs	r2, #0
 800335a:	4b36      	ldr	r3, [pc, #216]	; (8003434 <main+0x1a0>)
 800335c:	701a      	strb	r2, [r3, #0]
 800335e:	e7ba      	b.n	80032d6 <main+0x42>
			} else {
				// select correct draw buffer based on whether buffer 0 or 1 contains data
				if (dataAvailable[0])		drawBufferNumber = 0;
 8003360:	4b32      	ldr	r3, [pc, #200]	; (800342c <main+0x198>)
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <main+0xde>
 800336a:	4b33      	ldr	r3, [pc, #204]	; (8003438 <main+0x1a4>)
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]
 8003370:	e008      	b.n	8003384 <main+0xf0>
				else if (dataAvailable[1])	drawBufferNumber = 1;
 8003372:	4b2e      	ldr	r3, [pc, #184]	; (800342c <main+0x198>)
 8003374:	785b      	ldrb	r3, [r3, #1]
 8003376:	b2db      	uxtb	r3, r3
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 818b 	beq.w	8003694 <main+0x400>
 800337e:	4b2e      	ldr	r3, [pc, #184]	; (8003438 <main+0x1a4>)
 8003380:	2201      	movs	r2, #1
 8003382:	701a      	strb	r2, [r3, #0]
				else continue;

				FFT(FFTBuffer[drawBufferNumber]);
 8003384:	4b2c      	ldr	r3, [pc, #176]	; (8003438 <main+0x1a4>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	b2db      	uxtb	r3, r3
 800338a:	02db      	lsls	r3, r3, #11
 800338c:	4a2b      	ldr	r2, [pc, #172]	; (800343c <main+0x1a8>)
 800338e:	4413      	add	r3, r2
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff fdb7 	bl	8002f04 <_Z3FFTPVf>
				dataAvailable[drawBufferNumber] = false;
 8003396:	4b28      	ldr	r3, [pc, #160]	; (8003438 <main+0x1a4>)
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	b2db      	uxtb	r3, r3
 800339c:	461a      	mov	r2, r3
 800339e:	4b23      	ldr	r3, [pc, #140]	; (800342c <main+0x198>)
 80033a0:	2100      	movs	r1, #0
 80033a2:	5499      	strb	r1, [r3, r2]
 80033a4:	e797      	b.n	80032d6 <main+0x42>


		} else {

			// Oscilloscope mode
			if (!drawing && capturing) {					// check if we should start drawing
 80033a6:	4b26      	ldr	r3, [pc, #152]	; (8003440 <main+0x1ac>)
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	f083 0301 	eor.w	r3, r3, #1
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d006      	beq.n	80033c4 <main+0x130>
 80033b6:	4b1c      	ldr	r3, [pc, #112]	; (8003428 <main+0x194>)
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <main+0x130>
 80033c0:	2301      	movs	r3, #1
 80033c2:	e000      	b.n	80033c6 <main+0x132>
 80033c4:	2300      	movs	r3, #0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00a      	beq.n	80033e0 <main+0x14c>
				drawBufferNumber = captureBufferNumber;
 80033ca:	4b1a      	ldr	r3, [pc, #104]	; (8003434 <main+0x1a0>)
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	b2da      	uxtb	r2, r3
 80033d0:	4b19      	ldr	r3, [pc, #100]	; (8003438 <main+0x1a4>)
 80033d2:	701a      	strb	r2, [r3, #0]
				drawing = true;
 80033d4:	4b1a      	ldr	r3, [pc, #104]	; (8003440 <main+0x1ac>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	701a      	strb	r2, [r3, #0]
				drawPos = 0;
 80033da:	4b1a      	ldr	r3, [pc, #104]	; (8003444 <main+0x1b0>)
 80033dc:	2200      	movs	r2, #0
 80033de:	801a      	strh	r2, [r3, #0]
			}

			// Check if drawing and that the sample capture is at or ahead of the draw position
			if (drawing && (drawBufferNumber != captureBufferNumber || capturedSamples[captureBufferNumber] >= drawPos)) {
 80033e0:	4b17      	ldr	r3, [pc, #92]	; (8003440 <main+0x1ac>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d030      	beq.n	800344c <main+0x1b8>
 80033ea:	4b13      	ldr	r3, [pc, #76]	; (8003438 <main+0x1a4>)
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	4b10      	ldr	r3, [pc, #64]	; (8003434 <main+0x1a0>)
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d10d      	bne.n	8003416 <main+0x182>
 80033fa:	4b0e      	ldr	r3, [pc, #56]	; (8003434 <main+0x1a0>)
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	461a      	mov	r2, r3
 8003402:	4b11      	ldr	r3, [pc, #68]	; (8003448 <main+0x1b4>)
 8003404:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003408:	b29b      	uxth	r3, r3
 800340a:	461a      	mov	r2, r3
 800340c:	4b0d      	ldr	r3, [pc, #52]	; (8003444 <main+0x1b0>)
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	b29b      	uxth	r3, r3
 8003412:	429a      	cmp	r2, r3
 8003414:	db1a      	blt.n	800344c <main+0x1b8>
 8003416:	2301      	movs	r3, #1
 8003418:	e019      	b.n	800344e <main+0x1ba>
 800341a:	bf00      	nop
 800341c:	200032e0 	.word	0x200032e0
 8003420:	20001ad4 	.word	0x20001ad4
 8003424:	20000002 	.word	0x20000002
 8003428:	20001abc 	.word	0x20001abc
 800342c:	20001acc 	.word	0x20001acc
 8003430:	20001ac0 	.word	0x20001ac0
 8003434:	20001abe 	.word	0x20001abe
 8003438:	20001abf 	.word	0x20001abf
 800343c:	20001ad8 	.word	0x20001ad8
 8003440:	20001abd 	.word	0x20001abd
 8003444:	20001ac2 	.word	0x20001ac2
 8003448:	20001ad0 	.word	0x20001ad0
 800344c:	2300      	movs	r3, #0
 800344e:	2b00      	cmp	r3, #0
 8003450:	f43f af41 	beq.w	80032d6 <main+0x42>

				// Calculate offset between capture and drawing positions to display correct sample
				uint16_t calculatedOffset = (drawOffset[drawBufferNumber] + drawPos) % OSCWIDTH;
 8003454:	4b90      	ldr	r3, [pc, #576]	; (8003698 <main+0x404>)
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	b2db      	uxtb	r3, r3
 800345a:	461a      	mov	r2, r3
 800345c:	4b8f      	ldr	r3, [pc, #572]	; (800369c <main+0x408>)
 800345e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003462:	b21b      	sxth	r3, r3
 8003464:	461a      	mov	r2, r3
 8003466:	4b8e      	ldr	r3, [pc, #568]	; (80036a0 <main+0x40c>)
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	b29b      	uxth	r3, r3
 800346c:	441a      	add	r2, r3
 800346e:	4b8d      	ldr	r3, [pc, #564]	; (80036a4 <main+0x410>)
 8003470:	fb83 1302 	smull	r1, r3, r3, r2
 8003474:	11d9      	asrs	r1, r3, #7
 8003476:	17d3      	asrs	r3, r2, #31
 8003478:	1ac9      	subs	r1, r1, r3
 800347a:	460b      	mov	r3, r1
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	440b      	add	r3, r1
 8003480:	019b      	lsls	r3, r3, #6
 8003482:	1ad1      	subs	r1, r2, r3
 8003484:	460b      	mov	r3, r1
 8003486:	84fb      	strh	r3, [r7, #38]	; 0x26

				// Set previous pixel to current pixel if starting a new screen
				if (drawPos == 0) {
 8003488:	4b85      	ldr	r3, [pc, #532]	; (80036a0 <main+0x40c>)
 800348a:	881b      	ldrh	r3, [r3, #0]
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	bf0c      	ite	eq
 8003492:	2301      	moveq	r3, #1
 8003494:	2300      	movne	r3, #0
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d01f      	beq.n	80034dc <main+0x248>
					prevAPixel = OscBufferA[drawBufferNumber][calculatedOffset];
 800349c:	4b7e      	ldr	r3, [pc, #504]	; (8003698 <main+0x404>)
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	4618      	mov	r0, r3
 80034a4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80034a6:	4980      	ldr	r1, [pc, #512]	; (80036a8 <main+0x414>)
 80034a8:	4603      	mov	r3, r0
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	4403      	add	r3, r0
 80034ae:	019b      	lsls	r3, r3, #6
 80034b0:	4413      	add	r3, r2
 80034b2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	4b7c      	ldr	r3, [pc, #496]	; (80036ac <main+0x418>)
 80034ba:	801a      	strh	r2, [r3, #0]
					prevBPixel = OscBufferB[drawBufferNumber][calculatedOffset];
 80034bc:	4b76      	ldr	r3, [pc, #472]	; (8003698 <main+0x404>)
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	4618      	mov	r0, r3
 80034c4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80034c6:	497a      	ldr	r1, [pc, #488]	; (80036b0 <main+0x41c>)
 80034c8:	4603      	mov	r3, r0
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	4403      	add	r3, r0
 80034ce:	019b      	lsls	r3, r3, #6
 80034d0:	4413      	add	r3, r2
 80034d2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	4b76      	ldr	r3, [pc, #472]	; (80036b4 <main+0x420>)
 80034da:	801a      	strh	r2, [r3, #0]
				}

				// Draw a black line over previous sample
				lcd.DrawLine(drawPos, 0, drawPos, 239, LCD_BLACK);
 80034dc:	4b70      	ldr	r3, [pc, #448]	; (80036a0 <main+0x40c>)
 80034de:	881b      	ldrh	r3, [r3, #0]
 80034e0:	b299      	uxth	r1, r3
 80034e2:	4b6f      	ldr	r3, [pc, #444]	; (80036a0 <main+0x40c>)
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	2300      	movs	r3, #0
 80034ea:	60bb      	str	r3, [r7, #8]
 80034ec:	f107 0308 	add.w	r3, r7, #8
 80034f0:	9301      	str	r3, [sp, #4]
 80034f2:	23ef      	movs	r3, #239	; 0xef
 80034f4:	9300      	str	r3, [sp, #0]
 80034f6:	4613      	mov	r3, r2
 80034f8:	2200      	movs	r2, #0
 80034fa:	486f      	ldr	r0, [pc, #444]	; (80036b8 <main+0x424>)
 80034fc:	f7fe faf2 	bl	8001ae4 <_ZN3Lcd8DrawLineEttttRKm>

				// Draw current samples as lines from previous pixel position to current sample position
				lcd.DrawLine(drawPos, OscBufferA[drawBufferNumber][calculatedOffset], drawPos, prevAPixel, LCD_GREEN);
 8003500:	4b67      	ldr	r3, [pc, #412]	; (80036a0 <main+0x40c>)
 8003502:	881b      	ldrh	r3, [r3, #0]
 8003504:	b29c      	uxth	r4, r3
 8003506:	4b64      	ldr	r3, [pc, #400]	; (8003698 <main+0x404>)
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	b2db      	uxtb	r3, r3
 800350c:	4618      	mov	r0, r3
 800350e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003510:	4965      	ldr	r1, [pc, #404]	; (80036a8 <main+0x414>)
 8003512:	4603      	mov	r3, r0
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4403      	add	r3, r0
 8003518:	019b      	lsls	r3, r3, #6
 800351a:	4413      	add	r3, r2
 800351c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003520:	b299      	uxth	r1, r3
 8003522:	4b5f      	ldr	r3, [pc, #380]	; (80036a0 <main+0x40c>)
 8003524:	881b      	ldrh	r3, [r3, #0]
 8003526:	b298      	uxth	r0, r3
 8003528:	4b60      	ldr	r3, [pc, #384]	; (80036ac <main+0x418>)
 800352a:	881b      	ldrh	r3, [r3, #0]
 800352c:	b29b      	uxth	r3, r3
 800352e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8003532:	60fa      	str	r2, [r7, #12]
 8003534:	f107 020c 	add.w	r2, r7, #12
 8003538:	9201      	str	r2, [sp, #4]
 800353a:	9300      	str	r3, [sp, #0]
 800353c:	4603      	mov	r3, r0
 800353e:	460a      	mov	r2, r1
 8003540:	4621      	mov	r1, r4
 8003542:	485d      	ldr	r0, [pc, #372]	; (80036b8 <main+0x424>)
 8003544:	f7fe face 	bl	8001ae4 <_ZN3Lcd8DrawLineEttttRKm>
				lcd.DrawLine(drawPos, OscBufferB[drawBufferNumber][calculatedOffset], drawPos, prevBPixel, LCD_LIGHTBLUE);
 8003548:	4b55      	ldr	r3, [pc, #340]	; (80036a0 <main+0x40c>)
 800354a:	881b      	ldrh	r3, [r3, #0]
 800354c:	b29c      	uxth	r4, r3
 800354e:	4b52      	ldr	r3, [pc, #328]	; (8003698 <main+0x404>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	b2db      	uxtb	r3, r3
 8003554:	4618      	mov	r0, r3
 8003556:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003558:	4955      	ldr	r1, [pc, #340]	; (80036b0 <main+0x41c>)
 800355a:	4603      	mov	r3, r0
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	4403      	add	r3, r0
 8003560:	019b      	lsls	r3, r3, #6
 8003562:	4413      	add	r3, r2
 8003564:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003568:	b299      	uxth	r1, r3
 800356a:	4b4d      	ldr	r3, [pc, #308]	; (80036a0 <main+0x40c>)
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	b298      	uxth	r0, r3
 8003570:	4b50      	ldr	r3, [pc, #320]	; (80036b4 <main+0x420>)
 8003572:	881b      	ldrh	r3, [r3, #0]
 8003574:	b29b      	uxth	r3, r3
 8003576:	f240 521d 	movw	r2, #1309	; 0x51d
 800357a:	613a      	str	r2, [r7, #16]
 800357c:	f107 0210 	add.w	r2, r7, #16
 8003580:	9201      	str	r2, [sp, #4]
 8003582:	9300      	str	r3, [sp, #0]
 8003584:	4603      	mov	r3, r0
 8003586:	460a      	mov	r2, r1
 8003588:	4621      	mov	r1, r4
 800358a:	484b      	ldr	r0, [pc, #300]	; (80036b8 <main+0x424>)
 800358c:	f7fe faaa 	bl	8001ae4 <_ZN3Lcd8DrawLineEttttRKm>

				// Store previous sample so next sample can be drawn as a line from old to new
				prevAPixel = OscBufferA[drawBufferNumber][calculatedOffset];
 8003590:	4b41      	ldr	r3, [pc, #260]	; (8003698 <main+0x404>)
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	b2db      	uxtb	r3, r3
 8003596:	4618      	mov	r0, r3
 8003598:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800359a:	4943      	ldr	r1, [pc, #268]	; (80036a8 <main+0x414>)
 800359c:	4603      	mov	r3, r0
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4403      	add	r3, r0
 80035a2:	019b      	lsls	r3, r3, #6
 80035a4:	4413      	add	r3, r2
 80035a6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	4b3f      	ldr	r3, [pc, #252]	; (80036ac <main+0x418>)
 80035ae:	801a      	strh	r2, [r3, #0]
				prevBPixel = OscBufferB[drawBufferNumber][calculatedOffset];
 80035b0:	4b39      	ldr	r3, [pc, #228]	; (8003698 <main+0x404>)
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	4618      	mov	r0, r3
 80035b8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80035ba:	493d      	ldr	r1, [pc, #244]	; (80036b0 <main+0x41c>)
 80035bc:	4603      	mov	r3, r0
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4403      	add	r3, r0
 80035c2:	019b      	lsls	r3, r3, #6
 80035c4:	4413      	add	r3, r2
 80035c6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	4b39      	ldr	r3, [pc, #228]	; (80036b4 <main+0x420>)
 80035ce:	801a      	strh	r2, [r3, #0]

				drawPos ++;
 80035d0:	4b33      	ldr	r3, [pc, #204]	; (80036a0 <main+0x40c>)
 80035d2:	881b      	ldrh	r3, [r3, #0]
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	3301      	adds	r3, #1
 80035d8:	b29a      	uxth	r2, r3
 80035da:	4b31      	ldr	r3, [pc, #196]	; (80036a0 <main+0x40c>)
 80035dc:	801a      	strh	r2, [r3, #0]
				if (drawPos == OSCWIDTH) drawing = false;
 80035de:	4b30      	ldr	r3, [pc, #192]	; (80036a0 <main+0x40c>)
 80035e0:	881b      	ldrh	r3, [r3, #0]
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80035e8:	bf0c      	ite	eq
 80035ea:	2301      	moveq	r3, #1
 80035ec:	2300      	movne	r3, #0
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d002      	beq.n	80035fa <main+0x366>
 80035f4:	4b31      	ldr	r3, [pc, #196]	; (80036bc <main+0x428>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	701a      	strb	r2, [r3, #0]

				// Draw trigger as a yellow cross
				if (drawPos == trigger.x + 4) {
 80035fa:	4b29      	ldr	r3, [pc, #164]	; (80036a0 <main+0x40c>)
 80035fc:	881b      	ldrh	r3, [r3, #0]
 80035fe:	b29b      	uxth	r3, r3
 8003600:	461a      	mov	r2, r3
 8003602:	4b2f      	ldr	r3, [pc, #188]	; (80036c0 <main+0x42c>)
 8003604:	881b      	ldrh	r3, [r3, #0]
 8003606:	3304      	adds	r3, #4
 8003608:	429a      	cmp	r2, r3
 800360a:	bf0c      	ite	eq
 800360c:	2301      	moveq	r3, #1
 800360e:	2300      	movne	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	f43f ae5f 	beq.w	80032d6 <main+0x42>
					lcd.DrawLine(trigger.x, trigger.y - 4, trigger.x, trigger.y + 4, LCD_YELLOW);
 8003618:	4b29      	ldr	r3, [pc, #164]	; (80036c0 <main+0x42c>)
 800361a:	8819      	ldrh	r1, [r3, #0]
 800361c:	4b28      	ldr	r3, [pc, #160]	; (80036c0 <main+0x42c>)
 800361e:	885b      	ldrh	r3, [r3, #2]
 8003620:	3b04      	subs	r3, #4
 8003622:	b298      	uxth	r0, r3
 8003624:	4b26      	ldr	r3, [pc, #152]	; (80036c0 <main+0x42c>)
 8003626:	881c      	ldrh	r4, [r3, #0]
 8003628:	4b25      	ldr	r3, [pc, #148]	; (80036c0 <main+0x42c>)
 800362a:	885b      	ldrh	r3, [r3, #2]
 800362c:	3304      	adds	r3, #4
 800362e:	b29b      	uxth	r3, r3
 8003630:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8003634:	617a      	str	r2, [r7, #20]
 8003636:	f107 0214 	add.w	r2, r7, #20
 800363a:	9201      	str	r2, [sp, #4]
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	4623      	mov	r3, r4
 8003640:	4602      	mov	r2, r0
 8003642:	481d      	ldr	r0, [pc, #116]	; (80036b8 <main+0x424>)
 8003644:	f7fe fa4e 	bl	8001ae4 <_ZN3Lcd8DrawLineEttttRKm>
					lcd.DrawLine(std::max(trigger.x - 4, 0), trigger.y, trigger.x + 4, trigger.y, LCD_YELLOW);
 8003648:	4b1d      	ldr	r3, [pc, #116]	; (80036c0 <main+0x42c>)
 800364a:	881b      	ldrh	r3, [r3, #0]
 800364c:	3b04      	subs	r3, #4
 800364e:	61bb      	str	r3, [r7, #24]
 8003650:	2300      	movs	r3, #0
 8003652:	61fb      	str	r3, [r7, #28]
 8003654:	f107 021c 	add.w	r2, r7, #28
 8003658:	f107 0318 	add.w	r3, r7, #24
 800365c:	4611      	mov	r1, r2
 800365e:	4618      	mov	r0, r3
 8003660:	f000 f830 	bl	80036c4 <_ZSt3maxIiERKT_S2_S2_>
 8003664:	4603      	mov	r3, r0
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	b299      	uxth	r1, r3
 800366a:	4b15      	ldr	r3, [pc, #84]	; (80036c0 <main+0x42c>)
 800366c:	8858      	ldrh	r0, [r3, #2]
 800366e:	4b14      	ldr	r3, [pc, #80]	; (80036c0 <main+0x42c>)
 8003670:	881b      	ldrh	r3, [r3, #0]
 8003672:	3304      	adds	r3, #4
 8003674:	b29c      	uxth	r4, r3
 8003676:	4b12      	ldr	r3, [pc, #72]	; (80036c0 <main+0x42c>)
 8003678:	885b      	ldrh	r3, [r3, #2]
 800367a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800367e:	623a      	str	r2, [r7, #32]
 8003680:	f107 0220 	add.w	r2, r7, #32
 8003684:	9201      	str	r2, [sp, #4]
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	4623      	mov	r3, r4
 800368a:	4602      	mov	r2, r0
 800368c:	480a      	ldr	r0, [pc, #40]	; (80036b8 <main+0x424>)
 800368e:	f7fe fa29 	bl	8001ae4 <_ZN3Lcd8DrawLineEttttRKm>
 8003692:	e620      	b.n	80032d6 <main+0x42>
				else continue;
 8003694:	bf00      	nop
				}
			}
		}

	}
 8003696:	e61e      	b.n	80032d6 <main+0x42>
 8003698:	20001abf 	.word	0x20001abf
 800369c:	20001ac8 	.word	0x20001ac8
 80036a0:	20001ac2 	.word	0x20001ac2
 80036a4:	66666667 	.word	0x66666667
 80036a8:	200010b8 	.word	0x200010b8
 80036ac:	20001ab8 	.word	0x20001ab8
 80036b0:	200015b8 	.word	0x200015b8
 80036b4:	20001aba 	.word	0x20001aba
 80036b8:	200032e0 	.word	0x200032e0
 80036bc:	20001abd 	.word	0x20001abd
 80036c0:	20000004 	.word	0x20000004

080036c4 <_ZSt3maxIiERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	da01      	bge.n	80036de <_ZSt3maxIiERKT_S2_S2_+0x1a>
	return __b;
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	e000      	b.n	80036e0 <_ZSt3maxIiERKT_S2_S2_+0x1c>
      return __a;
 80036de:	687b      	ldr	r3, [r7, #4]
    }
 80036e0:	4618      	mov	r0, r3
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <_Z41__static_initialization_and_destruction_0ii>:
}
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d107      	bne.n	800370c <_Z41__static_initialization_and_destruction_0ii+0x20>
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003702:	4293      	cmp	r3, r2
 8003704:	d102      	bne.n	800370c <_Z41__static_initialization_and_destruction_0ii+0x20>
Lcd lcd;
 8003706:	4803      	ldr	r0, [pc, #12]	; (8003714 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003708:	f7ff f8b4 	bl	8002874 <_ZN3LcdC1Ev>
}
 800370c:	bf00      	nop
 800370e:	3708      	adds	r7, #8
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	200032e0 	.word	0x200032e0

08003718 <_GLOBAL__sub_I__Z18SystemClock_Configv>:
 8003718:	b580      	push	{r7, lr}
 800371a:	af00      	add	r7, sp, #0
 800371c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003720:	2001      	movs	r0, #1
 8003722:	f7ff ffe3 	bl	80036ec <_Z41__static_initialization_and_destruction_0ii>
 8003726:	bd80      	pop	{r7, pc}

08003728 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003728:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003760 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800372c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800372e:	e003      	b.n	8003738 <LoopCopyDataInit>

08003730 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003730:	4b0c      	ldr	r3, [pc, #48]	; (8003764 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003732:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003734:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003736:	3104      	adds	r1, #4

08003738 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003738:	480b      	ldr	r0, [pc, #44]	; (8003768 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800373a:	4b0c      	ldr	r3, [pc, #48]	; (800376c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800373c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800373e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003740:	d3f6      	bcc.n	8003730 <CopyDataInit>
  ldr  r2, =_sbss
 8003742:	4a0b      	ldr	r2, [pc, #44]	; (8003770 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003744:	e002      	b.n	800374c <LoopFillZerobss>

08003746 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003746:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003748:	f842 3b04 	str.w	r3, [r2], #4

0800374c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800374c:	4b09      	ldr	r3, [pc, #36]	; (8003774 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800374e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003750:	d3f9      	bcc.n	8003746 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003752:	f000 f841 	bl	80037d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003756:	f002 fb9f 	bl	8005e98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800375a:	f7ff fd9b 	bl	8003294 <main>
  bx  lr    
 800375e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003760:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003764:	08008d7c 	.word	0x08008d7c
  ldr  r0, =_sdata
 8003768:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800376c:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8003770:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8003774:	200033b4 	.word	0x200033b4

08003778 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003778:	e7fe      	b.n	8003778 <ADC_IRQHandler>

0800377a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800377a:	b480      	push	{r7}
 800377c:	af00      	add	r7, sp, #0
}
 800377e:	bf00      	nop
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003788:	b480      	push	{r7}
 800378a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800378c:	e7fe      	b.n	800378c <HardFault_Handler+0x4>

0800378e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800378e:	b480      	push	{r7}
 8003790:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003792:	e7fe      	b.n	8003792 <MemManage_Handler+0x4>

08003794 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003798:	e7fe      	b.n	8003798 <BusFault_Handler+0x4>

0800379a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800379a:	b480      	push	{r7}
 800379c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800379e:	e7fe      	b.n	800379e <UsageFault_Handler+0x4>

080037a0 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
}
 80037a4:	bf00      	nop
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80037ae:	b480      	push	{r7}
 80037b0:	af00      	add	r7, sp, #0
}
 80037b2:	bf00      	nop
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80037bc:	b480      	push	{r7}
 80037be:	af00      	add	r7, sp, #0
}
 80037c0:	bf00      	nop
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr

080037ca <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80037ca:	b480      	push	{r7}
 80037cc:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80037ce:	bf00      	nop
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037dc:	4a16      	ldr	r2, [pc, #88]	; (8003838 <SystemInit+0x60>)
 80037de:	4b16      	ldr	r3, [pc, #88]	; (8003838 <SystemInit+0x60>)
 80037e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80037ec:	4a13      	ldr	r2, [pc, #76]	; (800383c <SystemInit+0x64>)
 80037ee:	4b13      	ldr	r3, [pc, #76]	; (800383c <SystemInit+0x64>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f043 0301 	orr.w	r3, r3, #1
 80037f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80037f8:	4b10      	ldr	r3, [pc, #64]	; (800383c <SystemInit+0x64>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80037fe:	4a0f      	ldr	r2, [pc, #60]	; (800383c <SystemInit+0x64>)
 8003800:	4b0e      	ldr	r3, [pc, #56]	; (800383c <SystemInit+0x64>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003808:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800380c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800380e:	4b0b      	ldr	r3, [pc, #44]	; (800383c <SystemInit+0x64>)
 8003810:	4a0b      	ldr	r2, [pc, #44]	; (8003840 <SystemInit+0x68>)
 8003812:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003814:	4a09      	ldr	r2, [pc, #36]	; (800383c <SystemInit+0x64>)
 8003816:	4b09      	ldr	r3, [pc, #36]	; (800383c <SystemInit+0x64>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800381e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003820:	4b06      	ldr	r3, [pc, #24]	; (800383c <SystemInit+0x64>)
 8003822:	2200      	movs	r2, #0
 8003824:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003826:	f000 f889 	bl	800393c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800382a:	4b03      	ldr	r3, [pc, #12]	; (8003838 <SystemInit+0x60>)
 800382c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003830:	609a      	str	r2, [r3, #8]
#endif
}
 8003832:	bf00      	nop
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	e000ed00 	.word	0xe000ed00
 800383c:	40023800 	.word	0x40023800
 8003840:	24003010 	.word	0x24003010

08003844 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003844:	b480      	push	{r7}
 8003846:	b087      	sub	sp, #28
 8003848:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800384a:	2300      	movs	r3, #0
 800384c:	613b      	str	r3, [r7, #16]
 800384e:	2300      	movs	r3, #0
 8003850:	617b      	str	r3, [r7, #20]
 8003852:	2302      	movs	r3, #2
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	2300      	movs	r3, #0
 8003858:	60bb      	str	r3, [r7, #8]
 800385a:	2302      	movs	r3, #2
 800385c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800385e:	4b32      	ldr	r3, [pc, #200]	; (8003928 <SystemCoreClockUpdate+0xe4>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 030c 	and.w	r3, r3, #12
 8003866:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	2b04      	cmp	r3, #4
 800386c:	d007      	beq.n	800387e <SystemCoreClockUpdate+0x3a>
 800386e:	2b08      	cmp	r3, #8
 8003870:	d009      	beq.n	8003886 <SystemCoreClockUpdate+0x42>
 8003872:	2b00      	cmp	r3, #0
 8003874:	d13d      	bne.n	80038f2 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8003876:	4b2d      	ldr	r3, [pc, #180]	; (800392c <SystemCoreClockUpdate+0xe8>)
 8003878:	4a2d      	ldr	r2, [pc, #180]	; (8003930 <SystemCoreClockUpdate+0xec>)
 800387a:	601a      	str	r2, [r3, #0]
      break;
 800387c:	e03d      	b.n	80038fa <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800387e:	4b2b      	ldr	r3, [pc, #172]	; (800392c <SystemCoreClockUpdate+0xe8>)
 8003880:	4a2c      	ldr	r2, [pc, #176]	; (8003934 <SystemCoreClockUpdate+0xf0>)
 8003882:	601a      	str	r2, [r3, #0]
      break;
 8003884:	e039      	b.n	80038fa <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003886:	4b28      	ldr	r3, [pc, #160]	; (8003928 <SystemCoreClockUpdate+0xe4>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	0d9b      	lsrs	r3, r3, #22
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003892:	4b25      	ldr	r3, [pc, #148]	; (8003928 <SystemCoreClockUpdate+0xe4>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800389a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00c      	beq.n	80038bc <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80038a2:	4a24      	ldr	r2, [pc, #144]	; (8003934 <SystemCoreClockUpdate+0xf0>)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038aa:	4a1f      	ldr	r2, [pc, #124]	; (8003928 <SystemCoreClockUpdate+0xe4>)
 80038ac:	6852      	ldr	r2, [r2, #4]
 80038ae:	0992      	lsrs	r2, r2, #6
 80038b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038b4:	fb02 f303 	mul.w	r3, r2, r3
 80038b8:	617b      	str	r3, [r7, #20]
 80038ba:	e00b      	b.n	80038d4 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80038bc:	4a1c      	ldr	r2, [pc, #112]	; (8003930 <SystemCoreClockUpdate+0xec>)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c4:	4a18      	ldr	r2, [pc, #96]	; (8003928 <SystemCoreClockUpdate+0xe4>)
 80038c6:	6852      	ldr	r2, [r2, #4]
 80038c8:	0992      	lsrs	r2, r2, #6
 80038ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038ce:	fb02 f303 	mul.w	r3, r2, r3
 80038d2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80038d4:	4b14      	ldr	r3, [pc, #80]	; (8003928 <SystemCoreClockUpdate+0xe4>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	0c1b      	lsrs	r3, r3, #16
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	3301      	adds	r3, #1
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ec:	4a0f      	ldr	r2, [pc, #60]	; (800392c <SystemCoreClockUpdate+0xe8>)
 80038ee:	6013      	str	r3, [r2, #0]
      break;
 80038f0:	e003      	b.n	80038fa <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80038f2:	4b0e      	ldr	r3, [pc, #56]	; (800392c <SystemCoreClockUpdate+0xe8>)
 80038f4:	4a0e      	ldr	r2, [pc, #56]	; (8003930 <SystemCoreClockUpdate+0xec>)
 80038f6:	601a      	str	r2, [r3, #0]
      break;
 80038f8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80038fa:	4b0b      	ldr	r3, [pc, #44]	; (8003928 <SystemCoreClockUpdate+0xe4>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	091b      	lsrs	r3, r3, #4
 8003900:	f003 030f 	and.w	r3, r3, #15
 8003904:	4a0c      	ldr	r2, [pc, #48]	; (8003938 <SystemCoreClockUpdate+0xf4>)
 8003906:	5cd3      	ldrb	r3, [r2, r3]
 8003908:	b2db      	uxtb	r3, r3
 800390a:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800390c:	4b07      	ldr	r3, [pc, #28]	; (800392c <SystemCoreClockUpdate+0xe8>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	fa22 f303 	lsr.w	r3, r2, r3
 8003916:	4a05      	ldr	r2, [pc, #20]	; (800392c <SystemCoreClockUpdate+0xe8>)
 8003918:	6013      	str	r3, [r2, #0]
}
 800391a:	bf00      	nop
 800391c:	371c      	adds	r7, #28
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	40023800 	.word	0x40023800
 800392c:	20000008 	.word	0x20000008
 8003930:	00f42400 	.word	0x00f42400
 8003934:	007a1200 	.word	0x007a1200
 8003938:	2000000c 	.word	0x2000000c

0800393c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003942:	2300      	movs	r3, #0
 8003944:	607b      	str	r3, [r7, #4]
 8003946:	2300      	movs	r3, #0
 8003948:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800394a:	4a36      	ldr	r2, [pc, #216]	; (8003a24 <SetSysClock+0xe8>)
 800394c:	4b35      	ldr	r3, [pc, #212]	; (8003a24 <SetSysClock+0xe8>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003954:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003956:	4b33      	ldr	r3, [pc, #204]	; (8003a24 <SetSysClock+0xe8>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3301      	adds	r3, #1
 8003964:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d103      	bne.n	8003974 <SetSysClock+0x38>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003972:	d1f0      	bne.n	8003956 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003974:	4b2b      	ldr	r3, [pc, #172]	; (8003a24 <SetSysClock+0xe8>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003980:	2301      	movs	r3, #1
 8003982:	603b      	str	r3, [r7, #0]
 8003984:	e001      	b.n	800398a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003986:	2300      	movs	r3, #0
 8003988:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d102      	bne.n	8003996 <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003990:	4b24      	ldr	r3, [pc, #144]	; (8003a24 <SetSysClock+0xe8>)
 8003992:	4a25      	ldr	r2, [pc, #148]	; (8003a28 <SetSysClock+0xec>)
 8003994:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003996:	4a23      	ldr	r2, [pc, #140]	; (8003a24 <SetSysClock+0xe8>)
 8003998:	4b22      	ldr	r3, [pc, #136]	; (8003a24 <SetSysClock+0xe8>)
 800399a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039a0:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80039a2:	4a22      	ldr	r2, [pc, #136]	; (8003a2c <SetSysClock+0xf0>)
 80039a4:	4b21      	ldr	r3, [pc, #132]	; (8003a2c <SetSysClock+0xf0>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039ac:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80039ae:	4a1d      	ldr	r2, [pc, #116]	; (8003a24 <SetSysClock+0xe8>)
 80039b0:	4b1c      	ldr	r3, [pc, #112]	; (8003a24 <SetSysClock+0xe8>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80039b6:	4a1b      	ldr	r2, [pc, #108]	; (8003a24 <SetSysClock+0xe8>)
 80039b8:	4b1a      	ldr	r3, [pc, #104]	; (8003a24 <SetSysClock+0xe8>)
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039c0:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80039c2:	4a18      	ldr	r2, [pc, #96]	; (8003a24 <SetSysClock+0xe8>)
 80039c4:	4b17      	ldr	r3, [pc, #92]	; (8003a24 <SetSysClock+0xe8>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80039cc:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80039ce:	4a15      	ldr	r2, [pc, #84]	; (8003a24 <SetSysClock+0xe8>)
 80039d0:	4b14      	ldr	r3, [pc, #80]	; (8003a24 <SetSysClock+0xe8>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039d8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80039da:	bf00      	nop
 80039dc:	4b11      	ldr	r3, [pc, #68]	; (8003a24 <SetSysClock+0xe8>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f9      	beq.n	80039dc <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80039e8:	4b11      	ldr	r3, [pc, #68]	; (8003a30 <SetSysClock+0xf4>)
 80039ea:	f240 7205 	movw	r2, #1797	; 0x705
 80039ee:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80039f0:	4a0c      	ldr	r2, [pc, #48]	; (8003a24 <SetSysClock+0xe8>)
 80039f2:	4b0c      	ldr	r3, [pc, #48]	; (8003a24 <SetSysClock+0xe8>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f023 0303 	bic.w	r3, r3, #3
 80039fa:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80039fc:	4a09      	ldr	r2, [pc, #36]	; (8003a24 <SetSysClock+0xe8>)
 80039fe:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <SetSysClock+0xe8>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f043 0302 	orr.w	r3, r3, #2
 8003a06:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003a08:	bf00      	nop
 8003a0a:	4b06      	ldr	r3, [pc, #24]	; (8003a24 <SetSysClock+0xe8>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 030c 	and.w	r3, r3, #12
 8003a12:	2b08      	cmp	r3, #8
 8003a14:	d1f9      	bne.n	8003a0a <SetSysClock+0xce>
    {
    }
}
 8003a16:	bf00      	nop
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	40023800 	.word	0x40023800
 8003a28:	07405a08 	.word	0x07405a08
 8003a2c:	40007000 	.word	0x40007000
 8003a30:	40023c00 	.word	0x40023c00

08003a34 <_ZdlPv>:
 8003a34:	f002 ba5c 	b.w	8005ef0 <free>

08003a38 <_Znwj>:
 8003a38:	b510      	push	{r4, lr}
 8003a3a:	2800      	cmp	r0, #0
 8003a3c:	bf14      	ite	ne
 8003a3e:	4604      	movne	r4, r0
 8003a40:	2401      	moveq	r4, #1
 8003a42:	4620      	mov	r0, r4
 8003a44:	f002 fa4c 	bl	8005ee0 <malloc>
 8003a48:	b930      	cbnz	r0, 8003a58 <_Znwj+0x20>
 8003a4a:	f000 f807 	bl	8003a5c <_ZSt15get_new_handlerv>
 8003a4e:	b908      	cbnz	r0, 8003a54 <_Znwj+0x1c>
 8003a50:	f002 fa15 	bl	8005e7e <abort>
 8003a54:	4780      	blx	r0
 8003a56:	e7f4      	b.n	8003a42 <_Znwj+0xa>
 8003a58:	bd10      	pop	{r4, pc}
	...

08003a5c <_ZSt15get_new_handlerv>:
 8003a5c:	4b02      	ldr	r3, [pc, #8]	; (8003a68 <_ZSt15get_new_handlerv+0xc>)
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	f3bf 8f5b 	dmb	ish
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	20003300 	.word	0x20003300

08003a6c <_ZSt17__throw_bad_allocv>:
 8003a6c:	b508      	push	{r3, lr}
 8003a6e:	f002 fa06 	bl	8005e7e <abort>
	...

08003a74 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
 8003a74:	4b24      	ldr	r3, [pc, #144]	; (8003b08 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	07d0      	lsls	r0, r2, #31
 8003a7a:	bf5c      	itt	pl
 8003a7c:	2201      	movpl	r2, #1
 8003a7e:	601a      	strpl	r2, [r3, #0]
 8003a80:	4b22      	ldr	r3, [pc, #136]	; (8003b0c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	07d1      	lsls	r1, r2, #31
 8003a86:	bf5c      	itt	pl
 8003a88:	2201      	movpl	r2, #1
 8003a8a:	601a      	strpl	r2, [r3, #0]
 8003a8c:	4b20      	ldr	r3, [pc, #128]	; (8003b10 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	07d2      	lsls	r2, r2, #31
 8003a92:	bf5c      	itt	pl
 8003a94:	2201      	movpl	r2, #1
 8003a96:	601a      	strpl	r2, [r3, #0]
 8003a98:	4b1e      	ldr	r3, [pc, #120]	; (8003b14 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	07d0      	lsls	r0, r2, #31
 8003a9e:	bf5c      	itt	pl
 8003aa0:	2201      	movpl	r2, #1
 8003aa2:	601a      	strpl	r2, [r3, #0]
 8003aa4:	4b1c      	ldr	r3, [pc, #112]	; (8003b18 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	07d1      	lsls	r1, r2, #31
 8003aaa:	bf5c      	itt	pl
 8003aac:	2201      	movpl	r2, #1
 8003aae:	601a      	strpl	r2, [r3, #0]
 8003ab0:	4b1a      	ldr	r3, [pc, #104]	; (8003b1c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	07d2      	lsls	r2, r2, #31
 8003ab6:	bf5c      	itt	pl
 8003ab8:	2201      	movpl	r2, #1
 8003aba:	601a      	strpl	r2, [r3, #0]
 8003abc:	4b18      	ldr	r3, [pc, #96]	; (8003b20 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	07d0      	lsls	r0, r2, #31
 8003ac2:	bf5c      	itt	pl
 8003ac4:	2201      	movpl	r2, #1
 8003ac6:	601a      	strpl	r2, [r3, #0]
 8003ac8:	4b16      	ldr	r3, [pc, #88]	; (8003b24 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	07d1      	lsls	r1, r2, #31
 8003ace:	bf5c      	itt	pl
 8003ad0:	2201      	movpl	r2, #1
 8003ad2:	601a      	strpl	r2, [r3, #0]
 8003ad4:	4b14      	ldr	r3, [pc, #80]	; (8003b28 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	07d2      	lsls	r2, r2, #31
 8003ada:	bf5c      	itt	pl
 8003adc:	2201      	movpl	r2, #1
 8003ade:	601a      	strpl	r2, [r3, #0]
 8003ae0:	4b12      	ldr	r3, [pc, #72]	; (8003b2c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	07d0      	lsls	r0, r2, #31
 8003ae6:	bf5c      	itt	pl
 8003ae8:	2201      	movpl	r2, #1
 8003aea:	601a      	strpl	r2, [r3, #0]
 8003aec:	4b10      	ldr	r3, [pc, #64]	; (8003b30 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	07d1      	lsls	r1, r2, #31
 8003af2:	bf5c      	itt	pl
 8003af4:	2201      	movpl	r2, #1
 8003af6:	601a      	strpl	r2, [r3, #0]
 8003af8:	4b0e      	ldr	r3, [pc, #56]	; (8003b34 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	07d2      	lsls	r2, r2, #31
 8003afe:	bf5c      	itt	pl
 8003b00:	2201      	movpl	r2, #1
 8003b02:	601a      	strpl	r2, [r3, #0]
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	20003330 	.word	0x20003330
 8003b0c:	2000332c 	.word	0x2000332c
 8003b10:	20003328 	.word	0x20003328
 8003b14:	20003324 	.word	0x20003324
 8003b18:	20003320 	.word	0x20003320
 8003b1c:	2000331c 	.word	0x2000331c
 8003b20:	20003318 	.word	0x20003318
 8003b24:	20003314 	.word	0x20003314
 8003b28:	20003310 	.word	0x20003310
 8003b2c:	2000330c 	.word	0x2000330c
 8003b30:	20003308 	.word	0x20003308
 8003b34:	20003304 	.word	0x20003304

08003b38 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 8003b38:	4b18      	ldr	r3, [pc, #96]	; (8003b9c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	07d1      	lsls	r1, r2, #31
 8003b3e:	bf5c      	itt	pl
 8003b40:	2201      	movpl	r2, #1
 8003b42:	601a      	strpl	r2, [r3, #0]
 8003b44:	4b16      	ldr	r3, [pc, #88]	; (8003ba0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	07d2      	lsls	r2, r2, #31
 8003b4a:	bf5c      	itt	pl
 8003b4c:	2201      	movpl	r2, #1
 8003b4e:	601a      	strpl	r2, [r3, #0]
 8003b50:	4b14      	ldr	r3, [pc, #80]	; (8003ba4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	07d0      	lsls	r0, r2, #31
 8003b56:	bf5c      	itt	pl
 8003b58:	2201      	movpl	r2, #1
 8003b5a:	601a      	strpl	r2, [r3, #0]
 8003b5c:	4b12      	ldr	r3, [pc, #72]	; (8003ba8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	07d1      	lsls	r1, r2, #31
 8003b62:	bf5c      	itt	pl
 8003b64:	2201      	movpl	r2, #1
 8003b66:	601a      	strpl	r2, [r3, #0]
 8003b68:	4b10      	ldr	r3, [pc, #64]	; (8003bac <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	07d2      	lsls	r2, r2, #31
 8003b6e:	bf5c      	itt	pl
 8003b70:	2201      	movpl	r2, #1
 8003b72:	601a      	strpl	r2, [r3, #0]
 8003b74:	4b0e      	ldr	r3, [pc, #56]	; (8003bb0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	07d0      	lsls	r0, r2, #31
 8003b7a:	bf5c      	itt	pl
 8003b7c:	2201      	movpl	r2, #1
 8003b7e:	601a      	strpl	r2, [r3, #0]
 8003b80:	4b0c      	ldr	r3, [pc, #48]	; (8003bb4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	07d1      	lsls	r1, r2, #31
 8003b86:	bf5c      	itt	pl
 8003b88:	2201      	movpl	r2, #1
 8003b8a:	601a      	strpl	r2, [r3, #0]
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	; (8003bb8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	07d2      	lsls	r2, r2, #31
 8003b92:	bf5c      	itt	pl
 8003b94:	2201      	movpl	r2, #1
 8003b96:	601a      	strpl	r2, [r3, #0]
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	20003350 	.word	0x20003350
 8003ba0:	2000334c 	.word	0x2000334c
 8003ba4:	20003348 	.word	0x20003348
 8003ba8:	20003344 	.word	0x20003344
 8003bac:	20003340 	.word	0x20003340
 8003bb0:	2000333c 	.word	0x2000333c
 8003bb4:	20003338 	.word	0x20003338
 8003bb8:	20003334 	.word	0x20003334

08003bbc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
 8003bbc:	4b24      	ldr	r3, [pc, #144]	; (8003c50 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	07d0      	lsls	r0, r2, #31
 8003bc2:	bf5c      	itt	pl
 8003bc4:	2201      	movpl	r2, #1
 8003bc6:	601a      	strpl	r2, [r3, #0]
 8003bc8:	4b22      	ldr	r3, [pc, #136]	; (8003c54 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	07d1      	lsls	r1, r2, #31
 8003bce:	bf5c      	itt	pl
 8003bd0:	2201      	movpl	r2, #1
 8003bd2:	601a      	strpl	r2, [r3, #0]
 8003bd4:	4b20      	ldr	r3, [pc, #128]	; (8003c58 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	07d2      	lsls	r2, r2, #31
 8003bda:	bf5c      	itt	pl
 8003bdc:	2201      	movpl	r2, #1
 8003bde:	601a      	strpl	r2, [r3, #0]
 8003be0:	4b1e      	ldr	r3, [pc, #120]	; (8003c5c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	07d0      	lsls	r0, r2, #31
 8003be6:	bf5c      	itt	pl
 8003be8:	2201      	movpl	r2, #1
 8003bea:	601a      	strpl	r2, [r3, #0]
 8003bec:	4b1c      	ldr	r3, [pc, #112]	; (8003c60 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	07d1      	lsls	r1, r2, #31
 8003bf2:	bf5c      	itt	pl
 8003bf4:	2201      	movpl	r2, #1
 8003bf6:	601a      	strpl	r2, [r3, #0]
 8003bf8:	4b1a      	ldr	r3, [pc, #104]	; (8003c64 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	07d2      	lsls	r2, r2, #31
 8003bfe:	bf5c      	itt	pl
 8003c00:	2201      	movpl	r2, #1
 8003c02:	601a      	strpl	r2, [r3, #0]
 8003c04:	4b18      	ldr	r3, [pc, #96]	; (8003c68 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	07d0      	lsls	r0, r2, #31
 8003c0a:	bf5c      	itt	pl
 8003c0c:	2201      	movpl	r2, #1
 8003c0e:	601a      	strpl	r2, [r3, #0]
 8003c10:	4b16      	ldr	r3, [pc, #88]	; (8003c6c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	07d1      	lsls	r1, r2, #31
 8003c16:	bf5c      	itt	pl
 8003c18:	2201      	movpl	r2, #1
 8003c1a:	601a      	strpl	r2, [r3, #0]
 8003c1c:	4b14      	ldr	r3, [pc, #80]	; (8003c70 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	07d2      	lsls	r2, r2, #31
 8003c22:	bf5c      	itt	pl
 8003c24:	2201      	movpl	r2, #1
 8003c26:	601a      	strpl	r2, [r3, #0]
 8003c28:	4b12      	ldr	r3, [pc, #72]	; (8003c74 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	07d0      	lsls	r0, r2, #31
 8003c2e:	bf5c      	itt	pl
 8003c30:	2201      	movpl	r2, #1
 8003c32:	601a      	strpl	r2, [r3, #0]
 8003c34:	4b10      	ldr	r3, [pc, #64]	; (8003c78 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	07d1      	lsls	r1, r2, #31
 8003c3a:	bf5c      	itt	pl
 8003c3c:	2201      	movpl	r2, #1
 8003c3e:	601a      	strpl	r2, [r3, #0]
 8003c40:	4b0e      	ldr	r3, [pc, #56]	; (8003c7c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	07d2      	lsls	r2, r2, #31
 8003c46:	bf5c      	itt	pl
 8003c48:	2201      	movpl	r2, #1
 8003c4a:	601a      	strpl	r2, [r3, #0]
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	20003380 	.word	0x20003380
 8003c54:	2000337c 	.word	0x2000337c
 8003c58:	20003378 	.word	0x20003378
 8003c5c:	20003374 	.word	0x20003374
 8003c60:	20003370 	.word	0x20003370
 8003c64:	2000336c 	.word	0x2000336c
 8003c68:	20003368 	.word	0x20003368
 8003c6c:	20003364 	.word	0x20003364
 8003c70:	20003360 	.word	0x20003360
 8003c74:	2000335c 	.word	0x2000335c
 8003c78:	20003358 	.word	0x20003358
 8003c7c:	20003354 	.word	0x20003354

08003c80 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 8003c80:	4b18      	ldr	r3, [pc, #96]	; (8003ce4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	07d1      	lsls	r1, r2, #31
 8003c86:	bf5c      	itt	pl
 8003c88:	2201      	movpl	r2, #1
 8003c8a:	601a      	strpl	r2, [r3, #0]
 8003c8c:	4b16      	ldr	r3, [pc, #88]	; (8003ce8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	07d2      	lsls	r2, r2, #31
 8003c92:	bf5c      	itt	pl
 8003c94:	2201      	movpl	r2, #1
 8003c96:	601a      	strpl	r2, [r3, #0]
 8003c98:	4b14      	ldr	r3, [pc, #80]	; (8003cec <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	07d0      	lsls	r0, r2, #31
 8003c9e:	bf5c      	itt	pl
 8003ca0:	2201      	movpl	r2, #1
 8003ca2:	601a      	strpl	r2, [r3, #0]
 8003ca4:	4b12      	ldr	r3, [pc, #72]	; (8003cf0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	07d1      	lsls	r1, r2, #31
 8003caa:	bf5c      	itt	pl
 8003cac:	2201      	movpl	r2, #1
 8003cae:	601a      	strpl	r2, [r3, #0]
 8003cb0:	4b10      	ldr	r3, [pc, #64]	; (8003cf4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	07d2      	lsls	r2, r2, #31
 8003cb6:	bf5c      	itt	pl
 8003cb8:	2201      	movpl	r2, #1
 8003cba:	601a      	strpl	r2, [r3, #0]
 8003cbc:	4b0e      	ldr	r3, [pc, #56]	; (8003cf8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	07d0      	lsls	r0, r2, #31
 8003cc2:	bf5c      	itt	pl
 8003cc4:	2201      	movpl	r2, #1
 8003cc6:	601a      	strpl	r2, [r3, #0]
 8003cc8:	4b0c      	ldr	r3, [pc, #48]	; (8003cfc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	07d1      	lsls	r1, r2, #31
 8003cce:	bf5c      	itt	pl
 8003cd0:	2201      	movpl	r2, #1
 8003cd2:	601a      	strpl	r2, [r3, #0]
 8003cd4:	4b0a      	ldr	r3, [pc, #40]	; (8003d00 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	07d2      	lsls	r2, r2, #31
 8003cda:	bf5c      	itt	pl
 8003cdc:	2201      	movpl	r2, #1
 8003cde:	601a      	strpl	r2, [r3, #0]
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	200033a0 	.word	0x200033a0
 8003ce8:	2000339c 	.word	0x2000339c
 8003cec:	20003398 	.word	0x20003398
 8003cf0:	20003394 	.word	0x20003394
 8003cf4:	20003390 	.word	0x20003390
 8003cf8:	2000338c 	.word	0x2000338c
 8003cfc:	20003388 	.word	0x20003388
 8003d00:	20003384 	.word	0x20003384

08003d04 <round>:
 8003d04:	ec51 0b10 	vmov	r0, r1, d0
 8003d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d0a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8003d0e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8003d12:	2c13      	cmp	r4, #19
 8003d14:	460b      	mov	r3, r1
 8003d16:	460f      	mov	r7, r1
 8003d18:	dc17      	bgt.n	8003d4a <round+0x46>
 8003d1a:	2c00      	cmp	r4, #0
 8003d1c:	da09      	bge.n	8003d32 <round+0x2e>
 8003d1e:	3401      	adds	r4, #1
 8003d20:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8003d24:	d103      	bne.n	8003d2e <round+0x2a>
 8003d26:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003d2a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003d2e:	2100      	movs	r1, #0
 8003d30:	e028      	b.n	8003d84 <round+0x80>
 8003d32:	4a16      	ldr	r2, [pc, #88]	; (8003d8c <round+0x88>)
 8003d34:	4122      	asrs	r2, r4
 8003d36:	4211      	tst	r1, r2
 8003d38:	d100      	bne.n	8003d3c <round+0x38>
 8003d3a:	b180      	cbz	r0, 8003d5e <round+0x5a>
 8003d3c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d40:	4123      	asrs	r3, r4
 8003d42:	443b      	add	r3, r7
 8003d44:	ea23 0302 	bic.w	r3, r3, r2
 8003d48:	e7f1      	b.n	8003d2e <round+0x2a>
 8003d4a:	2c33      	cmp	r4, #51	; 0x33
 8003d4c:	dd0a      	ble.n	8003d64 <round+0x60>
 8003d4e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8003d52:	d104      	bne.n	8003d5e <round+0x5a>
 8003d54:	ee10 2a10 	vmov	r2, s0
 8003d58:	460b      	mov	r3, r1
 8003d5a:	f7fc fa4f 	bl	80001fc <__adddf3>
 8003d5e:	ec41 0b10 	vmov	d0, r0, r1
 8003d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d64:	f2a5 4213 	subw	r2, r5, #1043	; 0x413
 8003d68:	f04f 35ff 	mov.w	r5, #4294967295
 8003d6c:	40d5      	lsrs	r5, r2
 8003d6e:	4228      	tst	r0, r5
 8003d70:	d0f5      	beq.n	8003d5e <round+0x5a>
 8003d72:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8003d76:	2201      	movs	r2, #1
 8003d78:	40a2      	lsls	r2, r4
 8003d7a:	1812      	adds	r2, r2, r0
 8003d7c:	bf28      	it	cs
 8003d7e:	3301      	addcs	r3, #1
 8003d80:	ea22 0105 	bic.w	r1, r2, r5
 8003d84:	4608      	mov	r0, r1
 8003d86:	4619      	mov	r1, r3
 8003d88:	e7e9      	b.n	8003d5e <round+0x5a>
 8003d8a:	bf00      	nop
 8003d8c:	000fffff 	.word	0x000fffff

08003d90 <sin>:
 8003d90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003d92:	ec51 0b10 	vmov	r0, r1, d0
 8003d96:	4a20      	ldr	r2, [pc, #128]	; (8003e18 <sin+0x88>)
 8003d98:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	dc07      	bgt.n	8003db0 <sin+0x20>
 8003da0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8003e10 <sin+0x80>
 8003da4:	2000      	movs	r0, #0
 8003da6:	f001 fdff 	bl	80059a8 <__kernel_sin>
 8003daa:	ec51 0b10 	vmov	r0, r1, d0
 8003dae:	e007      	b.n	8003dc0 <sin+0x30>
 8003db0:	4a1a      	ldr	r2, [pc, #104]	; (8003e1c <sin+0x8c>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	dd09      	ble.n	8003dca <sin+0x3a>
 8003db6:	ee10 2a10 	vmov	r2, s0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	f7fc fa1c 	bl	80001f8 <__aeabi_dsub>
 8003dc0:	ec41 0b10 	vmov	d0, r0, r1
 8003dc4:	b005      	add	sp, #20
 8003dc6:	f85d fb04 	ldr.w	pc, [sp], #4
 8003dca:	4668      	mov	r0, sp
 8003dcc:	f000 ff10 	bl	8004bf0 <__ieee754_rem_pio2>
 8003dd0:	f000 0003 	and.w	r0, r0, #3
 8003dd4:	2801      	cmp	r0, #1
 8003dd6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003dda:	ed9d 0b00 	vldr	d0, [sp]
 8003dde:	d004      	beq.n	8003dea <sin+0x5a>
 8003de0:	2802      	cmp	r0, #2
 8003de2:	d005      	beq.n	8003df0 <sin+0x60>
 8003de4:	b970      	cbnz	r0, 8003e04 <sin+0x74>
 8003de6:	2001      	movs	r0, #1
 8003de8:	e7dd      	b.n	8003da6 <sin+0x16>
 8003dea:	f001 f9a5 	bl	8005138 <__kernel_cos>
 8003dee:	e7dc      	b.n	8003daa <sin+0x1a>
 8003df0:	2001      	movs	r0, #1
 8003df2:	f001 fdd9 	bl	80059a8 <__kernel_sin>
 8003df6:	ec53 2b10 	vmov	r2, r3, d0
 8003dfa:	ee10 0a10 	vmov	r0, s0
 8003dfe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8003e02:	e7dd      	b.n	8003dc0 <sin+0x30>
 8003e04:	f001 f998 	bl	8005138 <__kernel_cos>
 8003e08:	e7f5      	b.n	8003df6 <sin+0x66>
 8003e0a:	bf00      	nop
 8003e0c:	f3af 8000 	nop.w
	...
 8003e18:	3fe921fb 	.word	0x3fe921fb
 8003e1c:	7fefffff 	.word	0x7fefffff

08003e20 <pow>:
 8003e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e24:	ed2d 8b04 	vpush	{d8-d9}
 8003e28:	b08d      	sub	sp, #52	; 0x34
 8003e2a:	ec57 6b10 	vmov	r6, r7, d0
 8003e2e:	ec55 4b11 	vmov	r4, r5, d1
 8003e32:	f000 f9c9 	bl	80041c8 <__ieee754_pow>
 8003e36:	4bae      	ldr	r3, [pc, #696]	; (80040f0 <pow+0x2d0>)
 8003e38:	eeb0 8a40 	vmov.f32	s16, s0
 8003e3c:	eef0 8a60 	vmov.f32	s17, s1
 8003e40:	f993 9000 	ldrsb.w	r9, [r3]
 8003e44:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003e48:	4698      	mov	r8, r3
 8003e4a:	d05f      	beq.n	8003f0c <pow+0xec>
 8003e4c:	4622      	mov	r2, r4
 8003e4e:	462b      	mov	r3, r5
 8003e50:	4620      	mov	r0, r4
 8003e52:	4629      	mov	r1, r5
 8003e54:	f7fc fe1e 	bl	8000a94 <__aeabi_dcmpun>
 8003e58:	4683      	mov	fp, r0
 8003e5a:	2800      	cmp	r0, #0
 8003e5c:	d156      	bne.n	8003f0c <pow+0xec>
 8003e5e:	4632      	mov	r2, r6
 8003e60:	463b      	mov	r3, r7
 8003e62:	4630      	mov	r0, r6
 8003e64:	4639      	mov	r1, r7
 8003e66:	f7fc fe15 	bl	8000a94 <__aeabi_dcmpun>
 8003e6a:	9001      	str	r0, [sp, #4]
 8003e6c:	b1e8      	cbz	r0, 8003eaa <pow+0x8a>
 8003e6e:	2200      	movs	r2, #0
 8003e70:	2300      	movs	r3, #0
 8003e72:	4620      	mov	r0, r4
 8003e74:	4629      	mov	r1, r5
 8003e76:	f7fc fddb 	bl	8000a30 <__aeabi_dcmpeq>
 8003e7a:	2800      	cmp	r0, #0
 8003e7c:	d046      	beq.n	8003f0c <pow+0xec>
 8003e7e:	2301      	movs	r3, #1
 8003e80:	9302      	str	r3, [sp, #8]
 8003e82:	4b9c      	ldr	r3, [pc, #624]	; (80040f4 <pow+0x2d4>)
 8003e84:	9303      	str	r3, [sp, #12]
 8003e86:	4b9c      	ldr	r3, [pc, #624]	; (80040f8 <pow+0x2d8>)
 8003e88:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f1b9 0f02 	cmp.w	r9, #2
 8003e92:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003e96:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003e9a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003e9e:	d033      	beq.n	8003f08 <pow+0xe8>
 8003ea0:	a802      	add	r0, sp, #8
 8003ea2:	f001 fed1 	bl	8005c48 <matherr>
 8003ea6:	bb48      	cbnz	r0, 8003efc <pow+0xdc>
 8003ea8:	e05e      	b.n	8003f68 <pow+0x148>
 8003eaa:	f04f 0a00 	mov.w	sl, #0
 8003eae:	f04f 0b00 	mov.w	fp, #0
 8003eb2:	4652      	mov	r2, sl
 8003eb4:	465b      	mov	r3, fp
 8003eb6:	4630      	mov	r0, r6
 8003eb8:	4639      	mov	r1, r7
 8003eba:	f7fc fdb9 	bl	8000a30 <__aeabi_dcmpeq>
 8003ebe:	ec4b ab19 	vmov	d9, sl, fp
 8003ec2:	2800      	cmp	r0, #0
 8003ec4:	d055      	beq.n	8003f72 <pow+0x152>
 8003ec6:	4652      	mov	r2, sl
 8003ec8:	465b      	mov	r3, fp
 8003eca:	4620      	mov	r0, r4
 8003ecc:	4629      	mov	r1, r5
 8003ece:	f7fc fdaf 	bl	8000a30 <__aeabi_dcmpeq>
 8003ed2:	4680      	mov	r8, r0
 8003ed4:	b318      	cbz	r0, 8003f1e <pow+0xfe>
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	9302      	str	r3, [sp, #8]
 8003eda:	4b86      	ldr	r3, [pc, #536]	; (80040f4 <pow+0x2d4>)
 8003edc:	9303      	str	r3, [sp, #12]
 8003ede:	9b01      	ldr	r3, [sp, #4]
 8003ee0:	930a      	str	r3, [sp, #40]	; 0x28
 8003ee2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003ee6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003eea:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8003eee:	f1b9 0f00 	cmp.w	r9, #0
 8003ef2:	d0d5      	beq.n	8003ea0 <pow+0x80>
 8003ef4:	4b80      	ldr	r3, [pc, #512]	; (80040f8 <pow+0x2d8>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003efe:	b11b      	cbz	r3, 8003f08 <pow+0xe8>
 8003f00:	f001 ffc4 	bl	8005e8c <__errno>
 8003f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f06:	6003      	str	r3, [r0, #0]
 8003f08:	ed9d 8b08 	vldr	d8, [sp, #32]
 8003f0c:	eeb0 0a48 	vmov.f32	s0, s16
 8003f10:	eef0 0a68 	vmov.f32	s1, s17
 8003f14:	b00d      	add	sp, #52	; 0x34
 8003f16:	ecbd 8b04 	vpop	{d8-d9}
 8003f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f1e:	ec45 4b10 	vmov	d0, r4, r5
 8003f22:	f001 fe02 	bl	8005b2a <finite>
 8003f26:	2800      	cmp	r0, #0
 8003f28:	d0f0      	beq.n	8003f0c <pow+0xec>
 8003f2a:	4652      	mov	r2, sl
 8003f2c:	465b      	mov	r3, fp
 8003f2e:	4620      	mov	r0, r4
 8003f30:	4629      	mov	r1, r5
 8003f32:	f7fc fd87 	bl	8000a44 <__aeabi_dcmplt>
 8003f36:	2800      	cmp	r0, #0
 8003f38:	d0e8      	beq.n	8003f0c <pow+0xec>
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	9302      	str	r3, [sp, #8]
 8003f3e:	4b6d      	ldr	r3, [pc, #436]	; (80040f4 <pow+0x2d4>)
 8003f40:	9303      	str	r3, [sp, #12]
 8003f42:	4b6b      	ldr	r3, [pc, #428]	; (80040f0 <pow+0x2d0>)
 8003f44:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8003f48:	f993 3000 	ldrsb.w	r3, [r3]
 8003f4c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003f50:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003f54:	b913      	cbnz	r3, 8003f5c <pow+0x13c>
 8003f56:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8003f5a:	e7a1      	b.n	8003ea0 <pow+0x80>
 8003f5c:	4967      	ldr	r1, [pc, #412]	; (80040fc <pow+0x2dc>)
 8003f5e:	2000      	movs	r0, #0
 8003f60:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d19b      	bne.n	8003ea0 <pow+0x80>
 8003f68:	f001 ff90 	bl	8005e8c <__errno>
 8003f6c:	2321      	movs	r3, #33	; 0x21
 8003f6e:	6003      	str	r3, [r0, #0]
 8003f70:	e7c4      	b.n	8003efc <pow+0xdc>
 8003f72:	eeb0 0a48 	vmov.f32	s0, s16
 8003f76:	eef0 0a68 	vmov.f32	s1, s17
 8003f7a:	f001 fdd6 	bl	8005b2a <finite>
 8003f7e:	9001      	str	r0, [sp, #4]
 8003f80:	2800      	cmp	r0, #0
 8003f82:	f040 808a 	bne.w	800409a <pow+0x27a>
 8003f86:	ec47 6b10 	vmov	d0, r6, r7
 8003f8a:	f001 fdce 	bl	8005b2a <finite>
 8003f8e:	2800      	cmp	r0, #0
 8003f90:	f000 8083 	beq.w	800409a <pow+0x27a>
 8003f94:	ec45 4b10 	vmov	d0, r4, r5
 8003f98:	f001 fdc7 	bl	8005b2a <finite>
 8003f9c:	2800      	cmp	r0, #0
 8003f9e:	d07c      	beq.n	800409a <pow+0x27a>
 8003fa0:	ec53 2b18 	vmov	r2, r3, d8
 8003fa4:	ee18 0a10 	vmov	r0, s16
 8003fa8:	4619      	mov	r1, r3
 8003faa:	f7fc fd73 	bl	8000a94 <__aeabi_dcmpun>
 8003fae:	f998 9000 	ldrsb.w	r9, [r8]
 8003fb2:	4b50      	ldr	r3, [pc, #320]	; (80040f4 <pow+0x2d4>)
 8003fb4:	b1b0      	cbz	r0, 8003fe4 <pow+0x1c4>
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	9303      	str	r3, [sp, #12]
 8003fba:	9b01      	ldr	r3, [sp, #4]
 8003fbc:	9202      	str	r2, [sp, #8]
 8003fbe:	930a      	str	r3, [sp, #40]	; 0x28
 8003fc0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003fc4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003fc8:	f1b9 0f00 	cmp.w	r9, #0
 8003fcc:	d0c3      	beq.n	8003f56 <pow+0x136>
 8003fce:	4652      	mov	r2, sl
 8003fd0:	465b      	mov	r3, fp
 8003fd2:	4650      	mov	r0, sl
 8003fd4:	4659      	mov	r1, fp
 8003fd6:	f7fc fbed 	bl	80007b4 <__aeabi_ddiv>
 8003fda:	f1b9 0f02 	cmp.w	r9, #2
 8003fde:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003fe2:	e7c0      	b.n	8003f66 <pow+0x146>
 8003fe4:	2203      	movs	r2, #3
 8003fe6:	9202      	str	r2, [sp, #8]
 8003fe8:	9303      	str	r3, [sp, #12]
 8003fea:	900a      	str	r0, [sp, #40]	; 0x28
 8003fec:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003ff0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003ff4:	f1b9 0f00 	cmp.w	r9, #0
 8003ff8:	d12c      	bne.n	8004054 <pow+0x234>
 8003ffa:	4b41      	ldr	r3, [pc, #260]	; (8004100 <pow+0x2e0>)
 8003ffc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004000:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004004:	4630      	mov	r0, r6
 8004006:	4652      	mov	r2, sl
 8004008:	465b      	mov	r3, fp
 800400a:	4639      	mov	r1, r7
 800400c:	f7fc fd1a 	bl	8000a44 <__aeabi_dcmplt>
 8004010:	2800      	cmp	r0, #0
 8004012:	d066      	beq.n	80040e2 <pow+0x2c2>
 8004014:	2200      	movs	r2, #0
 8004016:	4b3b      	ldr	r3, [pc, #236]	; (8004104 <pow+0x2e4>)
 8004018:	4620      	mov	r0, r4
 800401a:	4629      	mov	r1, r5
 800401c:	f7fc faa0 	bl	8000560 <__aeabi_dmul>
 8004020:	4604      	mov	r4, r0
 8004022:	460d      	mov	r5, r1
 8004024:	ec45 4b10 	vmov	d0, r4, r5
 8004028:	f001 fe1a 	bl	8005c60 <rint>
 800402c:	4620      	mov	r0, r4
 800402e:	ec53 2b10 	vmov	r2, r3, d0
 8004032:	4629      	mov	r1, r5
 8004034:	f7fc fcfc 	bl	8000a30 <__aeabi_dcmpeq>
 8004038:	b920      	cbnz	r0, 8004044 <pow+0x224>
 800403a:	4b33      	ldr	r3, [pc, #204]	; (8004108 <pow+0x2e8>)
 800403c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004040:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004044:	f998 3000 	ldrsb.w	r3, [r8]
 8004048:	2b02      	cmp	r3, #2
 800404a:	d14a      	bne.n	80040e2 <pow+0x2c2>
 800404c:	f001 ff1e 	bl	8005e8c <__errno>
 8004050:	2322      	movs	r3, #34	; 0x22
 8004052:	e78c      	b.n	8003f6e <pow+0x14e>
 8004054:	4b2d      	ldr	r3, [pc, #180]	; (800410c <pow+0x2ec>)
 8004056:	2200      	movs	r2, #0
 8004058:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800405c:	4630      	mov	r0, r6
 800405e:	4652      	mov	r2, sl
 8004060:	465b      	mov	r3, fp
 8004062:	4639      	mov	r1, r7
 8004064:	f7fc fcee 	bl	8000a44 <__aeabi_dcmplt>
 8004068:	2800      	cmp	r0, #0
 800406a:	d0eb      	beq.n	8004044 <pow+0x224>
 800406c:	2200      	movs	r2, #0
 800406e:	4b25      	ldr	r3, [pc, #148]	; (8004104 <pow+0x2e4>)
 8004070:	4620      	mov	r0, r4
 8004072:	4629      	mov	r1, r5
 8004074:	f7fc fa74 	bl	8000560 <__aeabi_dmul>
 8004078:	4604      	mov	r4, r0
 800407a:	460d      	mov	r5, r1
 800407c:	ec45 4b10 	vmov	d0, r4, r5
 8004080:	f001 fdee 	bl	8005c60 <rint>
 8004084:	4620      	mov	r0, r4
 8004086:	ec53 2b10 	vmov	r2, r3, d0
 800408a:	4629      	mov	r1, r5
 800408c:	f7fc fcd0 	bl	8000a30 <__aeabi_dcmpeq>
 8004090:	2800      	cmp	r0, #0
 8004092:	d1d7      	bne.n	8004044 <pow+0x224>
 8004094:	2200      	movs	r2, #0
 8004096:	4b19      	ldr	r3, [pc, #100]	; (80040fc <pow+0x2dc>)
 8004098:	e7d2      	b.n	8004040 <pow+0x220>
 800409a:	2200      	movs	r2, #0
 800409c:	2300      	movs	r3, #0
 800409e:	ec51 0b18 	vmov	r0, r1, d8
 80040a2:	f7fc fcc5 	bl	8000a30 <__aeabi_dcmpeq>
 80040a6:	2800      	cmp	r0, #0
 80040a8:	f43f af30 	beq.w	8003f0c <pow+0xec>
 80040ac:	ec47 6b10 	vmov	d0, r6, r7
 80040b0:	f001 fd3b 	bl	8005b2a <finite>
 80040b4:	2800      	cmp	r0, #0
 80040b6:	f43f af29 	beq.w	8003f0c <pow+0xec>
 80040ba:	ec45 4b10 	vmov	d0, r4, r5
 80040be:	f001 fd34 	bl	8005b2a <finite>
 80040c2:	2800      	cmp	r0, #0
 80040c4:	f43f af22 	beq.w	8003f0c <pow+0xec>
 80040c8:	2304      	movs	r3, #4
 80040ca:	9302      	str	r3, [sp, #8]
 80040cc:	4b09      	ldr	r3, [pc, #36]	; (80040f4 <pow+0x2d4>)
 80040ce:	9303      	str	r3, [sp, #12]
 80040d0:	2300      	movs	r3, #0
 80040d2:	930a      	str	r3, [sp, #40]	; 0x28
 80040d4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80040d8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80040dc:	ed8d 9b08 	vstr	d9, [sp, #32]
 80040e0:	e7b0      	b.n	8004044 <pow+0x224>
 80040e2:	a802      	add	r0, sp, #8
 80040e4:	f001 fdb0 	bl	8005c48 <matherr>
 80040e8:	2800      	cmp	r0, #0
 80040ea:	f47f af07 	bne.w	8003efc <pow+0xdc>
 80040ee:	e7ad      	b.n	800404c <pow+0x22c>
 80040f0:	2000001c 	.word	0x2000001c
 80040f4:	08008ad8 	.word	0x08008ad8
 80040f8:	3ff00000 	.word	0x3ff00000
 80040fc:	fff00000 	.word	0xfff00000
 8004100:	47efffff 	.word	0x47efffff
 8004104:	3fe00000 	.word	0x3fe00000
 8004108:	c7efffff 	.word	0xc7efffff
 800410c:	7ff00000 	.word	0x7ff00000

08004110 <sqrt>:
 8004110:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004114:	ed2d 8b02 	vpush	{d8}
 8004118:	b08b      	sub	sp, #44	; 0x2c
 800411a:	ec55 4b10 	vmov	r4, r5, d0
 800411e:	f000 ff59 	bl	8004fd4 <__ieee754_sqrt>
 8004122:	4b26      	ldr	r3, [pc, #152]	; (80041bc <sqrt+0xac>)
 8004124:	eeb0 8a40 	vmov.f32	s16, s0
 8004128:	eef0 8a60 	vmov.f32	s17, s1
 800412c:	f993 6000 	ldrsb.w	r6, [r3]
 8004130:	1c73      	adds	r3, r6, #1
 8004132:	d02a      	beq.n	800418a <sqrt+0x7a>
 8004134:	4622      	mov	r2, r4
 8004136:	462b      	mov	r3, r5
 8004138:	4620      	mov	r0, r4
 800413a:	4629      	mov	r1, r5
 800413c:	f7fc fcaa 	bl	8000a94 <__aeabi_dcmpun>
 8004140:	4607      	mov	r7, r0
 8004142:	bb10      	cbnz	r0, 800418a <sqrt+0x7a>
 8004144:	f04f 0800 	mov.w	r8, #0
 8004148:	f04f 0900 	mov.w	r9, #0
 800414c:	4642      	mov	r2, r8
 800414e:	464b      	mov	r3, r9
 8004150:	4620      	mov	r0, r4
 8004152:	4629      	mov	r1, r5
 8004154:	f7fc fc76 	bl	8000a44 <__aeabi_dcmplt>
 8004158:	b1b8      	cbz	r0, 800418a <sqrt+0x7a>
 800415a:	2301      	movs	r3, #1
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	4b18      	ldr	r3, [pc, #96]	; (80041c0 <sqrt+0xb0>)
 8004160:	9301      	str	r3, [sp, #4]
 8004162:	9708      	str	r7, [sp, #32]
 8004164:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004168:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800416c:	b9b6      	cbnz	r6, 800419c <sqrt+0x8c>
 800416e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004172:	4668      	mov	r0, sp
 8004174:	f001 fd68 	bl	8005c48 <matherr>
 8004178:	b1d0      	cbz	r0, 80041b0 <sqrt+0xa0>
 800417a:	9b08      	ldr	r3, [sp, #32]
 800417c:	b11b      	cbz	r3, 8004186 <sqrt+0x76>
 800417e:	f001 fe85 	bl	8005e8c <__errno>
 8004182:	9b08      	ldr	r3, [sp, #32]
 8004184:	6003      	str	r3, [r0, #0]
 8004186:	ed9d 8b06 	vldr	d8, [sp, #24]
 800418a:	eeb0 0a48 	vmov.f32	s0, s16
 800418e:	eef0 0a68 	vmov.f32	s1, s17
 8004192:	b00b      	add	sp, #44	; 0x2c
 8004194:	ecbd 8b02 	vpop	{d8}
 8004198:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800419c:	4642      	mov	r2, r8
 800419e:	464b      	mov	r3, r9
 80041a0:	4640      	mov	r0, r8
 80041a2:	4649      	mov	r1, r9
 80041a4:	f7fc fb06 	bl	80007b4 <__aeabi_ddiv>
 80041a8:	2e02      	cmp	r6, #2
 80041aa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80041ae:	d1e0      	bne.n	8004172 <sqrt+0x62>
 80041b0:	f001 fe6c 	bl	8005e8c <__errno>
 80041b4:	2321      	movs	r3, #33	; 0x21
 80041b6:	6003      	str	r3, [r0, #0]
 80041b8:	e7df      	b.n	800417a <sqrt+0x6a>
 80041ba:	bf00      	nop
 80041bc:	2000001c 	.word	0x2000001c
 80041c0:	08008adc 	.word	0x08008adc
 80041c4:	00000000 	.word	0x00000000

080041c8 <__ieee754_pow>:
 80041c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041cc:	b091      	sub	sp, #68	; 0x44
 80041ce:	ed8d 1b00 	vstr	d1, [sp]
 80041d2:	e89d 0204 	ldmia.w	sp, {r2, r9}
 80041d6:	ec57 6b10 	vmov	r6, r7, d0
 80041da:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80041de:	ea58 0302 	orrs.w	r3, r8, r2
 80041e2:	ee10 aa10 	vmov	sl, s0
 80041e6:	463d      	mov	r5, r7
 80041e8:	f000 84bd 	beq.w	8004b66 <__ieee754_pow+0x99e>
 80041ec:	4b78      	ldr	r3, [pc, #480]	; (80043d0 <__ieee754_pow+0x208>)
 80041ee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80041f2:	429c      	cmp	r4, r3
 80041f4:	dc09      	bgt.n	800420a <__ieee754_pow+0x42>
 80041f6:	d103      	bne.n	8004200 <__ieee754_pow+0x38>
 80041f8:	b93e      	cbnz	r6, 800420a <__ieee754_pow+0x42>
 80041fa:	45a0      	cmp	r8, r4
 80041fc:	dc0d      	bgt.n	800421a <__ieee754_pow+0x52>
 80041fe:	e001      	b.n	8004204 <__ieee754_pow+0x3c>
 8004200:	4598      	cmp	r8, r3
 8004202:	dc02      	bgt.n	800420a <__ieee754_pow+0x42>
 8004204:	4598      	cmp	r8, r3
 8004206:	d10e      	bne.n	8004226 <__ieee754_pow+0x5e>
 8004208:	b16a      	cbz	r2, 8004226 <__ieee754_pow+0x5e>
 800420a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800420e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004212:	ea54 030a 	orrs.w	r3, r4, sl
 8004216:	f000 84a6 	beq.w	8004b66 <__ieee754_pow+0x99e>
 800421a:	486e      	ldr	r0, [pc, #440]	; (80043d4 <__ieee754_pow+0x20c>)
 800421c:	b011      	add	sp, #68	; 0x44
 800421e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004222:	f001 bd15 	b.w	8005c50 <nan>
 8004226:	2d00      	cmp	r5, #0
 8004228:	da53      	bge.n	80042d2 <__ieee754_pow+0x10a>
 800422a:	4b6b      	ldr	r3, [pc, #428]	; (80043d8 <__ieee754_pow+0x210>)
 800422c:	4598      	cmp	r8, r3
 800422e:	dc4d      	bgt.n	80042cc <__ieee754_pow+0x104>
 8004230:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004234:	4598      	cmp	r8, r3
 8004236:	dd4c      	ble.n	80042d2 <__ieee754_pow+0x10a>
 8004238:	ea4f 5328 	mov.w	r3, r8, asr #20
 800423c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004240:	2b14      	cmp	r3, #20
 8004242:	dd26      	ble.n	8004292 <__ieee754_pow+0xca>
 8004244:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004248:	fa22 f103 	lsr.w	r1, r2, r3
 800424c:	fa01 f303 	lsl.w	r3, r1, r3
 8004250:	429a      	cmp	r2, r3
 8004252:	d13e      	bne.n	80042d2 <__ieee754_pow+0x10a>
 8004254:	f001 0101 	and.w	r1, r1, #1
 8004258:	f1c1 0b02 	rsb	fp, r1, #2
 800425c:	2a00      	cmp	r2, #0
 800425e:	d15b      	bne.n	8004318 <__ieee754_pow+0x150>
 8004260:	4b5b      	ldr	r3, [pc, #364]	; (80043d0 <__ieee754_pow+0x208>)
 8004262:	4598      	cmp	r8, r3
 8004264:	d124      	bne.n	80042b0 <__ieee754_pow+0xe8>
 8004266:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800426a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800426e:	ea53 030a 	orrs.w	r3, r3, sl
 8004272:	f000 8478 	beq.w	8004b66 <__ieee754_pow+0x99e>
 8004276:	4b59      	ldr	r3, [pc, #356]	; (80043dc <__ieee754_pow+0x214>)
 8004278:	429c      	cmp	r4, r3
 800427a:	dd2d      	ble.n	80042d8 <__ieee754_pow+0x110>
 800427c:	f1b9 0f00 	cmp.w	r9, #0
 8004280:	f280 8475 	bge.w	8004b6e <__ieee754_pow+0x9a6>
 8004284:	2000      	movs	r0, #0
 8004286:	2100      	movs	r1, #0
 8004288:	ec41 0b10 	vmov	d0, r0, r1
 800428c:	b011      	add	sp, #68	; 0x44
 800428e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004292:	2a00      	cmp	r2, #0
 8004294:	d13e      	bne.n	8004314 <__ieee754_pow+0x14c>
 8004296:	f1c3 0314 	rsb	r3, r3, #20
 800429a:	fa48 f103 	asr.w	r1, r8, r3
 800429e:	fa01 f303 	lsl.w	r3, r1, r3
 80042a2:	4598      	cmp	r8, r3
 80042a4:	f040 846b 	bne.w	8004b7e <__ieee754_pow+0x9b6>
 80042a8:	f001 0101 	and.w	r1, r1, #1
 80042ac:	f1c1 0b02 	rsb	fp, r1, #2
 80042b0:	4b4b      	ldr	r3, [pc, #300]	; (80043e0 <__ieee754_pow+0x218>)
 80042b2:	4598      	cmp	r8, r3
 80042b4:	d118      	bne.n	80042e8 <__ieee754_pow+0x120>
 80042b6:	f1b9 0f00 	cmp.w	r9, #0
 80042ba:	f280 845c 	bge.w	8004b76 <__ieee754_pow+0x9ae>
 80042be:	4948      	ldr	r1, [pc, #288]	; (80043e0 <__ieee754_pow+0x218>)
 80042c0:	4632      	mov	r2, r6
 80042c2:	463b      	mov	r3, r7
 80042c4:	2000      	movs	r0, #0
 80042c6:	f7fc fa75 	bl	80007b4 <__aeabi_ddiv>
 80042ca:	e7dd      	b.n	8004288 <__ieee754_pow+0xc0>
 80042cc:	f04f 0b02 	mov.w	fp, #2
 80042d0:	e7c4      	b.n	800425c <__ieee754_pow+0x94>
 80042d2:	f04f 0b00 	mov.w	fp, #0
 80042d6:	e7c1      	b.n	800425c <__ieee754_pow+0x94>
 80042d8:	f1b9 0f00 	cmp.w	r9, #0
 80042dc:	dad2      	bge.n	8004284 <__ieee754_pow+0xbc>
 80042de:	e89d 0009 	ldmia.w	sp, {r0, r3}
 80042e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80042e6:	e7cf      	b.n	8004288 <__ieee754_pow+0xc0>
 80042e8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80042ec:	d106      	bne.n	80042fc <__ieee754_pow+0x134>
 80042ee:	4632      	mov	r2, r6
 80042f0:	463b      	mov	r3, r7
 80042f2:	4610      	mov	r0, r2
 80042f4:	4619      	mov	r1, r3
 80042f6:	f7fc f933 	bl	8000560 <__aeabi_dmul>
 80042fa:	e7c5      	b.n	8004288 <__ieee754_pow+0xc0>
 80042fc:	4b39      	ldr	r3, [pc, #228]	; (80043e4 <__ieee754_pow+0x21c>)
 80042fe:	4599      	cmp	r9, r3
 8004300:	d10a      	bne.n	8004318 <__ieee754_pow+0x150>
 8004302:	2d00      	cmp	r5, #0
 8004304:	db08      	blt.n	8004318 <__ieee754_pow+0x150>
 8004306:	ec47 6b10 	vmov	d0, r6, r7
 800430a:	b011      	add	sp, #68	; 0x44
 800430c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004310:	f000 be60 	b.w	8004fd4 <__ieee754_sqrt>
 8004314:	f04f 0b00 	mov.w	fp, #0
 8004318:	ec47 6b10 	vmov	d0, r6, r7
 800431c:	f001 fbfe 	bl	8005b1c <fabs>
 8004320:	ec51 0b10 	vmov	r0, r1, d0
 8004324:	f1ba 0f00 	cmp.w	sl, #0
 8004328:	d127      	bne.n	800437a <__ieee754_pow+0x1b2>
 800432a:	b124      	cbz	r4, 8004336 <__ieee754_pow+0x16e>
 800432c:	4b2c      	ldr	r3, [pc, #176]	; (80043e0 <__ieee754_pow+0x218>)
 800432e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8004332:	429a      	cmp	r2, r3
 8004334:	d121      	bne.n	800437a <__ieee754_pow+0x1b2>
 8004336:	f1b9 0f00 	cmp.w	r9, #0
 800433a:	da05      	bge.n	8004348 <__ieee754_pow+0x180>
 800433c:	4602      	mov	r2, r0
 800433e:	460b      	mov	r3, r1
 8004340:	2000      	movs	r0, #0
 8004342:	4927      	ldr	r1, [pc, #156]	; (80043e0 <__ieee754_pow+0x218>)
 8004344:	f7fc fa36 	bl	80007b4 <__aeabi_ddiv>
 8004348:	2d00      	cmp	r5, #0
 800434a:	da9d      	bge.n	8004288 <__ieee754_pow+0xc0>
 800434c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004350:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004354:	ea54 030b 	orrs.w	r3, r4, fp
 8004358:	d108      	bne.n	800436c <__ieee754_pow+0x1a4>
 800435a:	4602      	mov	r2, r0
 800435c:	460b      	mov	r3, r1
 800435e:	4610      	mov	r0, r2
 8004360:	4619      	mov	r1, r3
 8004362:	f7fb ff49 	bl	80001f8 <__aeabi_dsub>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	e7ac      	b.n	80042c6 <__ieee754_pow+0xfe>
 800436c:	f1bb 0f01 	cmp.w	fp, #1
 8004370:	d18a      	bne.n	8004288 <__ieee754_pow+0xc0>
 8004372:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004376:	4619      	mov	r1, r3
 8004378:	e786      	b.n	8004288 <__ieee754_pow+0xc0>
 800437a:	0fed      	lsrs	r5, r5, #31
 800437c:	1e6b      	subs	r3, r5, #1
 800437e:	930d      	str	r3, [sp, #52]	; 0x34
 8004380:	ea5b 0303 	orrs.w	r3, fp, r3
 8004384:	d102      	bne.n	800438c <__ieee754_pow+0x1c4>
 8004386:	4632      	mov	r2, r6
 8004388:	463b      	mov	r3, r7
 800438a:	e7e8      	b.n	800435e <__ieee754_pow+0x196>
 800438c:	4b16      	ldr	r3, [pc, #88]	; (80043e8 <__ieee754_pow+0x220>)
 800438e:	4598      	cmp	r8, r3
 8004390:	f340 80fe 	ble.w	8004590 <__ieee754_pow+0x3c8>
 8004394:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004398:	4598      	cmp	r8, r3
 800439a:	dd0a      	ble.n	80043b2 <__ieee754_pow+0x1ea>
 800439c:	4b0f      	ldr	r3, [pc, #60]	; (80043dc <__ieee754_pow+0x214>)
 800439e:	429c      	cmp	r4, r3
 80043a0:	dc0d      	bgt.n	80043be <__ieee754_pow+0x1f6>
 80043a2:	f1b9 0f00 	cmp.w	r9, #0
 80043a6:	f6bf af6d 	bge.w	8004284 <__ieee754_pow+0xbc>
 80043aa:	a307      	add	r3, pc, #28	; (adr r3, 80043c8 <__ieee754_pow+0x200>)
 80043ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b0:	e79f      	b.n	80042f2 <__ieee754_pow+0x12a>
 80043b2:	4b0e      	ldr	r3, [pc, #56]	; (80043ec <__ieee754_pow+0x224>)
 80043b4:	429c      	cmp	r4, r3
 80043b6:	ddf4      	ble.n	80043a2 <__ieee754_pow+0x1da>
 80043b8:	4b09      	ldr	r3, [pc, #36]	; (80043e0 <__ieee754_pow+0x218>)
 80043ba:	429c      	cmp	r4, r3
 80043bc:	dd18      	ble.n	80043f0 <__ieee754_pow+0x228>
 80043be:	f1b9 0f00 	cmp.w	r9, #0
 80043c2:	dcf2      	bgt.n	80043aa <__ieee754_pow+0x1e2>
 80043c4:	e75e      	b.n	8004284 <__ieee754_pow+0xbc>
 80043c6:	bf00      	nop
 80043c8:	8800759c 	.word	0x8800759c
 80043cc:	7e37e43c 	.word	0x7e37e43c
 80043d0:	7ff00000 	.word	0x7ff00000
 80043d4:	08008ae0 	.word	0x08008ae0
 80043d8:	433fffff 	.word	0x433fffff
 80043dc:	3fefffff 	.word	0x3fefffff
 80043e0:	3ff00000 	.word	0x3ff00000
 80043e4:	3fe00000 	.word	0x3fe00000
 80043e8:	41e00000 	.word	0x41e00000
 80043ec:	3feffffe 	.word	0x3feffffe
 80043f0:	2200      	movs	r2, #0
 80043f2:	4b63      	ldr	r3, [pc, #396]	; (8004580 <__ieee754_pow+0x3b8>)
 80043f4:	f7fb ff00 	bl	80001f8 <__aeabi_dsub>
 80043f8:	a355      	add	r3, pc, #340	; (adr r3, 8004550 <__ieee754_pow+0x388>)
 80043fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fe:	4604      	mov	r4, r0
 8004400:	460d      	mov	r5, r1
 8004402:	f7fc f8ad 	bl	8000560 <__aeabi_dmul>
 8004406:	a354      	add	r3, pc, #336	; (adr r3, 8004558 <__ieee754_pow+0x390>)
 8004408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440c:	4606      	mov	r6, r0
 800440e:	460f      	mov	r7, r1
 8004410:	4620      	mov	r0, r4
 8004412:	4629      	mov	r1, r5
 8004414:	f7fc f8a4 	bl	8000560 <__aeabi_dmul>
 8004418:	2200      	movs	r2, #0
 800441a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800441e:	4b59      	ldr	r3, [pc, #356]	; (8004584 <__ieee754_pow+0x3bc>)
 8004420:	4620      	mov	r0, r4
 8004422:	4629      	mov	r1, r5
 8004424:	f7fc f89c 	bl	8000560 <__aeabi_dmul>
 8004428:	4602      	mov	r2, r0
 800442a:	460b      	mov	r3, r1
 800442c:	a14c      	add	r1, pc, #304	; (adr r1, 8004560 <__ieee754_pow+0x398>)
 800442e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004432:	f7fb fee1 	bl	80001f8 <__aeabi_dsub>
 8004436:	4622      	mov	r2, r4
 8004438:	462b      	mov	r3, r5
 800443a:	f7fc f891 	bl	8000560 <__aeabi_dmul>
 800443e:	4602      	mov	r2, r0
 8004440:	460b      	mov	r3, r1
 8004442:	2000      	movs	r0, #0
 8004444:	4950      	ldr	r1, [pc, #320]	; (8004588 <__ieee754_pow+0x3c0>)
 8004446:	f7fb fed7 	bl	80001f8 <__aeabi_dsub>
 800444a:	4622      	mov	r2, r4
 800444c:	462b      	mov	r3, r5
 800444e:	4680      	mov	r8, r0
 8004450:	4689      	mov	r9, r1
 8004452:	4620      	mov	r0, r4
 8004454:	4629      	mov	r1, r5
 8004456:	f7fc f883 	bl	8000560 <__aeabi_dmul>
 800445a:	4602      	mov	r2, r0
 800445c:	460b      	mov	r3, r1
 800445e:	4640      	mov	r0, r8
 8004460:	4649      	mov	r1, r9
 8004462:	f7fc f87d 	bl	8000560 <__aeabi_dmul>
 8004466:	a340      	add	r3, pc, #256	; (adr r3, 8004568 <__ieee754_pow+0x3a0>)
 8004468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446c:	f7fc f878 	bl	8000560 <__aeabi_dmul>
 8004470:	4602      	mov	r2, r0
 8004472:	460b      	mov	r3, r1
 8004474:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004478:	f7fb febe 	bl	80001f8 <__aeabi_dsub>
 800447c:	4602      	mov	r2, r0
 800447e:	460b      	mov	r3, r1
 8004480:	4604      	mov	r4, r0
 8004482:	460d      	mov	r5, r1
 8004484:	4630      	mov	r0, r6
 8004486:	4639      	mov	r1, r7
 8004488:	f7fb feb8 	bl	80001fc <__adddf3>
 800448c:	2000      	movs	r0, #0
 800448e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004492:	4632      	mov	r2, r6
 8004494:	463b      	mov	r3, r7
 8004496:	f7fb feaf 	bl	80001f8 <__aeabi_dsub>
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	4620      	mov	r0, r4
 80044a0:	4629      	mov	r1, r5
 80044a2:	f7fb fea9 	bl	80001f8 <__aeabi_dsub>
 80044a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80044a8:	f10b 33ff 	add.w	r3, fp, #4294967295
 80044ac:	4313      	orrs	r3, r2
 80044ae:	4606      	mov	r6, r0
 80044b0:	460f      	mov	r7, r1
 80044b2:	f040 81eb 	bne.w	800488c <__ieee754_pow+0x6c4>
 80044b6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8004570 <__ieee754_pow+0x3a8>
 80044ba:	e9dd 4500 	ldrd	r4, r5, [sp]
 80044be:	2400      	movs	r4, #0
 80044c0:	4622      	mov	r2, r4
 80044c2:	462b      	mov	r3, r5
 80044c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80044c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80044cc:	f7fb fe94 	bl	80001f8 <__aeabi_dsub>
 80044d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044d4:	f7fc f844 	bl	8000560 <__aeabi_dmul>
 80044d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80044dc:	4680      	mov	r8, r0
 80044de:	4689      	mov	r9, r1
 80044e0:	4630      	mov	r0, r6
 80044e2:	4639      	mov	r1, r7
 80044e4:	f7fc f83c 	bl	8000560 <__aeabi_dmul>
 80044e8:	4602      	mov	r2, r0
 80044ea:	460b      	mov	r3, r1
 80044ec:	4640      	mov	r0, r8
 80044ee:	4649      	mov	r1, r9
 80044f0:	f7fb fe84 	bl	80001fc <__adddf3>
 80044f4:	4622      	mov	r2, r4
 80044f6:	462b      	mov	r3, r5
 80044f8:	4680      	mov	r8, r0
 80044fa:	4689      	mov	r9, r1
 80044fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004500:	f7fc f82e 	bl	8000560 <__aeabi_dmul>
 8004504:	460b      	mov	r3, r1
 8004506:	4604      	mov	r4, r0
 8004508:	460d      	mov	r5, r1
 800450a:	4602      	mov	r2, r0
 800450c:	4649      	mov	r1, r9
 800450e:	4640      	mov	r0, r8
 8004510:	e9cd 4500 	strd	r4, r5, [sp]
 8004514:	f7fb fe72 	bl	80001fc <__adddf3>
 8004518:	4b1c      	ldr	r3, [pc, #112]	; (800458c <__ieee754_pow+0x3c4>)
 800451a:	4299      	cmp	r1, r3
 800451c:	4606      	mov	r6, r0
 800451e:	460f      	mov	r7, r1
 8004520:	468b      	mov	fp, r1
 8004522:	f340 82f7 	ble.w	8004b14 <__ieee754_pow+0x94c>
 8004526:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800452a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800452e:	4303      	orrs	r3, r0
 8004530:	f000 81ea 	beq.w	8004908 <__ieee754_pow+0x740>
 8004534:	a310      	add	r3, pc, #64	; (adr r3, 8004578 <__ieee754_pow+0x3b0>)
 8004536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800453e:	f7fc f80f 	bl	8000560 <__aeabi_dmul>
 8004542:	a30d      	add	r3, pc, #52	; (adr r3, 8004578 <__ieee754_pow+0x3b0>)
 8004544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004548:	e6d5      	b.n	80042f6 <__ieee754_pow+0x12e>
 800454a:	bf00      	nop
 800454c:	f3af 8000 	nop.w
 8004550:	60000000 	.word	0x60000000
 8004554:	3ff71547 	.word	0x3ff71547
 8004558:	f85ddf44 	.word	0xf85ddf44
 800455c:	3e54ae0b 	.word	0x3e54ae0b
 8004560:	55555555 	.word	0x55555555
 8004564:	3fd55555 	.word	0x3fd55555
 8004568:	652b82fe 	.word	0x652b82fe
 800456c:	3ff71547 	.word	0x3ff71547
 8004570:	00000000 	.word	0x00000000
 8004574:	bff00000 	.word	0xbff00000
 8004578:	8800759c 	.word	0x8800759c
 800457c:	7e37e43c 	.word	0x7e37e43c
 8004580:	3ff00000 	.word	0x3ff00000
 8004584:	3fd00000 	.word	0x3fd00000
 8004588:	3fe00000 	.word	0x3fe00000
 800458c:	408fffff 	.word	0x408fffff
 8004590:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004594:	f04f 0200 	mov.w	r2, #0
 8004598:	da05      	bge.n	80045a6 <__ieee754_pow+0x3de>
 800459a:	4bd3      	ldr	r3, [pc, #844]	; (80048e8 <__ieee754_pow+0x720>)
 800459c:	f7fb ffe0 	bl	8000560 <__aeabi_dmul>
 80045a0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80045a4:	460c      	mov	r4, r1
 80045a6:	1523      	asrs	r3, r4, #20
 80045a8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80045ac:	4413      	add	r3, r2
 80045ae:	9307      	str	r3, [sp, #28]
 80045b0:	4bce      	ldr	r3, [pc, #824]	; (80048ec <__ieee754_pow+0x724>)
 80045b2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80045b6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80045ba:	429c      	cmp	r4, r3
 80045bc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80045c0:	dd08      	ble.n	80045d4 <__ieee754_pow+0x40c>
 80045c2:	4bcb      	ldr	r3, [pc, #812]	; (80048f0 <__ieee754_pow+0x728>)
 80045c4:	429c      	cmp	r4, r3
 80045c6:	f340 815e 	ble.w	8004886 <__ieee754_pow+0x6be>
 80045ca:	9b07      	ldr	r3, [sp, #28]
 80045cc:	3301      	adds	r3, #1
 80045ce:	9307      	str	r3, [sp, #28]
 80045d0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80045d4:	f04f 0a00 	mov.w	sl, #0
 80045d8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80045dc:	930c      	str	r3, [sp, #48]	; 0x30
 80045de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80045e0:	4bc4      	ldr	r3, [pc, #784]	; (80048f4 <__ieee754_pow+0x72c>)
 80045e2:	4413      	add	r3, r2
 80045e4:	ed93 7b00 	vldr	d7, [r3]
 80045e8:	4629      	mov	r1, r5
 80045ea:	ec53 2b17 	vmov	r2, r3, d7
 80045ee:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80045f2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80045f6:	f7fb fdff 	bl	80001f8 <__aeabi_dsub>
 80045fa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80045fe:	4606      	mov	r6, r0
 8004600:	460f      	mov	r7, r1
 8004602:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004606:	f7fb fdf9 	bl	80001fc <__adddf3>
 800460a:	4602      	mov	r2, r0
 800460c:	460b      	mov	r3, r1
 800460e:	2000      	movs	r0, #0
 8004610:	49b9      	ldr	r1, [pc, #740]	; (80048f8 <__ieee754_pow+0x730>)
 8004612:	f7fc f8cf 	bl	80007b4 <__aeabi_ddiv>
 8004616:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800461a:	4602      	mov	r2, r0
 800461c:	460b      	mov	r3, r1
 800461e:	4630      	mov	r0, r6
 8004620:	4639      	mov	r1, r7
 8004622:	f7fb ff9d 	bl	8000560 <__aeabi_dmul>
 8004626:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800462a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800462e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004632:	2300      	movs	r3, #0
 8004634:	9302      	str	r3, [sp, #8]
 8004636:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800463a:	106d      	asrs	r5, r5, #1
 800463c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004640:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004644:	2200      	movs	r2, #0
 8004646:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800464a:	4640      	mov	r0, r8
 800464c:	4649      	mov	r1, r9
 800464e:	4614      	mov	r4, r2
 8004650:	461d      	mov	r5, r3
 8004652:	f7fb ff85 	bl	8000560 <__aeabi_dmul>
 8004656:	4602      	mov	r2, r0
 8004658:	460b      	mov	r3, r1
 800465a:	4630      	mov	r0, r6
 800465c:	4639      	mov	r1, r7
 800465e:	f7fb fdcb 	bl	80001f8 <__aeabi_dsub>
 8004662:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004666:	4606      	mov	r6, r0
 8004668:	460f      	mov	r7, r1
 800466a:	4620      	mov	r0, r4
 800466c:	4629      	mov	r1, r5
 800466e:	f7fb fdc3 	bl	80001f8 <__aeabi_dsub>
 8004672:	4602      	mov	r2, r0
 8004674:	460b      	mov	r3, r1
 8004676:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800467a:	f7fb fdbd 	bl	80001f8 <__aeabi_dsub>
 800467e:	4642      	mov	r2, r8
 8004680:	464b      	mov	r3, r9
 8004682:	f7fb ff6d 	bl	8000560 <__aeabi_dmul>
 8004686:	4602      	mov	r2, r0
 8004688:	460b      	mov	r3, r1
 800468a:	4630      	mov	r0, r6
 800468c:	4639      	mov	r1, r7
 800468e:	f7fb fdb3 	bl	80001f8 <__aeabi_dsub>
 8004692:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004696:	f7fb ff63 	bl	8000560 <__aeabi_dmul>
 800469a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800469e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80046a2:	4610      	mov	r0, r2
 80046a4:	4619      	mov	r1, r3
 80046a6:	f7fb ff5b 	bl	8000560 <__aeabi_dmul>
 80046aa:	a37b      	add	r3, pc, #492	; (adr r3, 8004898 <__ieee754_pow+0x6d0>)
 80046ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b0:	4604      	mov	r4, r0
 80046b2:	460d      	mov	r5, r1
 80046b4:	f7fb ff54 	bl	8000560 <__aeabi_dmul>
 80046b8:	a379      	add	r3, pc, #484	; (adr r3, 80048a0 <__ieee754_pow+0x6d8>)
 80046ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046be:	f7fb fd9d 	bl	80001fc <__adddf3>
 80046c2:	4622      	mov	r2, r4
 80046c4:	462b      	mov	r3, r5
 80046c6:	f7fb ff4b 	bl	8000560 <__aeabi_dmul>
 80046ca:	a377      	add	r3, pc, #476	; (adr r3, 80048a8 <__ieee754_pow+0x6e0>)
 80046cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d0:	f7fb fd94 	bl	80001fc <__adddf3>
 80046d4:	4622      	mov	r2, r4
 80046d6:	462b      	mov	r3, r5
 80046d8:	f7fb ff42 	bl	8000560 <__aeabi_dmul>
 80046dc:	a374      	add	r3, pc, #464	; (adr r3, 80048b0 <__ieee754_pow+0x6e8>)
 80046de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e2:	f7fb fd8b 	bl	80001fc <__adddf3>
 80046e6:	4622      	mov	r2, r4
 80046e8:	462b      	mov	r3, r5
 80046ea:	f7fb ff39 	bl	8000560 <__aeabi_dmul>
 80046ee:	a372      	add	r3, pc, #456	; (adr r3, 80048b8 <__ieee754_pow+0x6f0>)
 80046f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f4:	f7fb fd82 	bl	80001fc <__adddf3>
 80046f8:	4622      	mov	r2, r4
 80046fa:	462b      	mov	r3, r5
 80046fc:	f7fb ff30 	bl	8000560 <__aeabi_dmul>
 8004700:	a36f      	add	r3, pc, #444	; (adr r3, 80048c0 <__ieee754_pow+0x6f8>)
 8004702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004706:	f7fb fd79 	bl	80001fc <__adddf3>
 800470a:	4622      	mov	r2, r4
 800470c:	4606      	mov	r6, r0
 800470e:	460f      	mov	r7, r1
 8004710:	462b      	mov	r3, r5
 8004712:	4620      	mov	r0, r4
 8004714:	4629      	mov	r1, r5
 8004716:	f7fb ff23 	bl	8000560 <__aeabi_dmul>
 800471a:	4602      	mov	r2, r0
 800471c:	460b      	mov	r3, r1
 800471e:	4630      	mov	r0, r6
 8004720:	4639      	mov	r1, r7
 8004722:	f7fb ff1d 	bl	8000560 <__aeabi_dmul>
 8004726:	4642      	mov	r2, r8
 8004728:	4604      	mov	r4, r0
 800472a:	460d      	mov	r5, r1
 800472c:	464b      	mov	r3, r9
 800472e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004732:	f7fb fd63 	bl	80001fc <__adddf3>
 8004736:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800473a:	f7fb ff11 	bl	8000560 <__aeabi_dmul>
 800473e:	4622      	mov	r2, r4
 8004740:	462b      	mov	r3, r5
 8004742:	f7fb fd5b 	bl	80001fc <__adddf3>
 8004746:	4642      	mov	r2, r8
 8004748:	4606      	mov	r6, r0
 800474a:	460f      	mov	r7, r1
 800474c:	464b      	mov	r3, r9
 800474e:	4640      	mov	r0, r8
 8004750:	4649      	mov	r1, r9
 8004752:	f7fb ff05 	bl	8000560 <__aeabi_dmul>
 8004756:	2200      	movs	r2, #0
 8004758:	4b68      	ldr	r3, [pc, #416]	; (80048fc <__ieee754_pow+0x734>)
 800475a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800475e:	f7fb fd4d 	bl	80001fc <__adddf3>
 8004762:	4632      	mov	r2, r6
 8004764:	463b      	mov	r3, r7
 8004766:	f7fb fd49 	bl	80001fc <__adddf3>
 800476a:	9802      	ldr	r0, [sp, #8]
 800476c:	460d      	mov	r5, r1
 800476e:	4604      	mov	r4, r0
 8004770:	4602      	mov	r2, r0
 8004772:	460b      	mov	r3, r1
 8004774:	4640      	mov	r0, r8
 8004776:	4649      	mov	r1, r9
 8004778:	f7fb fef2 	bl	8000560 <__aeabi_dmul>
 800477c:	2200      	movs	r2, #0
 800477e:	4680      	mov	r8, r0
 8004780:	4689      	mov	r9, r1
 8004782:	4b5e      	ldr	r3, [pc, #376]	; (80048fc <__ieee754_pow+0x734>)
 8004784:	4620      	mov	r0, r4
 8004786:	4629      	mov	r1, r5
 8004788:	f7fb fd36 	bl	80001f8 <__aeabi_dsub>
 800478c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004790:	f7fb fd32 	bl	80001f8 <__aeabi_dsub>
 8004794:	4602      	mov	r2, r0
 8004796:	460b      	mov	r3, r1
 8004798:	4630      	mov	r0, r6
 800479a:	4639      	mov	r1, r7
 800479c:	f7fb fd2c 	bl	80001f8 <__aeabi_dsub>
 80047a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047a4:	f7fb fedc 	bl	8000560 <__aeabi_dmul>
 80047a8:	4622      	mov	r2, r4
 80047aa:	4606      	mov	r6, r0
 80047ac:	460f      	mov	r7, r1
 80047ae:	462b      	mov	r3, r5
 80047b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80047b4:	f7fb fed4 	bl	8000560 <__aeabi_dmul>
 80047b8:	4602      	mov	r2, r0
 80047ba:	460b      	mov	r3, r1
 80047bc:	4630      	mov	r0, r6
 80047be:	4639      	mov	r1, r7
 80047c0:	f7fb fd1c 	bl	80001fc <__adddf3>
 80047c4:	4606      	mov	r6, r0
 80047c6:	460f      	mov	r7, r1
 80047c8:	4602      	mov	r2, r0
 80047ca:	460b      	mov	r3, r1
 80047cc:	4640      	mov	r0, r8
 80047ce:	4649      	mov	r1, r9
 80047d0:	f7fb fd14 	bl	80001fc <__adddf3>
 80047d4:	9802      	ldr	r0, [sp, #8]
 80047d6:	a33c      	add	r3, pc, #240	; (adr r3, 80048c8 <__ieee754_pow+0x700>)
 80047d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047dc:	4604      	mov	r4, r0
 80047de:	460d      	mov	r5, r1
 80047e0:	f7fb febe 	bl	8000560 <__aeabi_dmul>
 80047e4:	4642      	mov	r2, r8
 80047e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80047ea:	464b      	mov	r3, r9
 80047ec:	4620      	mov	r0, r4
 80047ee:	4629      	mov	r1, r5
 80047f0:	f7fb fd02 	bl	80001f8 <__aeabi_dsub>
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	4630      	mov	r0, r6
 80047fa:	4639      	mov	r1, r7
 80047fc:	f7fb fcfc 	bl	80001f8 <__aeabi_dsub>
 8004800:	a333      	add	r3, pc, #204	; (adr r3, 80048d0 <__ieee754_pow+0x708>)
 8004802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004806:	f7fb feab 	bl	8000560 <__aeabi_dmul>
 800480a:	a333      	add	r3, pc, #204	; (adr r3, 80048d8 <__ieee754_pow+0x710>)
 800480c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004810:	4606      	mov	r6, r0
 8004812:	460f      	mov	r7, r1
 8004814:	4620      	mov	r0, r4
 8004816:	4629      	mov	r1, r5
 8004818:	f7fb fea2 	bl	8000560 <__aeabi_dmul>
 800481c:	4602      	mov	r2, r0
 800481e:	460b      	mov	r3, r1
 8004820:	4630      	mov	r0, r6
 8004822:	4639      	mov	r1, r7
 8004824:	f7fb fcea 	bl	80001fc <__adddf3>
 8004828:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800482a:	4b35      	ldr	r3, [pc, #212]	; (8004900 <__ieee754_pow+0x738>)
 800482c:	4413      	add	r3, r2
 800482e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004832:	f7fb fce3 	bl	80001fc <__adddf3>
 8004836:	4604      	mov	r4, r0
 8004838:	9807      	ldr	r0, [sp, #28]
 800483a:	460d      	mov	r5, r1
 800483c:	f7fb fe2a 	bl	8000494 <__aeabi_i2d>
 8004840:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004842:	4b30      	ldr	r3, [pc, #192]	; (8004904 <__ieee754_pow+0x73c>)
 8004844:	4413      	add	r3, r2
 8004846:	e9d3 8900 	ldrd	r8, r9, [r3]
 800484a:	4606      	mov	r6, r0
 800484c:	460f      	mov	r7, r1
 800484e:	4622      	mov	r2, r4
 8004850:	462b      	mov	r3, r5
 8004852:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004856:	f7fb fcd1 	bl	80001fc <__adddf3>
 800485a:	4642      	mov	r2, r8
 800485c:	464b      	mov	r3, r9
 800485e:	f7fb fccd 	bl	80001fc <__adddf3>
 8004862:	4632      	mov	r2, r6
 8004864:	463b      	mov	r3, r7
 8004866:	f7fb fcc9 	bl	80001fc <__adddf3>
 800486a:	9802      	ldr	r0, [sp, #8]
 800486c:	4632      	mov	r2, r6
 800486e:	463b      	mov	r3, r7
 8004870:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004874:	f7fb fcc0 	bl	80001f8 <__aeabi_dsub>
 8004878:	4642      	mov	r2, r8
 800487a:	464b      	mov	r3, r9
 800487c:	f7fb fcbc 	bl	80001f8 <__aeabi_dsub>
 8004880:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004884:	e607      	b.n	8004496 <__ieee754_pow+0x2ce>
 8004886:	f04f 0a01 	mov.w	sl, #1
 800488a:	e6a5      	b.n	80045d8 <__ieee754_pow+0x410>
 800488c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80048e0 <__ieee754_pow+0x718>
 8004890:	e613      	b.n	80044ba <__ieee754_pow+0x2f2>
 8004892:	bf00      	nop
 8004894:	f3af 8000 	nop.w
 8004898:	4a454eef 	.word	0x4a454eef
 800489c:	3fca7e28 	.word	0x3fca7e28
 80048a0:	93c9db65 	.word	0x93c9db65
 80048a4:	3fcd864a 	.word	0x3fcd864a
 80048a8:	a91d4101 	.word	0xa91d4101
 80048ac:	3fd17460 	.word	0x3fd17460
 80048b0:	518f264d 	.word	0x518f264d
 80048b4:	3fd55555 	.word	0x3fd55555
 80048b8:	db6fabff 	.word	0xdb6fabff
 80048bc:	3fdb6db6 	.word	0x3fdb6db6
 80048c0:	33333303 	.word	0x33333303
 80048c4:	3fe33333 	.word	0x3fe33333
 80048c8:	e0000000 	.word	0xe0000000
 80048cc:	3feec709 	.word	0x3feec709
 80048d0:	dc3a03fd 	.word	0xdc3a03fd
 80048d4:	3feec709 	.word	0x3feec709
 80048d8:	145b01f5 	.word	0x145b01f5
 80048dc:	be3e2fe0 	.word	0xbe3e2fe0
 80048e0:	00000000 	.word	0x00000000
 80048e4:	3ff00000 	.word	0x3ff00000
 80048e8:	43400000 	.word	0x43400000
 80048ec:	0003988e 	.word	0x0003988e
 80048f0:	000bb679 	.word	0x000bb679
 80048f4:	08008ae8 	.word	0x08008ae8
 80048f8:	3ff00000 	.word	0x3ff00000
 80048fc:	40080000 	.word	0x40080000
 8004900:	08008b08 	.word	0x08008b08
 8004904:	08008af8 	.word	0x08008af8
 8004908:	a3b6      	add	r3, pc, #728	; (adr r3, 8004be4 <__ieee754_pow+0xa1c>)
 800490a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490e:	4640      	mov	r0, r8
 8004910:	4649      	mov	r1, r9
 8004912:	f7fb fc73 	bl	80001fc <__adddf3>
 8004916:	4622      	mov	r2, r4
 8004918:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800491c:	462b      	mov	r3, r5
 800491e:	4630      	mov	r0, r6
 8004920:	4639      	mov	r1, r7
 8004922:	f7fb fc69 	bl	80001f8 <__aeabi_dsub>
 8004926:	4602      	mov	r2, r0
 8004928:	460b      	mov	r3, r1
 800492a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800492e:	f7fc f8a7 	bl	8000a80 <__aeabi_dcmpgt>
 8004932:	2800      	cmp	r0, #0
 8004934:	f47f adfe 	bne.w	8004534 <__ieee754_pow+0x36c>
 8004938:	4aa5      	ldr	r2, [pc, #660]	; (8004bd0 <__ieee754_pow+0xa08>)
 800493a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800493e:	4293      	cmp	r3, r2
 8004940:	f340 810c 	ble.w	8004b5c <__ieee754_pow+0x994>
 8004944:	151b      	asrs	r3, r3, #20
 8004946:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800494a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800494e:	fa4a f303 	asr.w	r3, sl, r3
 8004952:	445b      	add	r3, fp
 8004954:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8004958:	4e9e      	ldr	r6, [pc, #632]	; (8004bd4 <__ieee754_pow+0xa0c>)
 800495a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800495e:	4116      	asrs	r6, r2
 8004960:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8004964:	2000      	movs	r0, #0
 8004966:	ea23 0106 	bic.w	r1, r3, r6
 800496a:	f1c2 0214 	rsb	r2, r2, #20
 800496e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004972:	fa4a fa02 	asr.w	sl, sl, r2
 8004976:	f1bb 0f00 	cmp.w	fp, #0
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	4620      	mov	r0, r4
 8004980:	4629      	mov	r1, r5
 8004982:	bfb8      	it	lt
 8004984:	f1ca 0a00 	rsblt	sl, sl, #0
 8004988:	f7fb fc36 	bl	80001f8 <__aeabi_dsub>
 800498c:	e9cd 0100 	strd	r0, r1, [sp]
 8004990:	4642      	mov	r2, r8
 8004992:	464b      	mov	r3, r9
 8004994:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004998:	f7fb fc30 	bl	80001fc <__adddf3>
 800499c:	2000      	movs	r0, #0
 800499e:	a37a      	add	r3, pc, #488	; (adr r3, 8004b88 <__ieee754_pow+0x9c0>)
 80049a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a4:	4604      	mov	r4, r0
 80049a6:	460d      	mov	r5, r1
 80049a8:	f7fb fdda 	bl	8000560 <__aeabi_dmul>
 80049ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80049b0:	4606      	mov	r6, r0
 80049b2:	460f      	mov	r7, r1
 80049b4:	4620      	mov	r0, r4
 80049b6:	4629      	mov	r1, r5
 80049b8:	f7fb fc1e 	bl	80001f8 <__aeabi_dsub>
 80049bc:	4602      	mov	r2, r0
 80049be:	460b      	mov	r3, r1
 80049c0:	4640      	mov	r0, r8
 80049c2:	4649      	mov	r1, r9
 80049c4:	f7fb fc18 	bl	80001f8 <__aeabi_dsub>
 80049c8:	a371      	add	r3, pc, #452	; (adr r3, 8004b90 <__ieee754_pow+0x9c8>)
 80049ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ce:	f7fb fdc7 	bl	8000560 <__aeabi_dmul>
 80049d2:	a371      	add	r3, pc, #452	; (adr r3, 8004b98 <__ieee754_pow+0x9d0>)
 80049d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d8:	4680      	mov	r8, r0
 80049da:	4689      	mov	r9, r1
 80049dc:	4620      	mov	r0, r4
 80049de:	4629      	mov	r1, r5
 80049e0:	f7fb fdbe 	bl	8000560 <__aeabi_dmul>
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	4640      	mov	r0, r8
 80049ea:	4649      	mov	r1, r9
 80049ec:	f7fb fc06 	bl	80001fc <__adddf3>
 80049f0:	4604      	mov	r4, r0
 80049f2:	460d      	mov	r5, r1
 80049f4:	4602      	mov	r2, r0
 80049f6:	460b      	mov	r3, r1
 80049f8:	4630      	mov	r0, r6
 80049fa:	4639      	mov	r1, r7
 80049fc:	f7fb fbfe 	bl	80001fc <__adddf3>
 8004a00:	4632      	mov	r2, r6
 8004a02:	463b      	mov	r3, r7
 8004a04:	4680      	mov	r8, r0
 8004a06:	4689      	mov	r9, r1
 8004a08:	f7fb fbf6 	bl	80001f8 <__aeabi_dsub>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	460b      	mov	r3, r1
 8004a10:	4620      	mov	r0, r4
 8004a12:	4629      	mov	r1, r5
 8004a14:	f7fb fbf0 	bl	80001f8 <__aeabi_dsub>
 8004a18:	4642      	mov	r2, r8
 8004a1a:	4606      	mov	r6, r0
 8004a1c:	460f      	mov	r7, r1
 8004a1e:	464b      	mov	r3, r9
 8004a20:	4640      	mov	r0, r8
 8004a22:	4649      	mov	r1, r9
 8004a24:	f7fb fd9c 	bl	8000560 <__aeabi_dmul>
 8004a28:	a35d      	add	r3, pc, #372	; (adr r3, 8004ba0 <__ieee754_pow+0x9d8>)
 8004a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2e:	4604      	mov	r4, r0
 8004a30:	460d      	mov	r5, r1
 8004a32:	f7fb fd95 	bl	8000560 <__aeabi_dmul>
 8004a36:	a35c      	add	r3, pc, #368	; (adr r3, 8004ba8 <__ieee754_pow+0x9e0>)
 8004a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3c:	f7fb fbdc 	bl	80001f8 <__aeabi_dsub>
 8004a40:	4622      	mov	r2, r4
 8004a42:	462b      	mov	r3, r5
 8004a44:	f7fb fd8c 	bl	8000560 <__aeabi_dmul>
 8004a48:	a359      	add	r3, pc, #356	; (adr r3, 8004bb0 <__ieee754_pow+0x9e8>)
 8004a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4e:	f7fb fbd5 	bl	80001fc <__adddf3>
 8004a52:	4622      	mov	r2, r4
 8004a54:	462b      	mov	r3, r5
 8004a56:	f7fb fd83 	bl	8000560 <__aeabi_dmul>
 8004a5a:	a357      	add	r3, pc, #348	; (adr r3, 8004bb8 <__ieee754_pow+0x9f0>)
 8004a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a60:	f7fb fbca 	bl	80001f8 <__aeabi_dsub>
 8004a64:	4622      	mov	r2, r4
 8004a66:	462b      	mov	r3, r5
 8004a68:	f7fb fd7a 	bl	8000560 <__aeabi_dmul>
 8004a6c:	a354      	add	r3, pc, #336	; (adr r3, 8004bc0 <__ieee754_pow+0x9f8>)
 8004a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a72:	f7fb fbc3 	bl	80001fc <__adddf3>
 8004a76:	4622      	mov	r2, r4
 8004a78:	462b      	mov	r3, r5
 8004a7a:	f7fb fd71 	bl	8000560 <__aeabi_dmul>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	460b      	mov	r3, r1
 8004a82:	4640      	mov	r0, r8
 8004a84:	4649      	mov	r1, r9
 8004a86:	f7fb fbb7 	bl	80001f8 <__aeabi_dsub>
 8004a8a:	4604      	mov	r4, r0
 8004a8c:	460d      	mov	r5, r1
 8004a8e:	4602      	mov	r2, r0
 8004a90:	460b      	mov	r3, r1
 8004a92:	4640      	mov	r0, r8
 8004a94:	4649      	mov	r1, r9
 8004a96:	f7fb fd63 	bl	8000560 <__aeabi_dmul>
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	e9cd 0100 	strd	r0, r1, [sp]
 8004aa0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004aa4:	4620      	mov	r0, r4
 8004aa6:	4629      	mov	r1, r5
 8004aa8:	f7fb fba6 	bl	80001f8 <__aeabi_dsub>
 8004aac:	4602      	mov	r2, r0
 8004aae:	460b      	mov	r3, r1
 8004ab0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ab4:	f7fb fe7e 	bl	80007b4 <__aeabi_ddiv>
 8004ab8:	4632      	mov	r2, r6
 8004aba:	4604      	mov	r4, r0
 8004abc:	460d      	mov	r5, r1
 8004abe:	463b      	mov	r3, r7
 8004ac0:	4640      	mov	r0, r8
 8004ac2:	4649      	mov	r1, r9
 8004ac4:	f7fb fd4c 	bl	8000560 <__aeabi_dmul>
 8004ac8:	4632      	mov	r2, r6
 8004aca:	463b      	mov	r3, r7
 8004acc:	f7fb fb96 	bl	80001fc <__adddf3>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4620      	mov	r0, r4
 8004ad6:	4629      	mov	r1, r5
 8004ad8:	f7fb fb8e 	bl	80001f8 <__aeabi_dsub>
 8004adc:	4642      	mov	r2, r8
 8004ade:	464b      	mov	r3, r9
 8004ae0:	f7fb fb8a 	bl	80001f8 <__aeabi_dsub>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	2000      	movs	r0, #0
 8004aea:	493b      	ldr	r1, [pc, #236]	; (8004bd8 <__ieee754_pow+0xa10>)
 8004aec:	f7fb fb84 	bl	80001f8 <__aeabi_dsub>
 8004af0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8004af4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004af8:	4602      	mov	r2, r0
 8004afa:	460b      	mov	r3, r1
 8004afc:	da31      	bge.n	8004b62 <__ieee754_pow+0x99a>
 8004afe:	4650      	mov	r0, sl
 8004b00:	ec43 2b10 	vmov	d0, r2, r3
 8004b04:	f001 f934 	bl	8005d70 <scalbn>
 8004b08:	ec51 0b10 	vmov	r0, r1, d0
 8004b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b10:	f7ff bbf1 	b.w	80042f6 <__ieee754_pow+0x12e>
 8004b14:	4b31      	ldr	r3, [pc, #196]	; (8004bdc <__ieee754_pow+0xa14>)
 8004b16:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004b1a:	429e      	cmp	r6, r3
 8004b1c:	f77f af0c 	ble.w	8004938 <__ieee754_pow+0x770>
 8004b20:	4b2f      	ldr	r3, [pc, #188]	; (8004be0 <__ieee754_pow+0xa18>)
 8004b22:	440b      	add	r3, r1
 8004b24:	4303      	orrs	r3, r0
 8004b26:	d00b      	beq.n	8004b40 <__ieee754_pow+0x978>
 8004b28:	a327      	add	r3, pc, #156	; (adr r3, 8004bc8 <__ieee754_pow+0xa00>)
 8004b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b32:	f7fb fd15 	bl	8000560 <__aeabi_dmul>
 8004b36:	a324      	add	r3, pc, #144	; (adr r3, 8004bc8 <__ieee754_pow+0xa00>)
 8004b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3c:	f7ff bbdb 	b.w	80042f6 <__ieee754_pow+0x12e>
 8004b40:	4622      	mov	r2, r4
 8004b42:	462b      	mov	r3, r5
 8004b44:	f7fb fb58 	bl	80001f8 <__aeabi_dsub>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4640      	mov	r0, r8
 8004b4e:	4649      	mov	r1, r9
 8004b50:	f7fb ff82 	bl	8000a58 <__aeabi_dcmple>
 8004b54:	2800      	cmp	r0, #0
 8004b56:	f43f aeef 	beq.w	8004938 <__ieee754_pow+0x770>
 8004b5a:	e7e5      	b.n	8004b28 <__ieee754_pow+0x960>
 8004b5c:	f04f 0a00 	mov.w	sl, #0
 8004b60:	e716      	b.n	8004990 <__ieee754_pow+0x7c8>
 8004b62:	4621      	mov	r1, r4
 8004b64:	e7d2      	b.n	8004b0c <__ieee754_pow+0x944>
 8004b66:	2000      	movs	r0, #0
 8004b68:	491b      	ldr	r1, [pc, #108]	; (8004bd8 <__ieee754_pow+0xa10>)
 8004b6a:	f7ff bb8d 	b.w	8004288 <__ieee754_pow+0xc0>
 8004b6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b72:	f7ff bb89 	b.w	8004288 <__ieee754_pow+0xc0>
 8004b76:	4630      	mov	r0, r6
 8004b78:	4639      	mov	r1, r7
 8004b7a:	f7ff bb85 	b.w	8004288 <__ieee754_pow+0xc0>
 8004b7e:	4693      	mov	fp, r2
 8004b80:	f7ff bb96 	b.w	80042b0 <__ieee754_pow+0xe8>
 8004b84:	f3af 8000 	nop.w
 8004b88:	00000000 	.word	0x00000000
 8004b8c:	3fe62e43 	.word	0x3fe62e43
 8004b90:	fefa39ef 	.word	0xfefa39ef
 8004b94:	3fe62e42 	.word	0x3fe62e42
 8004b98:	0ca86c39 	.word	0x0ca86c39
 8004b9c:	be205c61 	.word	0xbe205c61
 8004ba0:	72bea4d0 	.word	0x72bea4d0
 8004ba4:	3e663769 	.word	0x3e663769
 8004ba8:	c5d26bf1 	.word	0xc5d26bf1
 8004bac:	3ebbbd41 	.word	0x3ebbbd41
 8004bb0:	af25de2c 	.word	0xaf25de2c
 8004bb4:	3f11566a 	.word	0x3f11566a
 8004bb8:	16bebd93 	.word	0x16bebd93
 8004bbc:	3f66c16c 	.word	0x3f66c16c
 8004bc0:	5555553e 	.word	0x5555553e
 8004bc4:	3fc55555 	.word	0x3fc55555
 8004bc8:	c2f8f359 	.word	0xc2f8f359
 8004bcc:	01a56e1f 	.word	0x01a56e1f
 8004bd0:	3fe00000 	.word	0x3fe00000
 8004bd4:	000fffff 	.word	0x000fffff
 8004bd8:	3ff00000 	.word	0x3ff00000
 8004bdc:	4090cbff 	.word	0x4090cbff
 8004be0:	3f6f3400 	.word	0x3f6f3400
 8004be4:	652b82fe 	.word	0x652b82fe
 8004be8:	3c971547 	.word	0x3c971547
 8004bec:	00000000 	.word	0x00000000

08004bf0 <__ieee754_rem_pio2>:
 8004bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bf4:	ec57 6b10 	vmov	r6, r7, d0
 8004bf8:	4bc3      	ldr	r3, [pc, #780]	; (8004f08 <__ieee754_rem_pio2+0x318>)
 8004bfa:	b08d      	sub	sp, #52	; 0x34
 8004bfc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8004c00:	4598      	cmp	r8, r3
 8004c02:	4604      	mov	r4, r0
 8004c04:	9704      	str	r7, [sp, #16]
 8004c06:	dc07      	bgt.n	8004c18 <__ieee754_rem_pio2+0x28>
 8004c08:	2200      	movs	r2, #0
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	ed84 0b00 	vstr	d0, [r4]
 8004c10:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004c14:	2500      	movs	r5, #0
 8004c16:	e027      	b.n	8004c68 <__ieee754_rem_pio2+0x78>
 8004c18:	4bbc      	ldr	r3, [pc, #752]	; (8004f0c <__ieee754_rem_pio2+0x31c>)
 8004c1a:	4598      	cmp	r8, r3
 8004c1c:	dc75      	bgt.n	8004d0a <__ieee754_rem_pio2+0x11a>
 8004c1e:	9b04      	ldr	r3, [sp, #16]
 8004c20:	4dbb      	ldr	r5, [pc, #748]	; (8004f10 <__ieee754_rem_pio2+0x320>)
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	ee10 0a10 	vmov	r0, s0
 8004c28:	a3a9      	add	r3, pc, #676	; (adr r3, 8004ed0 <__ieee754_rem_pio2+0x2e0>)
 8004c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2e:	4639      	mov	r1, r7
 8004c30:	dd36      	ble.n	8004ca0 <__ieee754_rem_pio2+0xb0>
 8004c32:	f7fb fae1 	bl	80001f8 <__aeabi_dsub>
 8004c36:	45a8      	cmp	r8, r5
 8004c38:	4606      	mov	r6, r0
 8004c3a:	460f      	mov	r7, r1
 8004c3c:	d018      	beq.n	8004c70 <__ieee754_rem_pio2+0x80>
 8004c3e:	a3a6      	add	r3, pc, #664	; (adr r3, 8004ed8 <__ieee754_rem_pio2+0x2e8>)
 8004c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c44:	f7fb fad8 	bl	80001f8 <__aeabi_dsub>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	e9c4 2300 	strd	r2, r3, [r4]
 8004c50:	4630      	mov	r0, r6
 8004c52:	4639      	mov	r1, r7
 8004c54:	f7fb fad0 	bl	80001f8 <__aeabi_dsub>
 8004c58:	a39f      	add	r3, pc, #636	; (adr r3, 8004ed8 <__ieee754_rem_pio2+0x2e8>)
 8004c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5e:	f7fb facb 	bl	80001f8 <__aeabi_dsub>
 8004c62:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004c66:	2501      	movs	r5, #1
 8004c68:	4628      	mov	r0, r5
 8004c6a:	b00d      	add	sp, #52	; 0x34
 8004c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c70:	a39b      	add	r3, pc, #620	; (adr r3, 8004ee0 <__ieee754_rem_pio2+0x2f0>)
 8004c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c76:	f7fb fabf 	bl	80001f8 <__aeabi_dsub>
 8004c7a:	a39b      	add	r3, pc, #620	; (adr r3, 8004ee8 <__ieee754_rem_pio2+0x2f8>)
 8004c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c80:	4606      	mov	r6, r0
 8004c82:	460f      	mov	r7, r1
 8004c84:	f7fb fab8 	bl	80001f8 <__aeabi_dsub>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	e9c4 2300 	strd	r2, r3, [r4]
 8004c90:	4630      	mov	r0, r6
 8004c92:	4639      	mov	r1, r7
 8004c94:	f7fb fab0 	bl	80001f8 <__aeabi_dsub>
 8004c98:	a393      	add	r3, pc, #588	; (adr r3, 8004ee8 <__ieee754_rem_pio2+0x2f8>)
 8004c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9e:	e7de      	b.n	8004c5e <__ieee754_rem_pio2+0x6e>
 8004ca0:	f7fb faac 	bl	80001fc <__adddf3>
 8004ca4:	45a8      	cmp	r8, r5
 8004ca6:	4606      	mov	r6, r0
 8004ca8:	460f      	mov	r7, r1
 8004caa:	d016      	beq.n	8004cda <__ieee754_rem_pio2+0xea>
 8004cac:	a38a      	add	r3, pc, #552	; (adr r3, 8004ed8 <__ieee754_rem_pio2+0x2e8>)
 8004cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb2:	f7fb faa3 	bl	80001fc <__adddf3>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	460b      	mov	r3, r1
 8004cba:	e9c4 2300 	strd	r2, r3, [r4]
 8004cbe:	4630      	mov	r0, r6
 8004cc0:	4639      	mov	r1, r7
 8004cc2:	f7fb fa99 	bl	80001f8 <__aeabi_dsub>
 8004cc6:	a384      	add	r3, pc, #528	; (adr r3, 8004ed8 <__ieee754_rem_pio2+0x2e8>)
 8004cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ccc:	f7fb fa96 	bl	80001fc <__adddf3>
 8004cd0:	f04f 35ff 	mov.w	r5, #4294967295
 8004cd4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004cd8:	e7c6      	b.n	8004c68 <__ieee754_rem_pio2+0x78>
 8004cda:	a381      	add	r3, pc, #516	; (adr r3, 8004ee0 <__ieee754_rem_pio2+0x2f0>)
 8004cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce0:	f7fb fa8c 	bl	80001fc <__adddf3>
 8004ce4:	a380      	add	r3, pc, #512	; (adr r3, 8004ee8 <__ieee754_rem_pio2+0x2f8>)
 8004ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cea:	4606      	mov	r6, r0
 8004cec:	460f      	mov	r7, r1
 8004cee:	f7fb fa85 	bl	80001fc <__adddf3>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	e9c4 2300 	strd	r2, r3, [r4]
 8004cfa:	4630      	mov	r0, r6
 8004cfc:	4639      	mov	r1, r7
 8004cfe:	f7fb fa7b 	bl	80001f8 <__aeabi_dsub>
 8004d02:	a379      	add	r3, pc, #484	; (adr r3, 8004ee8 <__ieee754_rem_pio2+0x2f8>)
 8004d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d08:	e7e0      	b.n	8004ccc <__ieee754_rem_pio2+0xdc>
 8004d0a:	4b82      	ldr	r3, [pc, #520]	; (8004f14 <__ieee754_rem_pio2+0x324>)
 8004d0c:	4598      	cmp	r8, r3
 8004d0e:	f300 80d0 	bgt.w	8004eb2 <__ieee754_rem_pio2+0x2c2>
 8004d12:	f000 ff03 	bl	8005b1c <fabs>
 8004d16:	ec57 6b10 	vmov	r6, r7, d0
 8004d1a:	ee10 0a10 	vmov	r0, s0
 8004d1e:	a374      	add	r3, pc, #464	; (adr r3, 8004ef0 <__ieee754_rem_pio2+0x300>)
 8004d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d24:	4639      	mov	r1, r7
 8004d26:	f7fb fc1b 	bl	8000560 <__aeabi_dmul>
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	4b7a      	ldr	r3, [pc, #488]	; (8004f18 <__ieee754_rem_pio2+0x328>)
 8004d2e:	f7fb fa65 	bl	80001fc <__adddf3>
 8004d32:	f7fb fec5 	bl	8000ac0 <__aeabi_d2iz>
 8004d36:	4605      	mov	r5, r0
 8004d38:	f7fb fbac 	bl	8000494 <__aeabi_i2d>
 8004d3c:	a364      	add	r3, pc, #400	; (adr r3, 8004ed0 <__ieee754_rem_pio2+0x2e0>)
 8004d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d46:	f7fb fc0b 	bl	8000560 <__aeabi_dmul>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	4630      	mov	r0, r6
 8004d50:	4639      	mov	r1, r7
 8004d52:	f7fb fa51 	bl	80001f8 <__aeabi_dsub>
 8004d56:	a360      	add	r3, pc, #384	; (adr r3, 8004ed8 <__ieee754_rem_pio2+0x2e8>)
 8004d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5c:	4682      	mov	sl, r0
 8004d5e:	468b      	mov	fp, r1
 8004d60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d64:	f7fb fbfc 	bl	8000560 <__aeabi_dmul>
 8004d68:	2d1f      	cmp	r5, #31
 8004d6a:	4606      	mov	r6, r0
 8004d6c:	460f      	mov	r7, r1
 8004d6e:	dc2a      	bgt.n	8004dc6 <__ieee754_rem_pio2+0x1d6>
 8004d70:	1e6a      	subs	r2, r5, #1
 8004d72:	4b6a      	ldr	r3, [pc, #424]	; (8004f1c <__ieee754_rem_pio2+0x32c>)
 8004d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d78:	4598      	cmp	r8, r3
 8004d7a:	d024      	beq.n	8004dc6 <__ieee754_rem_pio2+0x1d6>
 8004d7c:	4632      	mov	r2, r6
 8004d7e:	463b      	mov	r3, r7
 8004d80:	4650      	mov	r0, sl
 8004d82:	4659      	mov	r1, fp
 8004d84:	f7fb fa38 	bl	80001f8 <__aeabi_dsub>
 8004d88:	e9c4 0100 	strd	r0, r1, [r4]
 8004d8c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004d90:	4650      	mov	r0, sl
 8004d92:	4642      	mov	r2, r8
 8004d94:	464b      	mov	r3, r9
 8004d96:	4659      	mov	r1, fp
 8004d98:	f7fb fa2e 	bl	80001f8 <__aeabi_dsub>
 8004d9c:	463b      	mov	r3, r7
 8004d9e:	4632      	mov	r2, r6
 8004da0:	f7fb fa2a 	bl	80001f8 <__aeabi_dsub>
 8004da4:	9b04      	ldr	r3, [sp, #16]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004dac:	f6bf af5c 	bge.w	8004c68 <__ieee754_rem_pio2+0x78>
 8004db0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004db4:	6063      	str	r3, [r4, #4]
 8004db6:	f8c4 8000 	str.w	r8, [r4]
 8004dba:	60a0      	str	r0, [r4, #8]
 8004dbc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004dc0:	60e3      	str	r3, [r4, #12]
 8004dc2:	426d      	negs	r5, r5
 8004dc4:	e750      	b.n	8004c68 <__ieee754_rem_pio2+0x78>
 8004dc6:	4632      	mov	r2, r6
 8004dc8:	463b      	mov	r3, r7
 8004dca:	4650      	mov	r0, sl
 8004dcc:	4659      	mov	r1, fp
 8004dce:	f7fb fa13 	bl	80001f8 <__aeabi_dsub>
 8004dd2:	ea4f 5228 	mov.w	r2, r8, asr #20
 8004dd6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	2b10      	cmp	r3, #16
 8004dde:	e9c4 0100 	strd	r0, r1, [r4]
 8004de2:	9205      	str	r2, [sp, #20]
 8004de4:	ddd2      	ble.n	8004d8c <__ieee754_rem_pio2+0x19c>
 8004de6:	a33e      	add	r3, pc, #248	; (adr r3, 8004ee0 <__ieee754_rem_pio2+0x2f0>)
 8004de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004df0:	f7fb fbb6 	bl	8000560 <__aeabi_dmul>
 8004df4:	4606      	mov	r6, r0
 8004df6:	460f      	mov	r7, r1
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4650      	mov	r0, sl
 8004dfe:	4659      	mov	r1, fp
 8004e00:	f7fb f9fa 	bl	80001f8 <__aeabi_dsub>
 8004e04:	4602      	mov	r2, r0
 8004e06:	460b      	mov	r3, r1
 8004e08:	4680      	mov	r8, r0
 8004e0a:	4689      	mov	r9, r1
 8004e0c:	4650      	mov	r0, sl
 8004e0e:	4659      	mov	r1, fp
 8004e10:	f7fb f9f2 	bl	80001f8 <__aeabi_dsub>
 8004e14:	4632      	mov	r2, r6
 8004e16:	463b      	mov	r3, r7
 8004e18:	f7fb f9ee 	bl	80001f8 <__aeabi_dsub>
 8004e1c:	a332      	add	r3, pc, #200	; (adr r3, 8004ee8 <__ieee754_rem_pio2+0x2f8>)
 8004e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e22:	4606      	mov	r6, r0
 8004e24:	460f      	mov	r7, r1
 8004e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e2a:	f7fb fb99 	bl	8000560 <__aeabi_dmul>
 8004e2e:	4632      	mov	r2, r6
 8004e30:	463b      	mov	r3, r7
 8004e32:	f7fb f9e1 	bl	80001f8 <__aeabi_dsub>
 8004e36:	4602      	mov	r2, r0
 8004e38:	460b      	mov	r3, r1
 8004e3a:	4606      	mov	r6, r0
 8004e3c:	460f      	mov	r7, r1
 8004e3e:	4640      	mov	r0, r8
 8004e40:	4649      	mov	r1, r9
 8004e42:	f7fb f9d9 	bl	80001f8 <__aeabi_dsub>
 8004e46:	9a05      	ldr	r2, [sp, #20]
 8004e48:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b31      	cmp	r3, #49	; 0x31
 8004e50:	e9c4 0100 	strd	r0, r1, [r4]
 8004e54:	dd2a      	ble.n	8004eac <__ieee754_rem_pio2+0x2bc>
 8004e56:	a328      	add	r3, pc, #160	; (adr r3, 8004ef8 <__ieee754_rem_pio2+0x308>)
 8004e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e60:	f7fb fb7e 	bl	8000560 <__aeabi_dmul>
 8004e64:	4606      	mov	r6, r0
 8004e66:	460f      	mov	r7, r1
 8004e68:	4602      	mov	r2, r0
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	4640      	mov	r0, r8
 8004e6e:	4649      	mov	r1, r9
 8004e70:	f7fb f9c2 	bl	80001f8 <__aeabi_dsub>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4682      	mov	sl, r0
 8004e7a:	468b      	mov	fp, r1
 8004e7c:	4640      	mov	r0, r8
 8004e7e:	4649      	mov	r1, r9
 8004e80:	f7fb f9ba 	bl	80001f8 <__aeabi_dsub>
 8004e84:	4632      	mov	r2, r6
 8004e86:	463b      	mov	r3, r7
 8004e88:	f7fb f9b6 	bl	80001f8 <__aeabi_dsub>
 8004e8c:	a31c      	add	r3, pc, #112	; (adr r3, 8004f00 <__ieee754_rem_pio2+0x310>)
 8004e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e92:	4606      	mov	r6, r0
 8004e94:	460f      	mov	r7, r1
 8004e96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e9a:	f7fb fb61 	bl	8000560 <__aeabi_dmul>
 8004e9e:	4632      	mov	r2, r6
 8004ea0:	463b      	mov	r3, r7
 8004ea2:	f7fb f9a9 	bl	80001f8 <__aeabi_dsub>
 8004ea6:	4606      	mov	r6, r0
 8004ea8:	460f      	mov	r7, r1
 8004eaa:	e767      	b.n	8004d7c <__ieee754_rem_pio2+0x18c>
 8004eac:	46c2      	mov	sl, r8
 8004eae:	46cb      	mov	fp, r9
 8004eb0:	e76c      	b.n	8004d8c <__ieee754_rem_pio2+0x19c>
 8004eb2:	4b1b      	ldr	r3, [pc, #108]	; (8004f20 <__ieee754_rem_pio2+0x330>)
 8004eb4:	4598      	cmp	r8, r3
 8004eb6:	dd35      	ble.n	8004f24 <__ieee754_rem_pio2+0x334>
 8004eb8:	ee10 2a10 	vmov	r2, s0
 8004ebc:	463b      	mov	r3, r7
 8004ebe:	4630      	mov	r0, r6
 8004ec0:	4639      	mov	r1, r7
 8004ec2:	f7fb f999 	bl	80001f8 <__aeabi_dsub>
 8004ec6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004eca:	e9c4 0100 	strd	r0, r1, [r4]
 8004ece:	e6a1      	b.n	8004c14 <__ieee754_rem_pio2+0x24>
 8004ed0:	54400000 	.word	0x54400000
 8004ed4:	3ff921fb 	.word	0x3ff921fb
 8004ed8:	1a626331 	.word	0x1a626331
 8004edc:	3dd0b461 	.word	0x3dd0b461
 8004ee0:	1a600000 	.word	0x1a600000
 8004ee4:	3dd0b461 	.word	0x3dd0b461
 8004ee8:	2e037073 	.word	0x2e037073
 8004eec:	3ba3198a 	.word	0x3ba3198a
 8004ef0:	6dc9c883 	.word	0x6dc9c883
 8004ef4:	3fe45f30 	.word	0x3fe45f30
 8004ef8:	2e000000 	.word	0x2e000000
 8004efc:	3ba3198a 	.word	0x3ba3198a
 8004f00:	252049c1 	.word	0x252049c1
 8004f04:	397b839a 	.word	0x397b839a
 8004f08:	3fe921fb 	.word	0x3fe921fb
 8004f0c:	4002d97b 	.word	0x4002d97b
 8004f10:	3ff921fb 	.word	0x3ff921fb
 8004f14:	413921fb 	.word	0x413921fb
 8004f18:	3fe00000 	.word	0x3fe00000
 8004f1c:	08008b18 	.word	0x08008b18
 8004f20:	7fefffff 	.word	0x7fefffff
 8004f24:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004f28:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8004f2c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004f30:	4630      	mov	r0, r6
 8004f32:	460f      	mov	r7, r1
 8004f34:	f7fb fdc4 	bl	8000ac0 <__aeabi_d2iz>
 8004f38:	f7fb faac 	bl	8000494 <__aeabi_i2d>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4630      	mov	r0, r6
 8004f42:	4639      	mov	r1, r7
 8004f44:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004f48:	f7fb f956 	bl	80001f8 <__aeabi_dsub>
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	4b1f      	ldr	r3, [pc, #124]	; (8004fcc <__ieee754_rem_pio2+0x3dc>)
 8004f50:	f7fb fb06 	bl	8000560 <__aeabi_dmul>
 8004f54:	460f      	mov	r7, r1
 8004f56:	4606      	mov	r6, r0
 8004f58:	f7fb fdb2 	bl	8000ac0 <__aeabi_d2iz>
 8004f5c:	f7fb fa9a 	bl	8000494 <__aeabi_i2d>
 8004f60:	4602      	mov	r2, r0
 8004f62:	460b      	mov	r3, r1
 8004f64:	4630      	mov	r0, r6
 8004f66:	4639      	mov	r1, r7
 8004f68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004f6c:	f7fb f944 	bl	80001f8 <__aeabi_dsub>
 8004f70:	2200      	movs	r2, #0
 8004f72:	4b16      	ldr	r3, [pc, #88]	; (8004fcc <__ieee754_rem_pio2+0x3dc>)
 8004f74:	f7fb faf4 	bl	8000560 <__aeabi_dmul>
 8004f78:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004f7c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8004f80:	f04f 0803 	mov.w	r8, #3
 8004f84:	2600      	movs	r6, #0
 8004f86:	2700      	movs	r7, #0
 8004f88:	4632      	mov	r2, r6
 8004f8a:	463b      	mov	r3, r7
 8004f8c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004f90:	f108 3aff 	add.w	sl, r8, #4294967295
 8004f94:	f7fb fd4c 	bl	8000a30 <__aeabi_dcmpeq>
 8004f98:	b9b0      	cbnz	r0, 8004fc8 <__ieee754_rem_pio2+0x3d8>
 8004f9a:	4b0d      	ldr	r3, [pc, #52]	; (8004fd0 <__ieee754_rem_pio2+0x3e0>)
 8004f9c:	9301      	str	r3, [sp, #4]
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	462a      	mov	r2, r5
 8004fa4:	4643      	mov	r3, r8
 8004fa6:	4621      	mov	r1, r4
 8004fa8:	a806      	add	r0, sp, #24
 8004faa:	f000 f9ad 	bl	8005308 <__kernel_rem_pio2>
 8004fae:	9b04      	ldr	r3, [sp, #16]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	4605      	mov	r5, r0
 8004fb4:	f6bf ae58 	bge.w	8004c68 <__ieee754_rem_pio2+0x78>
 8004fb8:	6863      	ldr	r3, [r4, #4]
 8004fba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004fbe:	6063      	str	r3, [r4, #4]
 8004fc0:	68e3      	ldr	r3, [r4, #12]
 8004fc2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004fc6:	e6fb      	b.n	8004dc0 <__ieee754_rem_pio2+0x1d0>
 8004fc8:	46d0      	mov	r8, sl
 8004fca:	e7dd      	b.n	8004f88 <__ieee754_rem_pio2+0x398>
 8004fcc:	41700000 	.word	0x41700000
 8004fd0:	08008b98 	.word	0x08008b98

08004fd4 <__ieee754_sqrt>:
 8004fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd8:	ec55 4b10 	vmov	r4, r5, d0
 8004fdc:	4e54      	ldr	r6, [pc, #336]	; (8005130 <__ieee754_sqrt+0x15c>)
 8004fde:	43ae      	bics	r6, r5
 8004fe0:	ee10 0a10 	vmov	r0, s0
 8004fe4:	462b      	mov	r3, r5
 8004fe6:	462a      	mov	r2, r5
 8004fe8:	4621      	mov	r1, r4
 8004fea:	d113      	bne.n	8005014 <__ieee754_sqrt+0x40>
 8004fec:	ee10 2a10 	vmov	r2, s0
 8004ff0:	462b      	mov	r3, r5
 8004ff2:	ee10 0a10 	vmov	r0, s0
 8004ff6:	4629      	mov	r1, r5
 8004ff8:	f7fb fab2 	bl	8000560 <__aeabi_dmul>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	460b      	mov	r3, r1
 8005000:	4620      	mov	r0, r4
 8005002:	4629      	mov	r1, r5
 8005004:	f7fb f8fa 	bl	80001fc <__adddf3>
 8005008:	4604      	mov	r4, r0
 800500a:	460d      	mov	r5, r1
 800500c:	ec45 4b10 	vmov	d0, r4, r5
 8005010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005014:	2d00      	cmp	r5, #0
 8005016:	dc10      	bgt.n	800503a <__ieee754_sqrt+0x66>
 8005018:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800501c:	4330      	orrs	r0, r6
 800501e:	d0f5      	beq.n	800500c <__ieee754_sqrt+0x38>
 8005020:	b15d      	cbz	r5, 800503a <__ieee754_sqrt+0x66>
 8005022:	ee10 2a10 	vmov	r2, s0
 8005026:	462b      	mov	r3, r5
 8005028:	4620      	mov	r0, r4
 800502a:	4629      	mov	r1, r5
 800502c:	f7fb f8e4 	bl	80001f8 <__aeabi_dsub>
 8005030:	4602      	mov	r2, r0
 8005032:	460b      	mov	r3, r1
 8005034:	f7fb fbbe 	bl	80007b4 <__aeabi_ddiv>
 8005038:	e7e6      	b.n	8005008 <__ieee754_sqrt+0x34>
 800503a:	151b      	asrs	r3, r3, #20
 800503c:	d10c      	bne.n	8005058 <__ieee754_sqrt+0x84>
 800503e:	2a00      	cmp	r2, #0
 8005040:	d06d      	beq.n	800511e <__ieee754_sqrt+0x14a>
 8005042:	2000      	movs	r0, #0
 8005044:	02d6      	lsls	r6, r2, #11
 8005046:	d56e      	bpl.n	8005126 <__ieee754_sqrt+0x152>
 8005048:	1e44      	subs	r4, r0, #1
 800504a:	1b1b      	subs	r3, r3, r4
 800504c:	f1c0 0420 	rsb	r4, r0, #32
 8005050:	fa21 f404 	lsr.w	r4, r1, r4
 8005054:	4322      	orrs	r2, r4
 8005056:	4081      	lsls	r1, r0
 8005058:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800505c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005060:	07dd      	lsls	r5, r3, #31
 8005062:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005066:	bf42      	ittt	mi
 8005068:	0052      	lslmi	r2, r2, #1
 800506a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800506e:	0049      	lslmi	r1, r1, #1
 8005070:	1058      	asrs	r0, r3, #1
 8005072:	2500      	movs	r5, #0
 8005074:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8005078:	441a      	add	r2, r3
 800507a:	0049      	lsls	r1, r1, #1
 800507c:	2316      	movs	r3, #22
 800507e:	462c      	mov	r4, r5
 8005080:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005084:	19a7      	adds	r7, r4, r6
 8005086:	4297      	cmp	r7, r2
 8005088:	bfde      	ittt	le
 800508a:	1bd2      	suble	r2, r2, r7
 800508c:	19bc      	addle	r4, r7, r6
 800508e:	19ad      	addle	r5, r5, r6
 8005090:	0052      	lsls	r2, r2, #1
 8005092:	3b01      	subs	r3, #1
 8005094:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8005098:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800509c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80050a0:	d1f0      	bne.n	8005084 <__ieee754_sqrt+0xb0>
 80050a2:	f04f 0e20 	mov.w	lr, #32
 80050a6:	469c      	mov	ip, r3
 80050a8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80050ac:	42a2      	cmp	r2, r4
 80050ae:	eb06 070c 	add.w	r7, r6, ip
 80050b2:	dc02      	bgt.n	80050ba <__ieee754_sqrt+0xe6>
 80050b4:	d112      	bne.n	80050dc <__ieee754_sqrt+0x108>
 80050b6:	428f      	cmp	r7, r1
 80050b8:	d810      	bhi.n	80050dc <__ieee754_sqrt+0x108>
 80050ba:	2f00      	cmp	r7, #0
 80050bc:	eb07 0c06 	add.w	ip, r7, r6
 80050c0:	da34      	bge.n	800512c <__ieee754_sqrt+0x158>
 80050c2:	f1bc 0f00 	cmp.w	ip, #0
 80050c6:	db31      	blt.n	800512c <__ieee754_sqrt+0x158>
 80050c8:	f104 0801 	add.w	r8, r4, #1
 80050cc:	1b12      	subs	r2, r2, r4
 80050ce:	428f      	cmp	r7, r1
 80050d0:	bf88      	it	hi
 80050d2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80050d6:	1bc9      	subs	r1, r1, r7
 80050d8:	4433      	add	r3, r6
 80050da:	4644      	mov	r4, r8
 80050dc:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 80050e0:	f1be 0e01 	subs.w	lr, lr, #1
 80050e4:	443a      	add	r2, r7
 80050e6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80050ea:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80050ee:	d1dd      	bne.n	80050ac <__ieee754_sqrt+0xd8>
 80050f0:	430a      	orrs	r2, r1
 80050f2:	d006      	beq.n	8005102 <__ieee754_sqrt+0x12e>
 80050f4:	1c5c      	adds	r4, r3, #1
 80050f6:	bf13      	iteet	ne
 80050f8:	3301      	addne	r3, #1
 80050fa:	3501      	addeq	r5, #1
 80050fc:	4673      	moveq	r3, lr
 80050fe:	f023 0301 	bicne.w	r3, r3, #1
 8005102:	106a      	asrs	r2, r5, #1
 8005104:	085b      	lsrs	r3, r3, #1
 8005106:	07e9      	lsls	r1, r5, #31
 8005108:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800510c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005110:	bf48      	it	mi
 8005112:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8005116:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800511a:	461c      	mov	r4, r3
 800511c:	e776      	b.n	800500c <__ieee754_sqrt+0x38>
 800511e:	0aca      	lsrs	r2, r1, #11
 8005120:	3b15      	subs	r3, #21
 8005122:	0549      	lsls	r1, r1, #21
 8005124:	e78b      	b.n	800503e <__ieee754_sqrt+0x6a>
 8005126:	0052      	lsls	r2, r2, #1
 8005128:	3001      	adds	r0, #1
 800512a:	e78b      	b.n	8005044 <__ieee754_sqrt+0x70>
 800512c:	46a0      	mov	r8, r4
 800512e:	e7cd      	b.n	80050cc <__ieee754_sqrt+0xf8>
 8005130:	7ff00000 	.word	0x7ff00000
 8005134:	00000000 	.word	0x00000000

08005138 <__kernel_cos>:
 8005138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800513c:	ec59 8b10 	vmov	r8, r9, d0
 8005140:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8005144:	b085      	sub	sp, #20
 8005146:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800514a:	ed8d 1b00 	vstr	d1, [sp]
 800514e:	da07      	bge.n	8005160 <__kernel_cos+0x28>
 8005150:	ee10 0a10 	vmov	r0, s0
 8005154:	4649      	mov	r1, r9
 8005156:	f7fb fcb3 	bl	8000ac0 <__aeabi_d2iz>
 800515a:	2800      	cmp	r0, #0
 800515c:	f000 80aa 	beq.w	80052b4 <__kernel_cos+0x17c>
 8005160:	4642      	mov	r2, r8
 8005162:	464b      	mov	r3, r9
 8005164:	4640      	mov	r0, r8
 8005166:	4649      	mov	r1, r9
 8005168:	f7fb f9fa 	bl	8000560 <__aeabi_dmul>
 800516c:	a359      	add	r3, pc, #356	; (adr r3, 80052d4 <__kernel_cos+0x19c>)
 800516e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005172:	4604      	mov	r4, r0
 8005174:	460d      	mov	r5, r1
 8005176:	f7fb f9f3 	bl	8000560 <__aeabi_dmul>
 800517a:	a358      	add	r3, pc, #352	; (adr r3, 80052dc <__kernel_cos+0x1a4>)
 800517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005180:	f7fb f83c 	bl	80001fc <__adddf3>
 8005184:	4622      	mov	r2, r4
 8005186:	462b      	mov	r3, r5
 8005188:	f7fb f9ea 	bl	8000560 <__aeabi_dmul>
 800518c:	a355      	add	r3, pc, #340	; (adr r3, 80052e4 <__kernel_cos+0x1ac>)
 800518e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005192:	f7fb f831 	bl	80001f8 <__aeabi_dsub>
 8005196:	4622      	mov	r2, r4
 8005198:	462b      	mov	r3, r5
 800519a:	f7fb f9e1 	bl	8000560 <__aeabi_dmul>
 800519e:	a353      	add	r3, pc, #332	; (adr r3, 80052ec <__kernel_cos+0x1b4>)
 80051a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a4:	f7fb f82a 	bl	80001fc <__adddf3>
 80051a8:	4622      	mov	r2, r4
 80051aa:	462b      	mov	r3, r5
 80051ac:	f7fb f9d8 	bl	8000560 <__aeabi_dmul>
 80051b0:	a350      	add	r3, pc, #320	; (adr r3, 80052f4 <__kernel_cos+0x1bc>)
 80051b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b6:	f7fb f81f 	bl	80001f8 <__aeabi_dsub>
 80051ba:	4622      	mov	r2, r4
 80051bc:	462b      	mov	r3, r5
 80051be:	f7fb f9cf 	bl	8000560 <__aeabi_dmul>
 80051c2:	a34e      	add	r3, pc, #312	; (adr r3, 80052fc <__kernel_cos+0x1c4>)
 80051c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c8:	f7fb f818 	bl	80001fc <__adddf3>
 80051cc:	462b      	mov	r3, r5
 80051ce:	4622      	mov	r2, r4
 80051d0:	f7fb f9c6 	bl	8000560 <__aeabi_dmul>
 80051d4:	4b3a      	ldr	r3, [pc, #232]	; (80052c0 <__kernel_cos+0x188>)
 80051d6:	429f      	cmp	r7, r3
 80051d8:	4682      	mov	sl, r0
 80051da:	468b      	mov	fp, r1
 80051dc:	dc2c      	bgt.n	8005238 <__kernel_cos+0x100>
 80051de:	2200      	movs	r2, #0
 80051e0:	4b38      	ldr	r3, [pc, #224]	; (80052c4 <__kernel_cos+0x18c>)
 80051e2:	4620      	mov	r0, r4
 80051e4:	4629      	mov	r1, r5
 80051e6:	f7fb f9bb 	bl	8000560 <__aeabi_dmul>
 80051ea:	4652      	mov	r2, sl
 80051ec:	4606      	mov	r6, r0
 80051ee:	460f      	mov	r7, r1
 80051f0:	465b      	mov	r3, fp
 80051f2:	4620      	mov	r0, r4
 80051f4:	4629      	mov	r1, r5
 80051f6:	f7fb f9b3 	bl	8000560 <__aeabi_dmul>
 80051fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051fe:	4604      	mov	r4, r0
 8005200:	460d      	mov	r5, r1
 8005202:	4640      	mov	r0, r8
 8005204:	4649      	mov	r1, r9
 8005206:	f7fb f9ab 	bl	8000560 <__aeabi_dmul>
 800520a:	4602      	mov	r2, r0
 800520c:	460b      	mov	r3, r1
 800520e:	4620      	mov	r0, r4
 8005210:	4629      	mov	r1, r5
 8005212:	f7fa fff1 	bl	80001f8 <__aeabi_dsub>
 8005216:	4602      	mov	r2, r0
 8005218:	460b      	mov	r3, r1
 800521a:	4630      	mov	r0, r6
 800521c:	4639      	mov	r1, r7
 800521e:	f7fa ffeb 	bl	80001f8 <__aeabi_dsub>
 8005222:	460b      	mov	r3, r1
 8005224:	4928      	ldr	r1, [pc, #160]	; (80052c8 <__kernel_cos+0x190>)
 8005226:	4602      	mov	r2, r0
 8005228:	2000      	movs	r0, #0
 800522a:	f7fa ffe5 	bl	80001f8 <__aeabi_dsub>
 800522e:	ec41 0b10 	vmov	d0, r0, r1
 8005232:	b005      	add	sp, #20
 8005234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005238:	4b24      	ldr	r3, [pc, #144]	; (80052cc <__kernel_cos+0x194>)
 800523a:	4923      	ldr	r1, [pc, #140]	; (80052c8 <__kernel_cos+0x190>)
 800523c:	429f      	cmp	r7, r3
 800523e:	bfd7      	itett	le
 8005240:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8005244:	4f22      	ldrgt	r7, [pc, #136]	; (80052d0 <__kernel_cos+0x198>)
 8005246:	2200      	movle	r2, #0
 8005248:	4616      	movle	r6, r2
 800524a:	bfd4      	ite	le
 800524c:	461f      	movle	r7, r3
 800524e:	2600      	movgt	r6, #0
 8005250:	4632      	mov	r2, r6
 8005252:	463b      	mov	r3, r7
 8005254:	2000      	movs	r0, #0
 8005256:	f7fa ffcf 	bl	80001f8 <__aeabi_dsub>
 800525a:	2200      	movs	r2, #0
 800525c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005260:	4b18      	ldr	r3, [pc, #96]	; (80052c4 <__kernel_cos+0x18c>)
 8005262:	4620      	mov	r0, r4
 8005264:	4629      	mov	r1, r5
 8005266:	f7fb f97b 	bl	8000560 <__aeabi_dmul>
 800526a:	4632      	mov	r2, r6
 800526c:	463b      	mov	r3, r7
 800526e:	f7fa ffc3 	bl	80001f8 <__aeabi_dsub>
 8005272:	4652      	mov	r2, sl
 8005274:	4606      	mov	r6, r0
 8005276:	460f      	mov	r7, r1
 8005278:	465b      	mov	r3, fp
 800527a:	4620      	mov	r0, r4
 800527c:	4629      	mov	r1, r5
 800527e:	f7fb f96f 	bl	8000560 <__aeabi_dmul>
 8005282:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005286:	4604      	mov	r4, r0
 8005288:	460d      	mov	r5, r1
 800528a:	4640      	mov	r0, r8
 800528c:	4649      	mov	r1, r9
 800528e:	f7fb f967 	bl	8000560 <__aeabi_dmul>
 8005292:	4602      	mov	r2, r0
 8005294:	460b      	mov	r3, r1
 8005296:	4620      	mov	r0, r4
 8005298:	4629      	mov	r1, r5
 800529a:	f7fa ffad 	bl	80001f8 <__aeabi_dsub>
 800529e:	4602      	mov	r2, r0
 80052a0:	460b      	mov	r3, r1
 80052a2:	4630      	mov	r0, r6
 80052a4:	4639      	mov	r1, r7
 80052a6:	f7fa ffa7 	bl	80001f8 <__aeabi_dsub>
 80052aa:	4602      	mov	r2, r0
 80052ac:	460b      	mov	r3, r1
 80052ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052b2:	e7ba      	b.n	800522a <__kernel_cos+0xf2>
 80052b4:	2000      	movs	r0, #0
 80052b6:	4904      	ldr	r1, [pc, #16]	; (80052c8 <__kernel_cos+0x190>)
 80052b8:	e7b9      	b.n	800522e <__kernel_cos+0xf6>
 80052ba:	bf00      	nop
 80052bc:	f3af 8000 	nop.w
 80052c0:	3fd33332 	.word	0x3fd33332
 80052c4:	3fe00000 	.word	0x3fe00000
 80052c8:	3ff00000 	.word	0x3ff00000
 80052cc:	3fe90000 	.word	0x3fe90000
 80052d0:	3fd20000 	.word	0x3fd20000
 80052d4:	be8838d4 	.word	0xbe8838d4
 80052d8:	bda8fae9 	.word	0xbda8fae9
 80052dc:	bdb4b1c4 	.word	0xbdb4b1c4
 80052e0:	3e21ee9e 	.word	0x3e21ee9e
 80052e4:	809c52ad 	.word	0x809c52ad
 80052e8:	3e927e4f 	.word	0x3e927e4f
 80052ec:	19cb1590 	.word	0x19cb1590
 80052f0:	3efa01a0 	.word	0x3efa01a0
 80052f4:	16c15177 	.word	0x16c15177
 80052f8:	3f56c16c 	.word	0x3f56c16c
 80052fc:	5555554c 	.word	0x5555554c
 8005300:	3fa55555 	.word	0x3fa55555
 8005304:	00000000 	.word	0x00000000

08005308 <__kernel_rem_pio2>:
 8005308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800530c:	ed2d 8b02 	vpush	{d8}
 8005310:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8005314:	1ed4      	subs	r4, r2, #3
 8005316:	9306      	str	r3, [sp, #24]
 8005318:	9102      	str	r1, [sp, #8]
 800531a:	4bc3      	ldr	r3, [pc, #780]	; (8005628 <__kernel_rem_pio2+0x320>)
 800531c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800531e:	9009      	str	r0, [sp, #36]	; 0x24
 8005320:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	9b06      	ldr	r3, [sp, #24]
 8005328:	3b01      	subs	r3, #1
 800532a:	9304      	str	r3, [sp, #16]
 800532c:	2318      	movs	r3, #24
 800532e:	fb94 f4f3 	sdiv	r4, r4, r3
 8005332:	f06f 0317 	mvn.w	r3, #23
 8005336:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800533a:	fb04 3303 	mla	r3, r4, r3, r3
 800533e:	eb03 0a02 	add.w	sl, r3, r2
 8005342:	9b00      	ldr	r3, [sp, #0]
 8005344:	9a04      	ldr	r2, [sp, #16]
 8005346:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8005618 <__kernel_rem_pio2+0x310>
 800534a:	eb03 0802 	add.w	r8, r3, r2
 800534e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8005350:	1aa7      	subs	r7, r4, r2
 8005352:	ae20      	add	r6, sp, #128	; 0x80
 8005354:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005358:	2500      	movs	r5, #0
 800535a:	4545      	cmp	r5, r8
 800535c:	dd13      	ble.n	8005386 <__kernel_rem_pio2+0x7e>
 800535e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8005618 <__kernel_rem_pio2+0x310>
 8005362:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8005366:	2600      	movs	r6, #0
 8005368:	9b00      	ldr	r3, [sp, #0]
 800536a:	429e      	cmp	r6, r3
 800536c:	dc32      	bgt.n	80053d4 <__kernel_rem_pio2+0xcc>
 800536e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005370:	9303      	str	r3, [sp, #12]
 8005372:	9b06      	ldr	r3, [sp, #24]
 8005374:	199d      	adds	r5, r3, r6
 8005376:	ab20      	add	r3, sp, #128	; 0x80
 8005378:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800537c:	9308      	str	r3, [sp, #32]
 800537e:	ec59 8b18 	vmov	r8, r9, d8
 8005382:	2700      	movs	r7, #0
 8005384:	e01f      	b.n	80053c6 <__kernel_rem_pio2+0xbe>
 8005386:	42ef      	cmn	r7, r5
 8005388:	d407      	bmi.n	800539a <__kernel_rem_pio2+0x92>
 800538a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800538e:	f7fb f881 	bl	8000494 <__aeabi_i2d>
 8005392:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005396:	3501      	adds	r5, #1
 8005398:	e7df      	b.n	800535a <__kernel_rem_pio2+0x52>
 800539a:	ec51 0b18 	vmov	r0, r1, d8
 800539e:	e7f8      	b.n	8005392 <__kernel_rem_pio2+0x8a>
 80053a0:	9908      	ldr	r1, [sp, #32]
 80053a2:	9d03      	ldr	r5, [sp, #12]
 80053a4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80053a8:	9108      	str	r1, [sp, #32]
 80053aa:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80053ae:	9503      	str	r5, [sp, #12]
 80053b0:	f7fb f8d6 	bl	8000560 <__aeabi_dmul>
 80053b4:	4602      	mov	r2, r0
 80053b6:	460b      	mov	r3, r1
 80053b8:	4640      	mov	r0, r8
 80053ba:	4649      	mov	r1, r9
 80053bc:	f7fa ff1e 	bl	80001fc <__adddf3>
 80053c0:	3701      	adds	r7, #1
 80053c2:	4680      	mov	r8, r0
 80053c4:	4689      	mov	r9, r1
 80053c6:	9b04      	ldr	r3, [sp, #16]
 80053c8:	429f      	cmp	r7, r3
 80053ca:	dde9      	ble.n	80053a0 <__kernel_rem_pio2+0x98>
 80053cc:	e8eb 8902 	strd	r8, r9, [fp], #8
 80053d0:	3601      	adds	r6, #1
 80053d2:	e7c9      	b.n	8005368 <__kernel_rem_pio2+0x60>
 80053d4:	9b00      	ldr	r3, [sp, #0]
 80053d6:	9f00      	ldr	r7, [sp, #0]
 80053d8:	aa0c      	add	r2, sp, #48	; 0x30
 80053da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80053de:	930b      	str	r3, [sp, #44]	; 0x2c
 80053e0:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80053e2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80053e6:	930a      	str	r3, [sp, #40]	; 0x28
 80053e8:	ab98      	add	r3, sp, #608	; 0x260
 80053ea:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 80053ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80053f6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80053fa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80053fe:	9308      	str	r3, [sp, #32]
 8005400:	9a08      	ldr	r2, [sp, #32]
 8005402:	ab98      	add	r3, sp, #608	; 0x260
 8005404:	4413      	add	r3, r2
 8005406:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800540a:	2600      	movs	r6, #0
 800540c:	1bbb      	subs	r3, r7, r6
 800540e:	2b00      	cmp	r3, #0
 8005410:	dc77      	bgt.n	8005502 <__kernel_rem_pio2+0x1fa>
 8005412:	ec49 8b10 	vmov	d0, r8, r9
 8005416:	4650      	mov	r0, sl
 8005418:	f000 fcaa 	bl	8005d70 <scalbn>
 800541c:	ec55 4b10 	vmov	r4, r5, d0
 8005420:	2200      	movs	r2, #0
 8005422:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005426:	ee10 0a10 	vmov	r0, s0
 800542a:	4629      	mov	r1, r5
 800542c:	f7fb f898 	bl	8000560 <__aeabi_dmul>
 8005430:	ec41 0b10 	vmov	d0, r0, r1
 8005434:	f000 fb84 	bl	8005b40 <floor>
 8005438:	2200      	movs	r2, #0
 800543a:	ec51 0b10 	vmov	r0, r1, d0
 800543e:	4b7b      	ldr	r3, [pc, #492]	; (800562c <__kernel_rem_pio2+0x324>)
 8005440:	f7fb f88e 	bl	8000560 <__aeabi_dmul>
 8005444:	4602      	mov	r2, r0
 8005446:	460b      	mov	r3, r1
 8005448:	4620      	mov	r0, r4
 800544a:	4629      	mov	r1, r5
 800544c:	f7fa fed4 	bl	80001f8 <__aeabi_dsub>
 8005450:	460d      	mov	r5, r1
 8005452:	4604      	mov	r4, r0
 8005454:	f7fb fb34 	bl	8000ac0 <__aeabi_d2iz>
 8005458:	9003      	str	r0, [sp, #12]
 800545a:	f7fb f81b 	bl	8000494 <__aeabi_i2d>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	4620      	mov	r0, r4
 8005464:	4629      	mov	r1, r5
 8005466:	f7fa fec7 	bl	80001f8 <__aeabi_dsub>
 800546a:	f1ba 0f00 	cmp.w	sl, #0
 800546e:	4680      	mov	r8, r0
 8005470:	4689      	mov	r9, r1
 8005472:	dd6b      	ble.n	800554c <__kernel_rem_pio2+0x244>
 8005474:	1e7a      	subs	r2, r7, #1
 8005476:	ab0c      	add	r3, sp, #48	; 0x30
 8005478:	f1ca 0118 	rsb	r1, sl, #24
 800547c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005480:	9c03      	ldr	r4, [sp, #12]
 8005482:	fa40 f301 	asr.w	r3, r0, r1
 8005486:	441c      	add	r4, r3
 8005488:	408b      	lsls	r3, r1
 800548a:	1ac0      	subs	r0, r0, r3
 800548c:	ab0c      	add	r3, sp, #48	; 0x30
 800548e:	9403      	str	r4, [sp, #12]
 8005490:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005494:	f1ca 0317 	rsb	r3, sl, #23
 8005498:	fa40 fb03 	asr.w	fp, r0, r3
 800549c:	f1bb 0f00 	cmp.w	fp, #0
 80054a0:	dd62      	ble.n	8005568 <__kernel_rem_pio2+0x260>
 80054a2:	9b03      	ldr	r3, [sp, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	3301      	adds	r3, #1
 80054a8:	9303      	str	r3, [sp, #12]
 80054aa:	4614      	mov	r4, r2
 80054ac:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80054b0:	4297      	cmp	r7, r2
 80054b2:	f300 8089 	bgt.w	80055c8 <__kernel_rem_pio2+0x2c0>
 80054b6:	f1ba 0f00 	cmp.w	sl, #0
 80054ba:	dd07      	ble.n	80054cc <__kernel_rem_pio2+0x1c4>
 80054bc:	f1ba 0f01 	cmp.w	sl, #1
 80054c0:	f000 8096 	beq.w	80055f0 <__kernel_rem_pio2+0x2e8>
 80054c4:	f1ba 0f02 	cmp.w	sl, #2
 80054c8:	f000 809c 	beq.w	8005604 <__kernel_rem_pio2+0x2fc>
 80054cc:	f1bb 0f02 	cmp.w	fp, #2
 80054d0:	d14a      	bne.n	8005568 <__kernel_rem_pio2+0x260>
 80054d2:	4642      	mov	r2, r8
 80054d4:	464b      	mov	r3, r9
 80054d6:	2000      	movs	r0, #0
 80054d8:	4955      	ldr	r1, [pc, #340]	; (8005630 <__kernel_rem_pio2+0x328>)
 80054da:	f7fa fe8d 	bl	80001f8 <__aeabi_dsub>
 80054de:	4680      	mov	r8, r0
 80054e0:	4689      	mov	r9, r1
 80054e2:	2c00      	cmp	r4, #0
 80054e4:	d040      	beq.n	8005568 <__kernel_rem_pio2+0x260>
 80054e6:	4650      	mov	r0, sl
 80054e8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8005620 <__kernel_rem_pio2+0x318>
 80054ec:	f000 fc40 	bl	8005d70 <scalbn>
 80054f0:	4640      	mov	r0, r8
 80054f2:	4649      	mov	r1, r9
 80054f4:	ec53 2b10 	vmov	r2, r3, d0
 80054f8:	f7fa fe7e 	bl	80001f8 <__aeabi_dsub>
 80054fc:	4680      	mov	r8, r0
 80054fe:	4689      	mov	r9, r1
 8005500:	e032      	b.n	8005568 <__kernel_rem_pio2+0x260>
 8005502:	2200      	movs	r2, #0
 8005504:	4b4b      	ldr	r3, [pc, #300]	; (8005634 <__kernel_rem_pio2+0x32c>)
 8005506:	4640      	mov	r0, r8
 8005508:	4649      	mov	r1, r9
 800550a:	f7fb f829 	bl	8000560 <__aeabi_dmul>
 800550e:	f7fb fad7 	bl	8000ac0 <__aeabi_d2iz>
 8005512:	f7fa ffbf 	bl	8000494 <__aeabi_i2d>
 8005516:	2200      	movs	r2, #0
 8005518:	4b47      	ldr	r3, [pc, #284]	; (8005638 <__kernel_rem_pio2+0x330>)
 800551a:	4604      	mov	r4, r0
 800551c:	460d      	mov	r5, r1
 800551e:	f7fb f81f 	bl	8000560 <__aeabi_dmul>
 8005522:	4602      	mov	r2, r0
 8005524:	460b      	mov	r3, r1
 8005526:	4640      	mov	r0, r8
 8005528:	4649      	mov	r1, r9
 800552a:	f7fa fe65 	bl	80001f8 <__aeabi_dsub>
 800552e:	f7fb fac7 	bl	8000ac0 <__aeabi_d2iz>
 8005532:	ab0c      	add	r3, sp, #48	; 0x30
 8005534:	4629      	mov	r1, r5
 8005536:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800553a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800553e:	4620      	mov	r0, r4
 8005540:	f7fa fe5c 	bl	80001fc <__adddf3>
 8005544:	3601      	adds	r6, #1
 8005546:	4680      	mov	r8, r0
 8005548:	4689      	mov	r9, r1
 800554a:	e75f      	b.n	800540c <__kernel_rem_pio2+0x104>
 800554c:	d106      	bne.n	800555c <__kernel_rem_pio2+0x254>
 800554e:	1e7b      	subs	r3, r7, #1
 8005550:	aa0c      	add	r2, sp, #48	; 0x30
 8005552:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005556:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800555a:	e79f      	b.n	800549c <__kernel_rem_pio2+0x194>
 800555c:	2200      	movs	r2, #0
 800555e:	4b37      	ldr	r3, [pc, #220]	; (800563c <__kernel_rem_pio2+0x334>)
 8005560:	f7fb fa84 	bl	8000a6c <__aeabi_dcmpge>
 8005564:	bb68      	cbnz	r0, 80055c2 <__kernel_rem_pio2+0x2ba>
 8005566:	4683      	mov	fp, r0
 8005568:	2200      	movs	r2, #0
 800556a:	2300      	movs	r3, #0
 800556c:	4640      	mov	r0, r8
 800556e:	4649      	mov	r1, r9
 8005570:	f7fb fa5e 	bl	8000a30 <__aeabi_dcmpeq>
 8005574:	2800      	cmp	r0, #0
 8005576:	f000 80c1 	beq.w	80056fc <__kernel_rem_pio2+0x3f4>
 800557a:	1e7c      	subs	r4, r7, #1
 800557c:	4623      	mov	r3, r4
 800557e:	2200      	movs	r2, #0
 8005580:	9900      	ldr	r1, [sp, #0]
 8005582:	428b      	cmp	r3, r1
 8005584:	da5c      	bge.n	8005640 <__kernel_rem_pio2+0x338>
 8005586:	2a00      	cmp	r2, #0
 8005588:	f040 808b 	bne.w	80056a2 <__kernel_rem_pio2+0x39a>
 800558c:	2401      	movs	r4, #1
 800558e:	f06f 0203 	mvn.w	r2, #3
 8005592:	fb02 f304 	mul.w	r3, r2, r4
 8005596:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005598:	58cb      	ldr	r3, [r1, r3]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d056      	beq.n	800564c <__kernel_rem_pio2+0x344>
 800559e:	9b08      	ldr	r3, [sp, #32]
 80055a0:	aa98      	add	r2, sp, #608	; 0x260
 80055a2:	4413      	add	r3, r2
 80055a4:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 80055a8:	9b06      	ldr	r3, [sp, #24]
 80055aa:	19dd      	adds	r5, r3, r7
 80055ac:	ab20      	add	r3, sp, #128	; 0x80
 80055ae:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80055b2:	19e3      	adds	r3, r4, r7
 80055b4:	1c7e      	adds	r6, r7, #1
 80055b6:	9303      	str	r3, [sp, #12]
 80055b8:	9b03      	ldr	r3, [sp, #12]
 80055ba:	429e      	cmp	r6, r3
 80055bc:	dd48      	ble.n	8005650 <__kernel_rem_pio2+0x348>
 80055be:	461f      	mov	r7, r3
 80055c0:	e712      	b.n	80053e8 <__kernel_rem_pio2+0xe0>
 80055c2:	f04f 0b02 	mov.w	fp, #2
 80055c6:	e76c      	b.n	80054a2 <__kernel_rem_pio2+0x19a>
 80055c8:	ab0c      	add	r3, sp, #48	; 0x30
 80055ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055ce:	b94c      	cbnz	r4, 80055e4 <__kernel_rem_pio2+0x2dc>
 80055d0:	b12b      	cbz	r3, 80055de <__kernel_rem_pio2+0x2d6>
 80055d2:	a80c      	add	r0, sp, #48	; 0x30
 80055d4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80055d8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80055dc:	2301      	movs	r3, #1
 80055de:	3201      	adds	r2, #1
 80055e0:	461c      	mov	r4, r3
 80055e2:	e765      	b.n	80054b0 <__kernel_rem_pio2+0x1a8>
 80055e4:	a80c      	add	r0, sp, #48	; 0x30
 80055e6:	1acb      	subs	r3, r1, r3
 80055e8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80055ec:	4623      	mov	r3, r4
 80055ee:	e7f6      	b.n	80055de <__kernel_rem_pio2+0x2d6>
 80055f0:	1e7a      	subs	r2, r7, #1
 80055f2:	ab0c      	add	r3, sp, #48	; 0x30
 80055f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055f8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80055fc:	a90c      	add	r1, sp, #48	; 0x30
 80055fe:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005602:	e763      	b.n	80054cc <__kernel_rem_pio2+0x1c4>
 8005604:	1e7a      	subs	r2, r7, #1
 8005606:	ab0c      	add	r3, sp, #48	; 0x30
 8005608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800560c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005610:	e7f4      	b.n	80055fc <__kernel_rem_pio2+0x2f4>
 8005612:	bf00      	nop
 8005614:	f3af 8000 	nop.w
	...
 8005624:	3ff00000 	.word	0x3ff00000
 8005628:	08008ce0 	.word	0x08008ce0
 800562c:	40200000 	.word	0x40200000
 8005630:	3ff00000 	.word	0x3ff00000
 8005634:	3e700000 	.word	0x3e700000
 8005638:	41700000 	.word	0x41700000
 800563c:	3fe00000 	.word	0x3fe00000
 8005640:	a90c      	add	r1, sp, #48	; 0x30
 8005642:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005646:	3b01      	subs	r3, #1
 8005648:	430a      	orrs	r2, r1
 800564a:	e799      	b.n	8005580 <__kernel_rem_pio2+0x278>
 800564c:	3401      	adds	r4, #1
 800564e:	e7a0      	b.n	8005592 <__kernel_rem_pio2+0x28a>
 8005650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005652:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005656:	f7fa ff1d 	bl	8000494 <__aeabi_i2d>
 800565a:	e8e5 0102 	strd	r0, r1, [r5], #8
 800565e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005660:	9508      	str	r5, [sp, #32]
 8005662:	461c      	mov	r4, r3
 8005664:	2700      	movs	r7, #0
 8005666:	f04f 0800 	mov.w	r8, #0
 800566a:	f04f 0900 	mov.w	r9, #0
 800566e:	9b04      	ldr	r3, [sp, #16]
 8005670:	429f      	cmp	r7, r3
 8005672:	dd03      	ble.n	800567c <__kernel_rem_pio2+0x374>
 8005674:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005678:	3601      	adds	r6, #1
 800567a:	e79d      	b.n	80055b8 <__kernel_rem_pio2+0x2b0>
 800567c:	9908      	ldr	r1, [sp, #32]
 800567e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005682:	9108      	str	r1, [sp, #32]
 8005684:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005688:	f7fa ff6a 	bl	8000560 <__aeabi_dmul>
 800568c:	4602      	mov	r2, r0
 800568e:	460b      	mov	r3, r1
 8005690:	4640      	mov	r0, r8
 8005692:	4649      	mov	r1, r9
 8005694:	f7fa fdb2 	bl	80001fc <__adddf3>
 8005698:	3701      	adds	r7, #1
 800569a:	4680      	mov	r8, r0
 800569c:	4689      	mov	r9, r1
 800569e:	e7e6      	b.n	800566e <__kernel_rem_pio2+0x366>
 80056a0:	3c01      	subs	r4, #1
 80056a2:	ab0c      	add	r3, sp, #48	; 0x30
 80056a4:	f1aa 0a18 	sub.w	sl, sl, #24
 80056a8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d0f7      	beq.n	80056a0 <__kernel_rem_pio2+0x398>
 80056b0:	4650      	mov	r0, sl
 80056b2:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8005988 <__kernel_rem_pio2+0x680>
 80056b6:	f000 fb5b 	bl	8005d70 <scalbn>
 80056ba:	00e5      	lsls	r5, r4, #3
 80056bc:	ab98      	add	r3, sp, #608	; 0x260
 80056be:	eb03 0905 	add.w	r9, r3, r5
 80056c2:	ec57 6b10 	vmov	r6, r7, d0
 80056c6:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 80056ca:	46a0      	mov	r8, r4
 80056cc:	f1b8 0f00 	cmp.w	r8, #0
 80056d0:	da4d      	bge.n	800576e <__kernel_rem_pio2+0x466>
 80056d2:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8005990 <__kernel_rem_pio2+0x688>
 80056d6:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 80056da:	2300      	movs	r3, #0
 80056dc:	9304      	str	r3, [sp, #16]
 80056de:	4657      	mov	r7, sl
 80056e0:	9b04      	ldr	r3, [sp, #16]
 80056e2:	ebb4 0903 	subs.w	r9, r4, r3
 80056e6:	d476      	bmi.n	80057d6 <__kernel_rem_pio2+0x4ce>
 80056e8:	4bab      	ldr	r3, [pc, #684]	; (8005998 <__kernel_rem_pio2+0x690>)
 80056ea:	461e      	mov	r6, r3
 80056ec:	ab70      	add	r3, sp, #448	; 0x1c0
 80056ee:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80056f2:	ed8d 8b06 	vstr	d8, [sp, #24]
 80056f6:	f04f 0800 	mov.w	r8, #0
 80056fa:	e05e      	b.n	80057ba <__kernel_rem_pio2+0x4b2>
 80056fc:	f1ca 0000 	rsb	r0, sl, #0
 8005700:	ec49 8b10 	vmov	d0, r8, r9
 8005704:	f000 fb34 	bl	8005d70 <scalbn>
 8005708:	ec55 4b10 	vmov	r4, r5, d0
 800570c:	2200      	movs	r2, #0
 800570e:	4ba3      	ldr	r3, [pc, #652]	; (800599c <__kernel_rem_pio2+0x694>)
 8005710:	ee10 0a10 	vmov	r0, s0
 8005714:	4629      	mov	r1, r5
 8005716:	f7fb f9a9 	bl	8000a6c <__aeabi_dcmpge>
 800571a:	b1f8      	cbz	r0, 800575c <__kernel_rem_pio2+0x454>
 800571c:	2200      	movs	r2, #0
 800571e:	4ba0      	ldr	r3, [pc, #640]	; (80059a0 <__kernel_rem_pio2+0x698>)
 8005720:	4620      	mov	r0, r4
 8005722:	4629      	mov	r1, r5
 8005724:	f7fa ff1c 	bl	8000560 <__aeabi_dmul>
 8005728:	f7fb f9ca 	bl	8000ac0 <__aeabi_d2iz>
 800572c:	4606      	mov	r6, r0
 800572e:	f7fa feb1 	bl	8000494 <__aeabi_i2d>
 8005732:	2200      	movs	r2, #0
 8005734:	4b99      	ldr	r3, [pc, #612]	; (800599c <__kernel_rem_pio2+0x694>)
 8005736:	f7fa ff13 	bl	8000560 <__aeabi_dmul>
 800573a:	460b      	mov	r3, r1
 800573c:	4602      	mov	r2, r0
 800573e:	4629      	mov	r1, r5
 8005740:	4620      	mov	r0, r4
 8005742:	f7fa fd59 	bl	80001f8 <__aeabi_dsub>
 8005746:	f7fb f9bb 	bl	8000ac0 <__aeabi_d2iz>
 800574a:	1c7c      	adds	r4, r7, #1
 800574c:	ab0c      	add	r3, sp, #48	; 0x30
 800574e:	f10a 0a18 	add.w	sl, sl, #24
 8005752:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8005756:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800575a:	e7a9      	b.n	80056b0 <__kernel_rem_pio2+0x3a8>
 800575c:	4620      	mov	r0, r4
 800575e:	4629      	mov	r1, r5
 8005760:	f7fb f9ae 	bl	8000ac0 <__aeabi_d2iz>
 8005764:	ab0c      	add	r3, sp, #48	; 0x30
 8005766:	463c      	mov	r4, r7
 8005768:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800576c:	e7a0      	b.n	80056b0 <__kernel_rem_pio2+0x3a8>
 800576e:	ab0c      	add	r3, sp, #48	; 0x30
 8005770:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005774:	f7fa fe8e 	bl	8000494 <__aeabi_i2d>
 8005778:	4632      	mov	r2, r6
 800577a:	463b      	mov	r3, r7
 800577c:	f7fa fef0 	bl	8000560 <__aeabi_dmul>
 8005780:	2200      	movs	r2, #0
 8005782:	e969 0102 	strd	r0, r1, [r9, #-8]!
 8005786:	4b86      	ldr	r3, [pc, #536]	; (80059a0 <__kernel_rem_pio2+0x698>)
 8005788:	4630      	mov	r0, r6
 800578a:	4639      	mov	r1, r7
 800578c:	f7fa fee8 	bl	8000560 <__aeabi_dmul>
 8005790:	f108 38ff 	add.w	r8, r8, #4294967295
 8005794:	4606      	mov	r6, r0
 8005796:	460f      	mov	r7, r1
 8005798:	e798      	b.n	80056cc <__kernel_rem_pio2+0x3c4>
 800579a:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800579e:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 80057a2:	f7fa fedd 	bl	8000560 <__aeabi_dmul>
 80057a6:	4602      	mov	r2, r0
 80057a8:	460b      	mov	r3, r1
 80057aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057ae:	f7fa fd25 	bl	80001fc <__adddf3>
 80057b2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80057b6:	f108 0801 	add.w	r8, r8, #1
 80057ba:	9b00      	ldr	r3, [sp, #0]
 80057bc:	4598      	cmp	r8, r3
 80057be:	dc02      	bgt.n	80057c6 <__kernel_rem_pio2+0x4be>
 80057c0:	9b04      	ldr	r3, [sp, #16]
 80057c2:	4598      	cmp	r8, r3
 80057c4:	dde9      	ble.n	800579a <__kernel_rem_pio2+0x492>
 80057c6:	9b04      	ldr	r3, [sp, #16]
 80057c8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80057cc:	3301      	adds	r3, #1
 80057ce:	ecaa 7b02 	vstmia	sl!, {d7}
 80057d2:	9304      	str	r3, [sp, #16]
 80057d4:	e784      	b.n	80056e0 <__kernel_rem_pio2+0x3d8>
 80057d6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80057d8:	2b03      	cmp	r3, #3
 80057da:	d85d      	bhi.n	8005898 <__kernel_rem_pio2+0x590>
 80057dc:	e8df f003 	tbb	[pc, r3]
 80057e0:	0226264b 	.word	0x0226264b
 80057e4:	ab98      	add	r3, sp, #608	; 0x260
 80057e6:	441d      	add	r5, r3
 80057e8:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 80057ec:	462e      	mov	r6, r5
 80057ee:	46a2      	mov	sl, r4
 80057f0:	f1ba 0f00 	cmp.w	sl, #0
 80057f4:	dc6e      	bgt.n	80058d4 <__kernel_rem_pio2+0x5cc>
 80057f6:	462e      	mov	r6, r5
 80057f8:	46a2      	mov	sl, r4
 80057fa:	f1ba 0f01 	cmp.w	sl, #1
 80057fe:	f300 808a 	bgt.w	8005916 <__kernel_rem_pio2+0x60e>
 8005802:	2000      	movs	r0, #0
 8005804:	2100      	movs	r1, #0
 8005806:	2c01      	cmp	r4, #1
 8005808:	f300 80a6 	bgt.w	8005958 <__kernel_rem_pio2+0x650>
 800580c:	f1bb 0f00 	cmp.w	fp, #0
 8005810:	f040 80a8 	bne.w	8005964 <__kernel_rem_pio2+0x65c>
 8005814:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 8005818:	9c02      	ldr	r4, [sp, #8]
 800581a:	e9c4 2300 	strd	r2, r3, [r4]
 800581e:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 8005822:	e9c4 0104 	strd	r0, r1, [r4, #16]
 8005826:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800582a:	e035      	b.n	8005898 <__kernel_rem_pio2+0x590>
 800582c:	3508      	adds	r5, #8
 800582e:	ab48      	add	r3, sp, #288	; 0x120
 8005830:	441d      	add	r5, r3
 8005832:	4626      	mov	r6, r4
 8005834:	2000      	movs	r0, #0
 8005836:	2100      	movs	r1, #0
 8005838:	2e00      	cmp	r6, #0
 800583a:	da3c      	bge.n	80058b6 <__kernel_rem_pio2+0x5ae>
 800583c:	f1bb 0f00 	cmp.w	fp, #0
 8005840:	d03f      	beq.n	80058c2 <__kernel_rem_pio2+0x5ba>
 8005842:	4602      	mov	r2, r0
 8005844:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005848:	9d02      	ldr	r5, [sp, #8]
 800584a:	e9c5 2300 	strd	r2, r3, [r5]
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8005856:	f7fa fccf 	bl	80001f8 <__aeabi_dsub>
 800585a:	ae4a      	add	r6, sp, #296	; 0x128
 800585c:	2501      	movs	r5, #1
 800585e:	42ac      	cmp	r4, r5
 8005860:	da32      	bge.n	80058c8 <__kernel_rem_pio2+0x5c0>
 8005862:	f1bb 0f00 	cmp.w	fp, #0
 8005866:	d002      	beq.n	800586e <__kernel_rem_pio2+0x566>
 8005868:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800586c:	4619      	mov	r1, r3
 800586e:	9b02      	ldr	r3, [sp, #8]
 8005870:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005874:	e010      	b.n	8005898 <__kernel_rem_pio2+0x590>
 8005876:	ab98      	add	r3, sp, #608	; 0x260
 8005878:	441d      	add	r5, r3
 800587a:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800587e:	2000      	movs	r0, #0
 8005880:	2100      	movs	r1, #0
 8005882:	2c00      	cmp	r4, #0
 8005884:	da11      	bge.n	80058aa <__kernel_rem_pio2+0x5a2>
 8005886:	f1bb 0f00 	cmp.w	fp, #0
 800588a:	d002      	beq.n	8005892 <__kernel_rem_pio2+0x58a>
 800588c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005890:	4619      	mov	r1, r3
 8005892:	9b02      	ldr	r3, [sp, #8]
 8005894:	e9c3 0100 	strd	r0, r1, [r3]
 8005898:	9b03      	ldr	r3, [sp, #12]
 800589a:	f003 0007 	and.w	r0, r3, #7
 800589e:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80058a2:	ecbd 8b02 	vpop	{d8}
 80058a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058aa:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80058ae:	f7fa fca5 	bl	80001fc <__adddf3>
 80058b2:	3c01      	subs	r4, #1
 80058b4:	e7e5      	b.n	8005882 <__kernel_rem_pio2+0x57a>
 80058b6:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80058ba:	f7fa fc9f 	bl	80001fc <__adddf3>
 80058be:	3e01      	subs	r6, #1
 80058c0:	e7ba      	b.n	8005838 <__kernel_rem_pio2+0x530>
 80058c2:	4602      	mov	r2, r0
 80058c4:	460b      	mov	r3, r1
 80058c6:	e7bf      	b.n	8005848 <__kernel_rem_pio2+0x540>
 80058c8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80058cc:	f7fa fc96 	bl	80001fc <__adddf3>
 80058d0:	3501      	adds	r5, #1
 80058d2:	e7c4      	b.n	800585e <__kernel_rem_pio2+0x556>
 80058d4:	ed16 7b02 	vldr	d7, [r6, #-8]
 80058d8:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 80058dc:	ec53 2b17 	vmov	r2, r3, d7
 80058e0:	4640      	mov	r0, r8
 80058e2:	4649      	mov	r1, r9
 80058e4:	ed8d 7b00 	vstr	d7, [sp]
 80058e8:	f7fa fc88 	bl	80001fc <__adddf3>
 80058ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058f0:	4602      	mov	r2, r0
 80058f2:	460b      	mov	r3, r1
 80058f4:	4640      	mov	r0, r8
 80058f6:	4649      	mov	r1, r9
 80058f8:	f7fa fc7e 	bl	80001f8 <__aeabi_dsub>
 80058fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005900:	f7fa fc7c 	bl	80001fc <__adddf3>
 8005904:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005908:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800590c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005910:	ed06 7b02 	vstr	d7, [r6, #-8]
 8005914:	e76c      	b.n	80057f0 <__kernel_rem_pio2+0x4e8>
 8005916:	ed16 7b02 	vldr	d7, [r6, #-8]
 800591a:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800591e:	ec53 2b17 	vmov	r2, r3, d7
 8005922:	4640      	mov	r0, r8
 8005924:	4649      	mov	r1, r9
 8005926:	ed8d 7b00 	vstr	d7, [sp]
 800592a:	f7fa fc67 	bl	80001fc <__adddf3>
 800592e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005932:	4602      	mov	r2, r0
 8005934:	460b      	mov	r3, r1
 8005936:	4640      	mov	r0, r8
 8005938:	4649      	mov	r1, r9
 800593a:	f7fa fc5d 	bl	80001f8 <__aeabi_dsub>
 800593e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005942:	f7fa fc5b 	bl	80001fc <__adddf3>
 8005946:	ed9d 7b04 	vldr	d7, [sp, #16]
 800594a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800594e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005952:	ed06 7b02 	vstr	d7, [r6, #-8]
 8005956:	e750      	b.n	80057fa <__kernel_rem_pio2+0x4f2>
 8005958:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800595c:	f7fa fc4e 	bl	80001fc <__adddf3>
 8005960:	3c01      	subs	r4, #1
 8005962:	e750      	b.n	8005806 <__kernel_rem_pio2+0x4fe>
 8005964:	9a02      	ldr	r2, [sp, #8]
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6110      	str	r0, [r2, #16]
 800596e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005972:	6053      	str	r3, [r2, #4]
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	6093      	str	r3, [r2, #8]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800597e:	60d3      	str	r3, [r2, #12]
 8005980:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005984:	6153      	str	r3, [r2, #20]
 8005986:	e787      	b.n	8005898 <__kernel_rem_pio2+0x590>
 8005988:	00000000 	.word	0x00000000
 800598c:	3ff00000 	.word	0x3ff00000
	...
 8005998:	08008ca0 	.word	0x08008ca0
 800599c:	41700000 	.word	0x41700000
 80059a0:	3e700000 	.word	0x3e700000
 80059a4:	00000000 	.word	0x00000000

080059a8 <__kernel_sin>:
 80059a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ac:	ec55 4b10 	vmov	r4, r5, d0
 80059b0:	b085      	sub	sp, #20
 80059b2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80059b6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80059ba:	ed8d 1b00 	vstr	d1, [sp]
 80059be:	9002      	str	r0, [sp, #8]
 80059c0:	da06      	bge.n	80059d0 <__kernel_sin+0x28>
 80059c2:	ee10 0a10 	vmov	r0, s0
 80059c6:	4629      	mov	r1, r5
 80059c8:	f7fb f87a 	bl	8000ac0 <__aeabi_d2iz>
 80059cc:	2800      	cmp	r0, #0
 80059ce:	d051      	beq.n	8005a74 <__kernel_sin+0xcc>
 80059d0:	4622      	mov	r2, r4
 80059d2:	462b      	mov	r3, r5
 80059d4:	4620      	mov	r0, r4
 80059d6:	4629      	mov	r1, r5
 80059d8:	f7fa fdc2 	bl	8000560 <__aeabi_dmul>
 80059dc:	4682      	mov	sl, r0
 80059de:	468b      	mov	fp, r1
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4620      	mov	r0, r4
 80059e6:	4629      	mov	r1, r5
 80059e8:	f7fa fdba 	bl	8000560 <__aeabi_dmul>
 80059ec:	a341      	add	r3, pc, #260	; (adr r3, 8005af4 <__kernel_sin+0x14c>)
 80059ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f2:	4680      	mov	r8, r0
 80059f4:	4689      	mov	r9, r1
 80059f6:	4650      	mov	r0, sl
 80059f8:	4659      	mov	r1, fp
 80059fa:	f7fa fdb1 	bl	8000560 <__aeabi_dmul>
 80059fe:	a33f      	add	r3, pc, #252	; (adr r3, 8005afc <__kernel_sin+0x154>)
 8005a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a04:	f7fa fbf8 	bl	80001f8 <__aeabi_dsub>
 8005a08:	4652      	mov	r2, sl
 8005a0a:	465b      	mov	r3, fp
 8005a0c:	f7fa fda8 	bl	8000560 <__aeabi_dmul>
 8005a10:	a33c      	add	r3, pc, #240	; (adr r3, 8005b04 <__kernel_sin+0x15c>)
 8005a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a16:	f7fa fbf1 	bl	80001fc <__adddf3>
 8005a1a:	4652      	mov	r2, sl
 8005a1c:	465b      	mov	r3, fp
 8005a1e:	f7fa fd9f 	bl	8000560 <__aeabi_dmul>
 8005a22:	a33a      	add	r3, pc, #232	; (adr r3, 8005b0c <__kernel_sin+0x164>)
 8005a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a28:	f7fa fbe6 	bl	80001f8 <__aeabi_dsub>
 8005a2c:	4652      	mov	r2, sl
 8005a2e:	465b      	mov	r3, fp
 8005a30:	f7fa fd96 	bl	8000560 <__aeabi_dmul>
 8005a34:	a337      	add	r3, pc, #220	; (adr r3, 8005b14 <__kernel_sin+0x16c>)
 8005a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a3a:	f7fa fbdf 	bl	80001fc <__adddf3>
 8005a3e:	9b02      	ldr	r3, [sp, #8]
 8005a40:	4606      	mov	r6, r0
 8005a42:	460f      	mov	r7, r1
 8005a44:	b9db      	cbnz	r3, 8005a7e <__kernel_sin+0xd6>
 8005a46:	4602      	mov	r2, r0
 8005a48:	460b      	mov	r3, r1
 8005a4a:	4650      	mov	r0, sl
 8005a4c:	4659      	mov	r1, fp
 8005a4e:	f7fa fd87 	bl	8000560 <__aeabi_dmul>
 8005a52:	a325      	add	r3, pc, #148	; (adr r3, 8005ae8 <__kernel_sin+0x140>)
 8005a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a58:	f7fa fbce 	bl	80001f8 <__aeabi_dsub>
 8005a5c:	4642      	mov	r2, r8
 8005a5e:	464b      	mov	r3, r9
 8005a60:	f7fa fd7e 	bl	8000560 <__aeabi_dmul>
 8005a64:	4602      	mov	r2, r0
 8005a66:	460b      	mov	r3, r1
 8005a68:	4620      	mov	r0, r4
 8005a6a:	4629      	mov	r1, r5
 8005a6c:	f7fa fbc6 	bl	80001fc <__adddf3>
 8005a70:	4604      	mov	r4, r0
 8005a72:	460d      	mov	r5, r1
 8005a74:	ec45 4b10 	vmov	d0, r4, r5
 8005a78:	b005      	add	sp, #20
 8005a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a7e:	2200      	movs	r2, #0
 8005a80:	4b1b      	ldr	r3, [pc, #108]	; (8005af0 <__kernel_sin+0x148>)
 8005a82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a86:	f7fa fd6b 	bl	8000560 <__aeabi_dmul>
 8005a8a:	4632      	mov	r2, r6
 8005a8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a90:	463b      	mov	r3, r7
 8005a92:	4640      	mov	r0, r8
 8005a94:	4649      	mov	r1, r9
 8005a96:	f7fa fd63 	bl	8000560 <__aeabi_dmul>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aa2:	f7fa fba9 	bl	80001f8 <__aeabi_dsub>
 8005aa6:	4652      	mov	r2, sl
 8005aa8:	465b      	mov	r3, fp
 8005aaa:	f7fa fd59 	bl	8000560 <__aeabi_dmul>
 8005aae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ab2:	f7fa fba1 	bl	80001f8 <__aeabi_dsub>
 8005ab6:	a30c      	add	r3, pc, #48	; (adr r3, 8005ae8 <__kernel_sin+0x140>)
 8005ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abc:	4606      	mov	r6, r0
 8005abe:	460f      	mov	r7, r1
 8005ac0:	4640      	mov	r0, r8
 8005ac2:	4649      	mov	r1, r9
 8005ac4:	f7fa fd4c 	bl	8000560 <__aeabi_dmul>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	460b      	mov	r3, r1
 8005acc:	4630      	mov	r0, r6
 8005ace:	4639      	mov	r1, r7
 8005ad0:	f7fa fb94 	bl	80001fc <__adddf3>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	4620      	mov	r0, r4
 8005ada:	4629      	mov	r1, r5
 8005adc:	f7fa fb8c 	bl	80001f8 <__aeabi_dsub>
 8005ae0:	e7c6      	b.n	8005a70 <__kernel_sin+0xc8>
 8005ae2:	bf00      	nop
 8005ae4:	f3af 8000 	nop.w
 8005ae8:	55555549 	.word	0x55555549
 8005aec:	3fc55555 	.word	0x3fc55555
 8005af0:	3fe00000 	.word	0x3fe00000
 8005af4:	5acfd57c 	.word	0x5acfd57c
 8005af8:	3de5d93a 	.word	0x3de5d93a
 8005afc:	8a2b9ceb 	.word	0x8a2b9ceb
 8005b00:	3e5ae5e6 	.word	0x3e5ae5e6
 8005b04:	57b1fe7d 	.word	0x57b1fe7d
 8005b08:	3ec71de3 	.word	0x3ec71de3
 8005b0c:	19c161d5 	.word	0x19c161d5
 8005b10:	3f2a01a0 	.word	0x3f2a01a0
 8005b14:	1110f8a6 	.word	0x1110f8a6
 8005b18:	3f811111 	.word	0x3f811111

08005b1c <fabs>:
 8005b1c:	ec53 2b10 	vmov	r2, r3, d0
 8005b20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b24:	ec43 2b10 	vmov	d0, r2, r3
 8005b28:	4770      	bx	lr

08005b2a <finite>:
 8005b2a:	ee10 3a90 	vmov	r3, s1
 8005b2e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8005b32:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005b36:	0fc0      	lsrs	r0, r0, #31
 8005b38:	4770      	bx	lr
 8005b3a:	0000      	movs	r0, r0
 8005b3c:	0000      	movs	r0, r0
	...

08005b40 <floor>:
 8005b40:	ec51 0b10 	vmov	r0, r1, d0
 8005b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b48:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005b4c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005b50:	2e13      	cmp	r6, #19
 8005b52:	ee10 8a10 	vmov	r8, s0
 8005b56:	460c      	mov	r4, r1
 8005b58:	ee10 5a10 	vmov	r5, s0
 8005b5c:	dc35      	bgt.n	8005bca <floor+0x8a>
 8005b5e:	2e00      	cmp	r6, #0
 8005b60:	da17      	bge.n	8005b92 <floor+0x52>
 8005b62:	a335      	add	r3, pc, #212	; (adr r3, 8005c38 <floor+0xf8>)
 8005b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b68:	f7fa fb48 	bl	80001fc <__adddf3>
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	2300      	movs	r3, #0
 8005b70:	f7fa ff86 	bl	8000a80 <__aeabi_dcmpgt>
 8005b74:	b150      	cbz	r0, 8005b8c <floor+0x4c>
 8005b76:	2c00      	cmp	r4, #0
 8005b78:	da5a      	bge.n	8005c30 <floor+0xf0>
 8005b7a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005b7e:	ea53 0308 	orrs.w	r3, r3, r8
 8005b82:	4b2f      	ldr	r3, [pc, #188]	; (8005c40 <floor+0x100>)
 8005b84:	f04f 0500 	mov.w	r5, #0
 8005b88:	bf18      	it	ne
 8005b8a:	461c      	movne	r4, r3
 8005b8c:	4621      	mov	r1, r4
 8005b8e:	4628      	mov	r0, r5
 8005b90:	e025      	b.n	8005bde <floor+0x9e>
 8005b92:	4f2c      	ldr	r7, [pc, #176]	; (8005c44 <floor+0x104>)
 8005b94:	4137      	asrs	r7, r6
 8005b96:	ea01 0307 	and.w	r3, r1, r7
 8005b9a:	4303      	orrs	r3, r0
 8005b9c:	d01f      	beq.n	8005bde <floor+0x9e>
 8005b9e:	a326      	add	r3, pc, #152	; (adr r3, 8005c38 <floor+0xf8>)
 8005ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba4:	f7fa fb2a 	bl	80001fc <__adddf3>
 8005ba8:	2200      	movs	r2, #0
 8005baa:	2300      	movs	r3, #0
 8005bac:	f7fa ff68 	bl	8000a80 <__aeabi_dcmpgt>
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	d0eb      	beq.n	8005b8c <floor+0x4c>
 8005bb4:	2c00      	cmp	r4, #0
 8005bb6:	bfbe      	ittt	lt
 8005bb8:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005bbc:	fa43 f606 	asrlt.w	r6, r3, r6
 8005bc0:	19a4      	addlt	r4, r4, r6
 8005bc2:	ea24 0407 	bic.w	r4, r4, r7
 8005bc6:	2500      	movs	r5, #0
 8005bc8:	e7e0      	b.n	8005b8c <floor+0x4c>
 8005bca:	2e33      	cmp	r6, #51	; 0x33
 8005bcc:	dd0b      	ble.n	8005be6 <floor+0xa6>
 8005bce:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005bd2:	d104      	bne.n	8005bde <floor+0x9e>
 8005bd4:	ee10 2a10 	vmov	r2, s0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	f7fa fb0f 	bl	80001fc <__adddf3>
 8005bde:	ec41 0b10 	vmov	d0, r0, r1
 8005be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005be6:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005bea:	f04f 33ff 	mov.w	r3, #4294967295
 8005bee:	fa23 f707 	lsr.w	r7, r3, r7
 8005bf2:	4238      	tst	r0, r7
 8005bf4:	d0f3      	beq.n	8005bde <floor+0x9e>
 8005bf6:	a310      	add	r3, pc, #64	; (adr r3, 8005c38 <floor+0xf8>)
 8005bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bfc:	f7fa fafe 	bl	80001fc <__adddf3>
 8005c00:	2200      	movs	r2, #0
 8005c02:	2300      	movs	r3, #0
 8005c04:	f7fa ff3c 	bl	8000a80 <__aeabi_dcmpgt>
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	d0bf      	beq.n	8005b8c <floor+0x4c>
 8005c0c:	2c00      	cmp	r4, #0
 8005c0e:	da02      	bge.n	8005c16 <floor+0xd6>
 8005c10:	2e14      	cmp	r6, #20
 8005c12:	d103      	bne.n	8005c1c <floor+0xdc>
 8005c14:	3401      	adds	r4, #1
 8005c16:	ea25 0507 	bic.w	r5, r5, r7
 8005c1a:	e7b7      	b.n	8005b8c <floor+0x4c>
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005c22:	fa03 f606 	lsl.w	r6, r3, r6
 8005c26:	4435      	add	r5, r6
 8005c28:	45a8      	cmp	r8, r5
 8005c2a:	bf88      	it	hi
 8005c2c:	18e4      	addhi	r4, r4, r3
 8005c2e:	e7f2      	b.n	8005c16 <floor+0xd6>
 8005c30:	2500      	movs	r5, #0
 8005c32:	462c      	mov	r4, r5
 8005c34:	e7aa      	b.n	8005b8c <floor+0x4c>
 8005c36:	bf00      	nop
 8005c38:	8800759c 	.word	0x8800759c
 8005c3c:	7e37e43c 	.word	0x7e37e43c
 8005c40:	bff00000 	.word	0xbff00000
 8005c44:	000fffff 	.word	0x000fffff

08005c48 <matherr>:
 8005c48:	2000      	movs	r0, #0
 8005c4a:	4770      	bx	lr
 8005c4c:	0000      	movs	r0, r0
	...

08005c50 <nan>:
 8005c50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005c58 <nan+0x8>
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	00000000 	.word	0x00000000
 8005c5c:	7ff80000 	.word	0x7ff80000

08005c60 <rint>:
 8005c60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c62:	ec51 0b10 	vmov	r0, r1, d0
 8005c66:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8005c6a:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8005c6e:	2e13      	cmp	r6, #19
 8005c70:	ee10 7a10 	vmov	r7, s0
 8005c74:	460b      	mov	r3, r1
 8005c76:	4602      	mov	r2, r0
 8005c78:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8005c7c:	dc58      	bgt.n	8005d30 <rint+0xd0>
 8005c7e:	2e00      	cmp	r6, #0
 8005c80:	da2b      	bge.n	8005cda <rint+0x7a>
 8005c82:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005c86:	4302      	orrs	r2, r0
 8005c88:	d023      	beq.n	8005cd2 <rint+0x72>
 8005c8a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005c8e:	4302      	orrs	r2, r0
 8005c90:	4251      	negs	r1, r2
 8005c92:	4311      	orrs	r1, r2
 8005c94:	0b09      	lsrs	r1, r1, #12
 8005c96:	0c5b      	lsrs	r3, r3, #17
 8005c98:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8005c9c:	045b      	lsls	r3, r3, #17
 8005c9e:	ea41 0703 	orr.w	r7, r1, r3
 8005ca2:	4b31      	ldr	r3, [pc, #196]	; (8005d68 <rint+0x108>)
 8005ca4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005ca8:	4639      	mov	r1, r7
 8005caa:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005cae:	ee10 0a10 	vmov	r0, s0
 8005cb2:	4632      	mov	r2, r6
 8005cb4:	463b      	mov	r3, r7
 8005cb6:	f7fa faa1 	bl	80001fc <__adddf3>
 8005cba:	e9cd 0100 	strd	r0, r1, [sp]
 8005cbe:	463b      	mov	r3, r7
 8005cc0:	4632      	mov	r2, r6
 8005cc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cc6:	f7fa fa97 	bl	80001f8 <__aeabi_dsub>
 8005cca:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005cce:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8005cd2:	ec41 0b10 	vmov	d0, r0, r1
 8005cd6:	b003      	add	sp, #12
 8005cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cda:	4c24      	ldr	r4, [pc, #144]	; (8005d6c <rint+0x10c>)
 8005cdc:	4134      	asrs	r4, r6
 8005cde:	ea01 0704 	and.w	r7, r1, r4
 8005ce2:	4307      	orrs	r7, r0
 8005ce4:	d0f5      	beq.n	8005cd2 <rint+0x72>
 8005ce6:	0861      	lsrs	r1, r4, #1
 8005ce8:	ea03 0001 	and.w	r0, r3, r1
 8005cec:	4302      	orrs	r2, r0
 8005cee:	d00b      	beq.n	8005d08 <rint+0xa8>
 8005cf0:	ea23 0101 	bic.w	r1, r3, r1
 8005cf4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005cf8:	2e13      	cmp	r6, #19
 8005cfa:	fa43 f306 	asr.w	r3, r3, r6
 8005cfe:	bf0c      	ite	eq
 8005d00:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8005d04:	2200      	movne	r2, #0
 8005d06:	430b      	orrs	r3, r1
 8005d08:	4619      	mov	r1, r3
 8005d0a:	4b17      	ldr	r3, [pc, #92]	; (8005d68 <rint+0x108>)
 8005d0c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005d10:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005d14:	4610      	mov	r0, r2
 8005d16:	462b      	mov	r3, r5
 8005d18:	4622      	mov	r2, r4
 8005d1a:	f7fa fa6f 	bl	80001fc <__adddf3>
 8005d1e:	e9cd 0100 	strd	r0, r1, [sp]
 8005d22:	4622      	mov	r2, r4
 8005d24:	462b      	mov	r3, r5
 8005d26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d2a:	f7fa fa65 	bl	80001f8 <__aeabi_dsub>
 8005d2e:	e7d0      	b.n	8005cd2 <rint+0x72>
 8005d30:	2e33      	cmp	r6, #51	; 0x33
 8005d32:	dd08      	ble.n	8005d46 <rint+0xe6>
 8005d34:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005d38:	d1cb      	bne.n	8005cd2 <rint+0x72>
 8005d3a:	ee10 2a10 	vmov	r2, s0
 8005d3e:	460b      	mov	r3, r1
 8005d40:	f7fa fa5c 	bl	80001fc <__adddf3>
 8005d44:	e7c5      	b.n	8005cd2 <rint+0x72>
 8005d46:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8005d4a:	f04f 34ff 	mov.w	r4, #4294967295
 8005d4e:	40f4      	lsrs	r4, r6
 8005d50:	4220      	tst	r0, r4
 8005d52:	d0be      	beq.n	8005cd2 <rint+0x72>
 8005d54:	0861      	lsrs	r1, r4, #1
 8005d56:	420f      	tst	r7, r1
 8005d58:	bf1f      	itttt	ne
 8005d5a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8005d5e:	ea27 0101 	bicne.w	r1, r7, r1
 8005d62:	4132      	asrne	r2, r6
 8005d64:	430a      	orrne	r2, r1
 8005d66:	e7cf      	b.n	8005d08 <rint+0xa8>
 8005d68:	08008cf0 	.word	0x08008cf0
 8005d6c:	000fffff 	.word	0x000fffff

08005d70 <scalbn>:
 8005d70:	b570      	push	{r4, r5, r6, lr}
 8005d72:	ec55 4b10 	vmov	r4, r5, d0
 8005d76:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005d7a:	4606      	mov	r6, r0
 8005d7c:	462b      	mov	r3, r5
 8005d7e:	b9b2      	cbnz	r2, 8005dae <scalbn+0x3e>
 8005d80:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005d84:	4323      	orrs	r3, r4
 8005d86:	d03c      	beq.n	8005e02 <scalbn+0x92>
 8005d88:	2200      	movs	r2, #0
 8005d8a:	4b33      	ldr	r3, [pc, #204]	; (8005e58 <scalbn+0xe8>)
 8005d8c:	4629      	mov	r1, r5
 8005d8e:	ee10 0a10 	vmov	r0, s0
 8005d92:	f7fa fbe5 	bl	8000560 <__aeabi_dmul>
 8005d96:	4a31      	ldr	r2, [pc, #196]	; (8005e5c <scalbn+0xec>)
 8005d98:	4296      	cmp	r6, r2
 8005d9a:	4604      	mov	r4, r0
 8005d9c:	460d      	mov	r5, r1
 8005d9e:	460b      	mov	r3, r1
 8005da0:	da13      	bge.n	8005dca <scalbn+0x5a>
 8005da2:	a329      	add	r3, pc, #164	; (adr r3, 8005e48 <scalbn+0xd8>)
 8005da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da8:	f7fa fbda 	bl	8000560 <__aeabi_dmul>
 8005dac:	e00a      	b.n	8005dc4 <scalbn+0x54>
 8005dae:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005db2:	428a      	cmp	r2, r1
 8005db4:	d10c      	bne.n	8005dd0 <scalbn+0x60>
 8005db6:	ee10 2a10 	vmov	r2, s0
 8005dba:	462b      	mov	r3, r5
 8005dbc:	4620      	mov	r0, r4
 8005dbe:	4629      	mov	r1, r5
 8005dc0:	f7fa fa1c 	bl	80001fc <__adddf3>
 8005dc4:	4604      	mov	r4, r0
 8005dc6:	460d      	mov	r5, r1
 8005dc8:	e01b      	b.n	8005e02 <scalbn+0x92>
 8005dca:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005dce:	3a36      	subs	r2, #54	; 0x36
 8005dd0:	4432      	add	r2, r6
 8005dd2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005dd6:	428a      	cmp	r2, r1
 8005dd8:	dd0b      	ble.n	8005df2 <scalbn+0x82>
 8005dda:	ec45 4b11 	vmov	d1, r4, r5
 8005dde:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8005e50 <scalbn+0xe0>
 8005de2:	f000 f83f 	bl	8005e64 <copysign>
 8005de6:	a31a      	add	r3, pc, #104	; (adr r3, 8005e50 <scalbn+0xe0>)
 8005de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dec:	ec51 0b10 	vmov	r0, r1, d0
 8005df0:	e7da      	b.n	8005da8 <scalbn+0x38>
 8005df2:	2a00      	cmp	r2, #0
 8005df4:	dd08      	ble.n	8005e08 <scalbn+0x98>
 8005df6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005dfa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005dfe:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005e02:	ec45 4b10 	vmov	d0, r4, r5
 8005e06:	bd70      	pop	{r4, r5, r6, pc}
 8005e08:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005e0c:	da0d      	bge.n	8005e2a <scalbn+0xba>
 8005e0e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005e12:	429e      	cmp	r6, r3
 8005e14:	ec45 4b11 	vmov	d1, r4, r5
 8005e18:	dce1      	bgt.n	8005dde <scalbn+0x6e>
 8005e1a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8005e48 <scalbn+0xd8>
 8005e1e:	f000 f821 	bl	8005e64 <copysign>
 8005e22:	a309      	add	r3, pc, #36	; (adr r3, 8005e48 <scalbn+0xd8>)
 8005e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e28:	e7e0      	b.n	8005dec <scalbn+0x7c>
 8005e2a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005e2e:	3236      	adds	r2, #54	; 0x36
 8005e30:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005e34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005e38:	4620      	mov	r0, r4
 8005e3a:	4629      	mov	r1, r5
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	4b08      	ldr	r3, [pc, #32]	; (8005e60 <scalbn+0xf0>)
 8005e40:	e7b2      	b.n	8005da8 <scalbn+0x38>
 8005e42:	bf00      	nop
 8005e44:	f3af 8000 	nop.w
 8005e48:	c2f8f359 	.word	0xc2f8f359
 8005e4c:	01a56e1f 	.word	0x01a56e1f
 8005e50:	8800759c 	.word	0x8800759c
 8005e54:	7e37e43c 	.word	0x7e37e43c
 8005e58:	43500000 	.word	0x43500000
 8005e5c:	ffff3cb0 	.word	0xffff3cb0
 8005e60:	3c900000 	.word	0x3c900000

08005e64 <copysign>:
 8005e64:	ec53 2b10 	vmov	r2, r3, d0
 8005e68:	ee11 0a90 	vmov	r0, s3
 8005e6c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005e70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005e74:	ea41 0300 	orr.w	r3, r1, r0
 8005e78:	ec43 2b10 	vmov	d0, r2, r3
 8005e7c:	4770      	bx	lr

08005e7e <abort>:
 8005e7e:	b508      	push	{r3, lr}
 8005e80:	2006      	movs	r0, #6
 8005e82:	f000 f93b 	bl	80060fc <raise>
 8005e86:	2001      	movs	r0, #1
 8005e88:	f000 f974 	bl	8006174 <_exit>

08005e8c <__errno>:
 8005e8c:	4b01      	ldr	r3, [pc, #4]	; (8005e94 <__errno+0x8>)
 8005e8e:	6818      	ldr	r0, [r3, #0]
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	20000020 	.word	0x20000020

08005e98 <__libc_init_array>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	4e0d      	ldr	r6, [pc, #52]	; (8005ed0 <__libc_init_array+0x38>)
 8005e9c:	4c0d      	ldr	r4, [pc, #52]	; (8005ed4 <__libc_init_array+0x3c>)
 8005e9e:	1ba4      	subs	r4, r4, r6
 8005ea0:	10a4      	asrs	r4, r4, #2
 8005ea2:	2500      	movs	r5, #0
 8005ea4:	42a5      	cmp	r5, r4
 8005ea6:	d109      	bne.n	8005ebc <__libc_init_array+0x24>
 8005ea8:	4e0b      	ldr	r6, [pc, #44]	; (8005ed8 <__libc_init_array+0x40>)
 8005eaa:	4c0c      	ldr	r4, [pc, #48]	; (8005edc <__libc_init_array+0x44>)
 8005eac:	f000 f964 	bl	8006178 <_init>
 8005eb0:	1ba4      	subs	r4, r4, r6
 8005eb2:	10a4      	asrs	r4, r4, #2
 8005eb4:	2500      	movs	r5, #0
 8005eb6:	42a5      	cmp	r5, r4
 8005eb8:	d105      	bne.n	8005ec6 <__libc_init_array+0x2e>
 8005eba:	bd70      	pop	{r4, r5, r6, pc}
 8005ebc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005ec0:	4798      	blx	r3
 8005ec2:	3501      	adds	r5, #1
 8005ec4:	e7ee      	b.n	8005ea4 <__libc_init_array+0xc>
 8005ec6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005eca:	4798      	blx	r3
 8005ecc:	3501      	adds	r5, #1
 8005ece:	e7f2      	b.n	8005eb6 <__libc_init_array+0x1e>
 8005ed0:	08008d60 	.word	0x08008d60
 8005ed4:	08008d60 	.word	0x08008d60
 8005ed8:	08008d60 	.word	0x08008d60
 8005edc:	08008d78 	.word	0x08008d78

08005ee0 <malloc>:
 8005ee0:	4b02      	ldr	r3, [pc, #8]	; (8005eec <malloc+0xc>)
 8005ee2:	4601      	mov	r1, r0
 8005ee4:	6818      	ldr	r0, [r3, #0]
 8005ee6:	f000 b873 	b.w	8005fd0 <_malloc_r>
 8005eea:	bf00      	nop
 8005eec:	20000020 	.word	0x20000020

08005ef0 <free>:
 8005ef0:	4b02      	ldr	r3, [pc, #8]	; (8005efc <free+0xc>)
 8005ef2:	4601      	mov	r1, r0
 8005ef4:	6818      	ldr	r0, [r3, #0]
 8005ef6:	f000 b81d 	b.w	8005f34 <_free_r>
 8005efa:	bf00      	nop
 8005efc:	20000020 	.word	0x20000020

08005f00 <memmove>:
 8005f00:	4288      	cmp	r0, r1
 8005f02:	b510      	push	{r4, lr}
 8005f04:	eb01 0302 	add.w	r3, r1, r2
 8005f08:	d803      	bhi.n	8005f12 <memmove+0x12>
 8005f0a:	1e42      	subs	r2, r0, #1
 8005f0c:	4299      	cmp	r1, r3
 8005f0e:	d10c      	bne.n	8005f2a <memmove+0x2a>
 8005f10:	bd10      	pop	{r4, pc}
 8005f12:	4298      	cmp	r0, r3
 8005f14:	d2f9      	bcs.n	8005f0a <memmove+0xa>
 8005f16:	1881      	adds	r1, r0, r2
 8005f18:	1ad2      	subs	r2, r2, r3
 8005f1a:	42d3      	cmn	r3, r2
 8005f1c:	d100      	bne.n	8005f20 <memmove+0x20>
 8005f1e:	bd10      	pop	{r4, pc}
 8005f20:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f24:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005f28:	e7f7      	b.n	8005f1a <memmove+0x1a>
 8005f2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f2e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005f32:	e7eb      	b.n	8005f0c <memmove+0xc>

08005f34 <_free_r>:
 8005f34:	b538      	push	{r3, r4, r5, lr}
 8005f36:	4605      	mov	r5, r0
 8005f38:	2900      	cmp	r1, #0
 8005f3a:	d045      	beq.n	8005fc8 <_free_r+0x94>
 8005f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f40:	1f0c      	subs	r4, r1, #4
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	bfb8      	it	lt
 8005f46:	18e4      	addlt	r4, r4, r3
 8005f48:	f000 f8f4 	bl	8006134 <__malloc_lock>
 8005f4c:	4a1f      	ldr	r2, [pc, #124]	; (8005fcc <_free_r+0x98>)
 8005f4e:	6813      	ldr	r3, [r2, #0]
 8005f50:	4610      	mov	r0, r2
 8005f52:	b933      	cbnz	r3, 8005f62 <_free_r+0x2e>
 8005f54:	6063      	str	r3, [r4, #4]
 8005f56:	6014      	str	r4, [r2, #0]
 8005f58:	4628      	mov	r0, r5
 8005f5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f5e:	f000 b8ea 	b.w	8006136 <__malloc_unlock>
 8005f62:	42a3      	cmp	r3, r4
 8005f64:	d90c      	bls.n	8005f80 <_free_r+0x4c>
 8005f66:	6821      	ldr	r1, [r4, #0]
 8005f68:	1862      	adds	r2, r4, r1
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	bf04      	itt	eq
 8005f6e:	681a      	ldreq	r2, [r3, #0]
 8005f70:	685b      	ldreq	r3, [r3, #4]
 8005f72:	6063      	str	r3, [r4, #4]
 8005f74:	bf04      	itt	eq
 8005f76:	1852      	addeq	r2, r2, r1
 8005f78:	6022      	streq	r2, [r4, #0]
 8005f7a:	6004      	str	r4, [r0, #0]
 8005f7c:	e7ec      	b.n	8005f58 <_free_r+0x24>
 8005f7e:	4613      	mov	r3, r2
 8005f80:	685a      	ldr	r2, [r3, #4]
 8005f82:	b10a      	cbz	r2, 8005f88 <_free_r+0x54>
 8005f84:	42a2      	cmp	r2, r4
 8005f86:	d9fa      	bls.n	8005f7e <_free_r+0x4a>
 8005f88:	6819      	ldr	r1, [r3, #0]
 8005f8a:	1858      	adds	r0, r3, r1
 8005f8c:	42a0      	cmp	r0, r4
 8005f8e:	d10b      	bne.n	8005fa8 <_free_r+0x74>
 8005f90:	6820      	ldr	r0, [r4, #0]
 8005f92:	4401      	add	r1, r0
 8005f94:	1858      	adds	r0, r3, r1
 8005f96:	4282      	cmp	r2, r0
 8005f98:	6019      	str	r1, [r3, #0]
 8005f9a:	d1dd      	bne.n	8005f58 <_free_r+0x24>
 8005f9c:	6810      	ldr	r0, [r2, #0]
 8005f9e:	6852      	ldr	r2, [r2, #4]
 8005fa0:	605a      	str	r2, [r3, #4]
 8005fa2:	4401      	add	r1, r0
 8005fa4:	6019      	str	r1, [r3, #0]
 8005fa6:	e7d7      	b.n	8005f58 <_free_r+0x24>
 8005fa8:	d902      	bls.n	8005fb0 <_free_r+0x7c>
 8005faa:	230c      	movs	r3, #12
 8005fac:	602b      	str	r3, [r5, #0]
 8005fae:	e7d3      	b.n	8005f58 <_free_r+0x24>
 8005fb0:	6820      	ldr	r0, [r4, #0]
 8005fb2:	1821      	adds	r1, r4, r0
 8005fb4:	428a      	cmp	r2, r1
 8005fb6:	bf04      	itt	eq
 8005fb8:	6811      	ldreq	r1, [r2, #0]
 8005fba:	6852      	ldreq	r2, [r2, #4]
 8005fbc:	6062      	str	r2, [r4, #4]
 8005fbe:	bf04      	itt	eq
 8005fc0:	1809      	addeq	r1, r1, r0
 8005fc2:	6021      	streq	r1, [r4, #0]
 8005fc4:	605c      	str	r4, [r3, #4]
 8005fc6:	e7c7      	b.n	8005f58 <_free_r+0x24>
 8005fc8:	bd38      	pop	{r3, r4, r5, pc}
 8005fca:	bf00      	nop
 8005fcc:	200033a4 	.word	0x200033a4

08005fd0 <_malloc_r>:
 8005fd0:	b570      	push	{r4, r5, r6, lr}
 8005fd2:	1ccd      	adds	r5, r1, #3
 8005fd4:	f025 0503 	bic.w	r5, r5, #3
 8005fd8:	3508      	adds	r5, #8
 8005fda:	2d0c      	cmp	r5, #12
 8005fdc:	bf38      	it	cc
 8005fde:	250c      	movcc	r5, #12
 8005fe0:	2d00      	cmp	r5, #0
 8005fe2:	4606      	mov	r6, r0
 8005fe4:	db01      	blt.n	8005fea <_malloc_r+0x1a>
 8005fe6:	42a9      	cmp	r1, r5
 8005fe8:	d903      	bls.n	8005ff2 <_malloc_r+0x22>
 8005fea:	230c      	movs	r3, #12
 8005fec:	6033      	str	r3, [r6, #0]
 8005fee:	2000      	movs	r0, #0
 8005ff0:	bd70      	pop	{r4, r5, r6, pc}
 8005ff2:	f000 f89f 	bl	8006134 <__malloc_lock>
 8005ff6:	4a23      	ldr	r2, [pc, #140]	; (8006084 <_malloc_r+0xb4>)
 8005ff8:	6814      	ldr	r4, [r2, #0]
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	b991      	cbnz	r1, 8006024 <_malloc_r+0x54>
 8005ffe:	4c22      	ldr	r4, [pc, #136]	; (8006088 <_malloc_r+0xb8>)
 8006000:	6823      	ldr	r3, [r4, #0]
 8006002:	b91b      	cbnz	r3, 800600c <_malloc_r+0x3c>
 8006004:	4630      	mov	r0, r6
 8006006:	f000 f841 	bl	800608c <_sbrk_r>
 800600a:	6020      	str	r0, [r4, #0]
 800600c:	4629      	mov	r1, r5
 800600e:	4630      	mov	r0, r6
 8006010:	f000 f83c 	bl	800608c <_sbrk_r>
 8006014:	1c43      	adds	r3, r0, #1
 8006016:	d126      	bne.n	8006066 <_malloc_r+0x96>
 8006018:	230c      	movs	r3, #12
 800601a:	6033      	str	r3, [r6, #0]
 800601c:	4630      	mov	r0, r6
 800601e:	f000 f88a 	bl	8006136 <__malloc_unlock>
 8006022:	e7e4      	b.n	8005fee <_malloc_r+0x1e>
 8006024:	680b      	ldr	r3, [r1, #0]
 8006026:	1b5b      	subs	r3, r3, r5
 8006028:	d41a      	bmi.n	8006060 <_malloc_r+0x90>
 800602a:	2b0b      	cmp	r3, #11
 800602c:	d90f      	bls.n	800604e <_malloc_r+0x7e>
 800602e:	600b      	str	r3, [r1, #0]
 8006030:	50cd      	str	r5, [r1, r3]
 8006032:	18cc      	adds	r4, r1, r3
 8006034:	4630      	mov	r0, r6
 8006036:	f000 f87e 	bl	8006136 <__malloc_unlock>
 800603a:	f104 000b 	add.w	r0, r4, #11
 800603e:	1d23      	adds	r3, r4, #4
 8006040:	f020 0007 	bic.w	r0, r0, #7
 8006044:	1ac3      	subs	r3, r0, r3
 8006046:	d01b      	beq.n	8006080 <_malloc_r+0xb0>
 8006048:	425a      	negs	r2, r3
 800604a:	50e2      	str	r2, [r4, r3]
 800604c:	bd70      	pop	{r4, r5, r6, pc}
 800604e:	428c      	cmp	r4, r1
 8006050:	bf0d      	iteet	eq
 8006052:	6863      	ldreq	r3, [r4, #4]
 8006054:	684b      	ldrne	r3, [r1, #4]
 8006056:	6063      	strne	r3, [r4, #4]
 8006058:	6013      	streq	r3, [r2, #0]
 800605a:	bf18      	it	ne
 800605c:	460c      	movne	r4, r1
 800605e:	e7e9      	b.n	8006034 <_malloc_r+0x64>
 8006060:	460c      	mov	r4, r1
 8006062:	6849      	ldr	r1, [r1, #4]
 8006064:	e7ca      	b.n	8005ffc <_malloc_r+0x2c>
 8006066:	1cc4      	adds	r4, r0, #3
 8006068:	f024 0403 	bic.w	r4, r4, #3
 800606c:	42a0      	cmp	r0, r4
 800606e:	d005      	beq.n	800607c <_malloc_r+0xac>
 8006070:	1a21      	subs	r1, r4, r0
 8006072:	4630      	mov	r0, r6
 8006074:	f000 f80a 	bl	800608c <_sbrk_r>
 8006078:	3001      	adds	r0, #1
 800607a:	d0cd      	beq.n	8006018 <_malloc_r+0x48>
 800607c:	6025      	str	r5, [r4, #0]
 800607e:	e7d9      	b.n	8006034 <_malloc_r+0x64>
 8006080:	bd70      	pop	{r4, r5, r6, pc}
 8006082:	bf00      	nop
 8006084:	200033a4 	.word	0x200033a4
 8006088:	200033a8 	.word	0x200033a8

0800608c <_sbrk_r>:
 800608c:	b538      	push	{r3, r4, r5, lr}
 800608e:	4c06      	ldr	r4, [pc, #24]	; (80060a8 <_sbrk_r+0x1c>)
 8006090:	2300      	movs	r3, #0
 8006092:	4605      	mov	r5, r0
 8006094:	4608      	mov	r0, r1
 8006096:	6023      	str	r3, [r4, #0]
 8006098:	f000 f85e 	bl	8006158 <_sbrk>
 800609c:	1c43      	adds	r3, r0, #1
 800609e:	d102      	bne.n	80060a6 <_sbrk_r+0x1a>
 80060a0:	6823      	ldr	r3, [r4, #0]
 80060a2:	b103      	cbz	r3, 80060a6 <_sbrk_r+0x1a>
 80060a4:	602b      	str	r3, [r5, #0]
 80060a6:	bd38      	pop	{r3, r4, r5, pc}
 80060a8:	200033b0 	.word	0x200033b0

080060ac <_raise_r>:
 80060ac:	291f      	cmp	r1, #31
 80060ae:	b538      	push	{r3, r4, r5, lr}
 80060b0:	4604      	mov	r4, r0
 80060b2:	460d      	mov	r5, r1
 80060b4:	d904      	bls.n	80060c0 <_raise_r+0x14>
 80060b6:	2316      	movs	r3, #22
 80060b8:	6003      	str	r3, [r0, #0]
 80060ba:	f04f 30ff 	mov.w	r0, #4294967295
 80060be:	bd38      	pop	{r3, r4, r5, pc}
 80060c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80060c2:	b112      	cbz	r2, 80060ca <_raise_r+0x1e>
 80060c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060c8:	b94b      	cbnz	r3, 80060de <_raise_r+0x32>
 80060ca:	4620      	mov	r0, r4
 80060cc:	f000 f830 	bl	8006130 <_getpid_r>
 80060d0:	462a      	mov	r2, r5
 80060d2:	4601      	mov	r1, r0
 80060d4:	4620      	mov	r0, r4
 80060d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060da:	f000 b817 	b.w	800610c <_kill_r>
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d00a      	beq.n	80060f8 <_raise_r+0x4c>
 80060e2:	1c59      	adds	r1, r3, #1
 80060e4:	d103      	bne.n	80060ee <_raise_r+0x42>
 80060e6:	2316      	movs	r3, #22
 80060e8:	6003      	str	r3, [r0, #0]
 80060ea:	2001      	movs	r0, #1
 80060ec:	bd38      	pop	{r3, r4, r5, pc}
 80060ee:	2400      	movs	r4, #0
 80060f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80060f4:	4628      	mov	r0, r5
 80060f6:	4798      	blx	r3
 80060f8:	2000      	movs	r0, #0
 80060fa:	bd38      	pop	{r3, r4, r5, pc}

080060fc <raise>:
 80060fc:	4b02      	ldr	r3, [pc, #8]	; (8006108 <raise+0xc>)
 80060fe:	4601      	mov	r1, r0
 8006100:	6818      	ldr	r0, [r3, #0]
 8006102:	f7ff bfd3 	b.w	80060ac <_raise_r>
 8006106:	bf00      	nop
 8006108:	20000020 	.word	0x20000020

0800610c <_kill_r>:
 800610c:	b538      	push	{r3, r4, r5, lr}
 800610e:	4c07      	ldr	r4, [pc, #28]	; (800612c <_kill_r+0x20>)
 8006110:	2300      	movs	r3, #0
 8006112:	4605      	mov	r5, r0
 8006114:	4608      	mov	r0, r1
 8006116:	4611      	mov	r1, r2
 8006118:	6023      	str	r3, [r4, #0]
 800611a:	f000 f815 	bl	8006148 <_kill>
 800611e:	1c43      	adds	r3, r0, #1
 8006120:	d102      	bne.n	8006128 <_kill_r+0x1c>
 8006122:	6823      	ldr	r3, [r4, #0]
 8006124:	b103      	cbz	r3, 8006128 <_kill_r+0x1c>
 8006126:	602b      	str	r3, [r5, #0]
 8006128:	bd38      	pop	{r3, r4, r5, pc}
 800612a:	bf00      	nop
 800612c:	200033b0 	.word	0x200033b0

08006130 <_getpid_r>:
 8006130:	f000 b802 	b.w	8006138 <_getpid>

08006134 <__malloc_lock>:
 8006134:	4770      	bx	lr

08006136 <__malloc_unlock>:
 8006136:	4770      	bx	lr

08006138 <_getpid>:
 8006138:	4b02      	ldr	r3, [pc, #8]	; (8006144 <_getpid+0xc>)
 800613a:	2258      	movs	r2, #88	; 0x58
 800613c:	601a      	str	r2, [r3, #0]
 800613e:	f04f 30ff 	mov.w	r0, #4294967295
 8006142:	4770      	bx	lr
 8006144:	200033b0 	.word	0x200033b0

08006148 <_kill>:
 8006148:	4b02      	ldr	r3, [pc, #8]	; (8006154 <_kill+0xc>)
 800614a:	2258      	movs	r2, #88	; 0x58
 800614c:	601a      	str	r2, [r3, #0]
 800614e:	f04f 30ff 	mov.w	r0, #4294967295
 8006152:	4770      	bx	lr
 8006154:	200033b0 	.word	0x200033b0

08006158 <_sbrk>:
 8006158:	4b04      	ldr	r3, [pc, #16]	; (800616c <_sbrk+0x14>)
 800615a:	6819      	ldr	r1, [r3, #0]
 800615c:	4602      	mov	r2, r0
 800615e:	b909      	cbnz	r1, 8006164 <_sbrk+0xc>
 8006160:	4903      	ldr	r1, [pc, #12]	; (8006170 <_sbrk+0x18>)
 8006162:	6019      	str	r1, [r3, #0]
 8006164:	6818      	ldr	r0, [r3, #0]
 8006166:	4402      	add	r2, r0
 8006168:	601a      	str	r2, [r3, #0]
 800616a:	4770      	bx	lr
 800616c:	200033ac 	.word	0x200033ac
 8006170:	200033b4 	.word	0x200033b4

08006174 <_exit>:
 8006174:	e7fe      	b.n	8006174 <_exit>
	...

08006178 <_init>:
 8006178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800617a:	bf00      	nop
 800617c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800617e:	bc08      	pop	{r3}
 8006180:	469e      	mov	lr, r3
 8006182:	4770      	bx	lr

08006184 <_fini>:
 8006184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006186:	bf00      	nop
 8006188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800618a:	bc08      	pop	{r3}
 800618c:	469e      	mov	lr, r3
 800618e:	4770      	bx	lr
