                ; -----------------------------------------------------------------
                ; Homebrew MyCPU diagnostic program
                ; Author: Sylvain Fortin sylfortin71@hotmail.com
                ; Date : 29 december 2025
                ; Documentation : diag.asm is a test program that verifying every 
                ;                 assembler instructions of MyCPU.
                ; Memory map of the computer
                ; 0000H - 17FFH Total RAM space
                ; 00A0H - 00FFH Stack
                ; E000H - F000H EEPROM for application program
                ; -----------------------------------------------------------------

                ; virtual registers
                ;-----------------------------------------------------------------------------
                ; ?b15 ?b14 ?b13 ?b12 | ?b11 ?b10 ?b9 ?b8 | ?b7 ?b6 ?b5 ?b4 | ?b3 ?b2 ?b1 ?b0 |  8 bits
                ;    ?w7       ?w6    |    ?w5      ?w4   |   ?w3     ?w2   |   ?w1     ?w0   | 16 bits
                ;         ?l3         |         ?l2       |       ?l1       |       ?l0       | 32 bits
                ;-----------------------------------------------------------------------------

                ?b15     EQU 0x0000
                ?b14     EQU 0x0001
                ?b13     EQU 0x0002
                ?b12     EQU 0x0003
                ?b11     EQU 0x0004
                ?b10     EQU 0x0005
                ?b9      EQU 0x0006
                ?b8      EQU 0x0007
                ?b7      EQU 0x0008
                ?b6      EQU 0x0009
                ?b5      EQU 0x000A
                ?b4      EQU 0x000B
                ?b3      EQU 0x000C
                ?b2      EQU 0x000D
                ?b1      EQU 0x000E
                ?b0      EQU 0x000F

                ?w7      EQU 0x0000  ; ?b15:?b14
                ?w6      EQU 0x0002  ; ?b13:?b12
                ?w5      EQU 0x0004  ; ?b11:?b10
                ?w4      EQU 0x0006  ; ?b9:?b8
                ?w3      EQU 0x0008  ; ?b7:?b6
                ?w2      EQU 0x000A  ; ?b5:?b4
                ?w1      EQU 0x000C  ; ?b3:?b2
                ?w0      EQU 0x000E  ; ?b1:?b0

                ?l3      EQU 0x0000  ; ?b15,?b14,?b13,?b12
                ?l2      EQU 0x0004  ; ?b11,?b10,?b9,?b8
                ?l1      EQU 0x0008  ; ?b7,?b6,?b5,?b4
                ?l0      EQU 0x000C  ; ?b3,?b2,?b1,?b0

                ; RAM Reserved location
                TEMP0    EQU 0x1FEC  ; TEMP0
                TEMP1    EQU 0x1FED  ; TEMP1
                TEMP2    EQU 0x1FEE  ; TEMP2
                TEMP3    EQU 0x1FEF  ; TEMP3
                SP       EQU 0x1FF0  ; SP      Stack Pointer 8 bit
                JSH      EQU 0x1FF1  ; JSH     Temporary storage for JSR MSB address
                JSL      EQU 0x1FF2  ; JSL          "       "     "   "  LSB    "
                XH       EQU 0x1FF3  ; X MSB   X Register MSB
                XL       EQU 0x1FF4  ; X LSB   X Register LSB
                EQUAL    EQU 0x1FFA  ; E       bit<0> Equal Status bit
                CARRY    EQU 0x1FFB  ; C       bit<0> Carry Status bit
                REG_A    EQU 0x1FFC  ; A       A Register
                IPH      EQU 0x1FFE  ; IPH	    Instruction Pointer MSB
                IPL      EQU 0x1FFF  ; IPL          "         "    LSB

                ; Peripheral
                LEDPORT  EQU 0xC000  ; PORT for the LED

                ; Program start
                         ORG/0xE000  ; EEPROM Start        
E000 30 00      START    LDA #0x00   ; Clear LED
E002 19                  NOTA
E003 31 C0 00            STA LEDPORT ; Output to LED port
                         ; --------------------------------------------------------------------
                         ; Test Carry Status bit integrity
                         ; --------------------------------------------------------------------
E006 30 01      TST01    LDA #0x01
E008 19                  NOTA
E009 31 C0 00            STA LEDPORT ; Output to LED port
E00C 30 00               LDA #0x00
E00E 31 1F FB            STA CARRY   ; Write 0 to carry bit <0>
E011 2A 1F FB            LDA CARRY   ; Read Carry Status
E014 2D 00               CMPA #0x00
E016 2B F8 00            JNE FAIL
E019 30 01               LDA #0x01
E01B 31 1F FB            STA CARRY   ; Write 1 to carry bit <0>
E01E 2A 1F FB            LDA CARRY   ; Read Carry Status
E021 2D 01               CMPA #0x01
E023 2B F8 00            JNE FAIL
E026 30 00               LDA #0x00
E028 31 1F FB            STA CARRY   ; Write 0 to carry bit <0>
E02B 2A 1F FB            LDA CARRY   ; Read Carry Status
E02E 2D 00               CMPA #0x00
E030 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; Test Equal Status bit integrity
                         ; --------------------------------------------------------------------
E033 30 02      TST02    LDA #0x02
E035 19                  NOTA
E036 31 C0 00            STA LEDPORT ; Output to LED port
E039 30 00               LDA #0x00
E03B 31 1F FA            STA EQUAL   ; Write 0 to Equal Status bit <0>
E03E 2A 1F FA            LDA EQUAL   ; Read Equal Status
E041 2D 00               CMPA #0x00
E043 2B F8 00            JNE FAIL
E046 30 01               LDA #0x01
E048 31 1F FA            STA EQUAL   ; Write 1 to Equal Status bit <0>
E04B 2A 1F FA            LDA EQUAL   ; Read Equal Status
E04E 2D 01               CMPA #0x01
E050 2B F8 00            JNE FAIL
E053 30 00               LDA #0x00
E055 31 1F FA            STA EQUAL   ; Write 0 to Equal Status bit <0>
E058 2A 1F FA            LDA EQUAL   ; Read Equal Status
E05B 2D 00               CMPA #0x00
E05D 2B F8 00            JNE FAIL

                         ; --------------------------------------------------------------------
                         ; OP.03 INCA  A = A + 1  INCREMENT REGISTRE A
                         ; E UPDATE, C unchanged
                         ; --------------------------------------------------------------------
E060 30 03      TSTOP03  LDA #0x03
E062 19                  NOTA
E063 31 C0 00            STA LEDPORT ; Output to LED port
E066 30 00               LDA #0x00
E068 03                  INCA
E069 2D 01               CMPA #0x01
E06B 2B F8 00            JNE FAIL
E06E 30 01               LDA #0x01
E070 03                  INCA
E071 2D 02               CMPA #0x02
E073 2B F8 00            JNE FAIL
E076 30 7C               LDA #0x7C
E078 03                  INCA
E079 03                  INCA
E07A 03                  INCA
E07B 03                  INCA
E07C 03                  INCA
E07D 03                  INCA
E07E 03                  INCA
E07F 03                  INCA
E080 03                  INCA
E081 03                  INCA
E082 2D 86               CMPA #0x86
E084 2B F8 00            JNE FAIL
E087 30 FE               LDA #0xFE
E089 03                  INCA
E08A 2D FF               CMPA #0xFF
E08C 2B F8 00            JNE FAIL
E08F 30 FF               LDA #0xFF
E091 03                  INCA
E092 2D 00               CMPA #0x00
E094 2B F8 00            JNE FAIL
E097 30 FF               LDA #0xFF
E099 03                  INCA
E09A 03                  INCA
E09B 2D 01               CMPA #0x01
E09D 2B F8 00            JNE FAIL
E0A0 03                  INCA
E0A1 03                  INCA
E0A2 03                  INCA
E0A3 03                  INCA
E0A4 2D 05               CMPA #0x05
E0A6 2B F8 00            JNE FAIL
E0A9 03                  INCA
E0AA 03                  INCA
E0AB 03                  INCA
E0AC 03                  INCA
E0AD 03                  INCA
E0AE 03                  INCA
E0AF 03                  INCA
E0B0 03                  INCA
E0B1 2D 0D               CMPA #0x0D
E0B3 2B F8 00            JNE FAIL
E0B6 30 00               LDA #0x00   ; Test Carry unchanged
E0B8 31 1F FB            STA CARRY   ; Clear Carry 
E0BB 30 FF               LDA #0xFF
E0BD 03                  INCA
E0BE 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
E0C1 2D 00               CMPA #0x00  ; Expecting C=0 and <7:1> = 0
E0C3 2B F8 00            JNE FAIL
E0C6 30 01               LDA #0x01   ; Set Carry 
E0C8 31 1F FB            STA CARRY   
E0CB 30 EB               LDA #0xEB
E0CD 03                  INCA
E0CE 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
E0D1 2D 01               CMPA #0x01  ; Expecting C=1 and <7:1> = 0
E0D3 2B F8 00            JNE FAIL
E0D6 30 FE               LDA #0xFE   ; Test Equal (Set when result is 0)
E0D8 03                  INCA
E0D9 2A 1F FA            LDA EQUAL   ; Read Equal status
E0DC 2D 00               CMPA #0x00  ; Expecting E=0 and <7:1> = 0
E0DE 2B F8 00            JNE FAIL
E0E1 30 FF               LDA #0xFF
E0E3 03                  INCA
E0E4 2A 1F FA            LDA EQUAL   ; Read Equal status
E0E7 2D 01               CMPA #0x01  ; Expecting E=1 and <7:1> = 0
E0E9 2B F8 00            JNE FAIL
E0EC 30 00               LDA #0x00
E0EE 03                  INCA
E0EF 2A 1F FA            LDA EQUAL
E0F2 2D 00               CMPA #0x00  ; Expecting E=0 and <7:1> = 0
E0F4 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.04  LDX #0x****   Load X Register with 16 bits immediate value
                         ; --------------------------------------------------------------------
E0F7 30 04      TSTOP04  LDA #0x04
E0F9 19                  NOTA
E0FA 31 C0 00            STA LEDPORT ; Output to LED port
E0FD 04 12 34            LDX #0x1234
E100 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E103 2D 12               CMPA #0x12
E105 2B F8 00            JNE FAIL
E108 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E10B 2D 34               CMPA #0x34
E10D 2B F8 00            JNE FAIL
E110 04 AB CD            LDX #0xABCD
E113 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E116 2D AB               CMPA #0xAB
E118 2B F8 00            JNE FAIL
E11B 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E11E 2D CD               CMPA #0xCD
E120 2B F8 00            JNE FAIL
                         ; Test using symbolic
E123 04 00 0F            LDX #?b0    ; ?b0      EQU 0x000F
E126 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E129 2D 00               CMPA #0x00
E12B 2B F8 00            JNE FAIL
E12E 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E131 2D 0F               CMPA #0x0F
E133 2B F8 00            JNE FAIL
E136 04 1F F0            LDX #SP     ; SP       EQU 0x1FF0
E139 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E13C 2D 1F               CMPA #0x1F
E13E 2B F8 00            JNE FAIL
E141 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E144 2D F0               CMPA #0xF0
E146 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.05  INCX   Increment Register X,  Carry Not Updated
                         ; --------------------------------------------------------------------
E149 30 05      TSTOP05  LDA #0x05
E14B 19                  NOTA
E14C 31 C0 00            STA LEDPORT ; Output to LED port
E14F 04 00 00            LDX #0x0000 ; Clear X register
E152 05                  INCX        ; Increment X
E153 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E156 2D 01               CMPA #0x01
E158 2B F8 00            JNE FAIL
E15B 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E15E 2D 00               CMPA #0x00
E160 2B F8 00            JNE FAIL
E163 05                  INCX
E164 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E167 2D 02               CMPA #0x02
E169 2B F8 00            JNE FAIL
E16C 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E16F 2D 00               CMPA #0x00
E171 2B F8 00            JNE FAIL

E174 04 00 FF            LDX #0x00FF ; Test a carry set
E177 05                  INCX        ; Increment X
E178 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E17B 2D 00               CMPA #0x00
E17D 2B F8 00            JNE FAIL
E180 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E183 2D 01               CMPA #0x01
E185 2B F8 00            JNE FAIL
E188 05                  INCX        ; Increment X
E189 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E18C 2D 01               CMPA #0x01
E18E 2B F8 00            JNE FAIL
E191 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E194 2D 01               CMPA #0x01
E196 2B F8 00            JNE FAIL

E199 04 1E FF            LDX #0x1EFF
E19C 05                  INCX        ; Increment X
E19D 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E1A0 2D 00               CMPA #0x00
E1A2 2B F8 00            JNE FAIL
E1A5 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E1A8 2D 1F               CMPA #0x1F
E1AA 2B F8 00            JNE FAIL

E1AD 04 FF FF            LDX #0xFFFF
E1B0 05                  INCX        ; Increment X
E1B1 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E1B4 2D 00               CMPA #0x00
E1B6 2B F8 00            JNE FAIL
E1B9 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E1BC 2D 00               CMPA #0x00
E1BE 2B F8 00            JNE FAIL

                         ; --------------------------------------------------------------------
                         ; OP.06 JSR    Jump to SubRoutine
                         ; --------------------------------------------------------------------
E1C1 30 06      TSTOP06  LDA #0x06
E1C3 19                  NOTA
E1C4 31 C0 00            STA LEDPORT ; Output to LED port
E1C7 06 FF C0            JSR TJSR1   ; 1 layer
E1CA 06 FF C3            JSR TJSR2   ; 2
E1CD 06 FF C9            JSR TJSR3   ; 3
E1D0 06 FF CF            JSR TJSR4   ; 4
E1D3 06 FF D5            JSR TJSR5   ; 5
E1D6 06 FF DB            JSR TJSR6   ; 6
E1D9 06 FF E1            JSR TJSR7   ; 7
E1DC 06 FF E7            JSR TJSR8   ; 8
E1DF 06 FF ED            JSR TJSR9   ; 9
E1E2 06 FF F3            JSR TJSR10  ; 10
                         ; --------------------------------------------------------------------
                         ; OP.07 RTS    ReTurn from Subroutine
                         ; Tested in OP.06 JSR
                         ; --------------------------------------------------------------------
                         ;LDA #07H
                         ;NOTA
                         ;STA LEDPORT ; Output to LED port
                         ; --------------------------------------------------------------------
                         ; OP.08 STOP
                         ; STOP EXECUTING
                         ; Cannot test here it will stop execution...
                         ; A diagnostic test failure is expected to call this instruction ending 
                         ; program exectution.
                         ; --------------------------------------------------------------------
                         ;LDA #08H
                         ;NOTA
                         ;STA LEDPORT ; Output to LED port
                         ;STOP
                         ; --------------------------------------------------------------------
                         ; OP.09 NOP   NO OPERATION
                         ; --------------------------------------------------------------------
E1E5 30 09      TSTOP09  LDA #0x09
E1E7 19                  NOTA
E1E8 31 C0 00            STA LEDPORT ; Output to LED port
E1EB 09                  NOP
E1EC 09                  NOP
E1ED 09                  NOP
                         ; --------------------------------------------------------------------
                         ; OP.0A LDA (X) Load Reg A Indexed
                         ; --------------------------------------------------------------------
E1EE 30 0A      TSTOP0A  LDA #0x0A
E1F0 19                  NOTA
E1F1 31 C0 00            STA LEDPORT ; Output to LED port
E1F4 30 55               LDA #0x55   ; Store some value in RAM
E1F6 31 01 00            STA 0x0100
E1F9 30 AA               LDA #0xAA
E1FB 31 01 01            STA 0x0101
E1FE 30 DE               LDA #0xDE
E200 31 01 F0            STA 0x01F0
E203 30 CA               LDA #0xCA
E205 31 01 FF            STA 0x01FF
E208 04 01 00            LDX #0x0100 ; Verify each locations
E20B 0A                  LDA (X)
E20C 2D 55               CMPA #0x55
E20E 2B F8 00            JNE FAIL    ; Jump if result not good
E211 04 01 01            LDX #0x0101
E214 0A                  LDA (X)
E215 2D AA               CMPA #0xAA
E217 2B F8 00            JNE FAIL
E21A 04 01 F0            LDX #0x01F0
E21D 0A                  LDA (X)
E21E 2D DE               CMPA #0xDE
E220 2B F8 00            JNE FAIL
E223 04 01 FF            LDX #0x01FF
E226 0A                  LDA (X)
E227 2D CA               CMPA #0xCA
E229 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.0B STA (X) Store Reg A Indexed
                         ; --------------------------------------------------------------------
E22C 30 0B      TSTOP0B  LDA #0x0B
E22E 19                  NOTA
E22F 31 C0 00            STA LEDPORT ; Output to LED port
                         ; --------------------------------------------------------------------
                         ; OP.0C JRA 0x** Unconditional relative jump
                         ; --------------------------------------------------------------------
                         ; Testing using hexadecimal value after the mnemonic
E232 30 0C               LDA #0x0C
E234 19                  NOTA
E235 31 C0 00            STA LEDPORT ; Output to LED port
E238 0C 00               JRA 0x00    ; Test jump foward, Execute next instruction
E23A 0C 01               JRA 0x01    ; Skip next instruction
E23C 09                  NOP         ; 1
E23D 0C 02               JRA 0x02    ; Skip next 2 instructions
E23F 09                  NOP         ; 1
E240 09                  NOP         ; 2
E241 0C 03               JRA 0x03    ; Skip next 3 instructions
E243 09                  NOP         ; 1 
E244 09                  NOP         ; 2
E245 09                  NOP         ; 3
E246 0C 05               JRA 0x05    ; Skip next 5 instructions
E248 09                  NOP         ; 1
E249 09                  NOP         ; 2
E24A 09                  NOP         ; 3
E24B 09                  NOP         ; 4
E24C 09                  NOP         ; 5
E24D 0C 10               JRA 0x10    ; Skip next 16 instructions
E24F 09                  NOP         ; 1
E250 09                  NOP         ; 2
E251 09                  NOP         ; 3
E252 09                  NOP         ; 4
E253 09                  NOP         ; 5
E254 09                  NOP         ; 6
E255 09                  NOP         ; 7
E256 09                  NOP         ; 8
E257 09                  NOP         ; 9
E258 09                  NOP         ; 10
E259 09                  NOP         ; 11
E25A 09                  NOP         ; 12
E25B 09                  NOP         ; 13
E25C 09                  NOP         ; 14
E25D 09                  NOP         ; 15
E25E 09                  NOP         ; 16
E25F 0C 22               JRA 0x22    ; Skip next 34 bytes
E261 09                  NOP         ; 1
E262 09                  NOP         ; 2
E263 09                  NOP         ; 3
E264 0C 1F               JRA 0x1F   ; 4-5   Final jump to the end of thest
E266 09                  NOP         ; 6
E267 09                  NOP         ; 7
E268 09                  NOP         ; 8
E269 09                  NOP         ; 9
E26A 09                  NOP         ; 10
E26B 09                  NOP         ; 11
E26C 09                  NOP         ; 12
E26D 09                  NOP         ; 13
E26E 09                  NOP         ; 14
E26F 09                  NOP         ; 15
E270 09                  NOP         ; 16
E271 09                  NOP         ; 17
E272 09                  NOP         ; 18
E273 09                  NOP         ; 19
E274 09                  NOP         ; 20
E275 09                  NOP         ; 21
E276 09                  NOP         ; 22
E277 09                  NOP         ; 23
E278 09                  NOP         ; 24
E279 09                  NOP         ; 25
E27A 0C E8               JRA 0xE8    ; 26-27 Third Backward jump
E27C 09                  NOP         ; 28
E27D 09                  NOP         ; 29
E27E 09                  NOP         ; 30
E27F 09                  NOP         ; 31
E280 09                  NOP         ; 32
E281 0C F7               JRA 0xF7    ; 33-34 Second Backward jump
E283 0C FC               JRA 0xFC    ; First Backward jump
E285 09                  NOP         ; Arrival of the last jump to end the test
                         ; Testing using symbolic address after the mnemonic
E286 0C 00               JRA TST0B_0 ; Test jump foward, Execute next instruction
E288 0C 01      TST0B_0  JRA TST0B_1 ; Skip next instruction
E28A 09                  NOP         ; 1
E28B 0C 02      TST0B_1  JRA TST0B_2 ; Skip next 2 instructions
E28D 09                  NOP         ; 1
E28E 09                  NOP         ; 2
E28F 0C 03      TST0B_2  JRA TST0B_3 ; Skip next 3 instructions
E291 09                  NOP         ; 1 
E292 09                  NOP         ; 2
E293 09                  NOP         ; 3
E294 0C 05      TST0B_3  JRA TST0B_4 ; Skip next 5 instructions
E296 09                  NOP         ; 1
E297 09                  NOP         ; 2
E298 09                  NOP         ; 3
E299 09                  NOP         ; 4
E29A 09                  NOP         ; 5
E29B 0C 10      TST0B_4  JRA TST0B_5 ; Skip next 16 instructions
E29D 09                  NOP         ; 1
E29E 09                  NOP         ; 2
E29F 09                  NOP         ; 3
E2A0 09                  NOP         ; 4
E2A1 09                  NOP         ; 5
E2A2 09                  NOP         ; 6
E2A3 09                  NOP         ; 7
E2A4 09                  NOP         ; 8
E2A5 09                  NOP         ; 9
E2A6 09                  NOP         ; 10
E2A7 09                  NOP         ; 11
E2A8 09                  NOP         ; 12
E2A9 09                  NOP         ; 13
E2AA 09                  NOP         ; 14
E2AB 09                  NOP         ; 15
E2AC 09                  NOP         ; 16
E2AD 0C 22      TST0B_5  JRA TST0B_9 ; Skip next 34 bytes
E2AF 09                  NOP         ; 1
E2B0 09                  NOP         ; 2
E2B1 09                  NOP         ; 3
E2B2 0C 1F      TST0B_6  JRA TST0B_10 ; 4-5   Final jump to the end of test
E2B4 09                  NOP         ; 6
E2B5 09                  NOP         ; 7
E2B6 09                  NOP         ; 8
E2B7 09                  NOP         ; 9
E2B8 09                  NOP         ; 10
E2B9 09                  NOP         ; 11
E2BA 09                  NOP         ; 12
E2BB 09                  NOP         ; 13
E2BC 09                  NOP         ; 14
E2BD 09                  NOP         ; 15
E2BE 09                  NOP         ; 16
E2BF 09                  NOP         ; 17
E2C0 09                  NOP         ; 18
E2C1 09                  NOP         ; 19
E2C2 09                  NOP         ; 20
E2C3 09                  NOP         ; 21
E2C4 09                  NOP         ; 22
E2C5 09                  NOP         ; 23
E2C6 09                  NOP         ; 24
E2C7 09                  NOP         ; 25
E2C8 0C E8      TST0B_7  JRA TST0B_6 ; 26-27 Third Backward jump
E2CA 09                  NOP         ; 28
E2CB 09                  NOP         ; 29
E2CC 09                  NOP         ; 30
E2CD 09                  NOP         ; 31
E2CE 09                  NOP         ; 32
E2CF 0C F7      TST0B_8  JRA TST0B_7 ; 33-34 Second Backward jump
E2D1 0C FC      TST0B_9  JRA TST0B_8 ; First Backward jump
E2D3 09         TST0B_10 NOP         ; Arrival of the last jump to end the test
                ;         ; Higher range testing using symbolic address after the mnemonic
E2D4 09                  NOP         ; These NOP make relative jump to exercise carry on MSB address boundary
E2D5 09                  NOP
E2D6 09                  NOP
E2D7 09                  NOP
E2D8 09                  NOP
E2D9 09                  NOP
E2DA 09                  NOP
E2DB 09                  NOP
E2DC 09                  NOP
E2DD 09                  NOP
E2DE 09                  NOP
E2DF 09                  NOP
E2E0 09                  NOP
E2E1 09                  NOP
E2E2 09                  NOP
E2E3 09                  NOP
E2E4 0C 7F               JRA TST0B_12
E2E6 09                  NOP         ; 1     1     
E2E7 09                  NOP
                ;         NOP
                ;         NOP
E2E8 0C 7E      TST0B_11 JRA TST0B_13
E2EA 09                  NOP
E2EB 09                  NOP
E2EC 09                  NOP
E2ED 09                  NOP
E2EE 09                  NOP
E2EF 09                  NOP         
E2F0 09                  NOP
E2F1 09                  NOP
E2F2 09                  NOP
E2F3 09                  NOP
E2F4 09                  NOP
E2F5 09                  NOP         ; 16
E2F6 09                  NOP         ; 1     2   
E2F7 09                  NOP
E2F8 09                  NOP
E2F9 09                  NOP
E2FA 09                  NOP
E2FB 09                  NOP
E2FC 09                  NOP
E2FD 09                  NOP
E2FE 09                  NOP
E2FF 09                  NOP         
E300 09                  NOP
E301 09                  NOP
E302 09                  NOP
E303 09                  NOP
E304 09                  NOP
E305 09                  NOP         ; 16
E306 09                  NOP         ; 1   3
E307 09                  NOP
E308 09                  NOP
E309 09                  NOP
E30A 09                  NOP
E30B 09                  NOP
E30C 09                  NOP
E30D 09                  NOP
E30E 09                  NOP
E30F 09                  NOP         
E310 09                  NOP
E311 09                  NOP
E312 09                  NOP
E313 09                  NOP
E314 09                  NOP
E315 09                  NOP         ; 16
E316 09                  NOP         ; 1   4
E317 09                  NOP
E318 09                  NOP
E319 09                  NOP
E31A 09                  NOP
E31B 09                  NOP
E31C 09                  NOP
E31D 09                  NOP
E31E 09                  NOP
E31F 09                  NOP         
E320 09                  NOP
E321 09                  NOP
E322 09                  NOP
E323 09                  NOP
E324 09                  NOP
E325 09                  NOP         ; 16
E326 09                  NOP         ; 1   5
E327 09                  NOP
E328 09                  NOP
E329 09                  NOP
E32A 09                  NOP
E32B 09                  NOP
E32C 09                  NOP
E32D 09                  NOP
E32E 09                  NOP
E32F 09                  NOP         
E330 09                  NOP
E331 09                  NOP
E332 09                  NOP
E333 09                  NOP
E334 09                  NOP
E335 09                  NOP         ; 16
E336 09                  NOP         ; 1   5
E337 09                  NOP
E338 09                  NOP
E339 09                  NOP
E33A 09                  NOP
E33B 09                  NOP
E33C 09                  NOP
E33D 09                  NOP
E33E 09                  NOP
E33F 09                  NOP         
E340 09                  NOP
E341 09                  NOP
E342 09                  NOP
E343 09                  NOP
E344 09                  NOP
E345 09                  NOP         ; 16
E346 09                  NOP         ; 1   6
E347 09                  NOP
E348 09                  NOP
E349 09                  NOP
E34A 09                  NOP
E34B 09                  NOP
E34C 09                  NOP
E34D 09                  NOP
E34E 09                  NOP
E34F 09                  NOP         
E350 09                  NOP
E351 09                  NOP
E352 09                  NOP
E353 09                  NOP
E354 09                  NOP
E355 09                  NOP         ; 16
E356 09                  NOP         ; 1   7
E357 09                  NOP
E358 09                  NOP
E359 09                  NOP
E35A 09                  NOP
E35B 09                  NOP
E35C 09                  NOP
E35D 09                  NOP
E35E 09                  NOP
E35F 09                  NOP         
E360 09                  NOP
E361 09                  NOP
E362 09                  NOP
E363 09                  NOP
E364 09                  NOP
                ;         NOP        ; 16
E365 09         TST0B_12 NOP
E366 0C 80               JRA TST0B_11
E368 09         TST0B_13 NOP         ; final foward jump destination     
                         ; --------------------------------------------------------------------
                         ; OP.0D SRLA Shift Right Logical on Reg A
                         ;            0 -> b7 b6 b5 b4 b3 b2 b1 b0 -> C
                         ; --------------------------------------------------------------------
E369 30 0D      TSTOP0D  LDA #0x0D
E36B 19                  NOTA
E36C 31 C0 00            STA LEDPORT ; Output to LED port
E36F 30 A5               LDA #0xA5
E371 0D                  SRLA
E372 2D 52               CMPA #0x52
E374 2B F8 00            JNE FAIL    ; Jump if result not good
E377 2A 1F FB            LDA CARRY   ; Read the Carry Status
E37A 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E37C 2B F8 00            JNE FAIL    ; Error if different
E37F 30 A5               LDA #0xA5
E381 0D                  SRLA
E382 0D                  SRLA
E383 2D 29               CMPA #0x29
E385 2B F8 00            JNE FAIL    ; Jump if result not good
E388 2A 1F FB            LDA CARRY   ; Read the Carry Status
E38B 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E38D 2B F8 00            JNE FAIL    ; Error if different
E390 30 A5               LDA #0xA5
E392 0D                  SRLA
E393 0D                  SRLA
E394 0D                  SRLA
E395 2D 14               CMPA #0x14
E397 2B F8 00            JNE FAIL    ; Jump if result not good
E39A 2A 1F FB            LDA CARRY   ; Read the Carry Status
E39D 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E39F 2B F8 00            JNE FAIL    ; Error if different
E3A2 30 A5               LDA #0xA5
E3A4 0D                  SRLA
E3A5 0D                  SRLA
E3A6 0D                  SRLA
E3A7 0D                  SRLA
E3A8 2D 0A               CMPA #0x0A
E3AA 2B F8 00            JNE FAIL    ; Jump if result not good
E3AD 2A 1F FB            LDA CARRY   ; Read the Carry Status
E3B0 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E3B2 2B F8 00            JNE FAIL    ; Error if different
E3B5 30 A5               LDA #0xA5
E3B7 0D                  SRLA
E3B8 0D                  SRLA
E3B9 0D                  SRLA
E3BA 0D                  SRLA
E3BB 0D                  SRLA
E3BC 2D 05               CMPA #0x05
E3BE 2B F8 00            JNE FAIL    ; Jump if result not good
E3C1 2A 1F FB            LDA CARRY   ; Read the Carry Status
E3C4 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E3C6 2B F8 00            JNE FAIL    ; Error if different
E3C9 30 A5               LDA #0xA5
E3CB 0D                  SRLA
E3CC 0D                  SRLA
E3CD 0D                  SRLA
E3CE 0D                  SRLA
E3CF 0D                  SRLA
E3D0 0D                  SRLA
E3D1 2D 02               CMPA #0x02
E3D3 2B F8 00            JNE FAIL    ; Jump if result not good
E3D6 2A 1F FB            LDA CARRY   ; Read the Carry Status
E3D9 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E3DB 2B F8 00            JNE FAIL    ; Error if different
E3DE 30 A5               LDA #0xA5
E3E0 0D                  SRLA
E3E1 0D                  SRLA
E3E2 0D                  SRLA
E3E3 0D                  SRLA
E3E4 0D                  SRLA
E3E5 0D                  SRLA
E3E6 0D                  SRLA
E3E7 2D 01               CMPA #0x01
E3E9 2B F8 00            JNE FAIL    ; Jump if result not good
E3EC 2A 1F FB            LDA CARRY   ; Read the Carry Status
E3EF 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E3F1 2B F8 00            JNE FAIL    ; Error if different
E3F4 30 A5               LDA #0xA5
E3F6 0D                  SRLA
E3F7 0D                  SRLA
E3F8 0D                  SRLA
E3F9 0D                  SRLA
E3FA 0D                  SRLA
E3FB 0D                  SRLA
E3FC 0D                  SRLA
E3FD 0D                  SRLA
E3FE 2D 00               CMPA #0x00
E400 2B F8 00            JNE FAIL    ; Jump if result not good
E403 2A 1F FB            LDA CARRY   ; Read the Carry Status
E406 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E408 2B F8 00            JNE FAIL    ; Error if different
E40B 30 A5               LDA #0xA5
E40D 0D                  SRLA
E40E 0D                  SRLA
E40F 0D                  SRLA
E410 0D                  SRLA
E411 0D                  SRLA
E412 0D                  SRLA
E413 0D                  SRLA
E414 0D                  SRLA
E415 0D                  SRLA
E416 2D 00               CMPA #0x00
E418 2B F8 00            JNE FAIL    ; Jump if result not good
E41B 2A 1F FB            LDA CARRY   ; Read the Carry Status
E41E 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E420 2B F8 00            JNE FAIL    ; Error if different
                         ; --------------------------------------------------------------------
                         ; OP.0E SLLA Shift Left Logical on Reg A
                         ;       SLAA Shift Left Arithmetic on Reg A (SLAA same as SLLA)
                         ;            C <- b7 b6 b5 b4 b3 b2 b1 b0 <- 0
                         ; --------------------------------------------------------------------
E423 30 0E      TSTOP0E  LDA #0x0E
E425 19                  NOTA
E426 31 C0 00            STA LEDPORT ; Output to LED port
E429 30 A5               LDA #0xA5
E42B 0E                  SLLA
E42C 2D 4A               CMPA #0x4A
E42E 2B F8 00            JNE FAIL    ; Jump if result not good
E431 2A 1F FB            LDA CARRY   ; Read the Carry Status
E434 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E436 2B F8 00            JNE FAIL    ; Error if different
E439 30 A5               LDA #0xA5
E43B 0E                  SLLA
E43C 0E                  SLLA
E43D 2D 94               CMPA #0x94
E43F 2B F8 00            JNE FAIL    ; Jump if result not good
E442 2A 1F FB            LDA CARRY   ; Read the Carry Status
E445 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E447 2B F8 00            JNE FAIL    ; Error if different
E44A 30 A5               LDA #0xA5
E44C 0E                  SLLA
E44D 0E                  SLLA
E44E 0E                  SLLA
E44F 2D 28               CMPA #0x28
E451 2B F8 00            JNE FAIL    ; Jump if result not good
E454 2A 1F FB            LDA CARRY   ; Read the Carry Status
E457 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E459 2B F8 00            JNE FAIL    ; Error if different
E45C 30 A5               LDA #0xA5
E45E 0E                  SLLA
E45F 0E                  SLLA
E460 0E                  SLLA
E461 0E                  SLLA
E462 2D 50               CMPA #0x50
E464 2B F8 00            JNE FAIL    ; Jump if result not good
E467 2A 1F FB            LDA CARRY   ; Read the Carry Status
E46A 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E46C 2B F8 00            JNE FAIL    ; Error if different
E46F 30 A5               LDA #0xA5
E471 0E                  SLLA
E472 0E                  SLLA
E473 0E                  SLLA
E474 0E                  SLLA
E475 0E                  SLLA
E476 2D A0               CMPA #0xA0
E478 2B F8 00            JNE FAIL    ; Jump if result not good
E47B 2A 1F FB            LDA CARRY   ; Read the Carry Status
E47E 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E480 2B F8 00            JNE FAIL    ; Error if different
E483 30 A5               LDA #0xA5
E485 0E                  SLLA
E486 0E                  SLLA
E487 0E                  SLLA
E488 0E                  SLLA
E489 0E                  SLLA
E48A 0E                  SLAA
E48B 2D 40               CMPA #0x40
E48D 2B F8 00            JNE FAIL    ; Jump if result not good
E490 2A 1F FB            LDA CARRY   ; Read the Carry Status
E493 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E495 2B F8 00            JNE FAIL    ; Error if different
E498 30 A5               LDA #0xA5
E49A 0E                  SLLA
E49B 0E                  SLLA
E49C 0E                  SLLA
E49D 0E                  SLLA
E49E 0E                  SLLA
E49F 0E                  SLAA
E4A0 0E                  SLAA
E4A1 2D 80               CMPA #0x80
E4A3 2B F8 00            JNE FAIL    ; Jump if result not good
E4A6 2A 1F FB            LDA CARRY   ; Read the Carry Status
E4A9 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E4AB 2B F8 00            JNE FAIL    ; Error if different
E4AE 30 A5               LDA #0xA5
E4B0 0E                  SLLA
E4B1 0E                  SLLA
E4B2 0E                  SLLA
E4B3 0E                  SLLA
E4B4 0E                  SLLA
E4B5 0E                  SLAA
E4B6 0E                  SLAA
E4B7 0E                  SLAA
E4B8 2D 00               CMPA #0x00
E4BA 2B F8 00            JNE FAIL    ; Jump if result not good
E4BD 2A 1F FB            LDA CARRY   ; Read the Carry Status
E4C0 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E4C2 2B F8 00            JNE FAIL    ; Error if different
E4C5 30 A5               LDA #0xA5
E4C7 0E                  SLLA
E4C8 0E                  SLLA
E4C9 0E                  SLLA
E4CA 0E                  SLLA
E4CB 0E                  SLLA
E4CC 0E                  SLAA
E4CD 0E                  SLAA
E4CE 0E                  SLAA
E4CF 0E                  SLAA
E4D0 2D 00               CMPA #0x00
E4D2 2B F8 00            JNE FAIL    ; Jump if result not good
E4D5 2A 1F FB            LDA CARRY   ; Read the Carry Status
E4D8 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E4DA 2B F8 00            JNE FAIL    ; Error if different
                         ; --------------------------------------------------------------------
                         ; OP.0F 
                         ; JRNC Jump Relatif if Not Carry
                         ; --------------------------------------------------------------------
E4DD 30 0F      TSTOP0F  LDA #0x0F
E4DF 19                  NOTA
E4E0 31 C0 00            STA LEDPORT ; Output to LED port
E4E3 30 00               LDA #0x00   ; Clear carry
E4E5 31 1F FB            STA CARRY
E4E8 0F 03               JRNC TST0F_0
E4EA 32 F8 00            JMP FAIL
E4ED 30 01      TST0F_0  LDA #0x01   ; Set carry
E4EF 31 1F FB            STA CARRY
E4F2 0F 03               JRNC TST0F_1
E4F4 32 E4 FA            JMP TST0F_2
E4F7 32 F8 00   TST0F_1  JMP FAIL
E4FA 09         TST0F_2  NOP
                         ; --------------------------------------------------------------------
                         ; OP.10  RRCA   Rotate Right Logical Reg A through Carry 
                         ;               C -> b7 b6 b5 b4 b3 b2 b1 b0 -> C  
                         ; --------------------------------------------------------------------
E4FB 30 10      TSTOP10  LDA #0x10
E4FD 19                  NOTA
E4FE 31 C0 00            STA LEDPORT ; Output to LED port
E501 30 00               LDA #0x00   ; Clear Carry
E503 31 1F FB            STA CARRY
E506 10                  RRCA
E507 2D 00               CMPA #0x00
E509 2B F8 00            JNE FAIL
E50C 30 00               LDA #0x00   ; Clear Carry
E50E 31 1F FB            STA CARRY
E511 10                  RRCA
E512 2A 1F FB            LDA CARRY
E515 2D 00               CMPA #0x00
E517 2B F8 00            JNE FAIL
E51A 30 AA               LDA #0xAA   ; Test shifting
E51C 10                  RRCA
E51D 2D 55               CMPA #0x55
E51F 2B F8 00            JNE FAIL
E522 30 01               LDA #0x01   ; Test transfer of bit <0> to carry
E524 10                  RRCA
E525 2A 1F FB            LDA CARRY
E528 2D 01               CMPA #0x01
E52A 2B F8 00            JNE FAIL
E52D 30 00               LDA #0x00   ; Test A become 0 after shifting when carry is 0
E52F 31 1F FB            STA CARRY   ; insure carry is clear
E532 30 01               LDA #0x01   ; set bit <0> to '1'
E534 10                  RRCA
E535 2D 00               CMPA #0x00
E537 2B F8 00            JNE FAIL
E53A 30 00               LDA #0x00   ; Test bit <0> goes to bit <7> after 2 RRCA
E53C 31 1F FB            STA CARRY   ; insure carry is clear
E53F 30 01               LDA #0x01
E541 10                  RRCA
E542 10                  RRCA
E543 2D 80               CMPA #0x80
E545 2B F8 00            JNE FAIL
E548 10                  RRCA        ; continue rotating this bit
E549 2D 40               CMPA #0x40
E54B 2B F8 00            JNE FAIL
E54E 10                  RRCA
E54F 2D 20               CMPA #0x20
E551 2B F8 00            JNE FAIL
E554 10                  RRCA
E555 2D 10               CMPA #0x10
E557 2B F8 00            JNE FAIL
E55A 10                  RRCA
E55B 2D 08               CMPA #0x08
E55D 2B F8 00            JNE FAIL
E560 10                  RRCA
E561 2D 04               CMPA #0x04
E563 2B F8 00            JNE FAIL
E566 10                  RRCA
E567 2D 02               CMPA #0x02
E569 2B F8 00            JNE FAIL
E56C 10                  RRCA
E56D 2D 01               CMPA #0x01
E56F 2B F8 00            JNE FAIL
E572 10                  RRCA
E573 2D 00               CMPA #0x00
E575 2B F8 00            JNE FAIL
E578 10                  RRCA
E579 2D 80               CMPA #0x80
E57B 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.11  RCF   Reset Carry Flag   C <- 0
                         ; --------------------------------------------------------------------
E57E 30 11      TSTOP11  LDA #0x11
E580 19                  NOTA
E581 31 C0 00            STA LEDPORT ; Output to LED port
E584 30 01               LDA #0x01   ; Set carry flag to 1
E586 31 1F FB            STA CARRY
E589 11                  RCF         ; Reset Carry Flag 
E58A 2A 1F FB            LDA CARRY   ; Check carry is now cleared
E58D 2D 00               CMPA #0x00
E58F 2B F8 00            JNE FAIL
E592 11                  RCF         ; Do again a Reset Carry Flag 
E593 2A 1F FB            LDA CARRY   ; Check carry is still cleared
E596 2D 00               CMPA #0x00
E598 2B F8 00            JNE FAIL
E59B 30 A5               LDA #0xA5   ; Check register A is not affected by a Reset Carry Flag
E59D 11                  RCF         ; Reset Carry Flag
E59E 2D A5               CMPA #0xA5  ; If A value not same then fail
E5A0 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.12  SCF   Set Carry Flag   C <- 1
                         ; --------------------------------------------------------------------
E5A3 30 12      TSTOP12  LDA #0x12
E5A5 19                  NOTA
E5A6 31 C0 00            STA LEDPORT ; Output to LED port
E5A9 30 00               LDA #0x00   ; Clear carry flag
E5AB 31 1F FB            STA CARRY
E5AE 12                  SCF         ; Set Carry Flag 
E5AF 2A 1F FB            LDA CARRY   ; Check carry is set
E5B2 2D 01               CMPA #0x01
E5B4 2B F8 00            JNE FAIL
E5B7 12                  SCF         ; Set Carry Flag again
E5B8 2A 1F FB            LDA CARRY   ; Check carry is still set
E5BB 2D 01               CMPA #0x01
E5BD 2B F8 00            JNE FAIL
E5C0 30 BE               LDA #0xBE   ; Check register A is not affected by a Set Carry Flag
E5C2 12                  SCF         ; Set Carry Flag
E5C3 2D BE               CMPA #0xBE  ; If A value not same then fail
E5C5 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.13  DECXL   Decrement XL   E updated
                         ; --------------------------------------------------------------------
E5C8 30 13      TSTOP13  LDA #0x13
E5CA 19                  NOTA
E5CB 31 C0 00            STA LEDPORT ; Output to LED port
E5CE 04 FF FF            LDX #0xFFFF
E5D1 13                  DECXL
E5D2 2A 1F F3            LDA XH
E5D5 2D FF               CMPA #0xFF
E5D7 2B F8 00            JNE FAIL
E5DA 2A 1F F4            LDA XL
E5DD 2D FE               CMPA #0xFE
E5DF 2B F8 00            JNE FAIL
E5E2 13                  DECXL
E5E3 2A 1F F3            LDA XH
E5E6 2D FF               CMPA #0xFF
E5E8 2B F8 00            JNE FAIL
E5EB 2A 1F F4            LDA XL
E5EE 2D FD               CMPA #0xFD
E5F0 2B F8 00            JNE FAIL
E5F3 04 A5 02            LDX #0xA502
E5F6 13                  DECXL
E5F7 2A 1F F3            LDA XH
E5FA 2D A5               CMPA #0xA5
E5FC 2B F8 00            JNE FAIL
E5FF 2A 1F F4            LDA XL
E602 2D 01               CMPA #0x01
E604 2B F8 00            JNE FAIL
E607 13                  DECXL
E608 2A 1F F3            LDA XH
E60B 2D A5               CMPA #0xA5
E60D 2B F8 00            JNE FAIL
E610 2A 1F F4            LDA XL
E613 2D 00               CMPA #0x00
E615 2B F8 00            JNE FAIL
E618 13                  DECXL
E619 2A 1F F3            LDA XH
E61C 2D A5               CMPA #0xA5
E61E 2B F8 00            JNE FAIL
E621 2A 1F F4            LDA XL
E624 2D FF               CMPA #0xFF
E626 2B F8 00            JNE FAIL
E629 13                  DECXL 
E62A 2A 1F F3            LDA XH
E62D 2D A5               CMPA #0xA5
E62F 2B F8 00            JNE FAIL
E632 2A 1F F4            LDA XL
E635 2D FE               CMPA #0xFE
E637 2B F8 00            JNE FAIL
E63A 04 00 02            LDX #0x0002 ; Check E status
E63D 13                  DECXL
E63E 2A 1F FA            LDA EQUAL
E641 2D 00               CMPA #0x00
E643 2B F8 00            JNE FAIL
E646 04 00 01            LDX #0x0001
E649 13                  DECXL
E64A 2A 1F FA            LDA EQUAL
E64D 2D 01               CMPA #0x01
E64F 2B F8 00            JNE FAIL
E652 04 FF FF            LDX #0xFFFF
E655 13                  DECXL
E656 2A 1F FA            LDA EQUAL
E659 2D 00               CMPA #0x00
E65B 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.14  RRC 0x****   Rotate Right Logical Address location through Carry 
                         ;                     C -> b7 b6 b5 b4 b3 b2 b1 b0 -> C  
                         ; --------------------------------------------------------------------
E65E 30 14      TSTOP14  LDA #0x14
E660 19                  NOTA
E661 31 C0 00            STA LEDPORT ; Output to LED port
E664 30 00               LDA #0x00   ; Clear Carry
E666 31 1F FB            STA CARRY
E669 31 00 0F            STA ?b0
E66C 14 00 0F            RRC ?b0
E66F 2A 00 0F            LDA ?b0
E672 2D 00               CMPA #0x00
E674 2B F8 00            JNE FAIL
E677 30 00               LDA #0x00   ; Clear Carry
E679 31 1F FB            STA CARRY
E67C 31 00 0F            STA ?b0
E67F 14 00 0F            RRC ?b0
E682 2A 1F FB            LDA CARRY
E685 2D 00               CMPA #0x00
E687 2B F8 00            JNE FAIL
E68A 30 AA               LDA #0xAA   ; Test shifting
E68C 31 00 0F            STA ?b0
E68F 14 00 0F            RRC ?b0
E692 2A 00 0F            LDA ?b0
E695 2D 55               CMPA #0x55
E697 2B F8 00            JNE FAIL
E69A 30 01               LDA #0x01   ; Test transfer of bit <0> to carry
E69C 31 00 0F            STA ?b0
E69F 14 00 0F            RRC ?b0
E6A2 2A 1F FB            LDA CARRY
E6A5 2D 01               CMPA #0x01
E6A7 2B F8 00            JNE FAIL
E6AA 30 00               LDA #0x00   ; Test A become 0 after shifting when carry is 0
E6AC 31 1F FB            STA CARRY   ; insure carry is clear
E6AF 30 01               LDA #0x01   ; set bit <0> to '1'
E6B1 31 00 0F            STA ?b0
E6B4 14 00 0F            RRC ?b0
E6B7 2A 00 0F            LDA ?b0
E6BA 2D 00               CMPA #0x00
E6BC 2B F8 00            JNE FAIL
E6BF 30 00               LDA #0x00   ; Test bit <0> goes to bit <7> after 2 RRCA
E6C1 31 1F FB            STA CARRY   ; insure carry is clear
E6C4 30 01               LDA #0x01
E6C6 31 00 0F            STA ?b0
E6C9 14 00 0F            RRC ?b0
E6CC 14 00 0F            RRC ?b0
E6CF 2A 00 0F            LDA ?b0
E6D2 2D 80               CMPA #0x80
E6D4 2B F8 00            JNE FAIL
E6D7 14 00 0F            RRC ?b0     ; continue rotating this bit
E6DA 2A 00 0F            LDA ?b0
E6DD 2D 40               CMPA #0x40
E6DF 2B F8 00            JNE FAIL
E6E2 14 00 0F            RRC ?b0
E6E5 2A 00 0F            LDA ?b0
E6E8 2D 20               CMPA #0x20
E6EA 2B F8 00            JNE FAIL
E6ED 14 00 0F            RRC ?b0
E6F0 2A 00 0F            LDA ?b0
E6F3 2D 10               CMPA #0x10
E6F5 2B F8 00            JNE FAIL
E6F8 14 00 0F            RRC ?b0
E6FB 2A 00 0F            LDA ?b0
E6FE 2D 08               CMPA #0x08
E700 2B F8 00            JNE FAIL
E703 14 00 0F            RRC ?b0
E706 2A 00 0F            LDA ?b0
E709 2D 04               CMPA #0x04
E70B 2B F8 00            JNE FAIL
E70E 14 00 0F            RRC ?b0
E711 2A 00 0F            LDA ?b0
E714 2D 02               CMPA #0x02
E716 2B F8 00            JNE FAIL
E719 14 00 0F            RRC ?b0
E71C 2A 00 0F            LDA ?b0
E71F 2D 01               CMPA #0x01
E721 2B F8 00            JNE FAIL
E724 14 00 0F            RRC ?b0
E727 2A 00 0F            LDA ?b0
E72A 2D 00               CMPA #0x00
E72C 2B F8 00            JNE FAIL
E72F 14 00 0F            RRC ?b0
E732 2A 00 0F            LDA ?b0
E735 2D 80               CMPA #0x80
E737 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.15 SRL 0x****   Shift Right Logical on Address
                         ;                    0 -> b7 b6 b5 b4 b3 b2 b1 b0 -> C
                         ; --------------------------------------------------------------------
E73A 30 15      TSTOP15  LDA #0x15
E73C 19                  NOTA
E73D 31 C0 00            STA LEDPORT ; Output to LED port
E740 30 A5               LDA #0xA5
E742 31 00 0F            STA ?b0
E745 15 00 0F            SRL ?b0
E748 2A 00 0F            LDA ?b0
E74B 2D 52               CMPA #0x52
E74D 2B F8 00            JNE FAIL    ; Jump if result not good
E750 2A 1F FB            LDA CARRY   ; Read the Carry Status
E753 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E755 2B F8 00            JNE FAIL    ; Error if different
E758 30 A5               LDA #0xA5
E75A 31 00 0F            STA ?b0
E75D 15 00 0F            SRL ?b0
E760 15 00 0F            SRL ?b0
E763 2A 00 0F            LDA ?b0
E766 2D 29               CMPA #0x29
E768 2B F8 00            JNE FAIL    ; Jump if result not good
E76B 2A 1F FB            LDA CARRY   ; Read the Carry Status
E76E 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E770 2B F8 00            JNE FAIL    ; Error if different
E773 30 A5               LDA #0xA5
E775 31 00 0F            STA ?b0
E778 15 00 0F            SRL ?b0
E77B 15 00 0F            SRL ?b0
E77E 15 00 0F            SRL ?b0
E781 2A 00 0F            LDA ?b0
E784 2D 14               CMPA #0x14
E786 2B F8 00            JNE FAIL    ; Jump if result not good
E789 2A 1F FB            LDA CARRY   ; Read the Carry Status
E78C 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E78E 2B F8 00            JNE FAIL    ; Error if different
E791 30 A5               LDA #0xA5
E793 31 00 0F            STA ?b0
E796 15 00 0F            SRL ?b0
E799 15 00 0F            SRL ?b0
E79C 15 00 0F            SRL ?b0
E79F 15 00 0F            SRL ?b0
E7A2 2A 00 0F            LDA ?b0
E7A5 2D 0A               CMPA #0x0A
E7A7 2B F8 00            JNE FAIL    ; Jump if result not good
E7AA 2A 1F FB            LDA CARRY   ; Read the Carry Status
E7AD 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E7AF 2B F8 00            JNE FAIL    ; Error if different
E7B2 30 A5               LDA #0xA5
E7B4 31 00 0F            STA ?b0
E7B7 15 00 0F            SRL ?b0
E7BA 15 00 0F            SRL ?b0
E7BD 15 00 0F            SRL ?b0
E7C0 15 00 0F            SRL ?b0
E7C3 15 00 0F            SRL ?b0
E7C6 2A 00 0F            LDA ?b0
E7C9 2D 05               CMPA #0x05
E7CB 2B F8 00            JNE FAIL    ; Jump if result not good
E7CE 2A 1F FB            LDA CARRY   ; Read the Carry Status
E7D1 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E7D3 2B F8 00            JNE FAIL    ; Error if different
E7D6 30 A5               LDA #0xA5
E7D8 31 00 0F            STA ?b0
E7DB 15 00 0F            SRL ?b0
E7DE 15 00 0F            SRL ?b0
E7E1 15 00 0F            SRL ?b0
E7E4 15 00 0F            SRL ?b0
E7E7 15 00 0F            SRL ?b0
E7EA 15 00 0F            SRL ?b0
E7ED 2A 00 0F            LDA ?b0
E7F0 2D 02               CMPA #0x02
E7F2 2B F8 00            JNE FAIL    ; Jump if result not good
E7F5 2A 1F FB            LDA CARRY   ; Read the Carry Status
E7F8 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E7FA 2B F8 00            JNE FAIL    ; Error if different
E7FD 30 A5               LDA #0xA5
E7FF 31 00 0F            STA ?b0
E802 15 00 0F            SRL ?b0
E805 15 00 0F            SRL ?b0
E808 15 00 0F            SRL ?b0
E80B 15 00 0F            SRL ?b0
E80E 15 00 0F            SRL ?b0
E811 15 00 0F            SRL ?b0
E814 15 00 0F            SRL ?b0
E817 2A 00 0F            LDA ?b0
E81A 2D 01               CMPA #0x01
E81C 2B F8 00            JNE FAIL    ; Jump if result not good
E81F 2A 1F FB            LDA CARRY   ; Read the Carry Status
E822 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E824 2B F8 00            JNE FAIL    ; Error if different
E827 30 A5               LDA #0xA5
E829 31 00 0F            STA ?b0
E82C 15 00 0F            SRL ?b0
E82F 15 00 0F            SRL ?b0
E832 15 00 0F            SRL ?b0
E835 15 00 0F            SRL ?b0
E838 15 00 0F            SRL ?b0
E83B 15 00 0F            SRL ?b0
E83E 15 00 0F            SRL ?b0
E841 15 00 0F            SRL ?b0
E844 2A 00 0F            LDA ?b0
E847 2D 00               CMPA #0x00
E849 2B F8 00            JNE FAIL    ; Jump if result not good
E84C 2A 1F FB            LDA CARRY   ; Read the Carry Status
E84F 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E851 2B F8 00            JNE FAIL    ; Error if different
E854 30 A5               LDA #0xA5
E856 31 00 0F            STA ?b0
E859 15 00 0F            SRL ?b0
E85C 15 00 0F            SRL ?b0
E85F 15 00 0F            SRL ?b0
E862 15 00 0F            SRL ?b0
E865 15 00 0F            SRL ?b0
E868 15 00 0F            SRL ?b0
E86B 15 00 0F            SRL ?b0
E86E 15 00 0F            SRL ?b0
E871 15 00 0F            SRL ?b0
E874 2A 00 0F            LDA ?b0
E877 2D 00               CMPA #0x00
E879 2B F8 00            JNE FAIL    ; Jump if result not good
E87C 2A 1F FB            LDA CARRY   ; Read the Carry Status
E87F 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E881 2B F8 00            JNE FAIL    ; Error if different
                         ; --------------------------------------------------------------------
                         ; OP.16 STX 0x****   STORE X REGISTER TO ADDRESS
                         ; --------------------------------------------------------------------
E884 30 16      TSTOP16  LDA #0x16
E886 19                  NOTA
E887 31 C0 00            STA LEDPORT ; Output to LED port
E88A 04 12 34            LDX #0x1234 ; Test a STX using immediate Hex address value
E88D 16 00 00            STX 0x0000  
E890 2A 00 00            LDA 0x0000
E893 2D 12               CMPA #0x12
E895 2B F8 00            JNE FAIL
E898 2A 00 01            LDA 0x0001
E89B 2D 34               CMPA #0x34
E89D 2B F8 00            JNE FAIL
E8A0 04 CA FE            LDX #0xCAFE ; Test a STX at address boundary requiring a carry to MSB
E8A3 16 10 FF            STX 0x10FF  
E8A6 2A 10 FF            LDA 0x10FF
E8A9 2D CA               CMPA #0xCA
E8AB 2B F8 00            JNE FAIL
E8AE 2A 11 00            LDA 0x1100
E8B1 2D FE               CMPA #0xFE
E8B3 2B F8 00            JNE FAIL
E8B6 04 BE EF            LDX #0xBEEF ; Test a STX on another boundary
E8B9 16 12 FF            STX 0x12FF  
E8BC 2A 12 FF            LDA 0x12FF
E8BF 2D BE               CMPA #0xBE
E8C1 2B F8 00            JNE FAIL
E8C4 2A 13 00            LDA 0x1300
E8C7 2D EF               CMPA #0xEF
E8C9 2B F8 00            JNE FAIL
E8CC 04 67 89            LDX #0x6789 ; Test a STX using symbolic address
E8CF 16 00 0E            STX ?b1
E8D2 2A 00 0E            LDA ?b1
E8D5 2D 67               CMPA #0x67
E8D7 2B F8 00            JNE FAIL
E8DA 2A 00 0F            LDA ?b0
E8DD 2D 89               CMPA #0x89
E8DF 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.17 ORA #0x**   LOGICAL OR BETWEEN REG A AND IMMEDIATE BYTE
                         ; --------------------------------------------------------------------
E8E2 30 17      TSTOP17  LDA #0x17
E8E4 19                  NOTA
E8E5 31 C0 00            STA LEDPORT ; Output to LED port
E8E8 30 FF               LDA #0xFF
E8EA 17 FF               ORA #0xFF
E8EC 2D FF               CMPA #0xFF
E8EE 2B F8 00            JNE FAIL
E8F1 30 00               LDA #0x00
E8F3 17 00               ORA #0x00
E8F5 2D 00               CMPA #0x00
E8F7 2B F8 00            JNE FAIL
E8FA 30 25               LDA #0x25
E8FC 17 D3               ORA #0xD3
E8FE 2D F7               CMPA #0xF7
E900 2B F8 00            JNE FAIL
E903 30 00               LDA #0x00
E905 17 FF               ORA #0xFF
E907 2D FF               CMPA #0xFF
E909 2B F8 00            JNE FAIL
E90C 30 FF               LDA #0xFF
E90E 17 00               ORA #0x00
E910 2D FF               CMPA #0xFF
E912 2B F8 00            JNE FAIL
E915 30 14               LDA #0x14
E917 17 C1               ORA #0xC1
E919 2D D5               CMPA #0xD5
E91B 2B F8 00            JNE FAIL
E91E 30 AA               LDA #0xAA
E920 17 55               ORA #0x55
E922 2D FF               CMPA #0xFF
E924 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.18 XORA #0x**  EXCLUSIVE OR BETWEEN REG A AND IMMEDIATE BYTE
                         ; --------------------------------------------------------------------
E927 30 18      TSTOP18  LDA #0x18
E929 19                  NOTA
E92A 31 C0 00            STA LEDPORT ; Output to LED port
E92D 30 00               LDA #0x00
E92F 18 00               XORA #0x00
E931 2D 00               CMPA #0x00
E933 2B F8 00            JNE FAIL
E936 30 00               LDA #0x00
E938 18 FF               XORA #0xFF
E93A 2D FF               CMPA #0xFF
E93C 2B F8 00            JNE FAIL
E93F 30 FF               LDA #0xFF
E941 18 FF               XORA #0xFF
E943 2D 00               CMPA #0x00
E945 2B F8 00            JNE FAIL
E948 30 FF               LDA #0xFF
E94A 18 55               XORA #0x55
E94C 2D AA               CMPA #0xAA
E94E 2B F8 00            JNE FAIL
E951 30 CE               LDA #0xCE
E953 18 5A               XORA #0x5A
E955 2D 94               CMPA #0x94
E957 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.19 NOTA  LOGIC NOT ON REG A
                         ; --------------------------------------------------------------------
E95A 30 19      TSTOP19  LDA #0x19
E95C 19                  NOTA
E95D 31 C0 00            STA LEDPORT ; Output to LED port
E960 30 00               LDA #0x00
E962 19                  NOTA
E963 2D FF               CMPA #0xFF
E965 2B F8 00            JNE FAIL
E968 19                  NOTA
E969 2D 00               CMPA #0x00
E96B 2B F8 00            JNE FAIL
E96E 30 55               LDA #0x55
E970 19                  NOTA
E971 2D AA               CMPA #0xAA
E973 2B F8 00            JNE FAIL
E976 19                  NOTA
E977 2D 55               CMPA #0x55
E979 2B F8 00            JNE FAIL
E97C 19                  NOTA
E97D 2D AA               CMPA #0xAA
E97F 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.1A CMPX #0x****   COMPARE X to immediate value
                         ; --------------------------------------------------------------------
E982 30 1A      TSTOP1A  LDA #0x1A
E984 19                  NOTA
E985 31 C0 00            STA LEDPORT ; Output to LED port
E988 04 00 00            LDX #0x0000 ; Load 0x0000 in X  (Testing with immediate hex value)
E98B 1A 00 00            CMPX #0x0000
E98E 2B F8 00            JNE FAIL
E991 1A 00 01            CMPX #0x0001
E994 2C F8 00            JEQ FAIL    ; good up tho here
E997 1A FF FF            CMPX #0xFFFF
E99A 2C F8 00            JEQ FAIL
E99D 04 FF 00            LDX #0xFF00 ; Load 0xFF00 in X
E9A0 1A FF 00            CMPX #0xFF00
E9A3 2B F8 00            JNE FAIL
E9A6 1A 00 FF            CMPX #0x00FF
E9A9 2C F8 00            JEQ FAIL
E9AC 1A FF FF            CMPX #0xFFFF
E9AF 2C F8 00            JEQ FAIL
E9B2 04 00 FF            LDX #0x00FF ; Load 0x00FF in X
E9B5 1A 00 FF            CMPX #0x00FF
E9B8 2B F8 00            JNE FAIL
E9BB 1A FF 00            CMPX #0xFF00
E9BE 2C F8 00            JEQ FAIL
E9C1 1A FF FF            CMPX #0xFFFF
E9C4 2C F8 00            JEQ FAIL
E9C7 04 FF FF            LDX #0xFFFF ; Load 0xFFFF in X
E9CA 1A FF FF            CMPX #0xFFFF
E9CD 2B F8 00            JNE FAIL
E9D0 1A FF 00            CMPX #0xFF00
E9D3 2C F8 00            JEQ FAIL
E9D6 1A 00 FF            CMPX #0x00FF
E9D9 2C F8 00            JEQ FAIL
E9DC 04 AB CD            LDX #0xABCD
E9DF 1A A5 CD            CMPX #0xA5CD
E9E2 2C F8 00            JEQ FAIL
E9E5 04 12 34            LDX #0x1234
E9E8 1A 12 AA            CMPX #0x12AA
E9EB 2C F8 00            JEQ FAIL
E9EE 04 AE C3            LDX #0xAEC3
E9F1 1A AE C3            CMPX #0xAEC3
E9F4 2B F8 00            JNE FAIL
E9F7 1A AE DB            CMPX #0xAEDB
E9FA 2C F8 00            JEQ FAIL
E9FD 1A 12 C3            CMPX #0x12C3
EA00 2C F8 00            JEQ FAIL
EA03 1A FF FF            CMPX #0xFFFF
EA06 2C F8 00            JEQ FAIL
                         ; --------------------------------------------------------------------
                         ; OP.1B LDX 0x**  
                         ; LDX using a 8-bit direct address (8-bit offset into 0x000xFF page)
                         ; --------------------------------------------------------------------
EA09 30 1B      TSTOP1B  LDA #0x1B
EA0B 19                  NOTA
EA0C 31 C0 00            STA LEDPORT    ; Output to LED port
EA0F 30 00               LDA #0x00
EA11 31 00 00            STA 0x0000
EA14 30 00               LDA #0x00
EA16 31 00 01            STA 0x0001
EA19 1B 00               LDX 0x00       ; Load index pointer from this 8 bit address
EA1B 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA1E 2D 00               CMPA #0x00
EA20 2B F8 00            JNE FAIL
EA23 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA26 2D 00               CMPA #0x00
EA28 2B F8 00            JNE FAIL       ;
EA2B 30 AB               LDA #0xAB
EA2D 31 00 02            STA 0x0002
EA30 30 CD               LDA #0xCD
EA32 31 00 03            STA 0x0003
EA35 1B 02               LDX 0x02       ; Load index pointer from this 8 bit address
EA37 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA3A 2D AB               CMPA #0xAB
EA3C 2B F8 00            JNE FAIL
EA3F 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA42 2D CD               CMPA #0xCD
EA44 2B F8 00            JNE FAIL       ;      
EA47 30 CA               LDA #0xCA
EA49 31 00 48            STA 0x0048
EA4C 30 FE               LDA #0xFE
EA4E 31 00 49            STA 0x0049
EA51 1B 48               LDX 0x48       ; Load index pointer from this 8 bit address
EA53 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA56 2D CA               CMPA #0xCA
EA58 2B F8 00            JNE FAIL
EA5B 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA5E 2D FE               CMPA #0xFE
EA60 2B F8 00            JNE FAIL
EA63 30 12               LDA #0x12      ; Test using symbolic adress
EA65 31 00 0E            STA 0x000E     ; ?b1
EA68 30 34               LDA #0x34
EA6A 31 00 0F            STA 0x000F     ; ?b0
EA6D 1B 0E               LDX ?b1        ; Load index pointer using symbolic LSB 8 bit address
EA6F 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA72 2D 12               CMPA #0x12
EA74 2B F8 00            JNE FAIL
EA77 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA7A 2D 34               CMPA #0x34
EA7C 2B F8 00            JNE FAIL
EA7F 30 56               LDA #0x56      ; Test using symbolic adress
EA81 31 00 09            STA 0x0009     ; ?b6
EA84 30 78               LDA #0x78
EA86 31 00 0A            STA 0x000A     ; ?b7
EA89 1B 09               LDX ?b6        ; Load index pointer using symbolic LSB 8 bit address
EA8B 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA8E 2D 56               CMPA #0x56
EA90 2B F8 00            JNE FAIL
EA93 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA96 2D 78               CMPA #0x78
EA98 2B F8 00            JNE FAIL
                         ; Test symbolic +- offset

                         ; --------------------------------------------------------------------
                         ; OP.1C LDA (****H,X)
                         ; LDA indexed indirect addressing
                         ; --------------------------------------------------------------------
EA9B 30 1C      TSTOP1C  LDA #0x1C
EA9D 19                  NOTA
EA9E 31 C0 00            STA LEDPORT    ; Output to LED port
                         ;Store a few bytes in RAM to be read using indexed indirect addressing
                         ;test with base address not requiring a carry to MSB
                         ;by incrementing X from 0x0000 upwards
EAA1 30 55               LDA #0x55
EAA3 31 00 00            STA 0x0000
EAA6 30 AA               LDA #0xAA
EAA8 31 00 01            STA 0x0001
EAAB 30 BE               LDA #0xBE
EAAD 31 00 02            STA 0x0002
EAB0 04 00 00            LDX #0x0000
EAB3 1C 00 00            LDA (0x0000,X)
EAB6 2D 55               CMPA #0x55
EAB8 2B F8 00            JNE FAIL
EABB 05                  INCX
EABC 1C 00 00            LDA (0x0000,X)
EABF 2D AA               CMPA #0xAA
EAC1 2B F8 00            JNE FAIL
EAC4 05                  INCX
EAC5 1C 00 00            LDA (0x0000,X) 
EAC8 2D BE               CMPA #0xBE
EACA 2B F8 00            JNE FAIL
                         ; Now test with a base address requiring a carry to MSB
                         ; by initializing X to 0x00FF and incrementing
                         ; storing data at 0x10FE onwards
EACD 30 12               LDA #0x12
EACF 31 10 FE            STA 0x10FE
EAD2 30 34               LDA #0x34
EAD4 31 10 FF            STA 0x10FF
EAD7 30 56               LDA #0x56
EAD9 31 11 00            STA 0x1100
EADC 30 78               LDA #0x78
EADE 31 11 01            STA 0x1101
EAE1 04 00 00            LDX #0x0000 ; Point to LSB of base address   
EAE4 1C 10 FE            LDA (0x10FE,X)
EAE7 2D 12               CMPA #0x12
EAE9 2B F8 00            JNE FAIL
EAEC 05                  INCX
EAED 1C 10 FE            LDA (0x10FE,X)
EAF0 2D 34               CMPA #0x34
EAF2 2B F8 00            JNE FAIL
EAF5 05                  INCX
EAF6 1C 10 FE            LDA (0x10FE,X)
EAF9 2D 56               CMPA #0x56
EAFB 2B F8 00            JNE FAIL
EAFE 05                  INCX
EAFF 1C 10 FE            LDA (0x10FE,X)
EB02 2D 78               CMPA #0x78
EB04 2B F8 00            JNE FAIL 
                         ; Finally test using a fixed indexed register with variable offset
                         ; storing data at 0x1234 onwards
EB07 30 12               LDA #0x12
EB09 31 12 34            STA 0x1234
EB0C 30 34               LDA #0x34
EB0E 31 12 35            STA 0x1235
EB11 30 56               LDA #0x56
EB13 31 12 36            STA 0x1236
EB16 30 78               LDA #0x78
EB18 31 12 37            STA 0x1237
EB1B 04 12 34            LDX #0x1234 ; Point to base address
EB1E 1C 00 00            LDA (0x0000,X)
EB21 2D 12               CMPA #0x12
EB23 2B F8 00            JNE FAIL
EB26 1C 00 01            LDA (0x0001,X)
EB29 2D 34               CMPA #0x34
EB2B 2B F8 00            JNE FAIL
EB2E 1C 00 02            LDA (0x0002,X)
EB31 2D 56               CMPA #0x56
EB33 2B F8 00            JNE FAIL
EB36 1C 00 03            LDA (0x0003,X)
EB39 2D 78               CMPA #0x78
EB3B 2B F8 00            JNE FAIL
                         ; Test using a fixed index register with carry to MSB
EB3E 30 9A               LDA #0x9A
EB40 31 12 FE            STA 0x12FE
EB43 30 BC               LDA #0xBC   
EB45 31 12 FF            STA 0x12FF
EB48 30 DE               LDA #0xDE
EB4A 31 13 00            STA 0x1300
EB4D 30 F0               LDA #0xF0
EB4F 31 13 01            STA 0x1301
EB52 04 01 FE            LDX #0x01FE ; Point to base address
EB55 1C 11 00            LDA (0x1100,X)
EB58 2D 9A               CMPA #0x9A
EB5A 2B F8 00            JNE FAIL
EB5D 1C 11 01            LDA (0x1101,X)
EB60 2D BC               CMPA #0xBC
EB62 2B F8 00            JNE FAIL
EB65 1C 11 02            LDA (0x1102,X)
EB68 2D DE               CMPA #0xDE
EB6A 2B F8 00            JNE FAIL
EB6D 1C 11 03            LDA (0x1103,X)
EB70 2D F0               CMPA #0xF0
EB72 2B F8 00            JNE FAIL
                         ; Test using symbolic with fixed index register to 0
EB75 30 DE               LDA #0xDE
EB77 31 00 00            STA 0x0000
EB7A 30 AD               LDA #0xAD
EB7C 31 00 01            STA 0x0001
EB7F 30 BE               LDA #0xBE
EB81 31 00 02            STA 0x0002
EB84 30 EF               LDA #0xEF
EB86 31 00 03            STA 0x0003
EB89 04 00 00            LDX #0x0000 ; Clear index
EB8C 1C 00 00            LDA (?b15,X)
EB8F 2D DE               CMPA #0xDE
EB91 2B F8 00            JNE FAIL
EB94 1C 00 01            LDA (?b14,X)
EB97 2D AD               CMPA #0xAD
EB99 2B F8 00            JNE FAIL
EB9C 1C 00 02            LDA (?b13,X)
EB9F 2D BE               CMPA #0xBE
EBA1 2B F8 00            JNE FAIL
EBA4 1C 00 03            LDA (?b12,X)
EBA7 2D EF               CMPA #0xEF
EBA9 2B F8 00            JNE FAIL
                         ; Test using symbolic and incrementing index
EBAC 30 CA               LDA #0xCA   ; ?b7      EQU 0x0008
EBAE 31 00 08            STA 0x0008
EBB1 30 FE               LDA #0xFE
EBB3 31 00 09            STA 0x0009
EBB6 30 55               LDA #0x55
EBB8 31 00 0A            STA 0x000A
EBBB 30 AA               LDA #0xAA
EBBD 31 00 0B            STA 0x000B
EBC0 04 00 00            LDX #0x0000 ; Clear index
EBC3 1C 00 08            LDA (?b7,X)
EBC6 2D CA               CMPA #0xCA
EBC8 2B F8 00            JNE FAIL
EBCB 05                  INCX
EBCC 1C 00 08            LDA (?b7,X)
EBCF 2D FE               CMPA #0xFE
EBD1 2B F8 00            JNE FAIL
EBD4 05                  INCX
EBD5 1C 00 08            LDA (?b7,X)
EBD8 2D 55               CMPA #0x55
EBDA 2B F8 00            JNE FAIL
EBDD 05                  INCX
EBDE 1C 00 08            LDA (?b7,X)
EBE1 2D AA               CMPA #0xAA
EBE3 2B F8 00            JNE FAIL              
                         ; Test using symbolic and incrementing index with a carry
EBE6 30 12               LDA #0x12   ; ?b0      EQU 0x000F
EBE8 31 16 FE            STA 0x16FE
EBEB 30 34               LDA #0x34
EBED 31 16 FF            STA 0x16FF
EBF0 30 56               LDA #0x56
EBF2 31 17 00            STA 0x1700
EBF5 30 78               LDA #0x78
EBF7 31 17 01            STA 0x1701
EBFA 04 16 EF            LDX #0x16EF ; Set base index
EBFD 1C 00 0F            LDA (?b0,X)
EC00 2D 12               CMPA #0x12
EC02 2B F8 00            JNE FAIL              
EC05 05                  INCX
EC06 1C 00 0F            LDA (?b0,X)
EC09 2D 34               CMPA #0x34
EC0B 2B F8 00            JNE FAIL              
EC0E 05                  INCX        ; carry on MSB
EC0F 1C 00 0F            LDA (?b0,X)
EC12 2D 56               CMPA #0x56
EC14 2B F8 00            JNE FAIL              
EC17 05                  INCX
EC18 1C 00 0F            LDA (?b0,X)
EC1B 2D 78               CMPA #0x78
EC1D 2B F8 00            JNE FAIL              
                         ; --------------------------------------------------------------------
                         ; OP.1D STA (****H,X)
                         ; STA indexed indirect addressing
                         ; --------------------------------------------------------------------
EC20 30 1D      TSTOP1D  LDA #0x1D
EC22 19                  NOTA
EC23 31 C0 00            STA LEDPORT    ; Output to LED port
                         ;Store a few bytes in RAM using indexed indirect addressing
                         ;test with base address not requiring a carry to MSB
                         ;by incrementing X from 0x0000 upwards
EC26 30 55               LDA #0x55      ; store data at 0x0000 onwards
EC28 04 00 00            LDX #0x0000
EC2B 1D 00 00            STA (0x0000,X)
EC2E 30 AA               LDA #0xAA
EC30 05                  INCX
EC31 1D 00 00            STA (0x0000,X)
EC34 30 BE               LDA #0xBE
EC36 05                  INCX
EC37 1D 00 00            STA (0x0000,X)
EC3A 04 00 00            LDX #0x0000    ; Now read back the stored data
EC3D 0A                  LDA (X)
EC3E 2D 55               CMPA #0x55
EC40 2B F8 00            JNE FAIL
EC43 05                  INCX
EC44 0A                  LDA (X)
EC45 2D AA               CMPA #0xAA
EC47 2B F8 00            JNE FAIL 
EC4A 05                  INCX
EC4B 0A                  LDA (X) 
EC4C 2D BE               CMPA #0xBE
EC4E 2B F8 00            JNE FAIL
                         ; Now test with a base address requiring a carry to MSB
                         ; by initializing X to 0x10FE and incrementing storing data
EC51 30 12               LDA #0x12
EC53 04 10 FE            LDX #0x10FE
EC56 1D 00 00            STA (0x0000,X)
EC59 30 34               LDA #0x34
EC5B 05                  INCX
EC5C 1D 00 00            STA (0x0000,X)
EC5F 30 56               LDA #0x56
EC61 05                  INCX
EC62 1D 00 00            STA (0x0000,X)
EC65 30 78               LDA #0x78
EC67 05                  INCX
EC68 1D 00 00            STA (0x0000,X)
EC6B 04 10 FE            LDX #0x10FE ; Initialize X to base address
EC6E 0A                  LDA (X)
EC6F 2D 12               CMPA #0x12
EC71 2B F8 00            JNE FAIL
EC74 05                  INCX
EC75 0A                  LDA (X)
EC76 2D 34               CMPA #0x34
EC78 2B F8 00            JNE FAIL
EC7B 05                  INCX
EC7C 0A                  LDA (X)
EC7D 2D 56               CMPA #0x56
EC7F 2B F8 00            JNE FAIL
EC82 05                  INCX
EC83 0A                  LDA (X)
EC84 2D 78               CMPA #0x78
EC86 2B F8 00            JNE FAIL
                         ; Test using a fixed indexed register with variable offset
                         ; storing data at 0x1234 onwards
EC89 30 12               LDA #0x12
EC8B 04 12 34            LDX #0x1234
EC8E 1D 00 00            STA (0x0000,X)
EC91 30 34               LDA #0x34
EC93 1D 00 01            STA (0x0001,X)
EC96 30 56               LDA #0x56
EC98 1D 00 02            STA (0x0002,X)
EC9B 30 78               LDA #0x78
EC9D 1D 00 03            STA (0x0003,X)
ECA0 04 12 34            LDX #0x1234 ; Point to base address
ECA3 0A                  LDA (X)
ECA4 2D 12               CMPA #0x12
ECA6 2B F8 00            JNE FAIL
ECA9 1C 00 01            LDA (0x0001,X)
ECAC 2D 34               CMPA #0x34
ECAE 2B F8 00            JNE FAIL
ECB1 1C 00 02            LDA (0x0002,X)
ECB4 2D 56               CMPA #0x56
ECB6 2B F8 00            JNE FAIL
ECB9 1C 00 03            LDA (0x0003,X)
ECBC 2D 78               CMPA #0x78
ECBE 2B F8 00            JNE FAIL
                         ; Test using a fixed index register with carry to MSB
ECC1 30 9A               LDA #0x9A
ECC3 04 14 FE            LDX #0x14FE
ECC6 1D 00 00            STA (0x0000,X)
ECC9 30 BC               LDA #0xBC
ECCB 1D 00 01            STA (0x0001,X)
ECCE 30 DE               LDA #0xDE
ECD0 1D 00 02            STA (0x0002,X)
ECD3 30 F0               LDA #0xF0
ECD5 1D 00 03            STA (0x0003,X)
ECD8 04 14 FE            LDX #0x14FE ; Point to base address
ECDB 0A                  LDA (X)
ECDC 2D 9A               CMPA #0x9A
ECDE 2B F8 00            JNE FAIL
ECE1 05                  INCX
ECE2 0A                  LDA (X)
ECE3 2D BC               CMPA #0xBC
ECE5 2B F8 00            JNE FAIL
ECE8 05                  INCX
ECE9 0A                  LDA (X)
ECEA 2D DE               CMPA #0xDE
ECEC 2B F8 00            JNE FAIL
ECEF 05                  INCX
ECF0 0A                  LDA (X)
ECF1 2D F0               CMPA #0xF0
ECF3 2B F8 00            JNE FAIL
                         ; Test with carry to MSB on index and base address
ECF6 30 45               LDA #0x45
ECF8 04 02 FE            LDX #0x02FE
ECFB 1D 11 00            STA (0x1100,X)
ECFE 30 67               LDA #0x67
ED00 1D 11 01            STA (0x1101,X)
ED03 30 89               LDA #0x89
ED05 1D 11 02            STA (0x1102,X)
ED08 30 AB               LDA #0xAB
ED0A 1D 11 03            STA (0x1103,X)
ED0D 04 01 FE            LDX #0x01FE ; Point to base address
ED10 1C 12 00            LDA (0x1200,X)
ED13 2D 45               CMPA #0x45
ED15 2B F8 00            JNE FAIL
ED18 05                  INCX
ED19 1C 12 00            LDA (0x1200,X)
ED1C 2D 67               CMPA #0x67
ED1E 2B F8 00            JNE FAIL
ED21 05                  INCX
ED22 1C 12 00            LDA (0x1200,X)
ED25 2D 89               CMPA #0x89
ED27 2B F8 00            JNE FAIL
ED2A 05                  INCX
ED2B 1C 12 00            LDA (0x1200,X)
ED2E 2D AB               CMPA #0xAB
ED30 2B F8 00            JNE FAIL
                         ; test using symbolic with fixed index register to 0
ED33 04 00 00            LDX #0x0000 ; Clear index
ED36 30 DE               LDA #0xDE
ED38 1D 00 05            STA (?b10,X)
ED3B 30 AD               LDA #0xAD
ED3D 1D 00 06            STA (?b9,X)
ED40 30 BE               LDA #0xBE
ED42 1D 00 07            STA (?b8,X)   
ED45 30 EF               LDA #0xEF
ED47 1D 00 08            STA (?b7,X)
ED4A 2A 00 05            LDA 0x0005
ED4D 2D DE               CMPA #0xDE
ED4F 2B F8 00            JNE FAIL
ED52 2A 00 06            LDA 0x0006
ED55 2D AD               CMPA #0xAD
ED57 2B F8 00            JNE FAIL
ED5A 2A 00 07            LDA 0x0007
ED5D 2D BE               CMPA #0xBE
ED5F 2B F8 00            JNE FAIL
ED62 2A 00 08            LDA 0x0008
ED65 2D EF               CMPA #0xEF
ED67 2B F8 00            JNE FAIL
                         ; test using symbolic and incrementing index
ED6A 04 00 00            LDX #0x0000 ; Clear index
ED6D 30 CA               LDA #0xCA   
ED6F 1D 00 0F            STA (?b0,X) ; ?b0      EQU 0x000F
ED72 05                  INCX
ED73 30 FE               LDA #0xFE
ED75 1D 00 0F            STA (?b0,X)
ED78 05                  INCX 
ED79 30 55               LDA #0x55
ED7B 1D 00 0F            STA (?b0,X)
ED7E 05                  INCX
ED7F 30 AA               LDA #0xAA
ED81 1D 00 0F            STA (?b0,X)
ED84 2A 00 0F            LDA 0x000F
ED87 2D CA               CMPA #0xCA
ED89 2B F8 00            JNE FAIL
ED8C 2A 00 10            LDA 0x0010
ED8F 2D FE               CMPA #0xFE
ED91 2B F8 00            JNE FAIL
ED94 2A 00 11            LDA 0x0011
ED97 2D 55               CMPA #0x55
ED99 2B F8 00            JNE FAIL
ED9C 2A 00 12            LDA 0x0012
ED9F 2D AA               CMPA #0xAA
EDA1 2B F8 00            JNE FAIL         
                         ; Test using symbolic and incrementing index with a carry
EDA4 04 14 EF            LDX #0x14EF ; Set base index
EDA7 30 12               LDA #0x12
EDA9 1D 00 0F            STA (?b0,X) ; 0x14FE
EDAC 05                  INCX
EDAD 30 34               LDA #0x34
EDAF 1D 00 0F            STA (?b0,X) ; 0x14FF
EDB2 05                  INCX
EDB3 30 56               LDA #0x56
EDB5 1D 00 0F            STA (?b0,X) ; 0x1500
EDB8 05                  INCX
EDB9 30 78               LDA #0x78
EDBB 1D 00 0F            STA (?b0,X) ; 0x1501
EDBE 2A 14 FE            LDA 0x14FE
EDC1 2D 12               CMPA #0x12
EDC3 2B F8 00            JNE FAIL
EDC6 2A 14 FF            LDA 0x14FF
EDC9 2D 34               CMPA #0x34
EDCB 2B F8 00            JNE FAIL
EDCE 2A 15 00            LDA 0x1500
EDD1 2D 56               CMPA #0x56
EDD3 2B F8 00            JNE FAIL
EDD6 2A 15 01            LDA 0x1501
EDD9 2D 78               CMPA #0x78
EDDB 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.1E CLRX
                         ; CLEAR X REGISTER
                         ; --------------------------------------------------------------------
EDDE 30 1E      TSTOP1E  LDA #0x1E
EDE0 19                  NOTA
EDE1 31 C0 00            STA LEDPORT ; Output to LED port
EDE4 30 00               LDA #0x00   ; Clear E equal flag
EDE6 31 1F FA            STA 0x1FFA
EDE9 04 FF FF            LDX #0xFFFF ; Load X with non zero value
EDEC 1E                  CLRX
EDED 2A 1F F3            LDA 0x1FF3  ; Read X MSB
EDF0 2D 00               CMPA #0x00
EDF2 2B F8 00            JNE FAIL
EDF5 2A 1F F4            LDA 0x1FF4  ; Read X LSB
EDF8 2D 00               CMPA #0x00
EDFA 2B F8 00            JNE FAIL
EDFD 2A 1F FA            LDA 0x1FFA  ; Read E flag and check it is set
EE00 2D 01               CMPA #0x01
EE02 2B F8 00            JNE FAIL
EE05 30 01               LDA #0x01   ; Set E equal flag
EE07 31 1F FA            STA 0x1FFA
EE0A 04 12 34            LDX #0x1234 ; Load X with non zero value
EE0D 1E                  CLRX
EE0E 2A 1F F3            LDA 0x1FF3  ; Read X MSB
EE11 2D 00               CMPA #0x00
EE13 2B F8 00            JNE FAIL
EE16 2A 1F F4            LDA 0x1FF4  ; Read X LSB
EE19 2D 00               CMPA #0x00
EE1B 2B F8 00            JNE FAIL
EE1E 2A 1F FA            LDA 0x1FFA  ; Read E flag and check it is set
EE21 2D 01               CMPA #0x01  
EE23 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.29 ADDA 0x****  
                         ; ADD A WITH BYTE AT ADDRESS, C UPDATE
                         ; --------------------------------------------------------------------
EE26 30 29      TSTOP29  LDA #0x29
EE28 19                  NOTA
EE29 31 C0 00            STA LEDPORT ; Output to LED port
EE2C 30 5F               LDA #0x5F   ; Store a value in RAM
EE2E 31 01 23            STA 0x0123   
EE31 30 63               LDA #0x63
EE33 29 01 23            ADDA 0x0123 ; Add to A the byte at address location
EE36 2D C2               CMPA #0xC2  ; Check the sum
EE38 2B F8 00            JNE FAIL    ; Jump if result not good
EE3B 2A 1F FB            LDA CARRY   ; Read the Carry Status
EE3E 2D 00               CMPA #0x00  ; No carry expected then C should be '0'
EE40 2B F8 00            JNE FAIL    ; Error if carry is set

EE43 30 AC               LDA #0xAC   ; Store another value in RAM
EE45 31 10 56            STA 0x1056   
EE48 30 D9               LDA #0xD9
EE4A 29 10 56            ADDA 0x1056 ; Add to A the byte at address location
EE4D 2D 85               CMPA #0x85  ; Check the sum LSB
EE4F 2B F8 00            JNE FAIL    ; Jump if result not as expected
EE52 2A 1F FB            LDA CARRY   ; Read the Carry Status
EE55 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
EE57 2B F8 00            JNE FAIL    ; Error if different
                         ; --------------------------------------------------------------------
                         ; OP.2A LDA 0x****  
                         ; LOAD A WITH BYTE AT ADDRESS (Direct Addressing)
                         ; --------------------------------------------------------------------
EE5A 30 2A      TSTOP2A  LDA #0x2A
EE5C 19                  NOTA
EE5D 31 C0 00            STA LEDPORT ; Output to LED port
EE60 30 AA               LDA #0xAA   ; Load immediate in register A
EE62 2D AA               CMPA #0xAA
EE64 2B F8 00            JNE FAIL
EE67 30 01               LDA #0x01
EE69 2D 01               CMPA #0x01
EE6B 2B F8 00            JNE FAIL
EE6E 30 02               LDA #0x02
EE70 2D 02               CMPA #0x02
EE72 2B F8 00            JNE FAIL
EE75 30 04               LDA #0x04
EE77 2D 04               CMPA #0x04
EE79 2B F8 00            JNE FAIL
EE7C 30 08               LDA #0x08
EE7E 2D 08               CMPA #0x08
EE80 2B F8 00            JNE FAIL
EE83 30 10               LDA #0x10
EE85 2D 10               CMPA #0x10
EE87 2B F8 00            JNE FAIL
EE8A 30 20               LDA #0x20
EE8C 2D 20               CMPA #0x20
EE8E 2B F8 00            JNE FAIL
EE91 30 40               LDA #0x40
EE93 2D 40               CMPA #0x40
EE95 2B F8 00            JNE FAIL
EE98 30 80               LDA #0x80
EE9A 2D 80               CMPA #0x80
EE9C 2B F8 00            JNE FAIL
EE9F 30 55               LDA #0x55
EEA1 2D 55               CMPA #0x55
EEA3 2B F8 00            JNE FAIL
EEA6 30 FF               LDA #0xFF
EEA8 2D FF               CMPA #0xFF
EEAA 2B F8 00            JNE FAIL
                         ; Now test symbolic with positive offset
EEAD 2A F6 65            LDA MSGTXT1
EEB0 2D 31               CMPA #0x31     ; '1'
EEB2 2B F8 00            JNE FAIL
EEB5 2A F6 66            LDA MSGTXT1+1
EEB8 2D 32               CMPA #0x32     ; '2'
EEBA 2B F8 00            JNE FAIL
EEBD 2A F6 67            LDA MSGTXT1+2
EEC0 2D 33               CMPA #0x33     ; '3'
EEC2 2B F8 00            JNE FAIL
EEC5 2A F6 68            LDA MSGTXT1+3
EEC8 2D 41               CMPA #0x41     ; 'A'
EECA 2B F8 00            JNE FAIL
EECD 2A F6 69            LDA MSGTXT1+4
EED0 2D 42               CMPA #0x42     ; 'B'
EED2 2B F8 00            JNE FAIL
EED5 2A F6 6A            LDA MSGTXT1+5
EED8 2D 43               CMPA #0x43     ; 'C'
EEDA 2B F8 00            JNE FAIL
EEDD 2A F6 6B            LDA MSGTXT1+6
EEE0 2D 00               CMPA #0x00     ; null terminator
EEE2 2B F8 00            JNE FAIL
EEE5 2A F6 6F            LDA MSGTXT1+10
EEE8 2D 6C               CMPA #0x6C
EEEA 2B F8 00            JNE FAIL
EEED 2A F6 70            LDA MSGTXT1+11
EEF0 2D 6F               CMPA #0x6F
EEF2 2B F8 00            JNE FAIL
                         ; Now test symbolic with negative offset
EEF5 2A F6 77            LDA MSGTXT3
EEF8 2D 54               CMPA #0x54     ; 'T'
EEFA 2B F8 00            JNE FAIL
EEFD 2A F6 76            LDA MSGTXT3-1
EF00 2D 00               CMPA #0x00     ; null terminator
EF02 2B F8 00            JNE FAIL
EF05 2A F6 75            LDA MSGTXT3-2
EF08 2D 64               CMPA #0x64     ; 'd'
EF0A 2B F8 00            JNE FAIL
EF0D 2A F6 74            LDA MSGTXT3-3
EF10 2D 72               CMPA #0x72     ; 'l'
EF12 2B F8 00            JNE FAIL
EF15 2A F6 6D            LDA MSGTXT3-10
EF18 2D 65               CMPA #0x65
EF1A 2B F8 00            JNE FAIL
EF1D 2A F6 6C            LDA MSGTXT3-11
EF20 2D 48               CMPA #0x48
EF22 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.2B JNE 0x****  
                         ; JUMP IF E=0
                         ; Only a partial validation because i do not have symbolic address
                         ; processing in the assembler program.
                         ; --------------------------------------------------------------------
EF25 30 2B      TSTOP2B  LDA #0x2B
EF27 19                  NOTA
EF28 31 C0 00            STA LEDPORT ; Output to LED port
EF2B 30 6D               LDA #0x6D   ; Load a value in A
EF2D 2D 6D               CMPA #0x6D  ; Compare with the same value
EF2F 2B F8 00            JNE FAIL    ; Error if values are different
EF32 30 10               LDA #0x10
EF34 2D 10               CMPA #0x10
EF36 2B F8 00            JNE FAIL
EF39 30 01               LDA #0x01
EF3B 2D 01               CMPA #0x01
EF3D 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.2C JEQ 0x****
                         ; JUMP IF E=1
                         ; --------------------------------------------------------------------
EF40 30 2C      TST2C    LDA #0x2C
EF42 19                  NOTA
EF43 31 C0 00            STA LEDPORT ; Output to LED port
EF46 30 7A               LDA #0x7A   ; Load a value in A
EF48 2D 28               CMPA #0x28  ; Compare with a different value
EF4A 2C F8 00            JEQ FAIL    ; If appear identical then it's and error
EF4D 30 FE               LDA #0xFE   ; Again with adifference 
EF4F 2D FF               CMPA #0xFF
EF51 2C F8 00            JEQ FAIL 
EF54 30 01               LDA #0x01   ; Another with difference
EF56 2D 10               CMPA #0x10
EF58 2C F8 00            JEQ FAIL
EF5B 30 AB               LDA #0xAB   ; Now compare when values are identical
EF5D 2D AB               CMPA #0xAB
EF5F 2C EF 65            JEQ TST2C_1 ; Testing if equal?
EF62 32 F8 00            JMP FAIL    ; Result say both are not equal then it's a failure
EF65 30 00      TST2C_1  LDA #0x00   ; Result say the values are identical so we are passing
EF67 2D 00               CMPA #0x00
EF69 2C EF 6F            JEQ TST2C_2 ; Testing if equal?
EF6C 32 F8 00            JMP FAIL    ; if different then it's a failure
EF6F 30 01      TST2C_2  LDA #0x01
EF71 2D 01               CMPA #0x01
EF73 2C EF 79            JEQ TST2C_3 ; Testing if equal?
EF76 32 F8 00            JMP FAIL    ; if different then it's a failure
EF79 30 02      TST2C_3  LDA #0x02
EF7B 2D 02               CMPA #0x02
EF7D 2C EF 83            JEQ TST2C_4 ; Testing if equal?
EF80 32 F8 00            JMP FAIL    ; if different then it's a failure
EF83 30 04      TST2C_4  LDA #0x04
EF85 2D 04               CMPA #0x04
EF87 2C EF 8D            JEQ TST2C_5 ; Testing if equal?
EF8A 32 F8 00            JMP FAIL    ; if different then it's a failure
EF8D 30 08      TST2C_5  LDA #0x08
EF8F 2D 08               CMPA #0x08
EF91 2C EF 97            JEQ TST2C_6 ; Testing if equal?
EF94 32 F8 00            JMP FAIL    ; if different then it's a failure
EF97 30 10      TST2C_6  LDA #0x10
EF99 2D 10               CMPA #0x10
EF9B 2C EF A1            JEQ TST2C_7 ; Testing if equal?
EF9E 32 F8 00            JMP FAIL    ; if different then it's a failure
EFA1 30 20      TST2C_7  LDA #0x20
EFA3 2D 20               CMPA #0x20
EFA5 2C EF AB            JEQ TST2C_8 ; Testing if equal?
EFA8 32 F8 00            JMP FAIL    ; if different then it's a failure         
EFAB 30 40      TST2C_8  LDA #0x40
EFAD 2D 40               CMPA #0x40
EFAF 2C EF B5            JEQ TST2C_9 ; Testing if equal?
EFB2 32 F8 00            JMP FAIL    ; if different then it's a failure         
EFB5 30 80      TST2C_9  LDA #0x80
EFB7 2D 80               CMPA #0x80
EFB9 2C EF BF            JEQ TST2C_10 ; Testing if equal?
EFBC 32 F8 00            JMP FAIL    ; if different then it's a failure         
EFBF 09         TST2C_10 NOP
                         ; --------------------------------------------------------------------
                         ; OP.2D CMPA #0x**
                         ; COMPARE A WITH IMMEDIATE VALUE    EQUAL STATUS BIT (E) UPDATED
                         ; --------------------------------------------------------------------
EFC0 30 2D      TSTOP2D  LDA #0x2D
EFC2 19                  NOTA
EFC3 31 C0 00            STA LEDPORT ; Output to LED port
EFC6 30 12               LDA #0x12   ; Load a value in A
EFC8 2D 12               CMPA #0x12  ; Compare with identical value
EFCA 2A 1F FA            LDA EQUAL   ; Inspect EQUAL STATUS 
EFCD 2D 01               CMPA #0x01  ; Verify bit<0> E = '1' and all others bits <7:1> are '0'    
EFCF 2B F8 00            JNE FAIL    ; If different then it's and error
EFD2 30 AA               LDA #0xAA
EFD4 2D 55               CMPA #0x55  ; Compare with a different value
EFD6 2A 1F FA            LDA EQUAL   ; Inspect EQUAL STATUS
EFD9 2D 00               CMPA #0x00  ; Verify bit<0> E = '0' and all others bits <7:1> are '0'    
EFDB 2B F8 00            JNE FAIL    ; If different then it's and error
                         ; --------------------------------------------------------------------
                         ; OP.2E ADCA #0x**
                         ; REG A = REG A + IMMEDIATE BYTE + CARRY (C)   
                         ; CARRY STATUS (C) IS UPDATED
                         ; --------------------------------------------------------------------
EFDE 30 2E      TSTOP2E  LDA #0x2E
EFE0 19                  NOTA
EFE1 31 C0 00            STA LEDPORT ; Output to LED port
EFE4 30 00               LDA #0x00   ; Clear CARRY (C)
EFE6 31 1F FB            STA CARRY      
EFE9 30 45               LDA #0x45
EFEB 2E 5B               ADCA #0x5B
EFED 2D A0               CMPA #0xA0  ; Verify summ
EFEF 2B F8 00            JNE FAIL
EFF2 2A 1F FB            LDA CARRY   ; Check carry
EFF5 2D 00               CMPA #0x00  ; Should be clear
EFF7 2B F8 00            JNE FAIL

EFFA 30 01               LDA #0x01   ; Set CARRY (C)
EFFC 31 1F FB            STA CARRY
EFFF 30 56               LDA #0x56
F001 2E 6D               ADCA #0x6D
F003 2D C4               CMPA #0xC4   ; Verify summ
F005 2B F8 00            JNE FAIL
F008 2A 1F FB            LDA CARRY   ; Check carry
F00B 2D 00               CMPA #0x00  ; Should be clear
F00D 2B F8 00            JNE FAIL

F010 30 00               LDA #0x00   ; Clear CARRY (C)
F012 31 1F FB            STA CARRY
F015 30 7F               LDA #0x7F
F017 2E DE               ADCA #0xDE
F019 2D 5D               CMPA #0x5D  ; Verify summ
F01B 2B F8 00            JNE FAIL
F01E 2A 1F FB            LDA CARRY   ; Check carry
F021 2D 01               CMPA #0x01  ; Should be set
F023 2B F8 00            JNE FAIL

F026 30 01               LDA #0x01   ; Set CARRY (C)
F028 31 1F FB            STA CARRY
F02B 30 FF               LDA #0xFF
F02D 2E FF               ADCA #0xFF
F02F 2D FF               CMPA #0xFF  ; Verify summ
F031 2B F8 00            JNE FAIL
F034 2A 1F FB            LDA CARRY   ; Check carry
F037 2D 01               CMPA #0x01  ; Should be set
F039 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.2F ADDA #0x**
                         ; ACCA+M>ACCA     C UPDATED
                         ; --------------------------------------------------------------------
F03C 30 2F      TSTOP2F  LDA #0x2F
F03E 19                  NOTA
F03F 31 C0 00            STA LEDPORT ; Output to LED port
F042 30 23               LDA #0x23
F044 2F 45               ADDA #0x45
F046 2D 68               CMPA #0x68
F048 2B F8 00            JNE FAIL
F04B 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
F04E 2D 00               CMPA #0x00  ; Expecting C=0
F050 2B F8 00            JNE FAIL
F053 30 8A               LDA #0x8A
F055 2F BD               ADDA #0xBD
F057 2D 47               CMPA #0x47   
F059 2B F8 00            JNE FAIL
F05C 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
F05F 2D 01               CMPA #0x01  ; Expecting C=1
F061 2B F8 00            JNE FAIL
F064 30 01               LDA #0x01
F066 2F 02               ADDA #0x02
F068 2D 03               CMPA #0x03
F06A 2B F8 00            JNE FAIL
F06D 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
F070 2D 00               CMPA #0x00  ; Expecting C=0
F072 2B F8 00            JNE FAIL
F075 30 FF               LDA #0xFF
F077 2F FF               ADDA #0xFF
F079 2D FE               CMPA #0xFE
F07B 2B F8 00            JNE FAIL
F07E 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
F081 2D 01               CMPA #0x01   ; Expecting C=1
F083 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.30 LDA #0x**  
                         ; LOAD IMMEDIATE VALUE IN REGISTER A
                         ; --------------------------------------------------------------------
F086 30 30      TSTOP30  LDA #0x30
F088 19                  NOTA
F089 31 C0 00            STA LEDPORT ; Output to LED port
F08C 30 00               LDA #0x00
F08E 2D 00               CMPA #0x00
F090 2B F8 00            JNE FAIL
F093 30 01               LDA #0x01
F095 2D 01               CMPA #0x01
F097 2B F8 00            JNE FAIL
F09A 30 02               LDA #0x02
F09C 2D 02               CMPA #0x02
F09E 2B F8 00            JNE FAIL
F0A1 30 04               LDA #0x04
F0A3 2D 04               CMPA #0x04
F0A5 2B F8 00            JNE FAIL
F0A8 30 08               LDA #0x08
F0AA 2D 08               CMPA #0x08
F0AC 2B F8 00            JNE FAIL
F0AF 30 10               LDA #0x10
F0B1 2D 10               CMPA #0x10
F0B3 2B F8 00            JNE FAIL
F0B6 30 20               LDA #0x20
F0B8 2D 20               CMPA #0x20
F0BA 2B F8 00            JNE FAIL
F0BD 30 40               LDA #0x40
F0BF 2D 40               CMPA #0x40
F0C1 2B F8 00            JNE FAIL
F0C4 30 80               LDA #0x80
F0C6 2D 80               CMPA #0x80
F0C8 2B F8 00            JNE FAIL
F0CB 30 55               LDA #0x55
F0CD 2D 55               CMPA #0x55
F0CF 2B F8 00            JNE FAIL
F0D2 30 AA               LDA #0xAA
F0D4 2D AA               CMPA #0xAA
F0D6 2B F8 00            JNE FAIL
F0D9 30 FF               LDA #0xFF
F0DB 2D FF               CMPA #0xFF
F0DD 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.31 STA 0x**** 
                         ; STORE REG.A TO ADDRESSE
                         ; --------------------------------------------------------------------
F0E0 30 31      TSTOP31  LDA #0x31
F0E2 19                  NOTA
F0E3 31 C0 00            STA LEDPORT ; Output to LED port
F0E6 30 12               LDA #0x12   ; Write to RAM
F0E8 31 00 00            STA 0x0000
F0EB 30 23               LDA #0x23
F0ED 31 00 01            STA 0x0001
F0F0 30 34               LDA #0x34
F0F2 31 00 02            STA 0x0002
F0F5 30 45               LDA #0x45
F0F7 31 00 04            STA 0x0004
F0FA 30 56               LDA #0x56
F0FC 31 00 08            STA 0x0008
F0FF 30 67               LDA #0x67
F101 31 00 10            STA 0x0010
F104 30 78               LDA #0x78
F106 31 00 20            STA 0x0020
F109 30 89               LDA #0x89
F10B 31 00 40            STA 0x0040
F10E 30 AB               LDA #0xAB
F110 31 00 80            STA 0x0080
F113 30 BC               LDA #0xBC
F115 31 01 00            STA 0x0100
F118 30 CD               LDA #0xCD
F11A 31 02 00            STA 0x0200
F11D 30 DE               LDA #0xDE
F11F 31 04 00            STA 0x0400
F122 30 22               LDA #0x22
F124 31 08 00            STA 0x0800
F127 30 33               LDA #0x33
F129 31 10 00            STA 0x1000
F12C 30 44               LDA #0x44
F12E 31 17 00            STA 0x1700
F131 2A 00 00            LDA 0x0000  ; Read from RAM and compare
F134 2D 12               CMPA #0x12
F136 2B F8 00            JNE FAIL
F139 2A 00 01            LDA 0x0001
F13C 2D 23               CMPA #0x23
F13E 2B F8 00            JNE FAIL
F141 2A 00 02            LDA 0x0002
F144 2D 34               CMPA #0x34
F146 2B F8 00            JNE FAIL
F149 2A 00 04            LDA 0x0004
F14C 2D 45               CMPA #0x45
F14E 2B F8 00            JNE FAIL
F151 2A 00 08            LDA 0x0008
F154 2D 56               CMPA #0x56
F156 2B F8 00            JNE FAIL
F159 2A 00 10            LDA 0x0010
F15C 2D 67               CMPA #0x67
F15E 2B F8 00            JNE FAIL
F161 2A 00 20            LDA 0x0020
F164 2D 78               CMPA #0x78
F166 2B F8 00            JNE FAIL
F169 2A 00 40            LDA 0x0040
F16C 2D 89               CMPA #0x89
F16E 2B F8 00            JNE FAIL
F171 2A 00 80            LDA 0x0080
F174 2D AB               CMPA #0xAB
F176 2B F8 00            JNE FAIL
F179 2A 01 00            LDA 0x0100
F17C 2D BC               CMPA #0xBC
F17E 2B F8 00            JNE FAIL
F181 2A 02 00            LDA 0x0200
F184 2D CD               CMPA #0xCD
F186 2B F8 00            JNE FAIL
F189 2A 04 00            LDA 0x0400
F18C 2D DE               CMPA #0xDE
F18E 2B F8 00            JNE FAIL
F191 2A 08 00            LDA 0x0800
F194 2D 22               CMPA #0x22
F196 2B F8 00            JNE FAIL
F199 2A 10 00            LDA 0x1000
F19C 2D 33               CMPA #0x33
F19E 2B F8 00            JNE FAIL
F1A1 2A 17 00            LDA 0x1700
F1A4 2D 44               CMPA #0x44
F1A6 2B F8 00            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.32 JMP 0x**** 
                         ; JUMP INCONDITIONAL TO ADDRESS
                         ; --------------------------------------------------------------------
                         ;LDA #0x32
                         ;NOTA
                         ;STA LEDPORT ; Output to LED port

                         ; --------------------------------------------------------------------
                         ; OP.33 ANDA #0x**  REGISTER A AND LOGICAL IMMEDIATE BYTE
                         ; --------------------------------------------------------------------
F1A9 30 33      TSTOP33  LDA #0x33
F1AB 19                  NOTA
F1AC 31 C0 00            STA LEDPORT ; Output to LED port
F1AF 30 FF               LDA #0xFF
F1B1 33 52               ANDA #0x52
F1B3 2D 52               CMPA #0x52
F1B5 2B F8 00            JNE FAIL
F1B8 30 E7               LDA #0xE7
F1BA 33 3C               ANDA #0x3C
F1BC 2D 24               CMPA #0x24
F1BE 2B F8 00            JNE FAIL
F1C1 30 00               LDA #0x00
F1C3 33 00               ANDA #0x00
F1C5 2D 00               CMPA #0x00
F1C7 2B F8 00            JNE FAIL
F1CA 30 FF               LDA #0xFF
F1CC 33 FF               ANDA #0xFF
F1CE 2D FF               CMPA #0xFF
F1D0 2B F8 00            JNE FAIL
F1D3 30 FF               LDA #0xFF
F1D5 33 55               ANDA #0x55
F1D7 2D 55               CMPA #0x55
F1D9 2B F8 00            JNE FAIL
F1DC 30 FF               LDA #0xFF
F1DE 33 00               ANDA #0x00
F1E0 2D 00               CMPA #0x00
F1E2 2B F8 00            JNE FAIL

                         ; --------------------------------------------------------------------
                         ; FIBONACCI TEST
                         ; first method using direct addressing
                         ; --------------------------------------------------------------------         
F1E5 30 40      TSTFB1   LDA #0x40
F1E7 19                  NOTA
F1E8 31 C0 00            STA LEDPORT ; Output to LED port
                                     ;
F1EB 30 00               LDA #0x00   ; Init first number with 00H
F1ED 31 10 00            STA 0x1000
F1F0 30 01               LDA #0x01   ; Init second number with 01H
F1F2 31 10 01            STA 0x1001
F1F5 2A 10 00            LDA 0x1000  ; Load first number in A
F1F8 29 10 01            ADDA 0x1001 ; Add second number to A
F1FB 31 10 02            STA 0x1002  ; Store the summ
F1FE 2D 01               CMPA #0x01  ; HEX   Decimal  Real Value (in 8 bit storage only)
F200 2B F8 00            JNE FAIL    ; x01   1        1

F203 2A 10 01            LDA 0x1001  ; Move second number to the first number
F206 31 10 00            STA 0x1000
F209 2A 10 02            LDA 0x1002  ; Move summ to the second number
F20C 31 10 01            STA 0x1001
F20F 2A 10 00            LDA 0x1000  ; Load first number in A
F212 29 10 01            ADDA 0x1001 ; Add second number to A
F215 31 10 02            STA 0x1002  ; Store the summ
F218 2D 02               CMPA #0x02  ; HEX   Decimal  Real Value
F21A 2B F8 00            JNE FAIL    ; x02   2        2

F21D 2A 10 01            LDA 0x1001  ; Move second number to the first number
F220 31 10 00            STA 0x1000
F223 2A 10 02            LDA 0x1002   ; Move summ to the second number
F226 31 10 01            STA 0x1001
F229 2A 10 00            LDA 0x1000  ; Load first number in A
F22C 29 10 01            ADDA 0x1001 ; Add second number to A
F22F 31 10 02            STA 0x1002  ; Store the summ
F232 2D 03               CMPA #0x03  ; HEX   Decimal  Real Value
F234 2B F8 00            JNE FAIL    ; x03   3        3

F237 2A 10 01            LDA 0x1001  ; Move second number to the first number
F23A 31 10 00            STA 0x1000
F23D 2A 10 02            LDA 0x1002  ; Move summ to the second number
F240 31 10 01            STA 0x1001
F243 2A 10 00            LDA 0x1000  ; Load first number in A
F246 29 10 01            ADDA 0x1001 ; Add second number to A
F249 31 10 02            STA 0x1002  ; Store the summ
F24C 2D 05               CMPA #0x05  ; HEX   Decimal  Real Value
F24E 2B F8 00            JNE FAIL    ; x05   5        5

F251 2A 10 01            LDA 0x1001  ; Move second number to the first number
F254 31 10 00            STA 0x1000
F257 2A 10 02            LDA 0x1002  ; Move summ to the second number
F25A 31 10 01            STA 0x1001
F25D 2A 10 00            LDA 0x1000  ; Load first number in A
F260 29 10 01            ADDA 0x1001 ; Add second number to A
F263 31 10 02            STA 0x1002  ; Store the summ
F266 2D 08               CMPA #0x08  ; HEX   Decimal  Real Value
F268 2B F8 00            JNE FAIL    ; x08   8        8

F26B 2A 10 01            LDA 0x1001  ; Move second number to the first number
F26E 31 10 00            STA 0x1000
F271 2A 10 02            LDA 0x1002  ; Move summ to the second number
F274 31 10 01            STA 0x1001
F277 2A 10 00            LDA 0x1000  ; Load first number in A
F27A 29 10 01            ADDA 0x1001 ; Add second number to A
F27D 31 10 02            STA 0x1002  ; Store the summ
F280 2D 0D               CMPA #0x0D  ; HEX   Decimal  Real Value
F282 2B F8 00            JNE FAIL    ; x0D   13       13

F285 2A 10 01            LDA 0x1001  ; Move second number to the first number
F288 31 10 00            STA 0x1000
F28B 2A 10 02            LDA 0x1002  ; Move summ to the second number
F28E 31 10 01            STA 0x1001
F291 2A 10 00            LDA 0x1000  ; Load first number in A
F294 29 10 01            ADDA 0x1001 ; Add second number to A
F297 31 10 02            STA 0x1002  ; Store the summ
F29A 2D 15               CMPA #0x15  ; HEX   Decimal  Real Value
F29C 2B F8 00            JNE FAIL    ; x15   21       21

F29F 2A 10 01            LDA 0x1001  ; Move second number to the first number
F2A2 31 10 00            STA 0x1000
F2A5 2A 10 02            LDA 0x1002  ; Move summ to the second number
F2A8 31 10 01            STA 0x1001
F2AB 2A 10 00            LDA 0x1000  ; Load first number in A
F2AE 29 10 01            ADDA 0x1001 ; Add second number to A
F2B1 31 10 02            STA 0x1002  ; Store the summ
F2B4 2D 22               CMPA #0x22  ; HEX   Decimal  Real Value
F2B6 2B F8 00            JNE FAIL    ; x22   34       34

F2B9 2A 10 01            LDA 0x1001  ; Move second number to the first number
F2BC 31 10 00            STA 0x1000
F2BF 2A 10 02            LDA 0x1002  ; Move summ to the second number
F2C2 31 10 01            STA 0x1001
F2C5 2A 10 00            LDA 0x1000  ; Load first number in A
F2C8 29 10 01            ADDA 0x1001 ; Add second number to A
F2CB 31 10 02            STA 0x1002  ; Store the summ
F2CE 2D 37               CMPA #0x37  ; HEX   Decimal  Real Value
F2D0 2B F8 00            JNE FAIL    ; x37   55       55

F2D3 2A 10 01            LDA 0x1001  ; Move second number to the first number
F2D6 31 10 00            STA 0x1000
F2D9 2A 10 02            LDA 0x1002  ; Move summ to the second number
F2DC 31 10 01            STA 0x1001
F2DF 2A 10 00            LDA 0x1000  ; Load first number in A
F2E2 29 10 01            ADDA 0x1001 ; Add second number to A
F2E5 31 10 02            STA 0x1002  ; Store the summ
F2E8 2D 59               CMPA #0x59  ; HEX   Decimal  Real Value
F2EA 2B F8 00            JNE FAIL    ; x59   89       89

F2ED 2A 10 01            LDA 0x1001  ; Move second number to the first number
F2F0 31 10 00            STA 0x1000
F2F3 2A 10 02            LDA 0x1002  ; Move summ to the second number
F2F6 31 10 01            STA 0x1001
F2F9 2A 10 00            LDA 0x1000  ; Load first number in A
F2FC 29 10 01            ADDA 0x1001 ; Add second number to A
F2FF 31 10 02            STA 0x1002  ; Store the summ
F302 2D 90               CMPA #0x90  ; HEX   Decimal  Real Value
F304 2B F8 00            JNE FAIL    ; x90   144      144

F307 2A 10 01            LDA 0x1001  ; Move second number to the first number
F30A 31 10 00            STA 0x1000
F30D 2A 10 02            LDA 0x1002  ; Move summ to the second number
F310 31 10 01            STA 0x1001
F313 2A 10 00            LDA 0x1000  ; Load first number in A
F316 29 10 01            ADDA 0x1001 ; Add second number to A
F319 31 10 02            STA 0x1002  ; Store the summ
F31C 2D E9               CMPA #0xE9  ; HEX   Decimal  Real Value
F31E 2B F8 00            JNE FAIL    ; xE9   233      233

F321 2A 10 01            LDA 0x1001  ; Move second number to the first number
F324 31 10 00            STA 0x1000
F327 2A 10 02            LDA 0x1002  ; Move summ to the second number
F32A 31 10 01            STA 0x1001
F32D 2A 10 00            LDA 0x1000  ; Load first number in A
F330 29 10 01            ADDA 0x1001 ; Add second number to A
F333 31 10 02            STA 0x1002  ; Store the summ
F336 2D 79               CMPA #0x79  ; HEX   Decimal  Real Value
F338 2B F8 00            JNE FAIL    ; x79   121      377 - (256*1) = 121

F33B 2A 10 01            LDA 0x1001  ; Move second number to the first number
F33E 31 10 00            STA 0x1000
F341 2A 10 02            LDA 0x1002  ; Move summ to the second number
F344 31 10 01            STA 0x1001
F347 2A 10 00            LDA 0x1000  ; Load first number in A
F34A 29 10 01            ADDA 0x1001 ; Add second number to A
F34D 31 10 02            STA 0x1002  ; Store the summ
F350 2D 62               CMPA #0x62  ; HEX   Decimal  Real Value
F352 2B F8 00            JNE FAIL    ; x62   98       610 - (256*2) = 98

F355 2A 10 01            LDA 0x1001  ; Move second number to the first number
F358 31 10 00            STA 0x1000
F35B 2A 10 02            LDA 0x1002  ; Move summ to the second number
F35E 31 10 01            STA 0x1001
F361 2A 10 00            LDA 0x1000  ; Load first number in A
F364 29 10 01            ADDA 0x1001 ; Add second number to A
F367 31 10 02            STA 0x1002  ; Store the summ
F36A 2D DB               CMPA #0xDB  ; HEX   Decimal  Real Value
F36C 2B F8 00            JNE FAIL    ; xDB   219      987 - (256*3) = 219         
                         ; --------------------------------------------------------------------      
                         ; END OF FIBONACCI TEST (method using direct addressing)
                         ; --------------------------------------------------------------------          

                         ; ---------
                         ; Loop test
                         ; ---------
F36F 30 41      LOOPTST  LDA #0x41
F371 19                  NOTA
F372 31 C0 00            STA LEDPORT    ; Output to LED port
F375 30 05               LDA #0x05      ; Init a counter of iterations
F377 31 00 0F            STA ?b0
F37A 2A 00 0F   LOOPTST1 LDA ?b0        ; Read counter
F37D 2D 00               CMPA #0x00     ; Is it 0?
F37F 2C F3 89            JEQ LOOPTST2   ; Yes then it's the end fo the test
F382 2F FF               ADDA #0xFF     ; Add -1 in complement 2 (equivalent to decrement)
F384 31 00 0F            STA ?b0        ; Save decremented count
F387 0C F1               JRA LOOPTST1
F389 09         LOOPTST2 NOP            ; End of decrement loop         

                         ; -----------------
                         ; Math Library Test
                         ; -----------------
                         ; Test add16_w0_w0_w1  w0 <= w0 + w1
F38A 30 42               LDA #0x42
F38C 19                  NOTA
F38D 31 C0 00            STA LEDPORT ; Output to LED port
F390 30 BE               LDA #0xBE   ; w0 = 0xBEEF
F392 31 00 0E            STA ?b1
F395 30 EF               LDA #0xEF
F397 31 00 0F            STA ?b0
F39A 30 DE               LDA #0xDE   ; w1 = 0xDEAD
F39C 31 00 0C            STA ?b3
F39F 30 AD               LDA #0xAD
F3A1 31 00 0D            STA ?b2
F3A4 06 F8 DF            JSR ?add16_w0_w0_w1  ; w0 <= w0 + w1
F3A7 2A 00 0E            LDA ?b1              ; Expected w0 = 9D9C + C set
F3AA 2D 9D               CMPA #0x9D
F3AC 2B F8 00            JNE FAIL
F3AF 2A 00 0F            LDA ?b0
F3B2 2D 9C               CMPA #0x9C
F3B4 2B F8 00            JNE FAIL
F3B7 2A 1F FB            LDA CARRY
F3BA 2D 01               CMPA #0x01
F3BC 2B F8 00            JNE FAIL

                         ; Test add32_l0_l0_l1  l0 <= l0 + l1
F3BF 30 43               LDA #0x43
F3C1 19                  NOTA
F3C2 31 C0 00            STA LEDPORT ; Output to LED port
F3C5 30 89               LDA #0x89   ; l0 = 0x89ABCDEF
F3C7 31 00 0C            STA ?b3
F3CA 30 AB               LDA #0xAB
F3CC 31 00 0D            STA ?b2
F3CF 30 CD               LDA #0xCD
F3D1 31 00 0E            STA ?b1
F3D4 30 EF               LDA #0xEF
F3D6 31 00 0F            STA ?b0
F3D9 30 DE               LDA #0xDE   ; l1 = DEADBEEF
F3DB 31 00 08            STA ?b7
F3DE 30 AD               LDA #0xAD
F3E0 31 00 09            STA ?b6
F3E3 30 BE               LDA #0xBE
F3E5 31 00 0A            STA ?b5
F3E8 30 EF               LDA #0xEF
F3EA 31 00 0B            STA ?b4
F3ED 06 F8 F2            JSR ?add32_l0_l0_l1  ; l0 <= l0 + l1
F3F0 2A 00 0C            LDA ?b3              ; Expected l0 = 0x68598CDE + C set
F3F3 2D 68               CMPA #0x68
F3F5 2B F8 00            JNE FAIL
F3F8 2A 00 0D            LDA ?b2
F3FB 2D 59               CMPA #0x59
F3FD 2B F8 00            JNE FAIL
F400 2A 00 0E            LDA ?b1
F403 2D 8C               CMPA #0x8C
F405 2B F8 00            JNE FAIL
F408 2A 00 0F            LDA ?b0
F40B 2D DE               CMPA #0xDE
F40D 2B F8 00            JNE FAIL
F410 2A 1F FB            LDA CARRY
F413 2D 01               CMPA #0x01
F415 2B F8 00            JNE FAIL

                         ; Test ?inc32_l0_l0   l0 <= l0 + 1
F418 30 44               LDA #0x44
F41A 19                  NOTA
F41B 31 C0 00            STA LEDPORT ; Output to LED port
F41E 30 FF               LDA #0xFF   ; l0 = 0xFFFFFFFF
F420 31 00 0C            STA ?b3
F423 30 FF               LDA #0xFF
F425 31 00 0D            STA ?b2
F428 30 FF               LDA #0xFF
F42A 31 00 0E            STA ?b1
F42D 30 FF               LDA #0xFF
F42F 31 00 0F            STA ?b0
F432 06 F9 61            JSR ?inc32_l0_l0  ; l0 <= l0 + 1
                         ; Expected l0 = 0x00000000
F435 2A 00 0C            LDA ?b3     ; Expected l0 = 0x00000000
F438 2D 00               CMPA #0x00
F43A 2B F8 00            JNE FAIL
F43D 2A 00 0D            LDA ?b2
F440 2D 00               CMPA #0x00
F442 2B F8 00            JNE FAIL
F445 2A 00 0E            LDA ?b1
F448 2D 00               CMPA #0x00
F44A 2B F8 00            JNE FAIL
F44D 2A 00 0F            LDA ?b0
F450 2D 00               CMPA #0x00
F452 2B F8 00            JNE FAIL
F455 06 F9 61            JSR ?inc32_l0_l0  ; l0 <= l0 + 1
F458 2A 00 0C            LDA ?b3
F45B 2D 00               CMPA #0x00
F45D 2B F8 00            JNE FAIL
F460 2A 00 0D            LDA ?b2
F463 2D 00               CMPA #0x00
F465 2B F8 00            JNE FAIL
F468 2A 00 0E            LDA ?b1
F46B 2D 00               CMPA #0x00
F46D 2B F8 00            JNE FAIL
F470 2A 00 0F            LDA ?b0
F473 2D 01               CMPA #0x01
F475 2B F8 00            JNE FAIL
F478 06 F9 61            JSR ?inc32_l0_l0
F47B 06 F9 61            JSR ?inc32_l0_l0
F47E 06 F9 61            JSR ?inc32_l0_l0
F481 06 F9 61            JSR ?inc32_l0_l0
F484 06 F9 61            JSR ?inc32_l0_l0
F487 06 F9 61            JSR ?inc32_l0_l0
F48A 06 F9 61            JSR ?inc32_l0_l0
F48D 06 F9 61            JSR ?inc32_l0_l0
F490 06 F9 61            JSR ?inc32_l0_l0
F493 06 F9 61            JSR ?inc32_l0_l0
F496 06 F9 61            JSR ?inc32_l0_l0
F499 06 F9 61            JSR ?inc32_l0_l0
F49C 06 F9 61            JSR ?inc32_l0_l0
F49F 06 F9 61            JSR ?inc32_l0_l0
F4A2 06 F9 61            JSR ?inc32_l0_l0
F4A5 06 F9 61            JSR ?inc32_l0_l0
F4A8 06 F9 61            JSR ?inc32_l0_l0
F4AB 2A 00 0C            LDA ?b3
F4AE 2D 00               CMPA #0x00
F4B0 2B F8 00            JNE FAIL
F4B3 2A 00 0D            LDA ?b2
F4B6 2D 00               CMPA #0x00
F4B8 2B F8 00            JNE FAIL
F4BB 2A 00 0E            LDA ?b1
F4BE 2D 00               CMPA #0x00
F4C0 2B F8 00            JNE FAIL
F4C3 2A 00 0F            LDA ?b0
F4C6 2D 12               CMPA #0x12
F4C8 2B F8 00            JNE FAIL

                         ; Test  MUL 8-bit
                         ; mul8_w1_b1_b0   w1 (b3,b2) <= b1 * b0
F4CB 30 45               LDA #0x45
F4CD 19                  NOTA
F4CE 31 C0 00            STA LEDPORT ; Output to LED port
F4D1 30 02               LDA #0x02   ; 3 * 2 = 6
F4D3 31 00 0F            STA ?b0
F4D6 30 03               LDA #0x03
F4D8 31 00 0E            STA ?b1
F4DB 06 F9 87            JSR ?mul8_w1_b1_b0
F4DE 2A 00 0C            LDA ?b3
F4E1 2D 00               CMPA #0x00
F4E3 2B F8 00            JNE FAIL
F4E6 2A 00 0D            LDA ?b2
F4E9 2D 06               CMPA #0x06
F4EB 2B F8 00            JNE FAIL

F4EE 30 FF               LDA #0xFF   ; 255 * 255 = 65025 (0xFF * 0xFF = 0xFE01)
F4F0 31 00 0F            STA ?b0
F4F3 31 00 0E            STA ?b1
F4F6 06 F9 87            JSR ?mul8_w1_b1_b0
F4F9 2A 00 0C            LDA ?b3
F4FC 2D FE               CMPA #0xFE
F4FE 2B F8 00            JNE FAIL
F501 2A 00 0D            LDA ?b2
F504 2D 01               CMPA #0x01
F506 2B F8 00            JNE FAIL

F509 30 AB               LDA #0xAB   ; 171 * 205 = 35055 (0xAB * 0xCD = 0x88EF)
F50B 31 00 0F            STA ?b0
F50E 30 CD               LDA #0xCD
F510 31 00 0E            STA ?b1
F513 06 F9 87            JSR ?mul8_w1_b1_b0
F516 2A 00 0C            LDA ?b3
F519 2D 88               CMPA #0x88
F51B 2B F8 00            JNE FAIL
F51E 2A 00 0D            LDA ?b2
F521 2D EF               CMPA #0xEF
F523 2B F8 00            JNE FAIL

F526 30 00               LDA #0x00   ; 0 * 0 = 0 (0x00 * 0x00 = 0x0000)
F528 31 00 0F            STA ?b0
F52B 31 00 0E            STA ?b1
F52E 06 F9 87            JSR ?mul8_w1_b1_b0
F531 2A 00 0C            LDA ?b3
F534 2D 00               CMPA #0x00
F536 2B F8 00            JNE FAIL
F539 2A 00 0D            LDA ?b2
F53C 2D 00               CMPA #0x00
F53E 2B F8 00            JNE FAIL

                         ; Test  MUL 16-bit
                         ; Total time for 3 multiplications 140ms @ 2 MHz
                         ; 46ms per 16bit mult (21.7 multiplications per second)
                         ; l1 <= w1 * w0      (b7,b6,b5,b4) = (b3,b2) * (b1,b0)
F541 30 46               LDA #0x46
F543 19                  NOTA
F544 31 C0 00            STA LEDPORT ; Output to LED port

F547 30 00               LDA #0x00   ; 0 * 0 = 0 (0x0000 * 0x0000 = 0x00000000)
F549 31 00 0F            STA ?b0
F54C 31 00 0E            STA ?b1
F54F 31 00 0D            STA ?b2
F552 31 00 0C            STA ?b3
F555 06 F9 A8            JSR ?mul16_l1_w1_w0
F558 2A 00 08            LDA ?b7
F55B 2D 00               CMPA #0x00
F55D 2B F8 00            JNE FAIL
F560 2A 00 09            LDA ?b6
F563 2D 00               CMPA #0x00
F565 2B F8 00            JNE FAIL
F568 2A 00 0A            LDA ?b5
F56B 2D 00               CMPA #0x00
F56D 2B F8 00            JNE FAIL
F570 2A 00 0B            LDA ?b4
F573 2D 00               CMPA #0x00
F575 2B F8 00            JNE FAIL

F578 30 FF               LDA #0xFF   ; 65535 * 65535 = 4294836225  (0xFFFF * 0xFFFF = 0xFFFE0001)
F57A 31 00 0F            STA ?b0
F57D 31 00 0E            STA ?b1
F580 31 00 0D            STA ?b2
F583 31 00 0C            STA ?b3
F586 06 F9 A8            JSR ?mul16_l1_w1_w0
F589 2A 00 08            LDA ?b7
F58C 2D FF               CMPA #0xFF
F58E 2B F8 00            JNE FAIL
F591 2A 00 09            LDA ?b6
F594 2D FE               CMPA #0xFE
F596 2B F8 00            JNE FAIL
F599 2A 00 0A            LDA ?b5
F59C 2D 00               CMPA #0x00
F59E 2B F8 00            JNE FAIL
F5A1 2A 00 0B            LDA ?b4
F5A4 2D 01               CMPA #0x01
F5A6 2B F8 00            JNE FAIL

F5A9 30 31               LDA #0x31   ; 12345 * 54321 = 670592745  (0x3039 * 0xD431 = 0x27F86EE9)
F5AB 31 00 0F            STA ?b0
F5AE 30 D4               LDA #0xD4
F5B0 31 00 0E            STA ?b1
F5B3 30 39               LDA #0x39
F5B5 31 00 0D            STA ?b2
F5B8 30 30               LDA #0x30
F5BA 31 00 0C            STA ?b3
F5BD 06 F9 A8            JSR ?mul16_l1_w1_w0   
F5C0 2A 00 08            LDA ?b7
F5C3 2D 27               CMPA #0x27
F5C5 2B F8 00            JNE FAIL
F5C8 2A 00 09            LDA ?b6
F5CB 2D F8               CMPA #0xF8
F5CD 2B F8 00            JNE FAIL
F5D0 2A 00 0A            LDA ?b5
F5D3 2D 6E               CMPA #0x6E
F5D5 2B F8 00            JNE FAIL
F5D8 2A 00 0B            LDA ?b4
F5DB 2D E9               CMPA #0xE9
F5DD 2B F8 00            JNE FAIL  

                         ; ---------------------
                         ; END Math Library Test
                         ; ---------------------

                               ; TEST EXECUTION FROM RAM
                               ; Copy a block of code from EEPROM to RAM
                               ; then call to execute this block in RAM. Resume execution from EEPROM
F5E0 30 47                     LDA #0x47
F5E2 19                        NOTA
F5E3 31 C0 00                  STA LEDPORT ; Output to LED port
F5E6 32 F6 07                  JMP BLKCODEEND   ; We skip the nex block of code to be copied in RAM
                               ; Simple 8 bit multiplication test code
F5E9 30 56      BLKCODESTART   LDA #0x56   ; 86 * 171 = 14706   (0x56 * 0xAB = 0x3972)
F5EB 31 00 0F                  STA ?b0
F5EE 30 AB                     LDA #0xAB
F5F0 31 00 0E                  STA ?b1
F5F3 06 F9 87                  JSR ?mul8_w1_b1_b0
F5F6 2A 00 0C                  LDA ?b3
F5F9 2D 39                     CMPA #0x39
F5FB 2B F8 00                  JNE FAIL
F5FE 2A 00 0D                  LDA ?b2
F601 2D 72                     CMPA #0x72
F603 2B F8 00                  JNE FAIL
F606 07                        RTS
                               ; Copy the Block of code from EEPROM to RAM
F607 04 F5 E9   BLKCODEEND     LDX #BLKCODESTART ; Load address of BLKCODESTART
F60A 16 00 0E                  STX ?b1           ; Store this adddress in ?b1:?b0
                RAMDESTSTART   EQU 0x1000
F60D 04 10 00                  LDX #RAMDESTSTART ; Load address of RAM destination
F610 16 00 0C                  STX ?b3           ; Store this adddress in ?b3:?b2
                               ; copy a byte from source to destination
F613 1B 0E      LOOPTST47      LDX ?b1           ; Load X with source address in ?b1:?b0
F615 1A F6 07                  CMPX #BLKCODEEND  ; Check if last byte copied
F618 2C F6 29                  JEQ ENDCOPYTST47  ; if yes then quit copy loop
F61B 0A                        LDA (X)           ; Load byte pointed by X
F61C 05                        INCX
F61D 16 00 0E                  STX ?b1
F620 1B 0C                     LDX ?b3           ; Load X with destination address in ?b3:?b2
F622 0B                        STA (X)           ; Store byte to address pointed by X
F623 05                        INCX
F624 16 00 0C                  STX ?b3
F627 0C EA                     JRA LOOPTST47
F629 06 10 00   ENDCOPYTST47   JSR RAMDESTSTART ; Jump to ram for code execution

                            ; ---------------------------------------
                            ; 32-bit Fibonacci using library routines
                            ; l2 = F(n), l1 = F(n-1), l0 = F(n-2)
                            ; ---------------------------------------
F62C 30 48                  LDA #0x48
F62E 19                     NOTA
F62F 31 C0 00               STA LEDPORT
                LOOPCNT     EQU 0x0100           ; Loop counter storage
                FIBNUMB     EQU 0x1000           ; Output buffer for Fibonacci numbers
                            ; Initialize Fibonacci state
F632 06 F6 B4               JSR ?clear32_l0      ; F(0) = 0
F635 06 F7 49               JSR ?set32_l1_to_1   ; F(1) = 1
F638 06 F6 D2               JSR ?clear32_l2
                            ; Output buffer
F63B 04 10 00               LDX #FIBNUMB
F63E 06 F7 AA               JSR ?store32_l0      ; F(0)
F641 06 F7 BF               JSR ?store32_l1      ; F(1)
                            ; Loop counter
                            ; F(47)=2,971,215,073  fit in 32 bits
                            ; F(48)=4,807,526,976  exceed 32 bits
F644 30 2D                  LDA #0x2D   ; 47 - 2 = 45  iterations (0x2D)
F646 31 01 00               STA LOOPCNT
F649 06 F9 17   FIB32_LOOP  JSR ?add32_l2_l1_l0  ; l2 = l1 + l0
F64C 06 F7 D4               JSR ?store32_l2      ; store F(n)
                            ; rotate registers
F64F 06 F8 49               JSR ?mov32_l0_l1     ; l0 = l1
F652 06 F8 AD               JSR ?mov32_l1_l2     ; l1 = l2
                            ;  DEC LOOPCNT ; I dont have a decrament register A instruction for now
F655 2A 01 00               LDA LOOPCNT
F658 2F FF                  ADDA #0xFF
F65A 31 01 00               STA LOOPCNT
F65D 2D 00                  CMPA #0x00
F65F 2B F6 49               JNE FIB32_LOOP
                            ; End of fibonacy number cocmputation 
                            ;-----------------------------------------------
                            ; Verify Fibonacci numbers stored in memory
                            ; Memory layout:
                            ;   FIBNUMB: F(0), F(1), F(2), ...
                            ; Registers:
                            ;   l0 = previous-previous (F(n-2))
                            ;   l1 = previous          (F(n-1))
                            ;   l2 = current from mem  (F(n))
                            ;-----------------------------------------------
                ;FIB_VERIFY  LDX #FIBNUMB         ; pointer to first Fibonacci number
                ;            ; Load first two Fibonacci numbers from memory
                ;            JSR ?load32_l0       ; l0 = F(0)
                ;            JSR ?load32_l1       ; l1 = F(1)
                ;            ; Set loop counter = total_numbers - 2 (first two already loaded)
                ;            LDA #0x0E            ; e.g., total 16 numbers  16-2=14 iterations
                ;            STA LOOPCNT
                ;VERIFY_LOOP JSR ?load32_l2       ; Load next Fibonacci number from memory into l2
                ;            JSR ?add32_l3_l1_l0  ; Compute sum l0 + l1  l3
                ;            JSR ?cmp32_l3_l2     ; Compare computed sum with loaded number
                ;            JNE FAIL
                ;            JSR ?mov32_l0_l1     ; Rotate registers for next iteration
                ;            JSR ?mov32_l1_l2
                ;            LDA LOOPCNT          ; Decrement loop counter
                ;            ADDA #0xFF         ; decrement
                ;            STA LOOPCNT
                ;            CMPA #0x00
                ;            JNE VERIFY_LOOP


F662 32 E0 00               JMP 0xE000  ; Loop from start of diag test
F665 31 32 33 41 42 43 00                             MSGTXT1        .ASCII "123ABC"
F66C 48 65 6C 6C 6F 20 57 6F 72 64 00                 MSGTXT2        .ASCII "Hello Word"
F677 54 68 69 73 20 69 73 20 61 20 74 65 78 74 20 6D  
     65 73 73 61 67 65 20 74 6F 20 74 65 73 74 20 61  
     73 63 69 69 20 74 65 78 74 20 74 61 62 6C 65 20  
     69 6E 20 61 73 73 65 6D 62 6C 65 72 00           MSGTXT3        .ASCII "This is a text message to test ascii text table in assembler"

                         ; ---------------------
                         ; Math library routines
                         ; ---------------------
                         ; virtual registers
                ;-----------------------------------------------------------------------------
                ; ?b15 ?b14 ?b13 ?b12 | ?b11 ?b10 ?b9 ?b8 | ?b7 ?b6 ?b5 ?b4 | ?b3 ?b2 ?b1 ?b0 |  8 bits
                ;    ?w7       ?w6    |    ?w5      ?w4   |   ?w3     ?w2   |   ?w1     ?w0   | 16 bits
                ;         ?l3         |         ?l2       |       ?l1       |       ?l0       | 32 bits
                ;-----------------------------------------------------------------------------
                                  ; Clear 32bits
F6B4 30 00      ?clear32_l0       LDA #0x00
F6B6 31 00 0F                     STA ?b0
F6B9 31 00 0E                     STA ?b1
F6BC 31 00 0D                     STA ?b2
F6BF 31 00 0C                     STA ?b3
F6C2 07                           RTS
F6C3 30 00      ?clear32_l1       LDA #0x00
F6C5 31 00 0B                     STA ?b4
F6C8 31 00 0A                     STA ?b5
F6CB 31 00 09                     STA ?b6
F6CE 31 00 08                     STA ?b7
F6D1 07                           RTS   
F6D2 30 00      ?clear32_l2       LDA #0x00
F6D4 31 00 07                     STA ?b8
F6D7 31 00 06                     STA ?b9
F6DA 31 00 05                     STA ?b10
F6DD 31 00 04                     STA ?b11
F6E0 07                           RTS
F6E1 30 00      ?clear32_l3       LDA #0x00
F6E3 31 00 03                     STA ?b12
F6E6 31 00 02                     STA ?b13
F6E9 31 00 01                     STA ?b14
F6EC 31 00 00                     STA ?b15
F6EF 07                           RTS
                                  ; Clear 16bits
F6F0 30 00      ?clear16_w0       LDA #0x00
F6F2 31 00 0F                     STA ?b0
F6F5 31 00 0E                     STA ?b1
F6F8 07                           RTS
F6F9 30 00      ?clear16_w1       LDA #0x00
F6FB 31 00 0D                     STA ?b2
F6FE 31 00 0C                     STA ?b3
F701 07                           RTS
F702 30 00      ?clear16_w2       LDA #0x00
F704 31 00 0B                     STA ?b4
F707 31 00 0A                     STA ?b5
F70A 07                           RTS
F70B 30 00      ?clear16_w3       LDA #0x00
F70D 31 00 09                     STA ?b6
F710 31 00 08                     STA ?b7
F713 07                           RTS
F714 30 00      ?clear16_w4       LDA #0x00
F716 31 00 07                     STA ?b8
F719 31 00 06                     STA ?b9     
F71C 07                           RTS
F71D 30 00      ?clear16_w5       LDA #0x00
F71F 31 00 05                     STA ?b10
F722 31 00 04                     STA ?b11
F725 07                           RTS
F726 30 00      ?clear16_w6       LDA #0x00
F728 31 00 03                     STA ?b12
F72B 31 00 02                     STA ?b13
F72E 07                           RTS
F72F 30 00      ?clear16_w7       LDA #0x00
F731 31 00 01                     STA ?b14
F734 31 00 00                     STA ?b15
F737 07                           RTS
                                  ; Set 32bits to 1
F738 30 01      ?set32_l0_to_1    LDA #0x01
F73A 31 00 0F                     STA ?b0
F73D 30 00                        LDA #0x00
F73F 31 00 0E                     STA ?b1
F742 31 00 0D                     STA ?b2
F745 31 00 0C                     STA ?b3
F748 07                           RTS
F749 30 01      ?set32_l1_to_1    LDA #0x01
F74B 31 00 0B                     STA ?b4
                                  ;CLR ?b5    ; I dont have a page 0 clear instruction yet
                                  ;CLR ?b6
                                  ;CLR ?b7
F74E 30 00                        LDA #0x00
F750 31 00 0A                     STA ?b5
F753 31 00 09                     STA ?b6
F756 31 00 08                     STA ?b7
F759 07                           RTS                  
                                  ; Load 32bits l0 using X register as pointer
F75A 0A         ?load32_l0        LDA (X)
F75B 31 00 0C                     STA ?b3
F75E 05                           INCX
F75F 0A                           LDA (X)
F760 31 00 0D                     STA ?b2
F763 05                           INCX
F764 0A                           LDA (X)
F765 31 00 0E                     STA ?b1
F768 05                           INCX
F769 0A                           LDA (X)
F76A 31 00 0F                     STA ?b0
F76D 07                           RTS
                                  ; Load 32bits l1 using X register as pointer
F76E 0A         ?load32_l1        LDA (X)
F76F 31 00 08                     STA ?b7
F772 05                           INCX
F773 0A                           LDA (X)
F774 31 00 09                     STA ?b6
F777 05                           INCX
F778 0A                           LDA (X)
F779 31 00 0A                     STA ?b5
F77C 05                           INCX
F77D 0A                           LDA (X)
F77E 31 00 0B                     STA ?b4
F781 07                           RTS
                                  ; Load 32bits l2 using X register as pointer
F782 0A         ?load32_l2        LDA (X)
F783 31 00 04                     STA ?b11
F786 05                           INCX
F787 0A                           LDA (X)
F788 31 00 05                     STA ?b10
F78B 05                           INCX
F78C 0A                           LDA (X)
F78D 31 00 06                     STA ?b9
F790 05                           INCX
F791 0A                           LDA (X)
F792 31 00 07                     STA ?b8
F795 07                           RTS
                                  ; Load 32bits l3 using X register as pointer
F796 0A         ?load32_l3        LDA (X)
F797 31 00 00                     STA ?b15
F79A 05                           INCX
F79B 0A                           LDA (X)
F79C 31 00 01                     STA ?b14
F79F 05                           INCX
F7A0 0A                           LDA (X)
F7A1 31 00 02                     STA ?b13
F7A4 05                           INCX
F7A5 0A                           LDA (X)
F7A6 31 00 03                     STA ?b12
F7A9 07                           RTS                   
                                  ; Store 32bits l0 using X register as pointer
F7AA 2A 00 0C   ?store32_l0       LDA ?b3
F7AD 0B                           STA (X)
F7AE 05                           INCX
F7AF 2A 00 0D                     LDA ?b2
F7B2 0B                           STA (X)
F7B3 05                           INCX
F7B4 2A 00 0E                     LDA ?b1
F7B7 0B                           STA (X)
F7B8 05                           INCX
F7B9 2A 00 0F                     LDA ?b0
F7BC 0B                           STA (X)
F7BD 05                           INCX
F7BE 07                           RTS
                                  ; Store 32bits l1 using X register as pointer
F7BF 2A 00 08   ?store32_l1       LDA ?b7
F7C2 0B                           STA (X)
F7C3 05                           INCX
F7C4 2A 00 09                     LDA ?b6
F7C7 0B                           STA (X)
F7C8 05                           INCX
F7C9 2A 00 0A                     LDA ?b5
F7CC 0B                           STA (X)
F7CD 05                           INCX
F7CE 2A 00 0B                     LDA ?b4
F7D1 0B                           STA (X)
F7D2 05                           INCX
F7D3 07                           RTS
                                  ; Store 32bits l2 using X register as pointer
F7D4 2A 00 04   ?store32_l2       LDA ?b11
F7D7 0B                           STA (X)
F7D8 05                           INCX
F7D9 2A 00 05                     LDA ?b10
F7DC 0B                           STA (X)
F7DD 05                           INCX
F7DE 2A 00 06                     LDA ?b9
F7E1 0B                           STA (X)
F7E2 05                           INCX
F7E3 2A 00 07                     LDA ?b8
F7E6 0B                           STA (X)
F7E7 05                           INCX
F7E8 07                           RTS
                                  ; Store 32bits l3 using X register as pointer
F7E9 2A 00 00   ?store32_l3       LDA ?b15
F7EC 0B                           STA (X)
F7ED 05                           INCX
F7EE 2A 00 01                     LDA ?b14
F7F1 0B                           STA (X)  
F7F2 05                           INCX
F7F3 2A 00 02                     LDA ?b13
F7F6 0B                           STA (X)
F7F7 05                           INCX
F7F8 2A 00 03                     LDA ?b12
F7FB 0B                           STA (X)
F7FC 05                           INCX
F7FD 07                           RTS
                                  ; Move 32 bits from l0 to l1
F7FE 2A 00 0C   ?mov32_l1_l0      LDA ?b3
F801 31 00 08                     STA ?b7
F804 2A 00 0D                     LDA ?b2
F807 31 00 09                     STA ?b6
F80A 2A 00 0E                     LDA ?b1
F80D 31 00 0A                     STA ?b5
F810 2A 00 0F                     LDA ?b0
F813 31 00 0B                     STA ?b4
F816 07                           RTS
                                  ; Move 32 bits from l0 to l2
F817 2A 00 0C   ?mov32_l2_l0      LDA ?b3
F81A 31 00 04                     STA ?b11
F81D 2A 00 0D                     LDA ?b2
F820 31 00 05                     STA ?b10
F823 2A 00 0E                     LDA ?b1
F826 31 00 06                     STA ?b9
F829 2A 00 0F                     LDA ?b0
F82C 31 00 07                     STA ?b8
F82F 07                           RTS
                                  ; Move 32 bits from l0 to l3
F830 2A 00 0C   ?mov32_l3_l0      LDA ?b3
F833 31 00 00                     STA ?b15
F836 2A 00 0D                     LDA ?b2
F839 31 00 01                     STA ?b14
F83C 2A 00 0E                     LDA ?b1
F83F 31 00 02                     STA ?b13
F842 2A 00 0F                     LDA ?b0
F845 31 00 03                     STA ?b12
F848 07                           RTS
                                  ; Move 32 bits from l1 to l0
F849 2A 00 08   ?mov32_l0_l1      LDA ?b7
F84C 31 00 0C                     STA ?b3
F84F 2A 00 09                     LDA ?b6
F852 31 00 0D                     STA ?b2
F855 2A 00 0A                     LDA ?b5
F858 31 00 0E                     STA ?b1
F85B 2A 00 0B                     LDA ?b4
F85E 31 00 0F                     STA ?b0
F861 07                           RTS
                                  ; Move 32 bits from l1 to l2
F862 2A 00 08   ?mov32_l2_l1      LDA ?b7
F865 31 00 04                     STA ?b11
F868 2A 00 09                     LDA ?b6
F86B 31 00 05                     STA ?b10
F86E 2A 00 0A                     LDA ?b5
F871 31 00 06                     STA ?b9
F874 2A 00 0B                     LDA ?b4
F877 31 00 07                     STA ?b8
F87A 07                           RTS
                                  ; Move 32 bits from l1 to l3
F87B 2A 00 08   ?mov32_l3_l1      LDA ?b7
F87E 31 00 00                     STA ?b15
F881 2A 00 09                     LDA ?b6
F884 31 00 01                     STA ?b14
F887 2A 00 0A                     LDA ?b5
F88A 31 00 02                     STA ?b13
F88D 2A 00 0B                     LDA ?b4
F890 31 00 03                     STA ?b12
F893 07                           RTS
                                  ; Move 32 bits from l2 to l0
F894 2A 00 04   ?mov32_l0_l2      LDA ?b11
F897 31 00 0C                     STA ?b3
F89A 2A 00 05                     LDA ?b10
F89D 31 00 0D                     STA ?b2
F8A0 2A 00 06                     LDA ?b9
F8A3 31 00 0E                     STA ?b1
F8A6 2A 00 07                     LDA ?b8
F8A9 31 00 0F                     STA ?b0
F8AC 07                           RTS
                                  ; Move 32 bits from l2 to l1
F8AD 2A 00 04   ?mov32_l1_l2      LDA ?b11
F8B0 31 00 08                     STA ?b7
F8B3 2A 00 05                     LDA ?b10
F8B6 31 00 09                     STA ?b6
F8B9 2A 00 06                     LDA ?b9
F8BC 31 00 0A                     STA ?b5
F8BF 2A 00 07                     LDA ?b8
F8C2 31 00 0B                     STA ?b4
F8C5 07                           RTS
                                  ; Move 32 bits from l2 to l3
F8C6 2A 00 04   ?mov32_l3_l2      LDA ?b11
F8C9 31 00 00                     STA ?b15
F8CC 2A 00 05                     LDA ?b10
F8CF 31 00 01                     STA ?b14
F8D2 2A 00 06                     LDA ?b9
F8D5 31 00 02                     STA ?b13
F8D8 2A 00 07                     LDA ?b8
F8DB 31 00 03                     STA ?b12
F8DE 07                           RTS
                                  ; Addition on 16 bits  
                                  ; w0 <= w0 + w1
F8DF 2A 00 0F   ?add16_w0_w0_w1   LDA ?b0  
F8E2 29 00 0D                     ADDA ?b2
F8E5 31 00 0F                     STA ?b0
F8E8 2A 00 0E                     LDA ?b1
F8EB 28 00 0C                     ADCA ?b3
F8EE 31 00 0E                     STA ?b1
F8F1 07                           RTS
                                  ; Addition on 32 bits
                                  ; l0 <= l0 + l1
F8F2 2A 00 0F   ?add32_l0_l0_l1   LDA ?b0  
F8F5 29 00 0B                     ADDA ?b4
F8F8 31 00 0F                     STA ?b0
F8FB 2A 00 0E                     LDA ?b1
F8FE 28 00 0A                     ADCA ?b5
F901 31 00 0E                     STA ?b1
F904 2A 00 0D                     LDA ?b2
F907 28 00 09                     ADCA ?b6
F90A 31 00 0D                     STA ?b2
F90D 2A 00 0C                     LDA ?b3
F910 28 00 08                     ADCA ?b7
F913 31 00 0C                     STA ?b3
F916 07                           RTS
                                  ; l2 <= l1 + l0
F917 2A 00 0F   ?add32_l2_l1_l0   LDA ?b0  
F91A 29 00 0B                     ADDA ?b4
F91D 31 00 07                     STA ?b8
F920 2A 00 0E                     LDA ?b1
F923 28 00 0A                     ADCA ?b5
F926 31 00 06                     STA ?b9
F929 2A 00 0D                     LDA ?b2
F92C 28 00 09                     ADCA ?b6
F92F 31 00 05                     STA ?b10
F932 2A 00 0C                     LDA ?b3
F935 28 00 08                     ADCA ?b7
F938 31 00 04                     STA ?b11
F93B 07                           RTS
                                  ; l3 <= l1 + l0
F93C 2A 00 0F   ?add32_l3_l1_l0   LDA ?b0
F93F 29 00 0B                     ADDA ?b4
F942 31 00 03                     STA ?b12
F945 2A 00 0E                     LDA ?b1
F948 28 00 0A                     ADCA ?b5
F94B 31 00 02                     STA ?b13
F94E 2A 00 0D                     LDA ?b2
F951 28 00 09                     ADCA ?b6
F954 31 00 01                     STA ?b14
F957 2A 00 0C                     LDA ?b3
F95A 28 00 08                     ADCA ?b7
F95D 31 00 00                     STA ?b15
F960 07                           RTS                  
                                  ; INC 32 bit
                                  ; l0 <= l0 + 1
F961 2A 00 0F   ?inc32_l0_l0      LDA ?b0
F964 03                           INCA
F965 31 00 0F                     STA ?b0
F968 2B F9 86                     JNE ?inc32_0x_0x_JP
F96B 2A 00 0E                     LDA ?b1
F96E 03                           INCA
F96F 31 00 0E                     STA ?b1
F972 2B F9 86                     JNE ?inc32_0x_0x_JP
F975 2A 00 0D                     LDA ?b2
F978 03                           INCA
F979 31 00 0D                     STA ?b2
F97C 2B F9 86                     JNE ?inc32_0x_0x_JP
F97F 2A 00 0C                     LDA ?b3
F982 03                           INCA
F983 31 00 0C                     STA ?b3
F986 07         ?inc32_0x_0x_JP   RTS

                                  ; Compare 32-bit registers
                                  ; Result: sets E flag if equal, clears if different
                ;?cmp32_l3_l2      LDA ?b8
                ;                  CMPA ?b12      ; This instruction not available yet
                ;                  JNE ?cmp32_not_equal
                ;                  LDA ?b9
                ;                  CMPA ?b13
                ;                  JNE ?cmp32_not_equal
                ;                  LDA ?b10
                ;                  CMPA ?b14
                ;                  JNE ?cmp32_not_equal
                ;                  LDA ?b11
                ;                  CMPA ?b15
                ;                  JNE ?cmp32_not_equal
                ;                  ; All bytes equal, E flag already set from last comparison
                ;                  RTS
                ;?cmp32_not_equal  LDA #0x00   ; Clear E flag    I dont have a direct way to clear E flag
                ;                  STA ?b0
                ;                  RTS

                                  ; MUL 8-bit
                                  ; w1 (b3,b2) <= b1 * b0
F987 30 00      ?mul8_w1_b1_b0    LDA #0x00   ; Only clear ?b3
F989 31 00 0C                     STA ?b3
F98C 04 00 08                     LDX #0x0008 ; Loop counter (8 bits)
F98F 15 00 0F   ?mul8_w1_b1_loop  SRL ?b0     ; Shift right ?b0 (check LSB)
F992 0F 09                        JRNC ?mul8_skip_add  ; Conditional relative jump if not Carry ( If LSB was 0, skip addition)
F994 2A 00 0C                     LDA ?b3
F997 29 00 0E                     ADDA ?b1    ; Add multiplicand
F99A 31 00 0C                     STA ?b3     ; Store back
F99D 14 00 0C   ?mul8_skip_add    RRC ?b3     ; Shift right ?b3 ?b2   C -> 7 6 5 4 3 2 1 0 -> C
F9A0 14 00 0D                     RRC ?b2     ;                       C -> 7 6 5 4 3 2 1 0 -> C
F9A3 13                           DECXL       ; Decrement loop counter
F9A4 2B F9 8F                     JNE ?mul8_w1_b1_loop
F9A7 07                           RTS

                                  ; MUL 16-bit
                                  ; l1 <= w1 * w0      (b7,b6,b5,b4) = (b3,b2) * (b1,b0)
F9A8 30 00      ?mul16_l1_w1_w0   LDA #0x00   ; Only clear ?b7 and ?b6
F9AA 31 00 08                     STA ?b7
F9AD 31 00 09                     STA ?b6
F9B0 04 00 10                     LDX #0x0010 ; Loop counter (16 bits)
F9B3 15 00 0E   ?mul16_l1_w1_loop SRL ?b1     ; Shift right ?w0 (check LSB)  '0' -> 7 6 5 4 3 2 1 0 -> C
F9B6 14 00 0F                     RRC ?b0     ; C  -> 7 6 5 4 3 2 1 0 -> C
F9B9 0F 12                        JRNC ?mul16_skip_add  ; Conditional relative jump if not Carry ( If LSB was 0, skip addition)
F9BB 2A 00 09                     LDA ?b6
F9BE 29 00 0D                     ADDA ?b2    ; Add multiplicand
F9C1 31 00 09                     STA ?b6     ; Store back
F9C4 2A 00 08                     LDA ?b7
F9C7 28 00 0C                     ADCA ?b3
F9CA 31 00 08                     STA ?b7
F9CD 14 00 08   ?mul16_skip_add   RRC ?b7     ; Shift right ?b7 ?b6 ?b5 ?b4   C -> 7 6 5 4 3 2 1 0 -> C 
F9D0 14 00 09                     RRC ?b6     ;                               C -> 7 6 5 4 3 2 1 0 -> C
F9D3 14 00 0A                     RRC ?b5
F9D6 14 00 0B                     RRC ?b4
F9D9 13                           DECXL       ; Decrement loop counter
F9DA 2B F9 B3                     JNE ?mul16_l1_w1_loop
F9DD 07                           RTS

                         ; --------------------------------------------------------------------
                         ; Error routine
                         ; --------------------------------------------------------------------
                         ORG/0xF800  ; Diagnostic Error routine   
                         ;STOP        ; Stop execution
F800 32 F8 00   FAIL     JMP FAIL    ; Infinite Loop on error

                         ; --------------------------------------------------------------------
                         ; JSR and RTS Test subroutine
                         ; --------------------------------------------------------------------
                         ORG/0xFFC0
FFC0 30 11      TJSR1    LDA #0x11
FFC2 07                  RTS
                         ORG/0xFFC3
FFC3 30 22      TJSR2    LDA #0x22
FFC5 06 FF C0            JSR TJSR1
FFC8 07                  RTS
                         ORG/0xFFC9
FFC9 30 33      TJSR3    LDA #0x33
FFCB 06 FF C3            JSR TJSR2
FFCE 07                  RTS
                         ORG/0xFFCF
FFCF 30 44      TJSR4    LDA #0x44
FFD1 06 FF C9            JSR TJSR3
FFD4 07                  RTS
                         ORG/0xFFD5
FFD5 30 44      TJSR5    LDA #0x44
FFD7 06 FF CF            JSR TJSR4
FFDA 07                  RTS
                         ORG/0xFFDB
FFDB 30 55      TJSR6    LDA #0x55
FFDD 06 FF D5            JSR TJSR5
FFE0 07                  RTS
                         ORG/0xFFE1
FFE1 30 66      TJSR7    LDA #0x66
FFE3 06 FF DB            JSR TJSR6
FFE6 07                  RTS
                         ORG/0xFFE7
FFE7 30 77      TJSR8    LDA #0x77
FFE9 06 FF E1            JSR TJSR7
FFEC 07                  RTS
                         ORG/0xFFED
FFED 30 88      TJSR9    LDA #0x88
FFEF 06 FF E7            JSR TJSR8
FFF2 07                  RTS
                         ORG/0xFFF3
FFF3 30 99      TJSR10   LDA #0x99
FFF5 06 FF ED            JSR TJSR9
FFF8 07                  RTS
                         ; --------------------------------------------------------------------
                         ; Reset Vector
                         ; --------------------------------------------------------------------
                         ORG/0xFFFE  ; Set the Reset vector
FFFE E0                  DB 0xE0     ; MSB Reset Vector
FFFF 00                  DB 0x00     ; LSB Reset Vector


Symbol Table:
?b15                0000
?b14                0001
?b13                0002
?b12                0003
?b11                0004
?b10                0005
?b9                 0006
?b8                 0007
?b7                 0008
?b6                 0009
?b5                 000A
?b4                 000B
?b3                 000C
?b2                 000D
?b1                 000E
?b0                 000F
?w7                 0000
?w6                 0002
?w5                 0004
?w4                 0006
?w3                 0008
?w2                 000A
?w1                 000C
?w0                 000E
?l3                 0000
?l2                 0004
?l1                 0008
?l0                 000C
TEMP0               1FEC
TEMP1               1FED
TEMP2               1FEE
TEMP3               1FEF
SP                  1FF0
JSH                 1FF1
JSL                 1FF2
XH                  1FF3
XL                  1FF4
EQUAL               1FFA
CARRY               1FFB
REG_A               1FFC
IPH                 1FFE
IPL                 1FFF
LEDPORT             C000
START               E000
TST01               E006
TST02               E033
TSTOP03             E060
TSTOP04             E0F7
TSTOP05             E149
TSTOP06             E1C1
TSTOP09             E1E5
TSTOP0A             E1EE
TSTOP0B             E22C
TST0B_0             E288
TST0B_1             E28B
TST0B_2             E28F
TST0B_3             E294
TST0B_4             E29B
TST0B_5             E2AD
TST0B_6             E2B2
TST0B_7             E2C8
TST0B_8             E2CF
TST0B_9             E2D1
TST0B_10            E2D3
TST0B_11            E2E8
TST0B_12            E365
TST0B_13            E368
TSTOP0D             E369
TSTOP0E             E423
TSTOP0F             E4DD
TST0F_0             E4ED
TST0F_1             E4F7
TST0F_2             E4FA
TSTOP10             E4FB
TSTOP11             E57E
TSTOP12             E5A3
TSTOP13             E5C8
TSTOP14             E65E
TSTOP15             E73A
TSTOP16             E884
TSTOP17             E8E2
TSTOP18             E927
TSTOP19             E95A
TSTOP1A             E982
TSTOP1B             EA09
TSTOP1C             EA9B
TSTOP1D             EC20
TSTOP1E             EDDE
TSTOP29             EE26
TSTOP2A             EE5A
TSTOP2B             EF25
TST2C               EF40
TST2C_1             EF65
TST2C_2             EF6F
TST2C_3             EF79
TST2C_4             EF83
TST2C_5             EF8D
TST2C_6             EF97
TST2C_7             EFA1
TST2C_8             EFAB
TST2C_9             EFB5
TST2C_10            EFBF
TSTOP2D             EFC0
TSTOP2E             EFDE
TSTOP2F             F03C
TSTOP30             F086
TSTOP31             F0E0
TSTOP33             F1A9
TSTFB1              F1E5
LOOPTST             F36F
LOOPTST1            F37A
LOOPTST2            F389
BLKCODESTART        F5E9
BLKCODEEND          F607
RAMDESTSTART        1000
LOOPTST47           F613
ENDCOPYTST47        F629
LOOPCNT             0100
FIBNUMB             1000
FIB32_LOOP          F649
MSGTXT1             F665
MSGTXT2             F66C
MSGTXT3             F677
?clear32_l0         F6B4
?clear32_l1         F6C3
?clear32_l2         F6D2
?clear32_l3         F6E1
?clear16_w0         F6F0
?clear16_w1         F6F9
?clear16_w2         F702
?clear16_w3         F70B
?clear16_w4         F714
?clear16_w5         F71D
?clear16_w6         F726
?clear16_w7         F72F
?set32_l0_to_1      F738
?set32_l1_to_1      F749
?load32_l0          F75A
?load32_l1          F76E
?load32_l2          F782
?load32_l3          F796
?store32_l0         F7AA
?store32_l1         F7BF
?store32_l2         F7D4
?store32_l3         F7E9
?mov32_l1_l0        F7FE
?mov32_l2_l0        F817
?mov32_l3_l0        F830
?mov32_l0_l1        F849
?mov32_l2_l1        F862
?mov32_l3_l1        F87B
?mov32_l0_l2        F894
?mov32_l1_l2        F8AD
?mov32_l3_l2        F8C6
?add16_w0_w0_w1     F8DF
?add32_l0_l0_l1     F8F2
?add32_l2_l1_l0     F917
?add32_l3_l1_l0     F93C
?inc32_l0_l0        F961
?inc32_0x_0x_JP     F986
?mul8_w1_b1_b0      F987
?mul8_w1_b1_loop    F98F
?mul8_skip_add      F99D
?mul16_l1_w1_w0     F9A8
?mul16_l1_w1_loop   F9B3
?mul16_skip_add     F9CD
FAIL                F800
TJSR1               FFC0
TJSR2               FFC3
TJSR3               FFC9
TJSR4               FFCF
TJSR5               FFD5
TJSR6               FFDB
TJSR7               FFE1
TJSR8               FFE7
TJSR9               FFED
TJSR10              FFF3
Assembly complete
