ISA=RV64IMAC
MUL=fpga
SYNTH=SIM
VERBOSITY=2
USERTRAPS=False
USER=True
COREFABRIC=AXI4
MULSTAGES=8
DIVSTAGES=64
FPGA=xc7a100tcsg324-1
SYNTHTOP=mkriscv
COUNTERS=0
PADDR=32
RESETPC=4096

# Verilator options
COVERAGE=none
TRACE=disable
THREADS=1

# DebugOptions
RTLDUMP=True
ASSERTIONS=True

#Pipe depths
PIPE1=6
