-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cp_insertion is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of cp_insertion is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cp_insertion_cp_insertion,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.259000,HLS_SYN_LAT=2208,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=113,HLS_SYN_LUT=903,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal buf_data_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_data_ce0 : STD_LOGIC;
    signal buf_data_we0 : STD_LOGIC;
    signal buf_data_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_data_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_data_1_ce0 : STD_LOGIC;
    signal buf_data_1_we0 : STD_LOGIC;
    signal buf_data_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_data_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_data_2_ce0 : STD_LOGIC;
    signal buf_data_2_we0 : STD_LOGIC;
    signal buf_data_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_data_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_data_3_ce0 : STD_LOGIC;
    signal buf_data_3_we0 : STD_LOGIC;
    signal buf_data_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_strb_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_strb_ce0 : STD_LOGIC;
    signal buf_strb_we0 : STD_LOGIC;
    signal buf_strb_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal buf_strb_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_strb_1_ce0 : STD_LOGIC;
    signal buf_strb_1_we0 : STD_LOGIC;
    signal buf_strb_1_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal buf_strb_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_strb_2_ce0 : STD_LOGIC;
    signal buf_strb_2_we0 : STD_LOGIC;
    signal buf_strb_2_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal buf_strb_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_strb_3_ce0 : STD_LOGIC;
    signal buf_strb_3_we0 : STD_LOGIC;
    signal buf_strb_3_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_done : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_idle : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_ready : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_we0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_we0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_we0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_we0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_we0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_we0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_we0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_we0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_in_stream_TREADY : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_ap_done : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_ap_idle : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_ap_ready : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TREADY : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_1_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_2_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_3_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_1_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_2_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_3_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_ap_start : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_ap_done : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_ap_idle : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_ap_ready : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TREADY : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_1_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_2_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_3_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_1_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_2_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_3_ce0 : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID : STD_LOGIC;
    signal grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_cp_insertion_Pipeline_data_out_fu_128_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cp_insertion_cp_insertion_Pipeline_buf_fill IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        buf_strb_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_3_ce0 : OUT STD_LOGIC;
        buf_strb_3_we0 : OUT STD_LOGIC;
        buf_strb_3_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buf_strb_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_2_ce0 : OUT STD_LOGIC;
        buf_strb_2_we0 : OUT STD_LOGIC;
        buf_strb_2_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buf_strb_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_1_ce0 : OUT STD_LOGIC;
        buf_strb_1_we0 : OUT STD_LOGIC;
        buf_strb_1_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buf_strb_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_ce0 : OUT STD_LOGIC;
        buf_strb_we0 : OUT STD_LOGIC;
        buf_strb_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buf_data_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_3_ce0 : OUT STD_LOGIC;
        buf_data_3_we0 : OUT STD_LOGIC;
        buf_data_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_data_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_2_ce0 : OUT STD_LOGIC;
        buf_data_2_we0 : OUT STD_LOGIC;
        buf_data_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_data_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_1_ce0 : OUT STD_LOGIC;
        buf_data_1_we0 : OUT STD_LOGIC;
        buf_data_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_data_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_ce0 : OUT STD_LOGIC;
        buf_data_we0 : OUT STD_LOGIC;
        buf_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component cp_insertion_cp_insertion_Pipeline_cp_out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        buf_data_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_ce0 : OUT STD_LOGIC;
        buf_data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_data_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_1_ce0 : OUT STD_LOGIC;
        buf_data_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_data_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_2_ce0 : OUT STD_LOGIC;
        buf_data_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_data_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_3_ce0 : OUT STD_LOGIC;
        buf_data_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_strb_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_ce0 : OUT STD_LOGIC;
        buf_strb_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        buf_strb_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_1_ce0 : OUT STD_LOGIC;
        buf_strb_1_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        buf_strb_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_2_ce0 : OUT STD_LOGIC;
        buf_strb_2_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        buf_strb_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_3_ce0 : OUT STD_LOGIC;
        buf_strb_3_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component cp_insertion_cp_insertion_Pipeline_data_out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        buf_data_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_ce0 : OUT STD_LOGIC;
        buf_data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_data_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_1_ce0 : OUT STD_LOGIC;
        buf_data_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_data_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_2_ce0 : OUT STD_LOGIC;
        buf_data_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_data_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_data_3_ce0 : OUT STD_LOGIC;
        buf_data_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_strb_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_ce0 : OUT STD_LOGIC;
        buf_strb_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        buf_strb_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_1_ce0 : OUT STD_LOGIC;
        buf_strb_1_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        buf_strb_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_2_ce0 : OUT STD_LOGIC;
        buf_strb_2_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        buf_strb_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_strb_3_ce0 : OUT STD_LOGIC;
        buf_strb_3_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component cp_insertion_buf_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cp_insertion_buf_strb_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component cp_insertion_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    buf_data_U : component cp_insertion_buf_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_data_address0,
        ce0 => buf_data_ce0,
        we0 => buf_data_we0,
        d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_d0,
        q0 => buf_data_q0);

    buf_data_1_U : component cp_insertion_buf_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_data_1_address0,
        ce0 => buf_data_1_ce0,
        we0 => buf_data_1_we0,
        d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_d0,
        q0 => buf_data_1_q0);

    buf_data_2_U : component cp_insertion_buf_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_data_2_address0,
        ce0 => buf_data_2_ce0,
        we0 => buf_data_2_we0,
        d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_d0,
        q0 => buf_data_2_q0);

    buf_data_3_U : component cp_insertion_buf_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_data_3_address0,
        ce0 => buf_data_3_ce0,
        we0 => buf_data_3_we0,
        d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_d0,
        q0 => buf_data_3_q0);

    buf_strb_U : component cp_insertion_buf_strb_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_strb_address0,
        ce0 => buf_strb_ce0,
        we0 => buf_strb_we0,
        d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_d0,
        q0 => buf_strb_q0);

    buf_strb_1_U : component cp_insertion_buf_strb_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_strb_1_address0,
        ce0 => buf_strb_1_ce0,
        we0 => buf_strb_1_we0,
        d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_d0,
        q0 => buf_strb_1_q0);

    buf_strb_2_U : component cp_insertion_buf_strb_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_strb_2_address0,
        ce0 => buf_strb_2_ce0,
        we0 => buf_strb_2_we0,
        d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_d0,
        q0 => buf_strb_2_q0);

    buf_strb_3_U : component cp_insertion_buf_strb_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_strb_3_address0,
        ce0 => buf_strb_3_ce0,
        we0 => buf_strb_3_we0,
        d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_d0,
        q0 => buf_strb_3_q0);

    grp_cp_insertion_Pipeline_buf_fill_fu_88 : component cp_insertion_cp_insertion_Pipeline_buf_fill
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start,
        ap_done => grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_done,
        ap_idle => grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_idle,
        ap_ready => grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        buf_strb_3_address0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_address0,
        buf_strb_3_ce0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_ce0,
        buf_strb_3_we0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_we0,
        buf_strb_3_d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_d0,
        buf_strb_2_address0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_address0,
        buf_strb_2_ce0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_ce0,
        buf_strb_2_we0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_we0,
        buf_strb_2_d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_d0,
        buf_strb_1_address0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_address0,
        buf_strb_1_ce0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_ce0,
        buf_strb_1_we0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_we0,
        buf_strb_1_d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_d0,
        buf_strb_address0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_address0,
        buf_strb_ce0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_ce0,
        buf_strb_we0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_we0,
        buf_strb_d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_d0,
        buf_data_3_address0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_address0,
        buf_data_3_ce0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_ce0,
        buf_data_3_we0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_we0,
        buf_data_3_d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_d0,
        buf_data_2_address0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_address0,
        buf_data_2_ce0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_ce0,
        buf_data_2_we0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_we0,
        buf_data_2_d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_d0,
        buf_data_1_address0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_address0,
        buf_data_1_ce0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_ce0,
        buf_data_1_we0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_we0,
        buf_data_1_d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_d0,
        buf_data_address0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_address0,
        buf_data_ce0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_ce0,
        buf_data_we0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_we0,
        buf_data_d0 => grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_d0,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_cp_insertion_Pipeline_buf_fill_fu_88_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP_int_regslice,
        in_stream_TSTRB => in_stream_TSTRB_int_regslice,
        in_stream_TLAST => in_stream_TLAST_int_regslice);

    grp_cp_insertion_Pipeline_cp_out_fu_108 : component cp_insertion_cp_insertion_Pipeline_cp_out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start,
        ap_done => grp_cp_insertion_Pipeline_cp_out_fu_108_ap_done,
        ap_idle => grp_cp_insertion_Pipeline_cp_out_fu_108_ap_idle,
        ap_ready => grp_cp_insertion_Pipeline_cp_out_fu_108_ap_ready,
        out_stream_TREADY => grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TREADY,
        buf_data_address0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_address0,
        buf_data_ce0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_ce0,
        buf_data_q0 => buf_data_q0,
        buf_data_1_address0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_1_address0,
        buf_data_1_ce0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_1_ce0,
        buf_data_1_q0 => buf_data_1_q0,
        buf_data_2_address0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_2_address0,
        buf_data_2_ce0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_2_ce0,
        buf_data_2_q0 => buf_data_2_q0,
        buf_data_3_address0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_3_address0,
        buf_data_3_ce0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_3_ce0,
        buf_data_3_q0 => buf_data_3_q0,
        buf_strb_address0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_address0,
        buf_strb_ce0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_ce0,
        buf_strb_q0 => buf_strb_q0,
        buf_strb_1_address0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_1_address0,
        buf_strb_1_ce0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_1_ce0,
        buf_strb_1_q0 => buf_strb_1_q0,
        buf_strb_2_address0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_2_address0,
        buf_strb_2_ce0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_2_ce0,
        buf_strb_2_q0 => buf_strb_2_q0,
        buf_strb_3_address0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_3_address0,
        buf_strb_3_ce0 => grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_3_ce0,
        buf_strb_3_q0 => buf_strb_3_q0,
        out_stream_TDATA => grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TDATA,
        out_stream_TVALID => grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID,
        out_stream_TKEEP => grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TKEEP,
        out_stream_TSTRB => grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TSTRB,
        out_stream_TLAST => grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TLAST);

    grp_cp_insertion_Pipeline_data_out_fu_128 : component cp_insertion_cp_insertion_Pipeline_data_out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_cp_insertion_Pipeline_data_out_fu_128_ap_start,
        ap_done => grp_cp_insertion_Pipeline_data_out_fu_128_ap_done,
        ap_idle => grp_cp_insertion_Pipeline_data_out_fu_128_ap_idle,
        ap_ready => grp_cp_insertion_Pipeline_data_out_fu_128_ap_ready,
        out_stream_TREADY => grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TREADY,
        buf_data_address0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_address0,
        buf_data_ce0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_ce0,
        buf_data_q0 => buf_data_q0,
        buf_data_1_address0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_1_address0,
        buf_data_1_ce0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_1_ce0,
        buf_data_1_q0 => buf_data_1_q0,
        buf_data_2_address0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_2_address0,
        buf_data_2_ce0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_2_ce0,
        buf_data_2_q0 => buf_data_2_q0,
        buf_data_3_address0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_3_address0,
        buf_data_3_ce0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_3_ce0,
        buf_data_3_q0 => buf_data_3_q0,
        buf_strb_address0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_address0,
        buf_strb_ce0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_ce0,
        buf_strb_q0 => buf_strb_q0,
        buf_strb_1_address0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_1_address0,
        buf_strb_1_ce0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_1_ce0,
        buf_strb_1_q0 => buf_strb_1_q0,
        buf_strb_2_address0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_2_address0,
        buf_strb_2_ce0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_2_ce0,
        buf_strb_2_q0 => buf_strb_2_q0,
        buf_strb_3_address0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_3_address0,
        buf_strb_3_ce0 => grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_3_ce0,
        buf_strb_3_q0 => buf_strb_3_q0,
        out_stream_TDATA => grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TDATA,
        out_stream_TVALID => grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID,
        out_stream_TKEEP => grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TKEEP,
        out_stream_TSTRB => grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TSTRB,
        out_stream_TLAST => grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TLAST);

    regslice_both_in_stream_V_data_V_U : component cp_insertion_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component cp_insertion_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component cp_insertion_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component cp_insertion_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component cp_insertion_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component cp_insertion_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TKEEP_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component cp_insertion_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TSTRB_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component cp_insertion_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TLAST_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_ready = ap_const_logic_1)) then 
                    grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cp_insertion_Pipeline_cp_out_fu_108_ap_ready = ap_const_logic_1)) then 
                    grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cp_insertion_Pipeline_data_out_fu_128_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_cp_insertion_Pipeline_data_out_fu_128_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_cp_insertion_Pipeline_data_out_fu_128_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cp_insertion_Pipeline_data_out_fu_128_ap_ready = ap_const_logic_1)) then 
                    grp_cp_insertion_Pipeline_data_out_fu_128_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_done, grp_cp_insertion_Pipeline_cp_out_fu_108_ap_done, grp_cp_insertion_Pipeline_data_out_fu_128_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_cp_insertion_Pipeline_cp_out_fu_108_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_cp_insertion_Pipeline_data_out_fu_128_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_done)
    begin
        if ((grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_cp_insertion_Pipeline_cp_out_fu_108_ap_done)
    begin
        if ((grp_cp_insertion_Pipeline_cp_out_fu_108_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_cp_insertion_Pipeline_data_out_fu_128_ap_done)
    begin
        if ((grp_cp_insertion_Pipeline_data_out_fu_128_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state10, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    buf_data_1_address0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_address0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_1_address0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_data_1_address0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_data_1_address0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_1_address0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_address0;
        else 
            buf_data_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_data_1_ce0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_ce0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_1_ce0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_data_1_ce0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_data_1_ce0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_1_ce0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_ce0;
        else 
            buf_data_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_data_1_we0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_1_we0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_1_we0;
        else 
            buf_data_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_data_2_address0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_address0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_2_address0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_data_2_address0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_data_2_address0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_2_address0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_address0;
        else 
            buf_data_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_data_2_ce0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_ce0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_2_ce0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_data_2_ce0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_data_2_ce0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_2_ce0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_ce0;
        else 
            buf_data_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_data_2_we0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_2_we0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_2_we0;
        else 
            buf_data_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_data_3_address0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_address0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_3_address0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_data_3_address0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_data_3_address0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_3_address0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_address0;
        else 
            buf_data_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_data_3_ce0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_ce0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_3_ce0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_data_3_ce0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_data_3_ce0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_3_ce0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_ce0;
        else 
            buf_data_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_data_3_we0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_3_we0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_3_we0;
        else 
            buf_data_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_data_address0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_address0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_address0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_data_address0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_data_address0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_address0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_address0;
        else 
            buf_data_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_data_ce0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_ce0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_ce0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_data_ce0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_data_ce0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_ce0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_ce0;
        else 
            buf_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_data_we0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_data_we0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_data_we0;
        else 
            buf_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_strb_1_address0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_address0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_1_address0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_strb_1_address0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_strb_1_address0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_1_address0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_address0;
        else 
            buf_strb_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_strb_1_ce0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_ce0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_1_ce0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_strb_1_ce0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_strb_1_ce0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_1_ce0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_ce0;
        else 
            buf_strb_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_strb_1_we0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_1_we0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_1_we0;
        else 
            buf_strb_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_strb_2_address0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_address0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_2_address0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_strb_2_address0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_strb_2_address0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_2_address0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_address0;
        else 
            buf_strb_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_strb_2_ce0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_ce0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_2_ce0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_strb_2_ce0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_strb_2_ce0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_2_ce0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_ce0;
        else 
            buf_strb_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_strb_2_we0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_2_we0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_2_we0;
        else 
            buf_strb_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_strb_3_address0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_address0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_3_address0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_strb_3_address0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_strb_3_address0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_3_address0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_address0;
        else 
            buf_strb_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_strb_3_ce0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_ce0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_3_ce0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_strb_3_ce0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_strb_3_ce0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_3_ce0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_ce0;
        else 
            buf_strb_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_strb_3_we0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_3_we0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_3_we0;
        else 
            buf_strb_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_strb_address0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_address0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_address0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_strb_address0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_strb_address0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_address0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_address0;
        else 
            buf_strb_address0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_strb_ce0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_ce0, grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_ce0, grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_strb_ce0 <= grp_cp_insertion_Pipeline_data_out_fu_128_buf_strb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_strb_ce0 <= grp_cp_insertion_Pipeline_cp_out_fu_108_buf_strb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_ce0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_ce0;
        else 
            buf_strb_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_strb_we0_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_strb_we0 <= grp_cp_insertion_Pipeline_buf_fill_fu_88_buf_strb_we0;
        else 
            buf_strb_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start <= grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start_reg;
    grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start <= grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start_reg;
    grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state6);
    grp_cp_insertion_Pipeline_data_out_fu_128_ap_start <= grp_cp_insertion_Pipeline_data_out_fu_128_ap_start_reg;
    grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state9);
    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(grp_cp_insertion_Pipeline_buf_fill_fu_88_in_stream_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_stream_TREADY_int_regslice <= grp_cp_insertion_Pipeline_buf_fill_fu_88_in_stream_TREADY;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_TDATA_int_regslice_assign_proc : process(grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TDATA, grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID, grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TDATA, grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if (((grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            out_stream_TDATA_int_regslice <= grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TDATA_int_regslice <= grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TDATA;
        else 
            out_stream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_stream_TKEEP_int_regslice_assign_proc : process(grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID, grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TKEEP, grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID, grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TKEEP, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if (((grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            out_stream_TKEEP_int_regslice <= grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TKEEP;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TKEEP_int_regslice <= grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TKEEP;
        else 
            out_stream_TKEEP_int_regslice <= "XXXX";
        end if; 
    end process;


    out_stream_TLAST_int_regslice_assign_proc : process(grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID, grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TLAST, grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID, grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TLAST, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if (((grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            out_stream_TLAST_int_regslice <= grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TLAST_int_regslice <= grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TLAST;
        else 
            out_stream_TLAST_int_regslice <= "X";
        end if; 
    end process;


    out_stream_TSTRB_int_regslice_assign_proc : process(grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID, grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TSTRB, grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID, grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TSTRB, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if (((grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            out_stream_TSTRB_int_regslice <= grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TSTRB_int_regslice <= grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TSTRB;
        else 
            out_stream_TSTRB_int_regslice <= "XXXX";
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;

    out_stream_TVALID_int_regslice_assign_proc : process(grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID, grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_stream_TVALID_int_regslice <= grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_stream_TVALID_int_regslice <= grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TVALID;
        else 
            out_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
