#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Nov 29 18:42:21 2017
# Process ID: 9060
# Current directory: C:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.runs/impl_1/system_wrapper.vdi
# Journal file: C:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_btns_gpio_0/system_btns_gpio_0_board.xdc] for cell 'system_i/btns_gpio/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_btns_gpio_0/system_btns_gpio_0_board.xdc] for cell 'system_i/btns_gpio/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_btns_gpio_0/system_btns_gpio_0.xdc] for cell 'system_i/btns_gpio/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_btns_gpio_0/system_btns_gpio_0.xdc] for cell 'system_i/btns_gpio/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_fclk1_0/system_proc_sys_reset_fclk1_0_board.xdc] for cell 'system_i/proc_sys_reset_fclk1/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_fclk1_0/system_proc_sys_reset_fclk1_0_board.xdc] for cell 'system_i/proc_sys_reset_fclk1/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_fclk1_0/system_proc_sys_reset_fclk1_0.xdc] for cell 'system_i/proc_sys_reset_fclk1/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_fclk1_0/system_proc_sys_reset_fclk1_0.xdc] for cell 'system_i/proc_sys_reset_fclk1/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgbleds_gpio_0/system_rgbleds_gpio_0_board.xdc] for cell 'system_i/rgbleds_gpio/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgbleds_gpio_0/system_rgbleds_gpio_0_board.xdc] for cell 'system_i/rgbleds_gpio/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgbleds_gpio_0/system_rgbleds_gpio_0.xdc] for cell 'system_i/rgbleds_gpio/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgbleds_gpio_0/system_rgbleds_gpio_0.xdc] for cell 'system_i/rgbleds_gpio/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_fclk0_0/system_rst_processing_system7_0_fclk0_0_board.xdc] for cell 'system_i/rst_processing_system7_0_fclk0/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_fclk0_0/system_rst_processing_system7_0_fclk0_0_board.xdc] for cell 'system_i/rst_processing_system7_0_fclk0/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_fclk0_0/system_rst_processing_system7_0_fclk0_0.xdc] for cell 'system_i/rst_processing_system7_0_fclk0/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_fclk0_0/system_rst_processing_system7_0_fclk0_0.xdc] for cell 'system_i/rst_processing_system7_0_fclk0/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_swsleds_gpio_0/system_swsleds_gpio_0_board.xdc] for cell 'system_i/swsleds_gpio/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_swsleds_gpio_0/system_swsleds_gpio_0_board.xdc] for cell 'system_i/swsleds_gpio/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_swsleds_gpio_0/system_swsleds_gpio_0.xdc] for cell 'system_i/swsleds_gpio/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_swsleds_gpio_0/system_swsleds_gpio_0.xdc] for cell 'system_i/swsleds_gpio/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_system_interrupts_0/system_system_interrupts_0.xdc] for cell 'system_i/system_interrupts/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_system_interrupts_0/system_system_interrupts_0.xdc] for cell 'system_i/system_interrupts/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_axi_vdma_0/system_axi_vdma_0.xdc] for cell 'system_i/video/axi_vdma/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_axi_vdma_0/system_axi_vdma_0.xdc] for cell 'system_i/video/axi_vdma/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_axi_gpio_hdmiin_0/system_axi_gpio_hdmiin_0_board.xdc] for cell 'system_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_axi_gpio_hdmiin_0/system_axi_gpio_hdmiin_0_board.xdc] for cell 'system_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_axi_gpio_hdmiin_0/system_axi_gpio_hdmiin_0.xdc] for cell 'system_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_axi_gpio_hdmiin_0/system_axi_gpio_hdmiin_0.xdc] for cell 'system_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'system_i/video/hdmi_in/frontend/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'system_i/video/hdmi_in/frontend/dvi2rgb_0/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_hdmi_out_hpd_video_0/system_hdmi_out_hpd_video_0_board.xdc] for cell 'system_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_hdmi_out_hpd_video_0/system_hdmi_out_hpd_video_0_board.xdc] for cell 'system_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_hdmi_out_hpd_video_0/system_hdmi_out_hpd_video_0.xdc] for cell 'system_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_hdmi_out_hpd_video_0/system_hdmi_out_hpd_video_0.xdc] for cell 'system_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_pixelclk_0/system_proc_sys_reset_pixelclk_0_board.xdc] for cell 'system_i/video/hdmi_out/frontend/proc_sys_reset_pixelclk/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_pixelclk_0/system_proc_sys_reset_pixelclk_0_board.xdc] for cell 'system_i/video/hdmi_out/frontend/proc_sys_reset_pixelclk/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_pixelclk_0/system_proc_sys_reset_pixelclk_0.xdc] for cell 'system_i/video/hdmi_out/frontend/proc_sys_reset_pixelclk/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_proc_sys_reset_pixelclk_0/system_proc_sys_reset_pixelclk_0.xdc] for cell 'system_i/video/hdmi_out/frontend/proc_sys_reset_pixelclk/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_h264enc_with_axi_0_1_1/src/fifo_8_64_enc/fifo_8_64_enc/fifo_8_64_enc.xdc] for cell 'system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_h264enc_with_axi_0_1_1/src/fifo_8_64_enc/fifo_8_64_enc/fifo_8_64_enc.xdc] for cell 'system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_h264enc_with_axi_0_1_1/src/fifo_64_64_enc/fifo_64_64_enc/fifo_64_64_enc.xdc] for cell 'system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_h264enc_with_axi_0_1_1/src/fifo_64_64_enc/fifo_64_64_enc/fifo_64_64_enc.xdc] for cell 'system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_16_64/fifo_16_64/fifo_16_64.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_uv/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_16_64/fifo_16_64/fifo_16_64.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_uv/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_8_64/fifo_8_64/fifo_8_64.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_8_64/fifo_8_64/fifo_8_64.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_64_32/fifo_64_32/fifo_64_32.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_64_32/fifo_64_32/fifo_64_32.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0'
Parsing XDC File [C:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/constrs_1/new/system.xdc]
WARNING: [Constraints 18-619] A clock with name 'hdmi_in_clk_p' already exists, overwriting the previous clock with the same name. [C:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/constrs_1/new/system.xdc:34]
Finished Parsing XDC File [C:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_system_interrupts_0/system_system_interrupts_0_clocks.xdc] for cell 'system_i/system_interrupts/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_system_interrupts_0/system_system_interrupts_0_clocks.xdc] for cell 'system_i/system_interrupts/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_axi_vdma_0/system_axi_vdma_0_clocks.xdc] for cell 'system_i/video/axi_vdma/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_axi_vdma_0/system_axi_vdma_0_clocks.xdc] for cell 'system_i/video/axi_vdma/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc:6]
INFO: [Timing 38-2] Deriving generated clocks [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc:6]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.766 ; gain = 556.750
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_vtc_in_0/system_vtc_in_0_clocks.xdc] for cell 'system_i/video/hdmi_in/frontend/vtc_in/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_vtc_in_0/system_vtc_in_0_clocks.xdc] for cell 'system_i/video/hdmi_in/frontend/vtc_in/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_vtc_out_0/system_vtc_out_0_clocks.xdc] for cell 'system_i/video/hdmi_out/frontend/vtc_out/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_vtc_out_0/system_vtc_out_0_clocks.xdc] for cell 'system_i/video/hdmi_out/frontend/vtc_out/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_h264enc_with_axi_0_1_1/src/fifo_8_64_enc/fifo_8_64_enc/fifo_8_64_enc_clocks.xdc] for cell 'system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_h264enc_with_axi_0_1_1/src/fifo_8_64_enc/fifo_8_64_enc/fifo_8_64_enc_clocks.xdc] for cell 'system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_h264enc_with_axi_0_1_1/src/fifo_64_64_enc/fifo_64_64_enc/fifo_64_64_enc_clocks.xdc] for cell 'system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_h264enc_with_axi_0_1_1/src/fifo_64_64_enc/fifo_64_64_enc/fifo_64_64_enc_clocks.xdc] for cell 'system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_16_64/fifo_16_64/fifo_16_64_clocks.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_uv/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_16_64/fifo_16_64/fifo_16_64_clocks.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_uv/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_8_64/fifo_8_64/fifo_8_64_clocks.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_8_64/fifo_8_64/fifo_8_64_clocks.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_64_32/fifo_64_32/fifo_64_32_clocks.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_rgb2yuv_with_axi_0_0_1/src/fifo_64_32/fifo_64_32/fifo_64_32_clocks.xdc] for cell 'system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 74 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1297.766 ; gain = 1090.695
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.741 . Memory (MB): peak = 1297.766 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: b77e9955

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 45 inverter(s) to 88 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: da94c061

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.766 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 13 load pin(s).
INFO: [Opt 31-10] Eliminated 1731 cells.
Phase 2 Constant Propagation | Checksum: 1ceed8aea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1297.766 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 14557 unconnected nets.
INFO: [Opt 31-11] Eliminated 5269 unconnected cells.
Phase 3 Sweep | Checksum: 1866c9158

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1297.766 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1297.766 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1866c9158

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1297.766 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
CRITICAL WARNING: [Timing 38-249] Generated clock system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock output_video.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 13 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: 18ce15ac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1788.188 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18ce15ac4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1788.188 ; gain = 490.422
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 1788.188 ; gain = 490.422
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1788.188 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1788.188 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC 23-20] Rule violation (AVAL-46) v7v8_mmcm_fvco_rule1 - The current computed target frequency, FVCO, is out of range for cell system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator. The computed FVCO is 599.952 MHz. The valid FVCO range for speed grade -1 is 600MHz to 1200MHz. The cell attribute values used to compute FVCO are CLKFBOUT_MULT_F = 5.000, CLKIN1_PERIOD = 8.33400, and DIVCLK_DIVIDE = 1 (FVCO = 1000 * CLKFBOUT_MULT_F/(CLKIN1_PERIOD * DIVCLK_DIVIDE)).
This violation may be corrected by:
  1. The timer uses timing constraints for clock period or clock frequency that affect CLKIN1 to set cell attribute CLKIN1_PERIOD, over-riding any previous value. This may already be in place and, if so this violation will be resolved once Timing is run.  Otherwise, consider modifying timing constraints to adjust the CLKIN1_PERIOD and bring FVCO into the allowed range.
  2. In the absence of timing constraints that affect CLKIN1, consider modifying the cell CLKIN1_PERIOD to bring FVCO into the allowed range.
  3. If CLKIN1_PERIOD is satisfactory, modify the CLKFBOUT_MULT_F or DIVCLK_DIVIDE cell attributes to bring FVCO into the allowed range.
  4. The MMCM configuration may be dynamically modified by use of DRP which is recognized by an ACTIVE signal on DCLK pin.
WARNING: [DRC 23-20] Rule violation (PLIDC-14) IDELAYCTRL REFCLK should be same as ISERDES CLK - The BITSLICE cell IDELAYCTRL system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX REFCLK pin should be driven by the same clock net as the associated ISERDES system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster CLK or CLKDIV pin.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[10] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][4]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[11] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][5]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[12] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][6]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[13] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][7]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[6] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][0]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[7] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][1]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[8] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][2]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[9] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][3]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[10] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][7]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[11] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][8]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[12] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][9]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[13] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][10]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[3] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][0]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[4] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][1]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[5] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][2]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[6] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][3]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[7] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][4]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[8] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][5]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[9] (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][6]) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/bselect_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_CTL/empty_n_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_CTL/full_int_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][32]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][43]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][51]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][52]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wburst_axi_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wburst_axi_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wburst_axi_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wburst_axi_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wburst_gif_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wburst_gif_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wburst_gif_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wburst_gif_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_CTL/empty_n_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_CTL/full_int_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][32]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][33]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][34]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][35]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN (net: system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (system_i/h264/h264enc_with_axi_0/inst/gm_0_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][36]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings, 4597 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1788.188 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 13 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 05088e45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1788.188 ; gain = 0.000
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 05088e45

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 05088e45

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: c2fbb441

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1788.188 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1353cb080

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1395ac348

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1788.188 ; gain = 0.000
CRITICAL WARNING: [Timing 38-249] Generated clock system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock output_video.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.2.1 Place Init Design | Checksum: 1bda96f61

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1788.188 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1bda96f61

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1bda96f61

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1788.188 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bda96f61

Time (s): cpu = 00:01:03 ; elapsed = 00:00:53 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19191ebfa

Time (s): cpu = 00:03:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19191ebfa

Time (s): cpu = 00:03:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14c5a3a0c

Time (s): cpu = 00:03:39 ; elapsed = 00:02:29 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c4bbd1dd

Time (s): cpu = 00:03:41 ; elapsed = 00:02:31 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: c4bbd1dd

Time (s): cpu = 00:03:41 ; elapsed = 00:02:31 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15dbab189

Time (s): cpu = 00:03:49 ; elapsed = 00:02:36 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15dbab189

Time (s): cpu = 00:03:50 ; elapsed = 00:02:37 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 9d36c0f0

Time (s): cpu = 00:04:29 ; elapsed = 00:03:13 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: e804564f

Time (s): cpu = 00:04:32 ; elapsed = 00:03:17 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e804564f

Time (s): cpu = 00:04:33 ; elapsed = 00:03:18 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 136bbf243

Time (s): cpu = 00:04:48 ; elapsed = 00:03:27 . Memory (MB): peak = 1788.188 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 136bbf243

Time (s): cpu = 00:04:48 ; elapsed = 00:03:27 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock output_video.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 189bb7d1f

Time (s): cpu = 00:05:24 ; elapsed = 00:03:48 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 175b6dd2d

Time (s): cpu = 00:05:45 ; elapsed = 00:04:07 . Memory (MB): peak = 1788.188 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 175b6dd2d

Time (s): cpu = 00:05:45 ; elapsed = 00:04:07 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 175b6dd2d

Time (s): cpu = 00:05:46 ; elapsed = 00:04:08 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 175b6dd2d

Time (s): cpu = 00:05:46 ; elapsed = 00:04:08 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 175b6dd2d

Time (s): cpu = 00:05:47 ; elapsed = 00:04:09 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 18350dc8e

Time (s): cpu = 00:05:47 ; elapsed = 00:04:09 . Memory (MB): peak = 1788.188 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18350dc8e

Time (s): cpu = 00:05:48 ; elapsed = 00:04:10 . Memory (MB): peak = 1788.188 ; gain = 0.000
Ending Placer Task | Checksum: e6f6b21e

Time (s): cpu = 00:05:48 ; elapsed = 00:04:10 . Memory (MB): peak = 1788.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 102 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:56 ; elapsed = 00:04:15 . Memory (MB): peak = 1788.188 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 1788.188 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1788.188 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1788.188 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.633 . Memory (MB): peak = 1788.188 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1788.188 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 45 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[8], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8657162f ConstDB: 0 ShapeSum: 609f9bef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1390d0a7f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1390d0a7f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1390d0a7f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1788.188 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1390d0a7f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1788.188 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d0f9562e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.188 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.525  | TNS=0.000  | WHS=-0.352 | THS=-628.966|

Phase 2 Router Initialization | Checksum: 1ae0266d8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c0cbcf64

Time (s): cpu = 00:02:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19976
 Number of Nodes with overlaps = 5368
 Number of Nodes with overlaps = 1281
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 184f0d69a

Time (s): cpu = 00:05:06 ; elapsed = 00:03:06 . Memory (MB): peak = 1932.633 ; gain = 144.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.075 | TNS=-136.595| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 16a65b9ed

Time (s): cpu = 00:05:08 ; elapsed = 00:03:08 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 18c2c7087

Time (s): cpu = 00:05:13 ; elapsed = 00:03:12 . Memory (MB): peak = 1932.633 ; gain = 144.445
Phase 4.1.2 GlobIterForTiming | Checksum: 223f82c68

Time (s): cpu = 00:05:21 ; elapsed = 00:03:20 . Memory (MB): peak = 1932.633 ; gain = 144.445
Phase 4.1 Global Iteration 0 | Checksum: 223f82c68

Time (s): cpu = 00:05:21 ; elapsed = 00:03:20 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12304
 Number of Nodes with overlaps = 3261
 Number of Nodes with overlaps = 424
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1fb7cf94f

Time (s): cpu = 00:08:17 ; elapsed = 00:05:18 . Memory (MB): peak = 1932.633 ; gain = 144.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.032  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1617229cc

Time (s): cpu = 00:08:18 ; elapsed = 00:05:19 . Memory (MB): peak = 1932.633 ; gain = 144.445
Phase 4 Rip-up And Reroute | Checksum: 1617229cc

Time (s): cpu = 00:08:18 ; elapsed = 00:05:19 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1867cc61a

Time (s): cpu = 00:08:23 ; elapsed = 00:05:22 . Memory (MB): peak = 1932.633 ; gain = 144.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.032  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1867cc61a

Time (s): cpu = 00:08:23 ; elapsed = 00:05:22 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1867cc61a

Time (s): cpu = 00:08:24 ; elapsed = 00:05:22 . Memory (MB): peak = 1932.633 ; gain = 144.445
Phase 5 Delay and Skew Optimization | Checksum: 1867cc61a

Time (s): cpu = 00:08:24 ; elapsed = 00:05:22 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ea37f559

Time (s): cpu = 00:08:30 ; elapsed = 00:05:26 . Memory (MB): peak = 1932.633 ; gain = 144.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.032  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fecc666a

Time (s): cpu = 00:08:30 ; elapsed = 00:05:27 . Memory (MB): peak = 1932.633 ; gain = 144.445
Phase 6 Post Hold Fix | Checksum: fecc666a

Time (s): cpu = 00:08:31 ; elapsed = 00:05:27 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.8907 %
  Global Horizontal Routing Utilization  = 31.3041 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ae09e407

Time (s): cpu = 00:08:31 ; elapsed = 00:05:27 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ae09e407

Time (s): cpu = 00:08:31 ; elapsed = 00:05:27 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d651bc5a

Time (s): cpu = 00:08:37 ; elapsed = 00:05:33 . Memory (MB): peak = 1932.633 ; gain = 144.445

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.032  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d651bc5a

Time (s): cpu = 00:08:37 ; elapsed = 00:05:33 . Memory (MB): peak = 1932.633 ; gain = 144.445
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:37 ; elapsed = 00:05:33 . Memory (MB): peak = 1932.633 ; gain = 144.445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 103 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:45 ; elapsed = 00:05:38 . Memory (MB): peak = 1932.633 ; gain = 144.445
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 1932.633 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.633 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/work/vivado_work/PYNQ-master_2/boards/Pynq-Z1/base/base/base.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.633 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock output_video.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1932.633 ; gain = 0.000
CRITICAL WARNING: [Timing 38-249] Generated clock system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock output_video.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock output_video.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.633 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/base_addr_pixel1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/base_addr_pixel1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/base_addr_pixel1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/base_addr_pixel1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/gm_raddr0 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/gm_raddr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/gm_raddr0 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/gm_raddr0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/gm_raddr3 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/gm_raddr3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/gm_raddr3 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/gm_raddr3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff00_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff00_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff00_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff00_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff00_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff00_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff01_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff01_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff01_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff01_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff01_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff01_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff10_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff10_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff10_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff10_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff10_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff10_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff11_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff11_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff11_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff11_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff11_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant2x2/coeff11_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff00_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff00_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff00_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff00_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff00_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff00_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff01_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff01_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff01_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff01_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff01_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff01_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff02_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff02_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff02_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff02_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff02_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff02_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff03_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff03_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff03_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff03_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff03_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff03_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff10_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff10_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff10_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff10_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff10_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff10_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff11_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff11_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff11_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff11_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff11_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff11_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff12_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff12_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff12_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff12_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff12_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff12_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff13_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff13_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff13_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff13_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff13_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff13_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff20_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff20_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff20_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff20_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff20_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff20_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff21_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff21_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff21_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff21_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff21_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff21_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff22_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff22_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff22_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff22_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff22_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff22_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff23_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff23_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff23_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff23_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff23_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff23_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff30_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff30_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff30_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff30_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff30_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff30_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff31_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff31_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff31_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff31_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff31_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff31_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff32_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff32_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff32_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff32_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff32_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff32_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff33_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff33_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff33_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff33_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff33_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4/coeff33_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff00_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff00_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff00_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff00_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff00_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff00_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff01_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff01_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff01_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff01_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff01_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff01_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff02_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff02_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff02_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff02_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff02_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff02_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff03_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff03_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff03_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff03_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff03_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff03_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff10_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff10_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff10_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff10_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff10_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff10_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff11_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff11_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff11_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff11_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff11_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff11_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff12_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff12_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff12_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff12_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff12_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff12_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff13_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff13_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff13_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff13_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff13_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff13_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff20_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff20_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff20_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff20_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff20_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff20_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff21_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff21_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff21_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff21_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff21_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff21_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff22_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff22_o_w1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff22_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff22_o_w1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff22_o_w1 input system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_dequant4x4_dc/coeff22_o_w1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5585 Warnings, 11 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2394.328 ; gain = 461.695
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 18:56:23 2017...
