Classic Timing Analyzer report for led_0_7
Tue Oct 26 09:36:22 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.902 ns                         ; cnt_scan[15] ; dataout[0]   ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 294.55 MHz ( period = 3.395 ns ) ; cnt_scan[0]  ; cnt_scan[15] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; cnt_scan[0]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 3.131 ns                ;
; N/A   ; 302.21 MHz ( period = 3.309 ns )               ; cnt_scan[0]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; cnt_scan[0]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 315.86 MHz ( period = 3.166 ns )               ; cnt_scan[4]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 318.78 MHz ( period = 3.137 ns )               ; cnt_scan[0]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 320.00 MHz ( period = 3.125 ns )               ; cnt_scan[1]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; cnt_scan[4]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.816 ns                ;
; N/A   ; 327.76 MHz ( period = 3.051 ns )               ; cnt_scan[0]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.787 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; cnt_scan[2]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; 329.06 MHz ( period = 3.039 ns )               ; cnt_scan[1]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; 334.00 MHz ( period = 2.994 ns )               ; cnt_scan[4]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.730 ns                ;
; N/A   ; 337.27 MHz ( period = 2.965 ns )               ; cnt_scan[0]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 337.50 MHz ( period = 2.963 ns )               ; cnt_scan[3]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.699 ns                ;
; N/A   ; 337.61 MHz ( period = 2.962 ns )               ; cnt_scan[2]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 338.64 MHz ( period = 2.953 ns )               ; cnt_scan[1]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.689 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.613 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.612 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.527 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.487 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.440 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.270 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.268 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 2.167 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.104 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 2.069 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[3]  ; clk        ; clk      ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[2]  ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 1.885 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[12] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.820 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[13] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[12] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[3]  ; clk        ; clk      ; None                        ; None                      ; 1.725 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[13] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[14] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[12] ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[3]  ; clk        ; clk      ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[2]  ; clk        ; clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[1]  ; clk        ; clk      ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[13] ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[14] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[12] ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[3]  ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[2]  ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[1]  ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[15] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[0]  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+--------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To         ; From Clock ;
+-------+--------------+------------+--------------+------------+------------+
; N/A   ; None         ; 9.902 ns   ; cnt_scan[15] ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.902 ns   ; cnt_scan[15] ; dataout[0] ; clk        ;
; N/A   ; None         ; 9.889 ns   ; cnt_scan[15] ; en[4]      ; clk        ;
; N/A   ; None         ; 9.871 ns   ; cnt_scan[15] ; en[6]      ; clk        ;
; N/A   ; None         ; 9.831 ns   ; cnt_scan[15] ; en[7]      ; clk        ;
; N/A   ; None         ; 9.761 ns   ; cnt_scan[15] ; en[5]      ; clk        ;
; N/A   ; None         ; 9.664 ns   ; cnt_scan[14] ; dataout[0] ; clk        ;
; N/A   ; None         ; 9.657 ns   ; cnt_scan[14] ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.649 ns   ; cnt_scan[14] ; en[4]      ; clk        ;
; N/A   ; None         ; 9.631 ns   ; cnt_scan[14] ; en[6]      ; clk        ;
; N/A   ; None         ; 9.626 ns   ; cnt_scan[14] ; en[7]      ; clk        ;
; N/A   ; None         ; 9.562 ns   ; cnt_scan[14] ; en[5]      ; clk        ;
; N/A   ; None         ; 9.499 ns   ; cnt_scan[13] ; dataout[0] ; clk        ;
; N/A   ; None         ; 9.496 ns   ; cnt_scan[15] ; dataout[2] ; clk        ;
; N/A   ; None         ; 9.492 ns   ; cnt_scan[13] ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.480 ns   ; cnt_scan[13] ; en[4]      ; clk        ;
; N/A   ; None         ; 9.458 ns   ; cnt_scan[13] ; en[6]      ; clk        ;
; N/A   ; None         ; 9.457 ns   ; cnt_scan[15] ; en[2]      ; clk        ;
; N/A   ; None         ; 9.456 ns   ; cnt_scan[13] ; en[7]      ; clk        ;
; N/A   ; None         ; 9.404 ns   ; cnt_scan[15] ; en[3]      ; clk        ;
; N/A   ; None         ; 9.397 ns   ; cnt_scan[13] ; en[5]      ; clk        ;
; N/A   ; None         ; 9.329 ns   ; cnt_scan[14] ; dataout[2] ; clk        ;
; N/A   ; None         ; 9.290 ns   ; cnt_scan[14] ; en[2]      ; clk        ;
; N/A   ; None         ; 9.285 ns   ; cnt_scan[14] ; en[3]      ; clk        ;
; N/A   ; None         ; 9.198 ns   ; cnt_scan[15] ; dataout[3] ; clk        ;
; N/A   ; None         ; 9.160 ns   ; cnt_scan[13] ; dataout[2] ; clk        ;
; N/A   ; None         ; 9.121 ns   ; cnt_scan[13] ; en[2]      ; clk        ;
; N/A   ; None         ; 9.120 ns   ; cnt_scan[13] ; en[3]      ; clk        ;
; N/A   ; None         ; 9.074 ns   ; cnt_scan[15] ; en[1]      ; clk        ;
; N/A   ; None         ; 9.056 ns   ; cnt_scan[15] ; en[0]      ; clk        ;
; N/A   ; None         ; 8.961 ns   ; cnt_scan[14] ; en[1]      ; clk        ;
; N/A   ; None         ; 8.960 ns   ; cnt_scan[14] ; dataout[3] ; clk        ;
; N/A   ; None         ; 8.903 ns   ; cnt_scan[14] ; en[0]      ; clk        ;
; N/A   ; None         ; 8.825 ns   ; cnt_scan[15] ; dataout[4] ; clk        ;
; N/A   ; None         ; 8.815 ns   ; cnt_scan[15] ; dataout[6] ; clk        ;
; N/A   ; None         ; 8.796 ns   ; cnt_scan[13] ; en[1]      ; clk        ;
; N/A   ; None         ; 8.794 ns   ; cnt_scan[15] ; dataout[5] ; clk        ;
; N/A   ; None         ; 8.790 ns   ; cnt_scan[13] ; dataout[3] ; clk        ;
; N/A   ; None         ; 8.734 ns   ; cnt_scan[13] ; en[0]      ; clk        ;
; N/A   ; None         ; 8.586 ns   ; cnt_scan[14] ; dataout[5] ; clk        ;
; N/A   ; None         ; 8.583 ns   ; cnt_scan[14] ; dataout[4] ; clk        ;
; N/A   ; None         ; 8.576 ns   ; cnt_scan[14] ; dataout[6] ; clk        ;
; N/A   ; None         ; 8.425 ns   ; cnt_scan[13] ; dataout[5] ; clk        ;
; N/A   ; None         ; 8.417 ns   ; cnt_scan[13] ; dataout[4] ; clk        ;
; N/A   ; None         ; 8.406 ns   ; cnt_scan[13] ; dataout[6] ; clk        ;
+-------+--------------+------------+--------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 26 09:36:21 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off led_0_7 -c led_0_7 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 294.55 MHz between source register "cnt_scan[0]" and destination register "cnt_scan[15]" (period= 3.395 ns)
    Info: + Longest register to register delay is 3.131 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N31; Fanout = 3; REG Node = 'cnt_scan[0]'
        Info: 2: + IC(0.674 ns) + CELL(0.621 ns) = 1.295 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 2; COMB Node = 'cnt_scan[1]~16'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.381 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 2; COMB Node = 'cnt_scan[2]~18'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.467 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 2; COMB Node = 'cnt_scan[3]~20'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.553 ns; Loc. = LCCOMB_X15_Y1_N6; Fanout = 2; COMB Node = 'cnt_scan[4]~22'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.639 ns; Loc. = LCCOMB_X15_Y1_N8; Fanout = 2; COMB Node = 'cnt_scan[5]~24'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.725 ns; Loc. = LCCOMB_X15_Y1_N10; Fanout = 2; COMB Node = 'cnt_scan[6]~26'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.811 ns; Loc. = LCCOMB_X15_Y1_N12; Fanout = 2; COMB Node = 'cnt_scan[7]~28'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.001 ns; Loc. = LCCOMB_X15_Y1_N14; Fanout = 2; COMB Node = 'cnt_scan[8]~30'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.087 ns; Loc. = LCCOMB_X15_Y1_N16; Fanout = 2; COMB Node = 'cnt_scan[9]~32'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.173 ns; Loc. = LCCOMB_X15_Y1_N18; Fanout = 2; COMB Node = 'cnt_scan[10]~34'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.259 ns; Loc. = LCCOMB_X15_Y1_N20; Fanout = 2; COMB Node = 'cnt_scan[11]~36'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.345 ns; Loc. = LCCOMB_X15_Y1_N22; Fanout = 2; COMB Node = 'cnt_scan[12]~38'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.431 ns; Loc. = LCCOMB_X15_Y1_N24; Fanout = 2; COMB Node = 'cnt_scan[13]~40'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.517 ns; Loc. = LCCOMB_X15_Y1_N26; Fanout = 1; COMB Node = 'cnt_scan[14]~42'
        Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 3.023 ns; Loc. = LCCOMB_X15_Y1_N28; Fanout = 1; COMB Node = 'cnt_scan[15]~43'
        Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 3.131 ns; Loc. = LCFF_X15_Y1_N29; Fanout = 15; REG Node = 'cnt_scan[15]'
        Info: Total cell delay = 2.457 ns ( 78.47 % )
        Info: Total interconnect delay = 0.674 ns ( 21.53 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.884 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X15_Y1_N29; Fanout = 15; REG Node = 'cnt_scan[15]'
            Info: Total cell delay = 1.806 ns ( 62.62 % )
            Info: Total interconnect delay = 1.078 ns ( 37.38 % )
        Info: - Longest clock path from clock "clk" to source register is 2.884 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X15_Y1_N31; Fanout = 3; REG Node = 'cnt_scan[0]'
            Info: Total cell delay = 1.806 ns ( 62.62 % )
            Info: Total interconnect delay = 1.078 ns ( 37.38 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "dataout[1]" through register "cnt_scan[15]" is 9.902 ns
    Info: + Longest clock path from clock "clk" to source register is 2.884 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X15_Y1_N29; Fanout = 15; REG Node = 'cnt_scan[15]'
        Info: Total cell delay = 1.806 ns ( 62.62 % )
        Info: Total interconnect delay = 1.078 ns ( 37.38 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.714 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N29; Fanout = 15; REG Node = 'cnt_scan[15]'
        Info: 2: + IC(0.886 ns) + CELL(0.624 ns) = 1.510 ns; Loc. = LCCOMB_X14_Y1_N26; Fanout = 1; COMB Node = 'WideOr6~0'
        Info: 3: + IC(1.908 ns) + CELL(3.296 ns) = 6.714 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'dataout[1]'
        Info: Total cell delay = 3.920 ns ( 58.39 % )
        Info: Total interconnect delay = 2.794 ns ( 41.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 140 megabytes
    Info: Processing ended: Tue Oct 26 09:36:22 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


