$date
	Sun Feb 20 20:28:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ t $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#1000
0!
1"
#2000
0"
1$
#3000
1"
#4000
0"
0$
1#
#5000
1"
#6000
0"
1$
#7000
1!
1"
#8000
0"
0$
0#
#9000
0!
1"
#10000
0"
1$
#11000
1"
#12000
0"
0$
1#
#13000
1"
#14000
0"
1$
#15000
1!
1"
#16000
0"
0$
0#
