$date
	Fri Aug 19 02:09:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ram_tb $end
$var wire 16 ! data_out [15:0] $end
$var reg 8 " address [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ ram_read $end
$var reg 16 % write_data [15:0] $end
$var reg 1 & write_enable $end
$scope module dut $end
$var wire 8 ' access_address [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ ram_read $end
$var wire 16 ( write_data [15:0] $end
$var wire 1 & write_enable $end
$var wire 16 ) data_out [15:0] $end
$var integer 32 * f [31:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000 +
b10000000000000000000000000000011 *
bx )
bx (
b0 '
1&
bx %
1$
1#
b0 "
bx !
$end
#10000
0#
#15000
b100000000000010 %
b100000000000010 (
#20000
b100000000000010 !
b100000000000010 )
b100000000 +
1#
#25000
b0 !
b0 )
b1 "
b1 '
#30000
0#
#40000
b100000000000010 !
b100000000000010 )
b100000000 +
1#
#50000
0#
#55000
b0 !
b0 )
b0 %
b0 (
0$
#60000
b100000000 +
1#
#70000
0#
#80000
b100000000 +
1#
b0 "
b0 '
#90000
0#
