# do porta_nand_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/felipe/QuartusAOC2/P1_porta_nand.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:04 on Sep 14,2017
# vcom -reportprogress 300 -93 -work work /home/felipe/QuartusAOC2/P1_porta_nand.vhd 
# -- Loading package STANDARD
# -- Compiling entity porta_nand
# -- Compiling architecture comportamento of porta_nand
# End time: 21:10:04 on Sep 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
