{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720183965311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720183965311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 05 09:52:45 2024 " "Processing started: Fri Jul 05 09:52:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720183965311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720183965311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacemaker -c pacemaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacemaker -c pacemaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720183965311 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720183965545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacemaker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pacemaker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacemaker-behavior " "Found design unit 1: pacemaker-behavior" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""} { "Info" "ISGN_ENTITY_NAME" "1 pacemaker " "Found entity 1: pacemaker" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behav " "Found design unit 1: reg-behav" {  } { { "reg.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/reg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circ_comb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circ_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circ_comb-behav " "Found design unit 1: circ_comb-behav" {  } { { "circ_comb.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/circ_comb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""} { "Info" "ISGN_ENTITY_NAME" "1 circ_comb " "Found entity 1: circ_comb" {  } { { "circ_comb.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/circ_comb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "timer.vhd " "Can't analyze file -- file timer.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1720183965857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavior " "Found design unit 1: counter-behavior" {  } { { "counter.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720183965857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pacemaker " "Elaborating entity \"pacemaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720183965889 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t pacemaker.vhd(6) " "VHDL Signal Declaration warning at pacemaker.vhd(6): used implicit default value for signal \"t\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720183965889 "|pacemaker"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fc pacemaker.vhd(12) " "Verilog HDL or VHDL warning at pacemaker.vhd(12): object \"fc\" assigned a value but never read" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720183965889 "|pacemaker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:u1 " "Elaborating entity \"reg\" for hierarchy \"reg:u1\"" {  } { { "pacemaker.vhd" "u1" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720183965889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circ_comb circ_comb:u2 " "Elaborating entity \"circ_comb\" for hierarchy \"circ_comb:u2\"" {  } { { "pacemaker.vhd" "u2" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720183965889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u3 " "Elaborating entity \"counter\" for hierarchy \"counter:u3\"" {  } { { "pacemaker.vhd" "u3" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720183965889 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c u3 " "Port \"c\" does not exist in macrofunction \"u3\"" {  } { { "pacemaker.vhd" "u3" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 29 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720183965889 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1720183965905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720183966000 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 05 09:52:46 2024 " "Processing ended: Fri Jul 05 09:52:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720183966000 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720183966000 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720183966000 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720183966000 ""}
