#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a25794f530 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000002a257a23dd0_0 .net "DataAdr", 31 0, v000002a257a1cb10_0;  1 drivers
v000002a257a23e70_0 .net "MemWrite", 0 0, L_000002a25794e5d0;  1 drivers
v000002a257a23f10_0 .net "WriteData", 31 0, L_000002a257a281b0;  1 drivers
v000002a257a286b0_0 .var "clk", 0 0;
v000002a257a27a30_0 .var "reset", 0 0;
E_000002a25793c4f0 .event negedge, v000002a257943490_0;
S_000002a25794fb90 .scope module, "dut" "top" 2 7, 3 5 0, S_000002a25794f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000002a257a23330_0 .net "DataAdr", 31 0, v000002a257a1cb10_0;  alias, 1 drivers
v000002a257a23510_0 .net "Instr", 31 0, L_000002a25794f130;  1 drivers
v000002a257a23650_0 .net "MemWrite", 0 0, L_000002a25794e5d0;  alias, 1 drivers
v000002a257a23790_0 .net "PC", 31 0, v000002a257a1eb20_0;  1 drivers
v000002a257a236f0_0 .net "ReadData", 31 0, L_000002a25794e6b0;  1 drivers
v000002a257a23b50_0 .net "WriteData", 31 0, L_000002a257a281b0;  alias, 1 drivers
v000002a257a23a10_0 .net "clk", 0 0, v000002a257a286b0_0;  1 drivers
v000002a257a23d30_0 .net "reset", 0 0, v000002a257a27a30_0;  1 drivers
S_000002a25794fd20 .scope module, "arm" "arm" 3 20, 4 4 0, S_000002a25794fb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000002a257a238d0_0 .net "ALUControl", 1 0, v000002a257a1db50_0;  1 drivers
v000002a257a24af0_0 .net "ALUFlags", 3 0, L_000002a257a82dc0;  1 drivers
v000002a257a24b90_0 .net "ALUResult", 31 0, v000002a257a1cb10_0;  alias, 1 drivers
v000002a257a24e10_0 .net "ALUSrc", 0 0, L_000002a257a27670;  1 drivers
v000002a257a24870_0 .net "ImmSrc", 1 0, L_000002a257a28610;  1 drivers
v000002a257a24370_0 .net "Instr", 31 0, L_000002a25794f130;  alias, 1 drivers
v000002a257a249b0_0 .net "MemWrite", 0 0, L_000002a25794e5d0;  alias, 1 drivers
v000002a257a24910_0 .net "MemtoReg", 0 0, L_000002a257a28f70;  1 drivers
v000002a257a24c30_0 .net "PC", 31 0, v000002a257a1eb20_0;  alias, 1 drivers
v000002a257a24cd0_0 .net "PCSrc", 0 0, L_000002a25794ee20;  1 drivers
v000002a257a240f0_0 .net "ReadData", 31 0, L_000002a25794e6b0;  alias, 1 drivers
v000002a257a23bf0_0 .net "RegSrc", 1 0, L_000002a257a27990;  1 drivers
v000002a257a24f50_0 .net "RegWrite", 0 0, L_000002a25794f280;  1 drivers
v000002a257a23470_0 .net "WriteData", 31 0, L_000002a257a281b0;  alias, 1 drivers
v000002a257a24190_0 .net "clk", 0 0, v000002a257a286b0_0;  alias, 1 drivers
v000002a257a24230_0 .net "reset", 0 0, v000002a257a27a30_0;  alias, 1 drivers
L_000002a257a28890 .part L_000002a25794f130, 12, 20;
S_000002a257919bc0 .scope module, "c" "controller" 4 30, 5 4 0, S_000002a25794fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v000002a257a1ce30_0 .net "ALUControl", 1 0, v000002a257a1db50_0;  alias, 1 drivers
v000002a257a1c610_0 .net "ALUFlags", 3 0, L_000002a257a82dc0;  alias, 1 drivers
v000002a257a1de70_0 .net "ALUSrc", 0 0, L_000002a257a27670;  alias, 1 drivers
v000002a257a1c1b0_0 .net "FlagW", 1 0, v000002a257a1d6f0_0;  1 drivers
v000002a257a1c250_0 .net "ImmSrc", 1 0, L_000002a257a28610;  alias, 1 drivers
v000002a257a1d0b0_0 .net "Instr", 31 12, L_000002a257a28890;  1 drivers
v000002a257a1d1f0_0 .net "MemW", 0 0, L_000002a257a27e90;  1 drivers
v000002a257a1d290_0 .net "MemWrite", 0 0, L_000002a25794e5d0;  alias, 1 drivers
v000002a257a1c2f0_0 .net "MemtoReg", 0 0, L_000002a257a28f70;  alias, 1 drivers
v000002a257a1c9d0_0 .net "PCS", 0 0, L_000002a25794e560;  1 drivers
v000002a257a1d330_0 .net "PCSrc", 0 0, L_000002a25794ee20;  alias, 1 drivers
v000002a257a1c430_0 .net "RegSrc", 1 0, L_000002a257a27990;  alias, 1 drivers
v000002a257a1c570_0 .net "RegW", 0 0, L_000002a257a28b10;  1 drivers
v000002a257a1d010_0 .net "RegWrite", 0 0, L_000002a25794f280;  alias, 1 drivers
v000002a257a1c750_0 .net "clk", 0 0, v000002a257a286b0_0;  alias, 1 drivers
v000002a257a1c7f0_0 .net "reset", 0 0, v000002a257a27a30_0;  alias, 1 drivers
L_000002a257a28070 .part L_000002a257a28890, 14, 2;
L_000002a257a278f0 .part L_000002a257a28890, 8, 6;
L_000002a257a28cf0 .part L_000002a257a28890, 0, 4;
L_000002a257a27b70 .part L_000002a257a28890, 16, 4;
S_000002a257919d50 .scope module, "cl" "condlogic" 5 48, 6 4 0, S_000002a257919bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_000002a25794ea30 .functor AND 2, v000002a257a1d6f0_0, L_000002a257a27f30, C4<11>, C4<11>;
L_000002a25794f280 .functor AND 1, L_000002a257a28b10, v000002a257943670_0, C4<1>, C4<1>;
L_000002a25794e5d0 .functor AND 1, L_000002a257a27e90, v000002a257943670_0, C4<1>, C4<1>;
L_000002a25794ee20 .functor AND 1, L_000002a25794e560, v000002a257943670_0, C4<1>, C4<1>;
v000002a257944390_0 .net "ALUFlags", 3 0, L_000002a257a82dc0;  alias, 1 drivers
v000002a2579441b0_0 .net "Cond", 3 0, L_000002a257a27b70;  1 drivers
v000002a257943c10_0 .net "CondEx", 0 0, v000002a257943670_0;  1 drivers
v000002a257944430_0 .net "FlagW", 1 0, v000002a257a1d6f0_0;  alias, 1 drivers
v000002a257901ff0_0 .net "FlagWrite", 1 0, L_000002a25794ea30;  1 drivers
v000002a2579021d0_0 .net "Flags", 3 0, L_000002a257a27cb0;  1 drivers
v000002a2579314d0_0 .net "MemW", 0 0, L_000002a257a27e90;  alias, 1 drivers
v000002a257932470_0 .net "MemWrite", 0 0, L_000002a25794e5d0;  alias, 1 drivers
v000002a257a1d470_0 .net "PCS", 0 0, L_000002a25794e560;  alias, 1 drivers
v000002a257a1dc90_0 .net "PCSrc", 0 0, L_000002a25794ee20;  alias, 1 drivers
v000002a257a1d650_0 .net "RegW", 0 0, L_000002a257a28b10;  alias, 1 drivers
v000002a257a1d150_0 .net "RegWrite", 0 0, L_000002a25794f280;  alias, 1 drivers
v000002a257a1c6b0_0 .net *"_ivl_13", 1 0, L_000002a257a27f30;  1 drivers
v000002a257a1d8d0_0 .net "clk", 0 0, v000002a257a286b0_0;  alias, 1 drivers
v000002a257a1d5b0_0 .net "reset", 0 0, v000002a257a27a30_0;  alias, 1 drivers
L_000002a257a272b0 .part L_000002a25794ea30, 1, 1;
L_000002a257a28750 .part L_000002a257a82dc0, 2, 2;
L_000002a257a282f0 .part L_000002a25794ea30, 0, 1;
L_000002a257a28390 .part L_000002a257a82dc0, 0, 2;
L_000002a257a27cb0 .concat8 [ 2 2 0 0], v000002a257943850_0, v000002a257943b70_0;
L_000002a257a27f30 .concat [ 1 1 0 0], v000002a257943670_0, v000002a257943670_0;
S_000002a25791c0a0 .scope module, "cc" "condcheck" 6 45, 7 1 0, S_000002a257919d50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_000002a25794e4f0 .functor BUFZ 4, L_000002a257a27cb0, C4<0000>, C4<0000>, C4<0000>;
L_000002a25794f210 .functor XNOR 1, L_000002a257a27710, L_000002a257a287f0, C4<0>, C4<0>;
v000002a257942bd0_0 .net "Cond", 3 0, L_000002a257a27b70;  alias, 1 drivers
v000002a257943670_0 .var "CondEx", 0 0;
v000002a257943fd0_0 .net "Flags", 3 0, L_000002a257a27cb0;  alias, 1 drivers
v000002a257943df0_0 .net *"_ivl_6", 3 0, L_000002a25794e4f0;  1 drivers
v000002a2579442f0_0 .net "carry", 0 0, L_000002a257a277b0;  1 drivers
v000002a257943e90_0 .net "ge", 0 0, L_000002a25794f210;  1 drivers
v000002a257943f30_0 .net "neg", 0 0, L_000002a257a27710;  1 drivers
v000002a257942db0_0 .net "overflow", 0 0, L_000002a257a287f0;  1 drivers
v000002a257944070_0 .net "zero", 0 0, L_000002a257a28430;  1 drivers
E_000002a25793beb0/0 .event anyedge, v000002a257942bd0_0, v000002a257944070_0, v000002a2579442f0_0, v000002a257943f30_0;
E_000002a25793beb0/1 .event anyedge, v000002a257942db0_0, v000002a257943e90_0;
E_000002a25793beb0 .event/or E_000002a25793beb0/0, E_000002a25793beb0/1;
L_000002a257a27710 .part L_000002a25794e4f0, 3, 1;
L_000002a257a28430 .part L_000002a25794e4f0, 2, 1;
L_000002a257a277b0 .part L_000002a25794e4f0, 1, 1;
L_000002a257a287f0 .part L_000002a25794e4f0, 0, 1;
S_000002a25791c230 .scope module, "flagreg0" "flopenr" 6 38, 8 1 0, S_000002a257919d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000002a25793c2b0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v000002a257943490_0 .net "clk", 0 0, v000002a257a286b0_0;  alias, 1 drivers
v000002a257943530_0 .net "d", 1 0, L_000002a257a28390;  1 drivers
v000002a2579435d0_0 .net "en", 0 0, L_000002a257a282f0;  1 drivers
v000002a257943850_0 .var "q", 1 0;
v000002a257943710_0 .net "reset", 0 0, v000002a257a27a30_0;  alias, 1 drivers
E_000002a25793d0f0 .event posedge, v000002a257943710_0, v000002a257943490_0;
S_000002a25791c3c0 .scope module, "flagreg1" "flopenr" 6 31, 8 1 0, S_000002a257919d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000002a25793d730 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v000002a2579437b0_0 .net "clk", 0 0, v000002a257a286b0_0;  alias, 1 drivers
v000002a257943a30_0 .net "d", 1 0, L_000002a257a28750;  1 drivers
v000002a257943ad0_0 .net "en", 0 0, L_000002a257a272b0;  1 drivers
v000002a257943b70_0 .var "q", 1 0;
v000002a257944110_0 .net "reset", 0 0, v000002a257a27a30_0;  alias, 1 drivers
S_000002a2578f1580 .scope module, "dec" "decode" 5 34, 9 1 0, S_000002a257919bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_000002a25794f050 .functor AND 1, L_000002a257a27df0, L_000002a257a28b10, C4<1>, C4<1>;
L_000002a25794e560 .functor OR 1, L_000002a25794f050, L_000002a257a27170, C4<0>, C4<0>;
v000002a257a1db50_0 .var "ALUControl", 1 0;
v000002a257a1d510_0 .net "ALUOp", 0 0, L_000002a257a27c10;  1 drivers
v000002a257a1c070_0 .net "ALUSrc", 0 0, L_000002a257a27670;  alias, 1 drivers
v000002a257a1c890_0 .net "Branch", 0 0, L_000002a257a27170;  1 drivers
v000002a257a1d6f0_0 .var "FlagW", 1 0;
v000002a257a1c930_0 .net "Funct", 5 0, L_000002a257a278f0;  1 drivers
v000002a257a1da10_0 .net "ImmSrc", 1 0, L_000002a257a28610;  alias, 1 drivers
v000002a257a1d970_0 .net "MemW", 0 0, L_000002a257a27e90;  alias, 1 drivers
v000002a257a1dbf0_0 .net "MemtoReg", 0 0, L_000002a257a28f70;  alias, 1 drivers
v000002a257a1dab0_0 .net "Op", 1 0, L_000002a257a28070;  1 drivers
v000002a257a1ddd0_0 .net "PCS", 0 0, L_000002a25794e560;  alias, 1 drivers
v000002a257a1d830_0 .net "Rd", 3 0, L_000002a257a28cf0;  1 drivers
v000002a257a1c4d0_0 .net "RegSrc", 1 0, L_000002a257a27990;  alias, 1 drivers
v000002a257a1c390_0 .net "RegW", 0 0, L_000002a257a28b10;  alias, 1 drivers
v000002a257a1df10_0 .net *"_ivl_10", 9 0, v000002a257a1dd30_0;  1 drivers
L_000002a257a29098 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002a257a1d3d0_0 .net/2u *"_ivl_11", 3 0, L_000002a257a29098;  1 drivers
v000002a257a1c110_0 .net *"_ivl_13", 0 0, L_000002a257a27df0;  1 drivers
v000002a257a1d790_0 .net *"_ivl_15", 0 0, L_000002a25794f050;  1 drivers
v000002a257a1dd30_0 .var "controls", 9 0;
E_000002a25793d670 .event anyedge, v000002a257a1d510_0, v000002a257a1c930_0, v000002a257a1db50_0;
E_000002a25793c970 .event anyedge, v000002a257a1dab0_0, v000002a257a1c930_0;
L_000002a257a27990 .part v000002a257a1dd30_0, 8, 2;
L_000002a257a28610 .part v000002a257a1dd30_0, 6, 2;
L_000002a257a27670 .part v000002a257a1dd30_0, 5, 1;
L_000002a257a28f70 .part v000002a257a1dd30_0, 4, 1;
L_000002a257a28b10 .part v000002a257a1dd30_0, 3, 1;
L_000002a257a27e90 .part v000002a257a1dd30_0, 2, 1;
L_000002a257a27170 .part v000002a257a1dd30_0, 1, 1;
L_000002a257a27c10 .part v000002a257a1dd30_0, 0, 1;
L_000002a257a27df0 .cmp/eq 4, L_000002a257a28cf0, L_000002a257a29098;
S_000002a2578f1820 .scope module, "dp" "datapath" 4 44, 10 8 0, S_000002a25794fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v000002a257a20450_0 .net "ALUControl", 1 0, v000002a257a1db50_0;  alias, 1 drivers
v000002a257a21490_0 .net "ALUFlags", 3 0, L_000002a257a82dc0;  alias, 1 drivers
v000002a257a20db0_0 .net "ALUResult", 31 0, v000002a257a1cb10_0;  alias, 1 drivers
v000002a257a21710_0 .net "ALUSrc", 0 0, L_000002a257a27670;  alias, 1 drivers
v000002a257a217b0_0 .net "ExtImm", 31 0, v000002a257a1f5c0_0;  1 drivers
v000002a257a21850_0 .net "ImmSrc", 1 0, L_000002a257a28610;  alias, 1 drivers
v000002a257a204f0_0 .net "Instr", 31 0, L_000002a25794f130;  alias, 1 drivers
v000002a257a21990_0 .net "MemtoReg", 0 0, L_000002a257a28f70;  alias, 1 drivers
v000002a257a20d10_0 .net "PC", 31 0, v000002a257a1eb20_0;  alias, 1 drivers
v000002a257a21030_0 .net "PCNext", 31 0, L_000002a257a28250;  1 drivers
v000002a257a21210_0 .net "PCPlus4", 31 0, L_000002a257a28570;  1 drivers
v000002a257a210d0_0 .net "PCPlus8", 31 0, L_000002a257a28bb0;  1 drivers
v000002a257a21b70_0 .net "PCSrc", 0 0, L_000002a25794ee20;  alias, 1 drivers
v000002a257a21c10_0 .net "RA1", 3 0, L_000002a257a27350;  1 drivers
v000002a257a23830_0 .net "RA2", 3 0, L_000002a257a289d0;  1 drivers
v000002a257a24550_0 .net "ReadData", 31 0, L_000002a25794e6b0;  alias, 1 drivers
v000002a257a24eb0_0 .net "RegSrc", 1 0, L_000002a257a27990;  alias, 1 drivers
v000002a257a247d0_0 .net "RegWrite", 0 0, L_000002a25794f280;  alias, 1 drivers
v000002a257a23c90_0 .net "Result", 31 0, L_000002a257a270d0;  1 drivers
v000002a257a235b0_0 .net "SrcA", 31 0, L_000002a257a284d0;  1 drivers
v000002a257a24d70_0 .net "SrcB", 31 0, L_000002a257a27490;  1 drivers
v000002a257a233d0_0 .net "WriteData", 31 0, L_000002a257a281b0;  alias, 1 drivers
v000002a257a24050_0 .net "clk", 0 0, v000002a257a286b0_0;  alias, 1 drivers
v000002a257a24a50_0 .net "reset", 0 0, v000002a257a27a30_0;  alias, 1 drivers
L_000002a257a28930 .part L_000002a25794f130, 16, 4;
L_000002a257a27ad0 .part L_000002a257a27990, 0, 1;
L_000002a257a28c50 .part L_000002a25794f130, 0, 4;
L_000002a257a27210 .part L_000002a25794f130, 12, 4;
L_000002a257a27850 .part L_000002a257a27990, 1, 1;
L_000002a257a28ed0 .part L_000002a25794f130, 12, 4;
L_000002a257a273f0 .part L_000002a25794f130, 0, 24;
S_000002a257917e80 .scope module, "alu" "alu" 10 111, 11 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_000002a25794eb80 .functor NOT 33, L_000002a257a817e0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_000002a257a29440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002a25794ef70 .functor XNOR 1, L_000002a257a82fa0, L_000002a257a29440, C4<0>, C4<0>;
L_000002a25794eaa0 .functor AND 1, L_000002a25794ef70, L_000002a257a81380, C4<1>, C4<1>;
L_000002a257a29488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002a25794e8e0 .functor XNOR 1, L_000002a257a811a0, L_000002a257a29488, C4<0>, C4<0>;
L_000002a25794efe0 .functor XOR 1, L_000002a257a82000, L_000002a257a81920, C4<0>, C4<0>;
L_000002a25794f360 .functor AND 1, L_000002a25794e8e0, L_000002a25794efe0, C4<1>, C4<1>;
L_000002a25794e640 .functor XOR 1, L_000002a257a82140, L_000002a257a82460, C4<0>, C4<0>;
L_000002a25794e720 .functor XOR 1, L_000002a25794e640, L_000002a257a812e0, C4<0>, C4<0>;
L_000002a25794e800 .functor AND 1, L_000002a25794f360, L_000002a25794e720, C4<1>, C4<1>;
v000002a257a1cf70_0 .net "ALUControl", 1 0, v000002a257a1db50_0;  alias, 1 drivers
v000002a257a1ca70_0 .net "ALUFlags", 3 0, L_000002a257a82dc0;  alias, 1 drivers
v000002a257a1cb10_0 .var "Result", 31 0;
v000002a257a1cbb0_0 .net *"_ivl_0", 32 0, L_000002a257a27530;  1 drivers
v000002a257a1cc50_0 .net *"_ivl_10", 32 0, L_000002a25794eb80;  1 drivers
v000002a257a1ccf0_0 .net *"_ivl_12", 32 0, L_000002a257a81100;  1 drivers
L_000002a257a29368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a257a1ced0_0 .net *"_ivl_15", 0 0, L_000002a257a29368;  1 drivers
v000002a257a1cd90_0 .net *"_ivl_16", 32 0, L_000002a257a82d20;  1 drivers
v000002a257a1ea80_0 .net *"_ivl_18", 32 0, L_000002a257a828c0;  1 drivers
v000002a257a1f8e0_0 .net *"_ivl_21", 0 0, L_000002a257a82e60;  1 drivers
v000002a257a1f0c0_0 .net *"_ivl_22", 32 0, L_000002a257a814c0;  1 drivers
L_000002a257a293b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a257a1ebc0_0 .net *"_ivl_25", 31 0, L_000002a257a293b0;  1 drivers
L_000002a257a292d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a257a1fca0_0 .net *"_ivl_3", 0 0, L_000002a257a292d8;  1 drivers
L_000002a257a293f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a257a1f160_0 .net/2u *"_ivl_30", 31 0, L_000002a257a293f8;  1 drivers
v000002a257a1fac0_0 .net *"_ivl_35", 0 0, L_000002a257a82fa0;  1 drivers
v000002a257a1fc00_0 .net/2u *"_ivl_36", 0 0, L_000002a257a29440;  1 drivers
v000002a257a1fde0_0 .net *"_ivl_38", 0 0, L_000002a25794ef70;  1 drivers
v000002a257a1e440_0 .net *"_ivl_41", 0 0, L_000002a257a81380;  1 drivers
v000002a257a1f980_0 .net *"_ivl_45", 0 0, L_000002a257a811a0;  1 drivers
v000002a257a1fa20_0 .net/2u *"_ivl_46", 0 0, L_000002a257a29488;  1 drivers
v000002a257a1f2a0_0 .net *"_ivl_48", 0 0, L_000002a25794e8e0;  1 drivers
v000002a257a1e800_0 .net *"_ivl_5", 0 0, L_000002a257a275d0;  1 drivers
v000002a257a1f200_0 .net *"_ivl_51", 0 0, L_000002a257a82000;  1 drivers
v000002a257a1e620_0 .net *"_ivl_53", 0 0, L_000002a257a81920;  1 drivers
v000002a257a1f340_0 .net *"_ivl_54", 0 0, L_000002a25794efe0;  1 drivers
v000002a257a1fd40_0 .net *"_ivl_56", 0 0, L_000002a25794f360;  1 drivers
v000002a257a1f3e0_0 .net *"_ivl_59", 0 0, L_000002a257a82140;  1 drivers
v000002a257a1fb60_0 .net *"_ivl_6", 32 0, L_000002a257a817e0;  1 drivers
v000002a257a1fe80_0 .net *"_ivl_61", 0 0, L_000002a257a82460;  1 drivers
v000002a257a1e580_0 .net *"_ivl_62", 0 0, L_000002a25794e640;  1 drivers
v000002a257a1eee0_0 .net *"_ivl_65", 0 0, L_000002a257a812e0;  1 drivers
v000002a257a1ee40_0 .net *"_ivl_66", 0 0, L_000002a25794e720;  1 drivers
L_000002a257a29320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a257a1e760_0 .net *"_ivl_9", 0 0, L_000002a257a29320;  1 drivers
v000002a257a1f480_0 .net "a", 31 0, L_000002a257a284d0;  alias, 1 drivers
v000002a257a1ed00_0 .net "b", 31 0, L_000002a257a27490;  alias, 1 drivers
v000002a257a1f7a0_0 .net "carry", 0 0, L_000002a25794eaa0;  1 drivers
v000002a257a1ff20_0 .net "neg", 0 0, L_000002a257a81560;  1 drivers
v000002a257a1e080_0 .net "overflow", 0 0, L_000002a25794e800;  1 drivers
v000002a257a1f020_0 .net "sum", 32 0, L_000002a257a81880;  1 drivers
v000002a257a1f520_0 .net "zero", 0 0, L_000002a257a82b40;  1 drivers
E_000002a25793cef0 .event anyedge, v000002a257a1db50_0, v000002a257a1f020_0, v000002a257a1f480_0, v000002a257a1ed00_0;
L_000002a257a27530 .concat [ 32 1 0 0], L_000002a257a284d0, L_000002a257a292d8;
L_000002a257a275d0 .part v000002a257a1db50_0, 0, 1;
L_000002a257a817e0 .concat [ 32 1 0 0], L_000002a257a27490, L_000002a257a29320;
L_000002a257a81100 .concat [ 32 1 0 0], L_000002a257a27490, L_000002a257a29368;
L_000002a257a82d20 .functor MUXZ 33, L_000002a257a81100, L_000002a25794eb80, L_000002a257a275d0, C4<>;
L_000002a257a828c0 .arith/sum 33, L_000002a257a27530, L_000002a257a82d20;
L_000002a257a82e60 .part v000002a257a1db50_0, 0, 1;
L_000002a257a814c0 .concat [ 1 32 0 0], L_000002a257a82e60, L_000002a257a293b0;
L_000002a257a81880 .arith/sum 33, L_000002a257a828c0, L_000002a257a814c0;
L_000002a257a81560 .part v000002a257a1cb10_0, 31, 1;
L_000002a257a82b40 .cmp/eq 32, v000002a257a1cb10_0, L_000002a257a293f8;
L_000002a257a82fa0 .part v000002a257a1db50_0, 1, 1;
L_000002a257a81380 .part L_000002a257a81880, 32, 1;
L_000002a257a811a0 .part v000002a257a1db50_0, 1, 1;
L_000002a257a82000 .part L_000002a257a81880, 31, 1;
L_000002a257a81920 .part L_000002a257a284d0, 31, 1;
L_000002a257a82140 .part v000002a257a1db50_0, 0, 1;
L_000002a257a82460 .part L_000002a257a284d0, 31, 1;
L_000002a257a812e0 .part L_000002a257a27490, 31, 1;
L_000002a257a82dc0 .concat [ 1 1 1 1], L_000002a25794e800, L_000002a25794eaa0, L_000002a257a82b40, L_000002a257a81560;
S_000002a257918010 .scope module, "ext" "extend" 10 100, 12 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000002a257a1f5c0_0 .var "ExtImm", 31 0;
v000002a257a1e300_0 .net "ImmSrc", 1 0, L_000002a257a28610;  alias, 1 drivers
v000002a257a1f660_0 .net "Instr", 23 0, L_000002a257a273f0;  1 drivers
E_000002a25793c930 .event anyedge, v000002a257a1da10_0, v000002a257a1f660_0;
S_000002a2578f0230 .scope module, "pcadd1" "adder" 10 61, 13 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000002a25793ce70 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v000002a257a1e120_0 .net "a", 31 0, v000002a257a1eb20_0;  alias, 1 drivers
L_000002a257a290e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002a257a1e1c0_0 .net "b", 31 0, L_000002a257a290e0;  1 drivers
v000002a257a1ef80_0 .net "y", 31 0, L_000002a257a28570;  alias, 1 drivers
L_000002a257a28570 .arith/sum 32, v000002a257a1eb20_0, L_000002a257a290e0;
S_000002a2578d9ba0 .scope module, "pcadd2" "adder" 10 66, 13 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000002a25793c8f0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v000002a257a1f700_0 .net "a", 31 0, L_000002a257a28570;  alias, 1 drivers
L_000002a257a29128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002a257a1e260_0 .net "b", 31 0, L_000002a257a29128;  1 drivers
v000002a257a1e3a0_0 .net "y", 31 0, L_000002a257a28bb0;  alias, 1 drivers
L_000002a257a28bb0 .arith/sum 32, L_000002a257a28570, L_000002a257a29128;
S_000002a2578d9d30 .scope module, "pcmux" "mux2" 10 49, 14 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002a25793cbb0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v000002a257a1e4e0_0 .net "d0", 31 0, L_000002a257a28570;  alias, 1 drivers
v000002a257a1f840_0 .net "d1", 31 0, L_000002a257a270d0;  alias, 1 drivers
v000002a257a1e6c0_0 .net "s", 0 0, L_000002a25794ee20;  alias, 1 drivers
v000002a257a1e8a0_0 .net "y", 31 0, L_000002a257a28250;  alias, 1 drivers
L_000002a257a28250 .functor MUXZ 32, L_000002a257a28570, L_000002a257a270d0, L_000002a25794ee20, C4<>;
S_000002a2578d9ec0 .scope module, "pcreg" "flopr" 10 55, 15 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002a25793d030 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000002a257a1e940_0 .net "clk", 0 0, v000002a257a286b0_0;  alias, 1 drivers
v000002a257a1e9e0_0 .net "d", 31 0, L_000002a257a28250;  alias, 1 drivers
v000002a257a1eb20_0 .var "q", 31 0;
v000002a257a1ec60_0 .net "reset", 0 0, v000002a257a27a30_0;  alias, 1 drivers
S_000002a2578f85e0 .scope module, "ra1mux" "mux2" 10 71, 14 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000002a25793cdf0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v000002a257a1eda0_0 .net "d0", 3 0, L_000002a257a28930;  1 drivers
L_000002a257a29170 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002a257a218f0_0 .net "d1", 3 0, L_000002a257a29170;  1 drivers
v000002a257a21e90_0 .net "s", 0 0, L_000002a257a27ad0;  1 drivers
v000002a257a20950_0 .net "y", 3 0, L_000002a257a27350;  alias, 1 drivers
L_000002a257a27350 .functor MUXZ 4, L_000002a257a28930, L_000002a257a29170, L_000002a257a27ad0, C4<>;
S_000002a257a22b90 .scope module, "ra2mux" "mux2" 10 77, 14 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000002a25793cfb0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v000002a257a21350_0 .net "d0", 3 0, L_000002a257a28c50;  1 drivers
v000002a257a20e50_0 .net "d1", 3 0, L_000002a257a27210;  1 drivers
v000002a257a213f0_0 .net "s", 0 0, L_000002a257a27850;  1 drivers
v000002a257a203b0_0 .net "y", 3 0, L_000002a257a289d0;  alias, 1 drivers
L_000002a257a289d0 .functor MUXZ 4, L_000002a257a28c50, L_000002a257a27210, L_000002a257a27850, C4<>;
S_000002a257a22230 .scope module, "resmux" "mux2" 10 94, 14 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002a25793d130 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v000002a257a21a30_0 .net "d0", 31 0, v000002a257a1cb10_0;  alias, 1 drivers
v000002a257a20590_0 .net "d1", 31 0, L_000002a25794e6b0;  alias, 1 drivers
v000002a257a21cb0_0 .net "s", 0 0, L_000002a257a28f70;  alias, 1 drivers
v000002a257a215d0_0 .net "y", 31 0, L_000002a257a270d0;  alias, 1 drivers
L_000002a257a270d0 .functor MUXZ 32, v000002a257a1cb10_0, L_000002a25794e6b0, L_000002a257a28f70, C4<>;
S_000002a257a22a00 .scope module, "rf" "regfile" 10 83, 16 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_000002a257a291b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002a257a20770_0 .net/2u *"_ivl_0", 3 0, L_000002a257a291b8;  1 drivers
L_000002a257a29248 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002a257a20bd0_0 .net/2u *"_ivl_12", 3 0, L_000002a257a29248;  1 drivers
v000002a257a21df0_0 .net *"_ivl_14", 0 0, L_000002a257a27fd0;  1 drivers
v000002a257a20810_0 .net *"_ivl_16", 31 0, L_000002a257a28e30;  1 drivers
v000002a257a21f30_0 .net *"_ivl_18", 5 0, L_000002a257a28110;  1 drivers
v000002a257a20c70_0 .net *"_ivl_2", 0 0, L_000002a257a28a70;  1 drivers
L_000002a257a29290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a257a21530_0 .net *"_ivl_21", 1 0, L_000002a257a29290;  1 drivers
v000002a257a20090_0 .net *"_ivl_4", 31 0, L_000002a257a28d90;  1 drivers
v000002a257a208b0_0 .net *"_ivl_6", 5 0, L_000002a257a27d50;  1 drivers
L_000002a257a29200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a257a21d50_0 .net *"_ivl_9", 1 0, L_000002a257a29200;  1 drivers
v000002a257a20ef0_0 .net "clk", 0 0, v000002a257a286b0_0;  alias, 1 drivers
v000002a257a21670_0 .net "r15", 31 0, L_000002a257a28bb0;  alias, 1 drivers
v000002a257a20130_0 .net "ra1", 3 0, L_000002a257a27350;  alias, 1 drivers
v000002a257a201d0_0 .net "ra2", 3 0, L_000002a257a289d0;  alias, 1 drivers
v000002a257a21ad0_0 .net "rd1", 31 0, L_000002a257a284d0;  alias, 1 drivers
v000002a257a20270_0 .net "rd2", 31 0, L_000002a257a281b0;  alias, 1 drivers
v000002a257a212b0 .array "rf", 0 14, 31 0;
v000002a257a206d0_0 .net "wa3", 3 0, L_000002a257a28ed0;  1 drivers
v000002a257a209f0_0 .net "wd3", 31 0, L_000002a257a270d0;  alias, 1 drivers
v000002a257a20310_0 .net "we3", 0 0, L_000002a25794f280;  alias, 1 drivers
E_000002a25793d170 .event posedge, v000002a257943490_0;
L_000002a257a28a70 .cmp/eq 4, L_000002a257a27350, L_000002a257a291b8;
L_000002a257a28d90 .array/port v000002a257a212b0, L_000002a257a27d50;
L_000002a257a27d50 .concat [ 4 2 0 0], L_000002a257a27350, L_000002a257a29200;
L_000002a257a284d0 .functor MUXZ 32, L_000002a257a28d90, L_000002a257a28bb0, L_000002a257a28a70, C4<>;
L_000002a257a27fd0 .cmp/eq 4, L_000002a257a289d0, L_000002a257a29248;
L_000002a257a28e30 .array/port v000002a257a212b0, L_000002a257a28110;
L_000002a257a28110 .concat [ 4 2 0 0], L_000002a257a289d0, L_000002a257a29290;
L_000002a257a281b0 .functor MUXZ 32, L_000002a257a28e30, L_000002a257a28bb0, L_000002a257a27fd0, C4<>;
S_000002a257a22d20 .scope module, "srcbmux" "mux2" 10 105, 14 1 0, S_000002a2578f1820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002a25793d2f0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v000002a257a21170_0 .net "d0", 31 0, L_000002a257a281b0;  alias, 1 drivers
v000002a257a20f90_0 .net "d1", 31 0, v000002a257a1f5c0_0;  alias, 1 drivers
v000002a257a20a90_0 .net "s", 0 0, L_000002a257a27670;  alias, 1 drivers
v000002a257a20b30_0 .net "y", 31 0, L_000002a257a27490;  alias, 1 drivers
L_000002a257a27490 .functor MUXZ 32, L_000002a257a281b0, v000002a257a1f5c0_0, L_000002a257a27670, C4<>;
S_000002a257a223c0 .scope module, "dmem" "dmem" 3 34, 17 1 0, S_000002a25794fb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000002a25794e6b0 .functor BUFZ 32, L_000002a257a81420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a257a242d0 .array "RAM", 0 63, 31 0;
v000002a257a23970_0 .net *"_ivl_0", 31 0, L_000002a257a81420;  1 drivers
v000002a257a230b0_0 .net *"_ivl_3", 29 0, L_000002a257a82960;  1 drivers
v000002a257a24410_0 .net "a", 31 0, v000002a257a1cb10_0;  alias, 1 drivers
v000002a257a23ab0_0 .net "clk", 0 0, v000002a257a286b0_0;  alias, 1 drivers
v000002a257a244b0_0 .net "rd", 31 0, L_000002a25794e6b0;  alias, 1 drivers
v000002a257a23150_0 .net "wd", 31 0, L_000002a257a281b0;  alias, 1 drivers
v000002a257a245f0_0 .net "we", 0 0, L_000002a25794e5d0;  alias, 1 drivers
L_000002a257a81420 .array/port v000002a257a242d0, L_000002a257a82960;
L_000002a257a82960 .part v000002a257a1cb10_0, 2, 30;
S_000002a257a22eb0 .scope module, "imem" "imem" 3 30, 18 1 0, S_000002a25794fb90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000002a25794f130 .functor BUFZ 32, L_000002a257a82820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a257a24690 .array "RAM", 0 63, 31 0;
v000002a257a23fb0_0 .net *"_ivl_0", 31 0, L_000002a257a82820;  1 drivers
v000002a257a24730_0 .net *"_ivl_3", 29 0, L_000002a257a820a0;  1 drivers
v000002a257a231f0_0 .net "a", 31 0, v000002a257a1eb20_0;  alias, 1 drivers
v000002a257a23290_0 .net "rd", 31 0, L_000002a25794f130;  alias, 1 drivers
L_000002a257a82820 .array/port v000002a257a24690, L_000002a257a820a0;
L_000002a257a820a0 .part v000002a257a1eb20_0, 2, 30;
    .scope S_000002a2578f1580;
T_0 ;
    %wait E_000002a25793c970;
    %load/vec4 v000002a257a1dab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v000002a257a1dd30_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000002a257a1c930_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v000002a257a1dd30_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v000002a257a1dd30_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000002a257a1c930_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v000002a257a1dd30_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v000002a257a1dd30_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v000002a257a1dd30_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a2578f1580;
T_1 ;
    %wait E_000002a25793d670;
    %load/vec4 v000002a257a1d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002a257a1c930_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002a257a1db50_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a257a1db50_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a257a1db50_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a257a1db50_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002a257a1db50_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v000002a257a1c930_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a257a1d6f0_0, 4, 1;
    %load/vec4 v000002a257a1c930_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002a257a1db50_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002a257a1db50_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a257a1d6f0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a257a1db50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a257a1d6f0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002a25791c3c0;
T_2 ;
    %wait E_000002a25793d0f0;
    %load/vec4 v000002a257944110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a257943b70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a257943ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002a257943a30_0;
    %assign/vec4 v000002a257943b70_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a25791c230;
T_3 ;
    %wait E_000002a25793d0f0;
    %load/vec4 v000002a257943710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a257943850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a2579435d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002a257943530_0;
    %assign/vec4 v000002a257943850_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a25791c0a0;
T_4 ;
    %wait E_000002a25793beb0;
    %load/vec4 v000002a257942bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v000002a257944070_0;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v000002a257944070_0;
    %inv;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v000002a2579442f0_0;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v000002a2579442f0_0;
    %inv;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v000002a257943f30_0;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v000002a257943f30_0;
    %inv;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v000002a257942db0_0;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v000002a257942db0_0;
    %inv;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v000002a2579442f0_0;
    %load/vec4 v000002a257944070_0;
    %inv;
    %and;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v000002a2579442f0_0;
    %load/vec4 v000002a257944070_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v000002a257943e90_0;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v000002a257943e90_0;
    %inv;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v000002a257944070_0;
    %inv;
    %load/vec4 v000002a257943e90_0;
    %and;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v000002a257944070_0;
    %inv;
    %load/vec4 v000002a257943e90_0;
    %and;
    %inv;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a257943670_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002a2578d9ec0;
T_5 ;
    %wait E_000002a25793d0f0;
    %load/vec4 v000002a257a1ec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a257a1eb20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002a257a1e9e0_0;
    %assign/vec4 v000002a257a1eb20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a257a22a00;
T_6 ;
    %wait E_000002a25793d170;
    %load/vec4 v000002a257a20310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002a257a209f0_0;
    %load/vec4 v000002a257a206d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a257a212b0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002a257918010;
T_7 ;
    %wait E_000002a25793c930;
    %load/vec4 v000002a257a1e300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002a257a1f5c0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002a257a1f660_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002a257a1f5c0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002a257a1f660_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002a257a1f5c0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000002a257a1f660_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000002a257a1f660_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000002a257a1f5c0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002a257917e80;
T_8 ;
    %wait E_000002a25793cef0;
    %load/vec4 v000002a257a1cf70_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v000002a257a1f020_0;
    %pad/u 32;
    %store/vec4 v000002a257a1cb10_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v000002a257a1f480_0;
    %load/vec4 v000002a257a1ed00_0;
    %and;
    %store/vec4 v000002a257a1cb10_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002a257a1f480_0;
    %load/vec4 v000002a257a1ed00_0;
    %or;
    %store/vec4 v000002a257a1cb10_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002a257a22eb0;
T_9 ;
    %vpi_call 18 8 "$readmemh", "memfile.dat", v000002a257a24690 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000002a257a223c0;
T_10 ;
    %wait E_000002a25793d170;
    %load/vec4 v000002a257a245f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002a257a23150_0;
    %load/vec4 v000002a257a24410_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a257a242d0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002a25794f530;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a257a27a30_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a257a27a30_0, 0;
    %end;
    .thread T_11;
    .scope S_000002a25794f530;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a257a286b0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a257a286b0_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a25794f530;
T_13 ;
    %wait E_000002a25793c4f0;
    %load/vec4 v000002a257a23e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002a257a23dd0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000002a257a23f10_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 2 31 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 32 "$finish" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000002a257a23dd0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_13.4, 6;
    %vpi_call 2 35 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 36 "$finish" {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002a25794f530;
T_14 ;
    %vpi_call 2 39 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\top.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./extend.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./dmem.v";
    "./imem.v";
