INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:27:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 2.063ns (26.457%)  route 5.735ns (73.543%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2013, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X39Y118        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/Q
                         net (fo=21, routed)          0.546     1.270    lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q
    SLICE_X36Y117        LUT5 (Prop_lut5_I0_O)        0.043     1.313 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8/O
                         net (fo=1, routed)           0.000     1.313    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.564 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.564    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.613 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.613    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.717 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[0]
                         net (fo=9, routed)           0.660     2.377    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_7
    SLICE_X37Y115        LUT3 (Prop_lut3_I0_O)        0.120     2.497 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_5/O
                         net (fo=61, routed)          0.816     3.313    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_5_n_0
    SLICE_X23Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.356 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_18/O
                         net (fo=1, routed)           0.224     3.581    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_18_n_0
    SLICE_X23Y124        LUT6 (Prop_lut6_I3_O)        0.043     3.624 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=9, routed)           0.638     4.262    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.043     4.305 f  lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4/O
                         net (fo=12, routed)          0.275     4.580    lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I0_O)        0.043     4.623 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=33, routed)          0.410     5.033    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X40Y122        LUT3 (Prop_lut3_I1_O)        0.043     5.076 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=5, routed)           0.336     5.412    load1/data_tehb/control/X_1_c3_reg[9]
    SLICE_X40Y121        LUT6 (Prop_lut6_I4_O)        0.043     5.455 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.269     5.724    addf0/operator/DI[3]
    SLICE_X39Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.908 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.908    addf0/operator/ltOp_carry_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.957 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.957    addf0/operator/ltOp_carry__0_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.006 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    addf0/operator/ltOp_carry__1_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.055 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.007     6.062    addf0/operator/ltOp_carry__2_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.189 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.357     6.545    addf0/operator/CO[0]
    SLICE_X40Y125        LUT2 (Prop_lut2_I0_O)        0.138     6.683 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    addf0/operator/p_1_in[1]
    SLICE_X40Y125        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.214     6.897 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.372     7.269    addf0/operator/RightShifterComponent/O[2]
    SLICE_X41Y126        LUT4 (Prop_lut4_I0_O)        0.126     7.395 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.194     7.589    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X42Y126        LUT5 (Prop_lut5_I0_O)        0.043     7.632 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.361     7.992    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X47Y124        LUT3 (Prop_lut3_I1_O)        0.043     8.035 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.270     8.306    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X46Y122        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=2013, unset)         0.483     9.683    addf0/operator/RightShifterComponent/clk
    SLICE_X46Y122        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X46Y122        FDRE (Setup_fdre_C_R)       -0.271     9.376    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.376    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  1.071    




