{"vcs1":{"timestamp_begin":1737630097.081250561, "rt":0.22, "ut":0.08, "st":0.10}}
{"vcselab":{"timestamp_begin":1737630097.374370780, "rt":0.18, "ut":0.12, "st":0.03}}
{"link":{"timestamp_begin":1737630097.608499997, "rt":0.19, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737630096.839275921}
{"VCS_COMP_START_TIME": 1737630096.839275921}
{"VCS_COMP_END_TIME": 1737630097.872291694}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261712}}
{"vcselab": {"peak_mem": 133948}}
