[2025-09-16 23:32:40] START suite=qualcomm_srv trace=srv272_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv272_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2502579 heartbeat IPC: 3.996 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 32 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 20000003 cycles: 4935319 heartbeat IPC: 4.111 cumulative IPC: 4.052 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4935319 cumulative IPC: 4.052 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4935319 cumulative IPC: 4.052 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11697232 heartbeat IPC: 1.479 cumulative IPC: 1.479 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 18408027 heartbeat IPC: 1.49 cumulative IPC: 1.484 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 25109587 heartbeat IPC: 1.492 cumulative IPC: 1.487 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 31794034 heartbeat IPC: 1.496 cumulative IPC: 1.489 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 38503150 heartbeat IPC: 1.491 cumulative IPC: 1.49 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 45166224 heartbeat IPC: 1.501 cumulative IPC: 1.491 (Simulation time: 00 hr 06 min 33 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 51790406 heartbeat IPC: 1.51 cumulative IPC: 1.494 (Simulation time: 00 hr 07 min 30 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 58463185 heartbeat IPC: 1.499 cumulative IPC: 1.495 (Simulation time: 00 hr 08 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv272_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 65094897 heartbeat IPC: 1.508 cumulative IPC: 1.496 (Simulation time: 00 hr 09 min 24 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 66835863 cumulative IPC: 1.496 (Simulation time: 00 hr 10 min 22 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 66835863 cumulative IPC: 1.496 (Simulation time: 00 hr 10 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv272_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.496 instructions: 100000003 cycles: 66835863
CPU 0 Branch Prediction Accuracy: 93.85% MPKI: 11.46 Average ROB Occupancy at Mispredict: 31.12
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00532
BRANCH_INDIRECT: 0.4236
BRANCH_CONDITIONAL: 10.82
BRANCH_DIRECT_CALL: 0.00207
BRANCH_INDIRECT_CALL: 0.2111
BRANCH_RETURN: 0.00768


====Backend Stall Breakdown====
ROB_STALL: 180023
LQ_STALL: 0
SQ_STALL: 30


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 329.7027
REPLAY_LOAD: 71.77778
NON_REPLAY_LOAD: 25.155739

== Total ==
ADDR_TRANS: 12199
REPLAY_LOAD: 3230
NON_REPLAY_LOAD: 164594

== Counts ==
ADDR_TRANS: 37
REPLAY_LOAD: 45
NON_REPLAY_LOAD: 6543

cpu0->cpu0_STLB TOTAL        ACCESS:    1753177 HIT:    1751296 MISS:       1881 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1753177 HIT:    1751296 MISS:       1881 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 71.72 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7959393 HIT:    7809674 MISS:     149719 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7321493 HIT:    7196556 MISS:     124937 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     172651 HIT:     154549 MISS:      18102 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     463168 HIT:     457167 MISS:       6001 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2081 HIT:       1402 MISS:        679 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.51 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15698313 HIT:    7159608 MISS:    8538705 MSHR_MERGE:    2232609
cpu0->cpu0_L1I LOAD         ACCESS:   15698313 HIT:    7159608 MISS:    8538705 MSHR_MERGE:    2232609
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27435915 HIT:   25646125 MISS:    1789790 MSHR_MERGE:     599646
cpu0->cpu0_L1D LOAD         ACCESS:   15047543 HIT:   13683009 MISS:    1364534 MSHR_MERGE:     349129
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12384604 HIT:   11961429 MISS:     423175 MSHR_MERGE:     250517
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3768 HIT:       1687 MISS:       2081 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13056758 HIT:   11080435 MISS:    1976323 MSHR_MERGE:    1018062
cpu0->cpu0_ITLB LOAD         ACCESS:   13056758 HIT:   11080435 MISS:    1976323 MSHR_MERGE:    1018062
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.037 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25843141 HIT:   24695420 MISS:    1147721 MSHR_MERGE:     352805
cpu0->cpu0_DTLB LOAD         ACCESS:   25843141 HIT:   24695420 MISS:    1147721 MSHR_MERGE:     352805
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.134 cycles
cpu0->LLC TOTAL        ACCESS:     200011 HIT:     194711 MISS:       5300 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     124937 HIT:     123003 MISS:       1934 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      18102 HIT:      15039 MISS:       3063 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      56293 HIT:      56285 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        679 HIT:        384 MISS:        295 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 78.97 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        292
  ROW_BUFFER_MISS:       5000
  AVG DBUS CONGESTED CYCLE: 3.292
Channel 0 WQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:        136
  FULL:          0
Channel 0 REFRESHES ISSUED:       5569

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       601215       352536        21172          313
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16          673           71           37
  STLB miss resolved @ L2C                0          656          603           46           18
  STLB miss resolved @ LLC                0          113          105           78           23
  STLB miss resolved @ MEM                0            0           23           71          236

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             148233        48744      1475465        18223           73
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          133          766          140            2
  STLB miss resolved @ L2C                0          863          596          135            0
  STLB miss resolved @ LLC                0          176          173           11            2
  STLB miss resolved @ MEM                0            0            3            9           13
[2025-09-16 23:43:02] END   suite=qualcomm_srv trace=srv272_ap (rc=0)
