+ A microarchitectural proposal for more aggressive 
exploitation of instruction level parallelism

+ Re-execution: An Approach to Simplify the Datapath in
Aggressive Out-of-Order Processors

