$date
	Mon Jul 03 14:51:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # clock $end
$scope module m0 $end
$var wire 1 # clk $end
$var wire 1 " in $end
$var parameter 32 $ EVEN $end
$var parameter 32 % ODD $end
$var reg 1 & evodd $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
b0 $
$end
#0
$dumpvars
x&
0#
x"
x!
$end
#2
0"
#5
0&
1#
#10
0#
#12
1"
#15
1&
1!
1#
#20
0#
#25
0&
0!
1#
#30
0#
#35
1&
1!
1#
#40
0#
#42
0"
#45
1#
#50
0#
#52
1"
#55
0&
0!
1#
#60
0#
#65
1&
1!
1#
#70
0#
#72
0"
#75
1#
#80
0#
#85
1#
#90
0#
#92
1"
#95
0&
0!
1#
#100
0#
#105
1&
1!
1#
#110
0#
#112
0"
#115
1#
#120
0#
#122
