Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 06:08:57 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_163_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 Delay350No2_instance/s5_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg25_instance/Y_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.201ns (5.510%)  route 3.447ns (94.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 6.870 - 4.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.244ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.131ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=97214, routed)       2.420     3.455    Delay350No2_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X72Y612        FDCE                                         r  Delay350No2_instance/s5_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y612        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.531 r  Delay350No2_instance/s5_reg_c/Q
                         net (fo=370, routed)         3.389     6.920    SharedReg25_instance/s5_reg_c
    SLICE_X85Y626        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     7.045 r  SharedReg25_instance/s5_reg_gate__0/O
                         net (fo=1, routed)           0.058     7.103    SharedReg25_instance/s5_reg_gate__0_n_0
    SLICE_X85Y626        FDCE                                         r  SharedReg25_instance/Y_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=97214, routed)       2.129     6.870    SharedReg25_instance/clk
    SLR Crossing[1->2]   
    SLICE_X85Y626        FDCE                                         r  SharedReg25_instance/Y_reg[32]/C
                         clock pessimism              0.466     7.336    
                         clock uncertainty           -0.035     7.301    
    SLICE_X85Y626        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.326    SharedReg25_instance/Y_reg[32]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  0.223    




