INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSD/2to4decoder/2to4decoder.srcs/sources_1/new/decder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSD/2to4decoder/2to4decoder.srcs/sim_1/new/decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_tb
