#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 23 15:25:28 2020
# Process ID: 7116
# Current directory: E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/system_wrapper.vds
# Journal file: E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Repository/MyIPcoreLib/FPGA-IPcore-Library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Arm.com:user:DAPLink_to_Arty_shield:1.0'. The one found in IP location 'e:/Repository/MyIPcoreLib/FPGA-IPcore-Library/CortexM1/AT472-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield' will take precedence over the same IP in location e:/Repository/MyIPcoreLib/FPGA-IPcore-Library/CortexM3/AT426-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.cache/ip 
add_files: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 535.777 ; gain = 183.957
Command: synth_design -top system_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 693.723 ; gain = 156.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'system' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:2573]
INFO: [Synth 8-638] synthesizing module 'system_HDMI_TX_0_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_HDMI_TX_0_0/synth/system_HDMI_TX_0_0.vhd:77]
INFO: [Synth 8-3491] module 'HDMI_TX' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/hdmi_tx.vhd:67' bound to instance 'U0' of component 'HDMI_TX' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_HDMI_TX_0_0/synth/system_HDMI_TX_0_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'HDMI_TX' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/hdmi_tx.vhd:96]
	Parameter FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'DVITransmitter' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:65' bound to instance 'Inst_DVITransmitter' of component 'DVITransmitter' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/hdmi_tx.vhd:128]
INFO: [Synth 8-638] synthesizing module 'DVITransmitter' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:87]
	Parameter FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'TMDSEncoder' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:60' bound to instance 'Inst_TMDSEncoder_red' of component 'TMDSEncoder' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:266]
INFO: [Synth 8-638] synthesizing module 'TMDSEncoder' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'TMDSEncoder' (2#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:70]
INFO: [Synth 8-3491] module 'TMDSEncoder' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:60' bound to instance 'Inst_TMDSEncoder_green' of component 'TMDSEncoder' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:275]
INFO: [Synth 8-3491] module 'TMDSEncoder' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:60' bound to instance 'Inst_TMDSEncoder_blue' of component 'TMDSEncoder' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:284]
	Parameter N bound to: 10 - type: integer 
	Parameter FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'SerializerN_1' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/SerializerN_1.vhd:63' bound to instance 'Inst_clk_serializer_10_1' of component 'SerializerN_1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:300]
INFO: [Synth 8-638] synthesizing module 'SerializerN_1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/SerializerN_1.vhd:76]
	Parameter N bound to: 10 - type: integer 
	Parameter FAMILY bound to: artix7 - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'io_datax_out' to cell 'OBUFDS' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/SerializerN_1.vhd:89]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'oserdese2_master' to cell 'OSERDESE2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/SerializerN_1.vhd:223]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'oserdese2_slave' to cell 'OSERDESE2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/SerializerN_1.vhd:260]
INFO: [Synth 8-256] done synthesizing module 'SerializerN_1' (3#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/SerializerN_1.vhd:76]
	Parameter N bound to: 10 - type: integer 
	Parameter FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'SerializerN_1' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/SerializerN_1.vhd:63' bound to instance 'Inst_d2_serializer_10_1' of component 'SerializerN_1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:311]
	Parameter N bound to: 10 - type: integer 
	Parameter FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'SerializerN_1' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/SerializerN_1.vhd:63' bound to instance 'Inst_d1_serializer_10_1' of component 'SerializerN_1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:322]
	Parameter N bound to: 10 - type: integer 
	Parameter FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'SerializerN_1' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/SerializerN_1.vhd:63' bound to instance 'Inst_d0_serializer_10_1' of component 'SerializerN_1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:333]
WARNING: [Synth 8-3848] Net PClk_x2 in module/entity DVITransmitter does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:98]
WARNING: [Synth 8-3848] Net SerStb in module/entity DVITransmitter does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'DVITransmitter' (4#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/DVITransmitter.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'HDMI_TX' (5#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/hdmi_tx.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'system_HDMI_TX_0_0' (6#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_HDMI_TX_0_0/synth/system_HDMI_TX_0_0.vhd:77]
INFO: [Synth 8-6157] synthesizing module 'system_OV5640_Sensor_0_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_OV5640_Sensor_0_0/synth/system_OV5640_Sensor_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'OV5640_Sensor' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/OV5640_Sensor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cmos_decoder' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/cmos_decoder.v:3]
	Parameter CMOS_FRAME_WAITCNT bound to: 6'b001111 
INFO: [Synth 8-6155] done synthesizing module 'cmos_decoder' (7#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/cmos_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_reset' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:10]
	Parameter NUM bound to: 20'b11111111111111110000 
INFO: [Synth 8-6155] done synthesizing module 'counter_reset' (8#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:10]
INFO: [Synth 8-6155] done synthesizing module 'OV5640_Sensor' (9#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/OV5640_Sensor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_OV5640_Sensor_0_0' (10#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_OV5640_Sensor_0_0/synth/system_OV5640_Sensor_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_OV5640_Sensor_1_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_OV5640_Sensor_1_0/synth/system_OV5640_Sensor_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_OV5640_Sensor_1_0' (11#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_OV5640_Sensor_1_0/synth/system_OV5640_Sensor_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_0_0' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4226]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_LCIC31' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:968]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_LCIC31' (12#1) [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:968]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1QVELOC' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:1114]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1QVELOC' (13#1) [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:1114]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_Y9JEWS' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:1989]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (14#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (15#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (16#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (17#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (18#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (19#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (19#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (20#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (21#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (22#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (22#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (22#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (23#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (24#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (24#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (24#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (24#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (25#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (26#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (27#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (27#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (27#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (27#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (27#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (27#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (27#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (27#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (28#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (29#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (30#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_Y9JEWS' (31#1) [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:1989]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000110000000100000000000000000000000000000000000000000000000001000011000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000110000000100000000000000000000000000000000000000000000000001000011000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000110000000111111111111111110000000000000000000000000000000001000011000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000110000000100000000000000000000000000000000000000000000000001000011000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000110000000111111111111111110000000000000000000000000000000001000011000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (32#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (33#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (33#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (34#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (35#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' (36#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (37#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' (37#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (38#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (38#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (38#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (38#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (38#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' (39#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (40#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_1' (41#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_0_0' (42#1) [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4226]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_1_0' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4813]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_BJFRAJ' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:563]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b_downsizer' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b_downsizer' (43#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (44#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' (62#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' (63#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' (64#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_w_axi3_conv' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_w_axi3_conv' (65#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' (65#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' (65#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0' (65#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' (66#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' (67#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' (67#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (68#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_BJFRAJ' (69#1) [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:563]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8CNLH6' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:1864]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8CNLH6' (70#1) [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:1864]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1CYGJQJ' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:2294]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1CYGJQJ' (71#1) [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:2294]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b10 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b01 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b10 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b01 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000010 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111110 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111011111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 69 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (71#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized0' (71#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (72#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' (73#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' (74#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (74#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor' (75#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b1 
	Parameter C_HIGH_ID bound to: 1'b1 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (75#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' (75#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_router' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo' (76#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_router' (77#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b001 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized1' (77#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b010 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized2' (77#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized0' (77#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0' (77#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_mux' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0' (77#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (77#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_mux' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized9' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized9' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized10' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized10' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized11' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized3' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1' (78#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 64 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'system_xbar_0' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:5454]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 78 connections, but only 76 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:5384]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000011000000010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000011000000010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000100000110000000011111111111111110000000000000000000000000000000010000011000000011111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000011000000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000100000110000000011111111111111110000000000000000000000000000000010000011000000011111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000110000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000110000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 2 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b01 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b10 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b01 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b10 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 2 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000010 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111011111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111110 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 1'b1 
	Parameter C_HIGH_ID bound to: 1'b1 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 69 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'system_xbar_3' [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:6686]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_3' requires 78 connections, but only 76 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:6621]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:105]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:69601' bound to instance 'U0' of component 'axi_vdma' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:337]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:70040]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16462]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16519]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16520]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16522]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:14867]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (95#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (95#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (96#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:14867]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (97#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16462]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39915]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39969]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39970]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39971]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39972]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39973]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39974]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39975]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39976]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39977]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39978]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16957]
	Parameter C_MM2S_IS bound to: 1 - type: integer 
	Parameter C_S2MM_IS bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:17041]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:17042]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:17046]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:17047]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:17051]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:17052]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:17085]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:17086]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (97#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (98#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16957]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (98#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (99#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39915]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:40641]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (100#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:40641]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:68729]
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH_div_by_8 bound to: 3 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8 bound to: 4 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.v:1938' bound to instance 'MM2S_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:68820]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_S_RATIO bound to: 3 - type: integer 
	Parameter P_M_RATIO bound to: 4 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_READY_EXIST bound to: 1'b1 
	Parameter P_DATA_EXIST bound to: 1'b1 
	Parameter P_STRB_EXIST bound to: 1'b1 
	Parameter P_KEEP_EXIST bound to: 1'b1 
	Parameter P_LAST_EXIST bound to: 1'b1 
	Parameter P_ID_EXIST bound to: 1'b1 
	Parameter P_DEST_EXIST bound to: 1'b1 
	Parameter P_USER_EXIST bound to: 1'b1 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b101 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b010 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 3 - type: integer 
	Parameter P_RATIO_WIDTH bound to: 2 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b010 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b110 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 24 - type: integer 
	Parameter P_TKEEP_INDX bound to: 27 - type: integer 
	Parameter P_TLAST_INDX bound to: 30 - type: integer 
	Parameter P_TID_INDX bound to: 31 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 24 - type: integer 
	Parameter P_TKEEP_INDX bound to: 27 - type: integer 
	Parameter P_TLAST_INDX bound to: 30 - type: integer 
	Parameter P_TID_INDX bound to: 31 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' (108#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:68729]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39069]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:18717]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (109#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:20531]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (110#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:29594]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:29630]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (111#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:29594]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (112#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39069]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:64364]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:62025]
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (113#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:62025]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:63241]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (114#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:63241]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:63748]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (115#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:63748]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:56203]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:54089]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (116#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:54089]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:55680]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (117#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:55680]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (118#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:56203]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:58746]
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:58459]
	Parameter C_DWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (119#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:58459]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (120#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:58746]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (121#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:64364]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:53218]
	Parameter C_USE_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (122#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:53218]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:13254]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:13277]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:13278]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:13279]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:13280]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:13282]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:13283]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (123#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:13254]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41251]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (124#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41251]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:46412]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AE_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:46493]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:46494]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:46517]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:46518]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:42055]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 38 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:42262]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001011100010111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 19456 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011100010111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 19456 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 38 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 38 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 38 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (131#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:42055]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41498]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41524]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41527]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (132#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41498]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.m_skid_reset_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:47536]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:47576]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (133#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:46412]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 128 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 128 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (134#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (135#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (136#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (137#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (138#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (139#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (139#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (139#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (139#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (139#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (140#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (141#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 128 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (142#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (142#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (143#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (143#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (143#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (143#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (143#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (144#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 1 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (145#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 40 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 40 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 40 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 40 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (145#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (145#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (145#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (145#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (146#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 128 - type: integer 
	Parameter C_DRE_IS_USED bound to: 1 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (146#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (146#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (146#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (146#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 75 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 11 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter C_READ_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 76800 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 76800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 75 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 75 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 75 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 75 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 75 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 75 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 75 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 75 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 75 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 75 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 75 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 75 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 75 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (147#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (148#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (149#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:35699]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
	Parameter C_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:29966]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (150#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
	Parameter C_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (151#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:35928]
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:35975]
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:36022]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30961]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[3].sig_delay_data_reg_reg[3] was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:31275]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (152#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (153#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49604]
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (154#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49604]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (155#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (156#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:70040]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0_0' (157#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:105]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'system_axi_vdma_0_0' requires 41 connections, but only 40 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3465]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_1_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/synth/system_axi_vdma_1_0.vhd:108]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:69601' bound to instance 'U0' of component 'axi_vdma' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/synth/system_axi_vdma_1_0.vhd:343]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:70040]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16462]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16600]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16601]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16603]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module__parameterized0' (157#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16462]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39915]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16957]
	Parameter C_MM2S_IS bound to: 0 - type: integer 
	Parameter C_S2MM_IS bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if__parameterized0' (157#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:16957]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if__parameterized0' (157#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39915]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:40641]
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt__parameterized0' (157#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:40641]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41498]
	Parameter C_WDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized0' (157#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:41498]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:69223]
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8 bound to: 3 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8 bound to: 4 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.v:1938' bound to instance 'S2MM_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:69354]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_S_RATIO bound to: 4 - type: integer 
	Parameter P_M_RATIO bound to: 3 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_READY_EXIST bound to: 1'b1 
	Parameter P_DATA_EXIST bound to: 1'b1 
	Parameter P_STRB_EXIST bound to: 1'b1 
	Parameter P_KEEP_EXIST bound to: 1'b1 
	Parameter P_LAST_EXIST bound to: 1'b1 
	Parameter P_ID_EXIST bound to: 1'b1 
	Parameter P_DEST_EXIST bound to: 1'b1 
	Parameter P_USER_EXIST bound to: 1'b1 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 3 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b101 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b010 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter P_RATIO_WIDTH bound to: 2 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b010 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' (158#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:69223]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39069]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:18717]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (158#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:29594]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (158#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:29594]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (158#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:39069]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:64364]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:62025]
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (158#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:62025]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:63241]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (158#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:63241]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.all_idle_d1_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:64550]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.late_idle_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:64566]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (158#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:64364]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:53218]
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (158#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:53218]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:49400]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_LINEBUFFER_AF_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:49466]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:49467]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:49474]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:49475]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:51565]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:51566]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:42055]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 37 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:42262]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001011100010111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 4096 - type: integer 
	Parameter FIFO_SIZE bound to: 151552 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 12 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 4091 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 4091 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011100010111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 151552 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 37 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 37 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 37 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 37 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 37 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4096 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 37 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 37 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (158#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:42055]
WARNING: [Synth 8-6014] Unused sequential element s_axis_fifo_ainit_nosync_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:49537]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (159#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:49400]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 128 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 128 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (160#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (161#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 11 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 128 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26152]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (162#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 1 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (162#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (162#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (162#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (162#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:41821]
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42049]
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42096]
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42143]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:37078]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[3].sig_delay_data_reg_reg[3] was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:37395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (163#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45338]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44194]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44195]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44197]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44219]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44220]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44221]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (164#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (165#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (165#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (166#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (166#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (166#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (166#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (166#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (166#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (167#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pushreg_empty_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47765]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pullreg_full_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47821]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (168#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 11 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 128 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (169#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 13 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 208 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 13 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 13 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 13 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 13 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 13 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 13 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (169#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (169#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 74 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 11 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_READ_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 75776 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 75776 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 74 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 74 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 74 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 74 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 74 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 74 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 74 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 74 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 74 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (169#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (169#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (169#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (170#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.lsig_packer_empty_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:29317]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (171#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (171#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (171#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (171#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (171#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (171#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (172#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (173#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (174#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (175#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (175#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_after_fsize_less_err_flag_00_01_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:72955]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.after_vcount_flag_sel_00_01_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:72973]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_sel_00_01_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:72985]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clrd_sel_00_01_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:73014]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_00_01_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:73043]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized1' (175#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:70040]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_1_0' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/synth/system_axi_vdma_1_0.vhd:108]
WARNING: [Synth 8-350] instance 'axi_vdma_1' of module 'system_axi_vdma_1_0' requires 44 connections, but only 43 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3506]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_2_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/synth/system_axi_vdma_2_0.vhd:105]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:69601' bound to instance 'U0' of component 'axi_vdma' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/synth/system_axi_vdma_2_0.vhd:337]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized3' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:70040]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 128 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 128 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 128 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl__parameterized0' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 128 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf__parameterized0' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap__parameterized0' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized1' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized3' (176#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:70040]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_2_0' (177#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/synth/system_axi_vdma_2_0.vhd:105]
WARNING: [Synth 8-350] instance 'axi_vdma_2' of module 'system_axi_vdma_2_0' requires 41 connections, but only 35 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3550]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_3_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_3_0/synth/system_axi_vdma_3_0.vhd:108]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:69601' bound to instance 'U0' of component 'axi_vdma' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_3_0/synth/system_axi_vdma_3_0.vhd:343]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized5' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:70040]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 128 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:49400]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AF_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized1' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:42055]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 37 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:42262]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001011100010111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 18944 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011100010111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 18944 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 37 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 37 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 37 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 37 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 37 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 37 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 37 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized1' (177#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:42055]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' (177#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:49400]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized5' (177#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:70040]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_3_0' (178#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_3_0/synth/system_axi_vdma_3_0.vhd:108]
WARNING: [Synth 8-350] instance 'axi_vdma_3' of module 'system_axi_vdma_3_0' requires 44 connections, but only 43 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3586]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010010011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010010011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010010011 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010010011 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000000000 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010010011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010010011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (203#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (204#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (205#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (206#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (207#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0_0' (208#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'system_proc_sys_reset_0_0' requires 10 connections, but only 7 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3662]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 5 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:735]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 198 connections, but only 189 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3670]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3860]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/synth/system_system_ila_0_0.v:1014]
	Parameter C_NUM_MONITOR_SLOTS bound to: 15 - type: integer 
	Parameter C_MUX_LEVEL bound to: 1 - type: integer 
	Parameter C_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SYNC_EN bound to: 1'b0 
	Parameter C_SLOT_0_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_0_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_1_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_2_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_3_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_4_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_5_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_6_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_7_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_8_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_9_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_10_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_11_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_12_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_13_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_14_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_15_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_1_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_2_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_3_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_4_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_5_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_6_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_7_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_8_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_9_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_10_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_11_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_12_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_13_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_14_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_15_MON_MODE bound to: RT - type: string 
	Parameter C_MUX_0_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 0 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_0_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_0_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_0_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_SLOT_0_AXIS_TID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXIS_TDEST_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_1_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_SLOT_1_AXI_AXLOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_SLOT_1_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_PROTOCOL bound to: AXI3 - type: string 
	Parameter C_SLOT_1_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_1_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_1_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_SLOT_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_SLOT_2_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_2_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_2_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_3_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_3_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_3_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_3_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BRESP bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_PROT bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_WSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_4_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_4_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_4_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_4_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_4_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_PROT bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_RRESP bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_5_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_5_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TKEEP bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_SLOT_5_AXIS_TID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_5_AXIS_TDEST_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_5_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_6_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_6_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TKEEP bound to: 0 - type: integer 
	Parameter C_SLOT_6_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_6_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_SLOT_6_AXIS_TID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_6_AXIS_TDEST_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_6_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_SLOT_7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_7_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_7_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_7_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_7_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_7_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_7_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_7_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_SLOT_7_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_7_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_7_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_7_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_8_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_8_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TKEEP bound to: 0 - type: integer 
	Parameter C_SLOT_8_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_8_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_SLOT_8_AXIS_TID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_8_AXIS_TDEST_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_8_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_9_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_9_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TKEEP bound to: 0 - type: integer 
	Parameter C_SLOT_9_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_9_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_SLOT_9_AXIS_TID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_9_AXIS_TDEST_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_9_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_10_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_10_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_10_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_10_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_10_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_10_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_10_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_10_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_10_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_10_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_10_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_10_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_10_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_10_HAS_PROT bound to: 0 - type: integer 
	Parameter C_SLOT_10_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_10_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_10_HAS_RRESP bound to: 0 - type: integer 
	Parameter C_SLOT_10_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_11_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_11_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_11_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_11_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_11_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_11_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_11_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_11_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_11_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_11_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_11_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BRESP bound to: 0 - type: integer 
	Parameter C_SLOT_11_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_11_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_11_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_11_HAS_PROT bound to: 0 - type: integer 
	Parameter C_SLOT_11_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_11_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_11_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_WSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_11_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_12_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_12_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_12_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_12_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_12_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_12_AXI_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_SLOT_12_AXI_AXLOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_SLOT_12_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_PROTOCOL bound to: AXI3 - type: string 
	Parameter C_SLOT_12_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_12_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_12_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_12_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_12_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_12_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_12_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_12_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_SLOT_13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_13_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_13_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_13_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_13_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_13_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_13_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_13_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_SLOT_13_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_13_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_13_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_13_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_13_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_13_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_13_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_13_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_SLOT_14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_14_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_14_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_14_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_14_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_14_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_14_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_14_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_SLOT_14_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_14_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_14_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_14_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_14_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_14_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_14_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_14_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_15_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_15_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_EN_GIGAMUX bound to: 1'b0 
WARNING: [Synth 8-3848] Net probe_out0 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1985]
WARNING: [Synth 8-3848] Net probe_out1 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1986]
WARNING: [Synth 8-3848] Net probe_out2 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1987]
WARNING: [Synth 8-3848] Net probe_out3 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1988]
WARNING: [Synth 8-3848] Net probe_out4 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1989]
WARNING: [Synth 8-3848] Net probe_out5 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1990]
WARNING: [Synth 8-3848] Net probe_out6 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1991]
WARNING: [Synth 8-3848] Net probe_out7 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1992]
WARNING: [Synth 8-3848] Net probe_out8 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1993]
WARNING: [Synth 8-3848] Net probe_out9 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1994]
WARNING: [Synth 8-3848] Net probe_out10 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1995]
WARNING: [Synth 8-3848] Net probe_out11 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1996]
WARNING: [Synth 8-3848] Net probe_out12 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1997]
WARNING: [Synth 8-3848] Net probe_out13 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1998]
WARNING: [Synth 8-3848] Net probe_out14 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:1999]
WARNING: [Synth 8-3848] Net probe_out15 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2000]
WARNING: [Synth 8-3848] Net probe_out16 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2001]
WARNING: [Synth 8-3848] Net probe_out17 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2002]
WARNING: [Synth 8-3848] Net probe_out18 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2003]
WARNING: [Synth 8-3848] Net probe_out19 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2004]
WARNING: [Synth 8-3848] Net probe_out20 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2005]
WARNING: [Synth 8-3848] Net probe_out21 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2006]
WARNING: [Synth 8-3848] Net probe_out22 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2007]
WARNING: [Synth 8-3848] Net probe_out23 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2008]
WARNING: [Synth 8-3848] Net probe_out24 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2009]
WARNING: [Synth 8-3848] Net probe_out25 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2010]
WARNING: [Synth 8-3848] Net probe_out26 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2011]
WARNING: [Synth 8-3848] Net probe_out27 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2012]
WARNING: [Synth 8-3848] Net probe_out28 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2013]
WARNING: [Synth 8-3848] Net probe_out29 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2014]
WARNING: [Synth 8-3848] Net probe_out30 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2015]
WARNING: [Synth 8-3848] Net probe_out31 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2016]
WARNING: [Synth 8-3848] Net probe_out32 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2017]
WARNING: [Synth 8-3848] Net probe_out33 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2018]
WARNING: [Synth 8-3848] Net probe_out34 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2019]
WARNING: [Synth 8-3848] Net probe_out35 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2020]
WARNING: [Synth 8-3848] Net probe_out36 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2021]
WARNING: [Synth 8-3848] Net probe_out37 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2022]
WARNING: [Synth 8-3848] Net probe_out38 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2023]
WARNING: [Synth 8-3848] Net probe_out39 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2024]
WARNING: [Synth 8-3848] Net probe_out40 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2025]
WARNING: [Synth 8-3848] Net probe_out41 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2026]
WARNING: [Synth 8-3848] Net probe_out42 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2027]
WARNING: [Synth 8-3848] Net probe_out43 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2028]
WARNING: [Synth 8-3848] Net probe_out44 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2029]
WARNING: [Synth 8-3848] Net probe_out45 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2030]
WARNING: [Synth 8-3848] Net probe_out46 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2031]
WARNING: [Synth 8-3848] Net probe_out47 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2032]
WARNING: [Synth 8-3848] Net probe_out48 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2033]
WARNING: [Synth 8-3848] Net probe_out49 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2034]
WARNING: [Synth 8-3848] Net probe_out50 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2035]
WARNING: [Synth 8-3848] Net probe_out51 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2036]
WARNING: [Synth 8-3848] Net probe_out52 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2037]
WARNING: [Synth 8-3848] Net probe_out53 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2038]
WARNING: [Synth 8-3848] Net probe_out54 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2039]
WARNING: [Synth 8-3848] Net probe_out55 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2040]
WARNING: [Synth 8-3848] Net probe_out56 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2041]
WARNING: [Synth 8-3848] Net probe_out57 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2042]
WARNING: [Synth 8-3848] Net probe_out58 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2043]
WARNING: [Synth 8-3848] Net probe_out59 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2044]
WARNING: [Synth 8-3848] Net probe_out60 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2045]
WARNING: [Synth 8-3848] Net probe_out61 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2046]
WARNING: [Synth 8-3848] Net probe_out62 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2047]
WARNING: [Synth 8-3848] Net probe_out63 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2048]
WARNING: [Synth 8-3848] Net probe_out64 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2049]
WARNING: [Synth 8-3848] Net probe_out65 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2050]
WARNING: [Synth 8-3848] Net probe_out66 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2051]
WARNING: [Synth 8-3848] Net probe_out67 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2052]
WARNING: [Synth 8-3848] Net probe_out68 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2053]
WARNING: [Synth 8-3848] Net probe_out69 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2054]
WARNING: [Synth 8-3848] Net probe_out70 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2055]
WARNING: [Synth 8-3848] Net probe_out71 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2056]
WARNING: [Synth 8-3848] Net probe_out72 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2057]
WARNING: [Synth 8-3848] Net probe_out73 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2058]
WARNING: [Synth 8-3848] Net probe_out74 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2059]
WARNING: [Synth 8-3848] Net probe_out75 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2060]
WARNING: [Synth 8-3848] Net probe_out76 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2061]
WARNING: [Synth 8-3848] Net probe_out77 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2062]
WARNING: [Synth 8-3848] Net probe_out78 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2063]
WARNING: [Synth 8-3848] Net probe_out79 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2064]
WARNING: [Synth 8-3848] Net probe_out80 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2065]
WARNING: [Synth 8-3848] Net probe_out81 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2066]
WARNING: [Synth 8-3848] Net probe_out82 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2067]
WARNING: [Synth 8-3848] Net probe_out83 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2068]
WARNING: [Synth 8-3848] Net probe_out84 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2069]
WARNING: [Synth 8-3848] Net probe_out85 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2070]
WARNING: [Synth 8-3848] Net probe_out86 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2071]
WARNING: [Synth 8-3848] Net probe_out87 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2072]
WARNING: [Synth 8-3848] Net probe_out88 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2073]
WARNING: [Synth 8-3848] Net probe_out89 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2074]
WARNING: [Synth 8-3848] Net probe_out90 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2075]
WARNING: [Synth 8-3848] Net probe_out91 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2076]
WARNING: [Synth 8-3848] Net probe_out92 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2077]
WARNING: [Synth 8-3848] Net probe_out93 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2078]
WARNING: [Synth 8-3848] Net probe_out94 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2079]
WARNING: [Synth 8-3848] Net probe_out95 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2080]
WARNING: [Synth 8-3848] Net probe_out96 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2081]
WARNING: [Synth 8-3848] Net probe_out97 in module/entity bd_d5b8_g_inst_0_gigantic_mux does not have driver. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v:2082]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (1) of port connection 'm_slot_11_axi_rid' does not match port width (2) of module 'bd_d5b8_g_inst_0_gigantic_mux' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/synth/bd_d5b8_g_inst_0.v:5024]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:1899]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:1357]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:1899]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2239]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2252]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2243]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2235]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2247]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2261]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2273]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2265]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2257]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2269]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2281]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2294]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2285]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2277]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2289]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2303]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2316]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2307]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2299]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2311]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_7_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2325]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_7_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2337]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_7_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2329]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_7_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2321]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_7_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2333]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_10_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2133]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_10_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2146]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_10_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2137]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_10_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2129]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_10_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2141]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_11_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2155]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_11_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2168]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_11_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2159]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_11_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_11_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2163]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_12_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2177]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_12_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2190]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_12_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2181]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_12_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2173]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_12_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2185]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_13_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2199]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_13_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_13_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2203]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_13_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2195]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_13_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2207]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_14_aw'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2219]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_14_w'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2231]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_14_b'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2223]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_14_ar'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2215]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_14_r'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/bd_d5b8.v:2227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4112]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/synth/system_system_ila_1_0.v:226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/synth/bd_15e9.v:21]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/synth/bd_15e9.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4115]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/synth/system_system_ila_2_0.v:226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/synth/bd_1519.v:21]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/synth/bd_1519.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4118]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_3_0/synth/system_system_ila_3_0.v:226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/synth/bd_d548.v:21]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/ip/ip_0/synth/bd_d548_ila_lib_0.v:3209]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/synth/bd_d548.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4121]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_4_0/synth/system_system_ila_4_0.v:226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_4_0/bd_0/synth/bd_14f9.v:21]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_4_0/bd_0/ip/ip_0/synth/bd_14f9_ila_lib_0.v:3209]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_4_0/bd_0/synth/bd_14f9.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4124]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_5_1/synth/system_system_ila_5_1.v:226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_5_1/bd_0/synth/bd_1469.v:21]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_5_1/bd_0/ip/ip_0/synth/bd_1469_ila_lib_0.v:3209]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_5_1/bd_0/synth/bd_1469.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4127]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_6_0/synth/system_system_ila_6_0.v:226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_6_0/bd_0/synth/bd_d458.v:21]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_6_0/bd_0/ip/ip_0/synth/bd_d458_ila_lib_0.v:3209]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_6_0/bd_0/synth/bd_d458.v:21]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_INCLUDE_PIXEL_REPEAT bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
	Parameter C_SYNC_FF bound to: 4 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 27648 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 27648 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 27 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 27 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 27 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
	Parameter REG_WIDTH bound to: 10 - type: integer 
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter REG_WIDTH bound to: 11 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1664]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1689]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_SYNC_VTG_LAG_MAX bound to: 32'b00000000000000000000010000000000 
	Parameter C_SYNC_IDLE bound to: 4'b0000 
	Parameter C_SYNC_CALN_SOF_VTG bound to: 4'b0001 
	Parameter C_SYNC_CALN_SOF_FIFO bound to: 4'b0010 
	Parameter C_SYNC_FALN_EOL_LEADING bound to: 4'b0011 
	Parameter C_SYNC_FALN_EOL_LAGGING bound to: 4'b0100 
	Parameter C_SYNC_FALN_SOF_LEADING bound to: 4'b0101 
	Parameter C_SYNC_FALN_SOF_LAGGING bound to: 4'b0110 
	Parameter C_SYNC_FALN_ACTIVE bound to: 4'b0111 
	Parameter C_SYNC_FALN_LOCK bound to: 4'b1000 
	Parameter C_SYNC_LALN_EOL_LEADING bound to: 4'b1001 
	Parameter C_SYNC_LALN_EOL_LAGGING bound to: 4'b1010 
	Parameter C_SYNC_LALN_SOF_LEADING bound to: 4'b1011 
	Parameter C_SYNC_LALN_SOF_LAGGING bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:820]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:648]
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'system_v_axi4s_vid_out_0_0' requires 31 connections, but only 23 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4139]
INFO: [Synth 8-638] synthesizing module 'system_v_tc_0_0' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_tc_0_0/synth/system_v_tc_0_0.vhd:74]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/a92c/hdl/v_tc_v6_1_vh_rfs.vhd:7218' bound to instance 'U0' of component 'v_tc' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_tc_0_0/synth/system_v_tc_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'system_v_tc_0_0' (352#1) [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_tc_0_0/synth/system_v_tc_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'system_v_tc_0_0' requires 10 connections, but only 9 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4163]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_INCLUDE_PIXEL_DROP bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
	Parameter C_SYNC_FF bound to: 4 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
	Parameter C_DIFF_AXIS_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
WARNING: [Synth 8-350] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' requires 26 connections, but only 22 given [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'system_v_vid_in_axi4s_0_0' requires 28 connections, but only 19 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4173]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_1' of module 'system_v_vid_in_axi4s_1_0' requires 28 connections, but only 19 given [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4193]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'OV5640_Sensor_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3107]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v_vid_in_axi4s_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4173]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_1'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'OV5640_Sensor_1'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3118]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v_vid_in_axi4s_1'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_4'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4121]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3129]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3860]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_vdma_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3465]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_vdma_1'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3506]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_1'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3214]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'processing_system7_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3670]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_2'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3297]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_vdma_3'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3586]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_vdma_2'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3550]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_3'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3382]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v_axi4s_vid_out_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4139]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_subset_converter_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3630]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_subset_converter_1'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3643]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_5'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4124]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_6'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4127]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_2'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4115]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HDMI_TX_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:3090]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlconcat_0'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4213]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_3'. This will prevent further optimization [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/synth/system.v:4118]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized5 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design v_vid_in_axi4s_v4_0_9_coupler has unconnected port ARESETN
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design v_vid_in_axi4s_v4_0_9 has unconnected port drop_en
WARNING: [Synth 8-3331] design v_vid_in_axi4s_v4_0_9 has unconnected port remap_420_en
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:34:00 ; elapsed = 00:37:25 . Memory (MB): peak = 1789.438 ; gain = 1251.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/synth/bd_d5b8_ila_lib_0.v:3663]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/synth/bd_15e9_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/synth/bd_1519_ila_lib_0.v:3209]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:34:08 ; elapsed = 00:37:35 . Memory (MB): peak = 1789.438 ; gain = 1251.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:34:08 ; elapsed = 00:37:35 . Memory (MB): peak = 1789.438 ; gain = 1251.941
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_3/inst/ila_lib/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_3_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_3/inst/ila_lib/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0.xdc] for cell 'system_i/axi_vdma_2/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0.xdc] for cell 'system_i/axi_vdma_2/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_3_0/system_axi_vdma_3_0.xdc] for cell 'system_i/axi_vdma_3/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_3_0/system_axi_vdma_3_0.xdc] for cell 'system_i/axi_vdma_3/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_4_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_4/inst/ila_lib/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_4_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_4/inst/ila_lib/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_5_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_5/inst/ila_lib/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_5_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_5/inst/ila_lib/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_6_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_6/inst/ila_lib/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_system_ila_6_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_6/inst/ila_lib/inst'
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2081.199 ; gain = 0.000
Parsing XDC File [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/constrs_1/new/system_pin.xdc]
WARNING: [Vivado 12-507] No nets matched 'cmos_pclk_i_0_IBUF'. [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/constrs_1/new/system_pin.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/constrs_1/new/system_pin.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cmos_pclk_i_1_IBUF'. [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/constrs_1/new/system_pin.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/constrs_1/new/system_pin.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/constrs_1/new/system_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/constrs_1/new/system_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2083.031 ; gain = 0.000
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_1_0/system_v_vid_in_axi4s_1_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_1/inst'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_1_0/system_v_vid_in_axi4s_1_0_clocks.xdc] for cell 'system_i/v_vid_in_axi4s_1/inst'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0_clocks.xdc] for cell 'system_i/axi_vdma_2/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_2_0/system_axi_vdma_2_0_clocks.xdc] for cell 'system_i/axi_vdma_2/U0'
Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_3_0/system_axi_vdma_3_0_clocks.xdc] for cell 'system_i/axi_vdma_3/U0'
Finished Parsing XDC File [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ip/system_axi_vdma_3_0/system_axi_vdma_3_0_clocks.xdc] for cell 'system_i/axi_vdma_3/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 2083.031 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2083.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2715 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1916 instances
  CFGLUT5 => SRLC32E: 262 instances
  FDR => FDRE: 528 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  OBUFDS => OBUFDS: 4 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2083.180 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.305 ; gain = 1.125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:36:25 ; elapsed = 00:40:06 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:36:25 ; elapsed = 00:40:06 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 328).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 331).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 334).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 337).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0/U0. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 345).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_0/U0. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 353).
Applied set_property DONT_TOUCH = true for system_i/v_tc_0/U0. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 359).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_1/U0. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 366).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/ila_lib/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 374).
Applied set_property DONT_TOUCH = true for system_i/system_ila_1/inst/ila_lib/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 386).
Applied set_property DONT_TOUCH = true for system_i/system_ila_2/inst/ila_lib/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 398).
Applied set_property DONT_TOUCH = true for system_i/system_ila_3/inst/ila_lib/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 410).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 422).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_2/U0. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 429).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_3/U0. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 437).
Applied set_property DONT_TOUCH = true for system_i/system_ila_4/inst/ila_lib/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 449).
Applied set_property DONT_TOUCH = true for system_i/system_ila_5/inst/ila_lib/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 461).
Applied set_property DONT_TOUCH = true for system_i/system_ila_6/inst/ila_lib/inst. (constraint file  E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/dont_touch.xdc, line 473).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/HDMI_TX_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/OV5640_Sensor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/g_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_1_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_1_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_1_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_1_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_1_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_2_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_2_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_2_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_2_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_2_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_3_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_3_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_3_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_3_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_3_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_4_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_4_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_4_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_4_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_4_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_7_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_7_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_7_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_7_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_7_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_10_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_10_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_10_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_10_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_10_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_11_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_11_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_11_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_11_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_11_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_12_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_12_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_12_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_12_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_12_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_13_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_13_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_13_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_13_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_13_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_14_aw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_14_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_14_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_14_ar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0/inst/slot_14_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_1/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_1/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_2/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_3/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_3/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/OV5640_Sensor_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axis_subset_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_2/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_3/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_4/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_4/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_5/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_5/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_6/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_6/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_2/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_3/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:36:34 ; elapsed = 00:40:18 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "control_token" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_19_decerr_slave__parameterized0'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_case_i_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer'
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:62613]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:63313]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_psm_halt_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_case_i_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbc_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0'
INFO: [Synth 8-4471] merging register 'GEN_DWIDTH_FLUSH_SOF.strm_not_finished_dwidth_reg' into 'GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:69408]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:62613]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:63313]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:72886]
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc__parameterized0'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_dbc_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/58e2/hdl/axi_vdma_v6_3_rfs.vhd:72886]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized228'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized63'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized64'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized65'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized66'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized67'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized68'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized69'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized70'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized71'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized72'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized73'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized74'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized75'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized76'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized77'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_19_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized228'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized63'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized65'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized66'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized67'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized68'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized69'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized70'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized71'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized72'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized73'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized74'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized75'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized76'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized77'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized78'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized79'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized80'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized81'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized82'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized83'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized84'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized85'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized86'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized87'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized88'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized89'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized90'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized91'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized92'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized93'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized94'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized95'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized96'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized97'
INFO: [Common 17-14] Message 'Synth 8-3898' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0001 |                             0000
     C_SYNC_CALN_SOF_VTG |                             1000 |                             0001
    C_SYNC_CALN_SOF_FIFO |                             0100 |                             0010
      C_SYNC_FALN_ACTIVE |                             0010 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0000 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0011 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             1001 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             1010 |                             0110
        C_SYNC_FALN_LOCK |                             1011 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1100 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             0111 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             0110 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             0101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_10_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:37:38 ; elapsed = 00:41:38 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |SerializerN_1__GC0              |           1|         3|
|2     |DVITransmitter__GC0             |           1|      1821|
|3     |system_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|4     |ila_v6_2_8_ila_register__GB0    |           1|     46764|
|5     |ila_v6_2_8_ila_register__GB1    |           1|     12258|
|6     |ila_v6_2_8_ila_register__GB2    |           1|     20102|
|7     |ila_v6_2_8_ila_core__GC0        |           1|     32880|
|8     |ila_v6_2_8_ila__GC0             |           1|         6|
|9     |bd_d5b8__GC0                    |           1|      1916|
|10    |system__GCB0                    |           1|     20459|
|11    |system__GCB1                    |           1|     18617|
|12    |system__GCB2                    |           1|     34878|
|13    |system__GCB3                    |           1|     18014|
|14    |system__GCB4                    |           1|     23279|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 13    
	   4 Input     13 Bit       Adders := 4     
	   4 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 19    
	   2 Input     11 Bit       Adders := 19    
	   4 Input     11 Bit       Adders := 25    
	   3 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 26    
	   4 Input     10 Bit       Adders := 41    
	   3 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 11    
	   4 Input      9 Bit       Adders := 9     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 29    
	   2 Input      7 Bit       Adders := 22    
	   2 Input      6 Bit       Adders := 34    
	   8 Input      5 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 44    
	   3 Input      5 Bit       Adders := 15    
	   4 Input      5 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 290   
	   3 Input      4 Bit       Adders := 10    
	   4 Input      4 Bit       Adders := 10    
	   3 Input      3 Bit       Adders := 22    
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 62    
	   4 Input      2 Bit       Adders := 13    
	   2 Input      1 Bit       Adders := 17    
+---XORs : 
	   2 Input     13 Bit         XORs := 346   
	   2 Input     11 Bit         XORs := 6     
	   2 Input     10 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 396   
+---Registers : 
	             2064 Bit    Registers := 1     
	             2062 Bit    Registers := 9     
	             1024 Bit    Registers := 14    
	              228 Bit    Registers := 1     
	              128 Bit    Registers := 7     
	               96 Bit    Registers := 4     
	               75 Bit    Registers := 4     
	               74 Bit    Registers := 4     
	               72 Bit    Registers := 12    
	               68 Bit    Registers := 8     
	               66 Bit    Registers := 8     
	               64 Bit    Registers := 34    
	               47 Bit    Registers := 4     
	               38 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 4     
	               33 Bit    Registers := 14    
	               32 Bit    Registers := 141   
	               27 Bit    Registers := 6     
	               24 Bit    Registers := 66    
	               17 Bit    Registers := 15    
	               16 Bit    Registers := 1478  
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 33    
	               12 Bit    Registers := 55    
	               11 Bit    Registers := 79    
	               10 Bit    Registers := 186   
	                9 Bit    Registers := 58    
	                8 Bit    Registers := 88    
	                7 Bit    Registers := 30    
	                6 Bit    Registers := 65    
	                5 Bit    Registers := 135   
	                4 Bit    Registers := 477   
	                3 Bit    Registers := 198   
	                2 Bit    Registers := 413   
	                1 Bit    Registers := 3854  
+---RAMs : 
	             148K Bit         RAMs := 1     
	              75K Bit         RAMs := 2     
	              74K Bit         RAMs := 2     
	              27K Bit         RAMs := 3     
	              19K Bit         RAMs := 2     
	              18K Bit         RAMs := 1     
	              208 Bit         RAMs := 2     
+---Muxes : 
	   2 Input   2062 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 10    
	   2 Input     68 Bit        Muxes := 8     
	   2 Input     66 Bit        Muxes := 8     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 62    
	  11 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 354   
	   4 Input     16 Bit        Muxes := 11    
	   3 Input     16 Bit        Muxes := 13    
	   8 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 248   
	   2 Input     14 Bit        Muxes := 4     
	   3 Input     13 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 21    
	  13 Input     13 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 28    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 18    
	   3 Input     11 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 12    
	   8 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 15    
	   2 Input      9 Bit        Muxes := 13    
	   8 Input      8 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 74    
	   3 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 15    
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 73    
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 117   
	   5 Input      5 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 251   
	   2 Input      4 Bit        Muxes := 853   
	   3 Input      4 Bit        Muxes := 8     
	  13 Input      4 Bit        Muxes := 3     
	  30 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 332   
	  10 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 12    
	   6 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 652   
	   4 Input      2 Bit        Muxes := 102   
	  16 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2721  
	   3 Input      1 Bit        Muxes := 278   
	   9 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 75    
	   8 Input      1 Bit        Muxes := 47    
	  11 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 6     
	  13 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SerializerN_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TMDSEncoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module TMDSEncoder__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module TMDSEncoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module xsdbs_v1_0_2_xsdbs__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__487 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__486 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__485 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__484 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__483 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__482 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__481 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__480 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__479 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__478 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__477 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__476 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__475 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__474 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__473 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__472 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__471 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__470 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__469 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__468 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__467 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__466 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__465 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__464 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__463 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__462 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__461 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__460 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__459 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__458 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__457 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__456 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__455 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__454 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__453 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__452 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__451 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__450 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__449 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__448 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__447 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__446 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__445 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__444 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__443 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__442 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__441 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__440 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__439 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__438 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__437 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__436 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__435 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__434 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__433 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__432 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__431 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__430 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__429 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__428 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__427 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__426 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__425 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__424 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__423 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__422 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__421 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__420 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__419 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__418 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__417 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__416 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__415 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__414 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__413 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__412 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__411 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__410 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__409 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__408 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__407 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__406 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__405 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__404 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__403 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__402 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__401 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__400 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__399 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__398 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__397 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__396 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__395 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__394 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__393 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__392 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__391 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__390 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__389 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__388 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__387 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__386 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__385 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__384 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__383 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__382 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__381 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__380 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__379 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__378 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__377 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__376 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__375 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__374 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__373 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__372 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__371 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__370 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__369 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__368 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__367 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__366 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__365 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__364 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__363 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__362 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__361 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__360 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__359 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__358 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__357 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__356 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__355 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__354 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__353 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__352 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__351 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__350 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__349 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__348 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__347 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__346 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__345 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__344 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__343 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__342 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__341 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__340 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__339 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__338 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__337 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__336 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__335 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__334 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__333 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__332 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__331 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__330 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__329 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__328 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__327 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__326 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__325 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__324 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__323 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__322 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__321 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__320 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__319 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__318 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__316 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__315 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__314 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__312 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__311 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__310 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__309 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__308 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__307 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__306 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__305 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__304 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__303 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__302 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__301 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__300 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__299 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__298 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__297 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__296 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__295 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__294 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__293 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__292 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__291 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__290 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__289 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__288 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__287 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized228__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized491__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized490__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized489__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized488__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized487__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized486__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized485__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized484__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized483__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized482__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized481__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized480__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized466__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized465__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized227__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ila_v6_2_8_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	              228 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	             2064 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_8_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	             2062 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   2062 Bit        Muxes := 1     
Module ila_v6_2_8_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gigantic_mux_v1_0_1_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cdc_sync__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_status_cntl__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 2     
+---RAMs : 
	              75K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module axi_datamover_dre_mux2_1_x_n__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_mm2s_dre 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_vdma_skid_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
+---RAMs : 
	              19K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_vdma_mm2s_linebuf__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_v6_3_6_axis_register_slice_v1_0_axis_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_v6_3_6_axis_register_slice_v1_0_axis_register_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_mm2s_axis_dwidth_converter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_sm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_greycoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_mngr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module xsdbs_v1_0_2_xsdbs__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__520 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__519 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__518 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__517 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__516 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__515 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized465__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized466__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__514 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__513 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__512 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__511 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__510 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__509 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__508 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__507 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__506 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__505 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__504 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__503 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__502 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized480__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized481__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized482__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized483__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized484__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized485__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized486__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized487__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized488__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized489__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized490__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized491__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__501 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__500 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__499 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__498 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__497 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__496 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__495 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized228__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__494 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__493 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__492 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__491 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__490 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__489 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__488 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized227__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_8_ila_core__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module ila_v6_2_8_ila__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module xpm_cdc_single__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module xpm_cdc_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 7     
Module xpm_fifo_reg_vec__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_sync_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module v_axi4s_vid_out_v4_0_10_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module v_axi4s_vid_out_v4_0_10_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module cdc_sync__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 38    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_dre_mux2_1_x_n__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_s2mm_dre__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module axi_datamover_ms_strb_set__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_datamover_s2mm_realign__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized11__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---RAMs : 
	              208 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized11__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized12__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
+---RAMs : 
	              74K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
Module axi_datamover_stbs_set__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_datamover_s2mm_full_wrap__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
+---RAMs : 
	             148K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_vdma_s2mm_linebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_skid_buf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_v6_3_6_axis_register_slice_v1_0_axis_register_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_v6_3_6_axis_register_slice_v1_0_axis_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_s2mm_axis_dwidth_converter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_vdma_sm__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_greycoder__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_mngr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module axi_protocol_converter_v2_1_18_b_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_3_dmem__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_3_memory__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_3_rd_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_rd_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_3_rd_fwft__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_3_wr_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_wr_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_3_dmem__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_3_memory__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_3_rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_rd_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_3_rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_3_wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_wr_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_18_w_axi3_conv__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_3_dmem__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_generator_v13_2_3_memory__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_generator_v13_2_3_rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_rd_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_3_rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_3_wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_wr_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_19_decerr_slave__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_19_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_addr_arbiter__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_splitter__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module cdc_sync__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 38    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_dre_mux2_1_x_n__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_s2mm_dre 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized11__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---RAMs : 
	              208 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized12__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
+---RAMs : 
	              74K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
Module axi_datamover_stbs_set 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_vdma_s2mm_linebuf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_v6_3_6_axis_register_slice_v1_0_axis_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_v6_3_6_axis_register_slice_v1_0_axis_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_s2mm_axis_dwidth_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_vdma_sm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_greycoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_mngr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module cdc_sync__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
Module axi_datamover_pcc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_counter_updn__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 2     
+---RAMs : 
	              75K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_mm2s_full_wrap__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_vdma_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
+---RAMs : 
	              19K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_vdma_mm2s_linebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_v6_3_6_axis_register_slice_v1_0_axis_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_v6_3_6_axis_register_slice_v1_0_axis_register_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_vdma_mm2s_axis_dwidth_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_greycoder__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_protocol_converter_v2_1_18_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_3_dmem 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_3_memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_3_rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_3_rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_3_wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_3_dmem__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_3_memory__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_3_rd_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_rd_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_3_rd_fwft__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_3_wr_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_wr_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_18_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module fifo_generator_v13_2_3_reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_3_dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_generator_v13_2_3_memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_generator_v13_2_3_rd_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_rd_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_3_rd_fwft__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_3_wr_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_3_compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_3_wr_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_19_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_19_addr_arbiter__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_crossbar__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_crossbar_sasd__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module v_vid_in_axi4s_v4_0_9_formatter__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 16    
Module xpm_memory_base__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module xpm_cdc_gray__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 7     
Module xpm_fifo_reg_vec__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_reg_bit__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__17 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_sync_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_reg_bit__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized5__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module v_vid_in_axi4s_v4_0_9__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tc_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 15    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
Module tc_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module v_tc 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__586 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__552 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__551 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__550 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__549 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__548 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized465__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized466__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__547 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__546 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__545 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__544 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__543 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__542 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__541 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__540 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__539 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__538 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__537 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__536 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__535 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized480__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized481__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized482__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized483__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized484__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized485__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized486__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized487__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized488__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized489__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized490__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized491__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__534 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__533 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__532 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__531 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__530 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__529 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__528 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized228__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__527 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__526 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__525 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__524 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__523 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__522 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__521 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized227__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen__4 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_8_ila_core__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ila_v6_2_8_ila__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module xsdbs_v1_0_2_xsdbs__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__585 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__584 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__583 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__582 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__581 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__580 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized465__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized466__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__579 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__578 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__577 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__576 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__575 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__574 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__573 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__572 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__571 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__570 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__569 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__568 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__567 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized480__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized481__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized482__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized483__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized484__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized485__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized486__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized487__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized488__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized489__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized490__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized491__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__566 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__565 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__564 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__563 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__562 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__561 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__560 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized228__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__559 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__558 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__557 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__556 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__555 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__554 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__553 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized227__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_8_ila_core__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module ila_v6_2_8_ila__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module cmos_decoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module counter_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OV5640_Sensor__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module v_vid_in_axi4s_v4_0_9_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 16    
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module xpm_cdc_gray__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 7     
Module xpm_fifo_reg_vec__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_reg_bit__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_reg_bit__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__17 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__17 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module v_vid_in_axi4s_v4_0_9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__618 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__617 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__616 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__615 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__614 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized465 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized466 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__613 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__612 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__611 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__610 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__609 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__608 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__607 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__606 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__605 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__604 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__603 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__602 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__601 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized480 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized481 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized482 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized483 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized484 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized485 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized486 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized487 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized488 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized489 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized490 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized491 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__600 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__599 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__598 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__597 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__596 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__595 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__594 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__593 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__592 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__591 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__590 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__589 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__588 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__587 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_8_ila_core__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module xsdbs_v1_0_2_xsdbs__6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__684 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__683 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__682 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__681 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__680 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__679 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized465__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized466__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__678 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__677 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__676 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__675 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__674 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__673 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__672 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__671 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__670 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__669 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__668 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__667 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__666 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized480__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized481__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized482__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized483__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized484__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized485__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized486__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized487__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized488__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized489__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized490__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized491__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__665 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__664 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__663 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__662 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__661 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__660 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__659 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized228__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__658 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__657 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__656 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__655 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__654 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__653 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__652 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized227__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen__6 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_8_ila_core__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module xsdbs_v1_0_2_xsdbs__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__651 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__650 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__649 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__648 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__647 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__646 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized465__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized466__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__645 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__644 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__643 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__642 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__641 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__640 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__639 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__638 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__637 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__636 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__635 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__634 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__633 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized480__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized481__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized482__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized483__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized484__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized485__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized486__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized487__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized488__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized489__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized490__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized491__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__632 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__631 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__630 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__629 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__628 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__627 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__626 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized228__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__625 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__624 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__623 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__622 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__621 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__620 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__619 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized227__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen__5 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_8_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module ila_v6_2_8_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module cmos_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module counter_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OV5640_Sensor 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_red/c1_d_reg' into 'Inst_TMDSEncoder_red/c0_d_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:92]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_red/c1_dd_reg' into 'Inst_TMDSEncoder_red/c0_dd_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:125]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/c0_d_reg' into 'Inst_TMDSEncoder_red/c0_d_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:91]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/c0_dd_reg' into 'Inst_TMDSEncoder_red/c0_dd_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:124]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/c1_d_reg' into 'Inst_TMDSEncoder_red/c0_d_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:92]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/c1_dd_reg' into 'Inst_TMDSEncoder_red/c0_dd_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:125]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/de_d_reg' into 'Inst_TMDSEncoder_red/de_d_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:87]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_green/de_dd_reg' into 'Inst_TMDSEncoder_red/de_dd_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:126]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_blue/de_d_reg' into 'Inst_TMDSEncoder_red/de_d_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:87]
INFO: [Synth 8-4471] merging register 'Inst_TMDSEncoder_blue/de_dd_reg' into 'Inst_TMDSEncoder_red/de_dd_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/037e/src/TMDSEncoder.vhd:126]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/HDMI_TX_0/Inst_DVITransmitteri_4/\Inst_TMDSEncoder_red/c0_d_reg )
INFO: [Synth 8-3886] merging instance 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_blue/n0_q_m_reg[0]' (FD) to 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_blue/n1_q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_green/n0_q_m_reg[0]' (FD) to 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_green/n1_q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_red/n0_q_m_reg[0]' (FD) to 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_red/n1_q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_red/c0_dd_reg' (FD) to 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_red/c0_d_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/HDMI_TX_0/Inst_DVITransmitteri_4/\Inst_TMDSEncoder_red/c0_d_reg )
INFO: [Synth 8-3886] merging instance 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_blue/n0_q_m_reg[4]' (FD) to 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_red/n0_q_m_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_green/n0_q_m_reg[4]' (FD) to 'system_i/HDMI_TX_0/Inst_DVITransmitteri_4/Inst_TMDSEncoder_red/n0_q_m_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/HDMI_TX_0/Inst_DVITransmitteri_4/\Inst_TMDSEncoder_red/n0_q_m_reg[4] )
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[4].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[8].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[10].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[11].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[13].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[14].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[15].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[9].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[16].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[17].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[18].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[19].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[20].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[21].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[23].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[24].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[25].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[22].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[26].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[28].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[29].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[30].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[31].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[32].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[33].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[35].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[36].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[37].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[34].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[38].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[39].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[40].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[41].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[42].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[43].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[44].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[45].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[9].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[46].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[47].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[48].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[49].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[50].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[51].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[52].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[53].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[27].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[54].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[55].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[56].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[57].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[27].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[58].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[59].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[60].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[61].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[22].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[62].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[63].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[22].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[64].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[65].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[66].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[67].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[68].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[69].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[70].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[71].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[27].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[72].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[73].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9:0]' into 'u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9:0]' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/1b7e/hdl/ltlib_v1_0_vl_rfs.v:711]
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design ila_v6_2_8_ila_core__GC0 has port qual_strg_config_cs_serial_input driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VIDEO_GENLOCK_I/num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 27 bits, new ram width 26 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_NO_FLUSH.fsize_err_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_sstrb_stop_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_user_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_user_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_user_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_user_reg[2] )
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_ila_2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbc_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VIDEO_GENLOCK_I/num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 75 bits, new ram width 74 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[65]' (FDE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[64]' (FDE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[31]' (FDE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30]' (FDE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[68]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[69]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[69]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[70]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[71]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[71] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[8]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[7] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[7]' (FDRE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[8] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[8]' (FDRE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[9] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[9]' (FDRE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[10] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[10]' (FDRE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[31] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_stop_request_reg__0'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_stop_request_reg__0'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_stop_request_reg__0'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' (FD) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[14]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' (FD) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' (FD) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' (FDS) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_id_reg[0]' (FDE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I /\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' (FD) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' (FDS) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' (FD) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' (FDS) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF /sig_stop_request_reg__0)
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' (FD) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' (FD) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[4]' (FDR) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[3]' (FDR) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[2]' (FDR) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_STS_MNGR/ftch_idle_d1_reg' (FDR) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' (FDS) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[4]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[5]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[6]' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[7] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' (FDRE) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.frame_ptr_out_reg[3]' (FDR) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.frame_ptr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.frame_ptr_out_reg[4]' (FDR) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.frame_ptr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_3/U0/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[30]' (FDRE) to 'axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' (FDR) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' (FDR) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' (FDR) to 'axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg'
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_reg_if__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_reg_if__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_reg_if__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_reg_if__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_vdma_reg_if__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_reg_if__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_reg_if__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_NO_FLUSH.fsize_err_reg )
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[7]' (FDRE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[8]' (FDRE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[9]' (FDRE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[10]' (FDRE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[11] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/frame_sync_d1_reg' (FDR) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_aligned_reg'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[65]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[64]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[31]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg )
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[11]' (FDRE) to 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12]' (FDRE) to 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13]' (FDRE) to 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14]' (FDRE) to 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg_reg' (FDR) to 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/FSM_onehot_sig_pcc_sm_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/FSM_onehot_sig_pcc_sm_state_reg[3]' (FDR) to 'axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg )
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_stop_request_reg' (FDRE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_sstrb_stop_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[4]' (FDR) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[3]' (FDR) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[2]' (FDR) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/ftch_idle_d1_reg' (FDR) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[3]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[1]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_user_reg[10]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_user_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_user_reg[11]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_user_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_user_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[2] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[1]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[3]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_id_reg[0]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[0]' (FDE) to 'axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_user_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_user_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma_2/U0/\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_user_reg[2] )
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma__parameterized3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_3/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_interconnect_3/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:40:12 ; elapsed = 00:45:40 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 75(NO_CHANGE)    | W |   | 1 K x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 512 x 38(READ_FIRST)   | W |   | 512 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 74(NO_CHANGE)    | W |   | 1 K x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 37(READ_FIRST)   | W |   | 4 K x 37(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 74(NO_CHANGE)    | W |   | 1 K x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base__parameterized4: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 37(READ_FIRST)   | W |   | 512 x 37(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 75(NO_CHANGE)    | W |   | 1 K x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 512 x 38(READ_FIRST)   | W |   | 512 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                   | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 13              | RAM32M x 3     | 
|axi_interconnect_1/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|axi_interconnect_1/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|axi_interconnect_1/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_vdma_3/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 13              | RAM32M x 3     | 
|axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |SerializerN_1__GC0              |           3|         3|
|2     |DVITransmitter__GC0             |           1|       831|
|3     |system_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|4     |ila_v6_2_8_ila_register__GB0    |           1|     29578|
|5     |ila_v6_2_8_ila_register__GB1    |           1|      7293|
|6     |ila_v6_2_8_ila_register__GB2    |           1|      2766|
|7     |ila_v6_2_8_ila_core__GC0        |           1|     32756|
|8     |ila_v6_2_8_ila__GC0             |           1|         6|
|9     |bd_d5b8__GC0                    |           1|       444|
|10    |system__GCB0                    |           1|     11950|
|11    |system__GCB1                    |           1|     12169|
|12    |system__GCB2                    |           1|     23389|
|13    |system__GCB3                    |           1|      9523|
|14    |system__GCB4                    |           1|     11652|
|15    |SerializerN_1__GC0__1           |           1|         3|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/inst/clk_in1' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:42:24 ; elapsed = 00:48:04 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:42:42 ; elapsed = 00:48:23 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 75(NO_CHANGE)    | W |   | 1 K x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 512 x 38(READ_FIRST)   | W |   | 512 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 74(NO_CHANGE)    | W |   | 1 K x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 37(READ_FIRST)   | W |   | 4 K x 37(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 74(NO_CHANGE)    | W |   | 1 K x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base__parameterized4: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 37(READ_FIRST)   | W |   | 512 x 37(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 75(NO_CHANGE)    | W |   | 1 K x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 512 x 38(READ_FIRST)   | W |   | 512 x 38(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 27(NO_CHANGE)    | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                   | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|axi_vdma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 13              | RAM32M x 3     | 
|axi_interconnect_1/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|axi_interconnect_1/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|axi_interconnect_1/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_vdma_3/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 13              | RAM32M x 3     | 
|axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|axi_interconnect_3/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |SerializerN_1__GC0              |           3|         3|
|2     |DVITransmitter__GC0             |           1|       831|
|3     |system_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|4     |ila_v6_2_8_ila_register__GB0    |           1|     29578|
|5     |ila_v6_2_8_ila_register__GB1    |           1|      7293|
|6     |ila_v6_2_8_ila_register__GB2    |           1|      2346|
|7     |ila_v6_2_8_ila_core__GC0        |           1|     32756|
|8     |ila_v6_2_8_ila__GC0             |           1|         6|
|9     |bd_d5b8__GC0                    |           1|       444|
|10    |system__GCB0                    |           1|     11950|
|11    |system__GCB1                    |           1|     12169|
|12    |system__GCB2                    |           1|     23389|
|13    |system__GCB3                    |           1|      9523|
|14    |system__GCB4                    |           1|     11652|
|15    |SerializerN_1__GC0__1           |           1|         3|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:43:47 ; elapsed = 00:49:32 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/cmos_decoder.v:29]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/cmos_decoder.v:29]
WARNING: [Synth 8-5396] Clock pin I has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/cmos_decoder.v:29]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/cmos_decoder.v:29]
WARNING: [Synth 8-5396] Clock pin I has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.srcs/sources_1/bd/system/ipshared/8b55/src/counter_reset.v:25]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:43:57 ; elapsed = 00:49:44 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:43:58 ; elapsed = 00:49:45 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:44:20 ; elapsed = 00:50:08 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:44:20 ; elapsed = 00:50:09 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:44:24 ; elapsed = 00:50:13 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:44:25 ; elapsed = 00:50:14 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_8_ila           | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                               | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ila_v6_2_8_ila           | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                        | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ila_v6_2_8_ila           | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                           | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ila_v6_2_8_ila           | ila_core_inst/shifted_data_in_reg[8][2061]                                                                                              | 9      | 2141  | NO           | NO                 | YES               | 2141   | 0       | 
|axi_vdma                 | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg | 6      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|axi_vdma                 | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg     | 3      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|axi_vdma                 | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg | 6      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|axi_vdma                 | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg     | 3      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|v_tc                     | U_TC_TOP/detect_en_d_reg[3]                                                                                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_tc                     | U_TC_TOP/generate_en_d_reg[3]                                                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_OV5640_Sensor_0_0 | inst/cmos_decoder_u0/rst_n_reg_reg[4]                                                                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_OV5640_Sensor_1_0 | inst/cmos_decoder_u0/rst_n_reg_reg[4]                                                                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]             | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]            | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]  | 68     | 68         | 68     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[3]  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[3]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | INFERRED_GEN.data_reg[5]  | 23     | 23         | 23     | 0       | 0      | 0      | 0      | 
|dsrl__12    | INFERRED_GEN.data_reg[3]  | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__13    | INFERRED_GEN.data_reg[3]  | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__14    | INFERRED_GEN.data_reg[15] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__15    | INFERRED_GEN.data_reg[3]  | 38     | 38         | 38     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     8|
|3     |CARRY4      |  1262|
|4     |CFGLUT5     |  2178|
|5     |LUT1        |  1757|
|6     |LUT2        |  2477|
|7     |LUT3        |  3407|
|8     |LUT4        |  4471|
|9     |LUT5        |  2836|
|10    |LUT6        | 10677|
|11    |MMCME2_ADV  |     1|
|12    |MUXF7       |   811|
|13    |MUXF8       |   325|
|14    |OSERDESE2   |     4|
|15    |OSERDESE2_1 |     4|
|16    |PS7         |     1|
|17    |RAM32M      |    10|
|18    |RAM32X1D    |     2|
|19    |RAMB18E1    |     8|
|20    |RAMB18E1_3  |     4|
|21    |RAMB18E1_4  |     1|
|22    |RAMB36E1    |    59|
|23    |RAMB36E1_5  |     8|
|24    |RAMB36E1_6  |     3|
|25    |RAMB36E1_7  |     3|
|26    |RAMB36E1_8  |     4|
|27    |SRL16       |     1|
|28    |SRL16E      |  2829|
|29    |SRLC16E     |    14|
|30    |SRLC32E     |   219|
|31    |FDCE        |   138|
|32    |FDPE        |    67|
|33    |FDR         |   384|
|34    |FDRE        | 39901|
|35    |FDSE        |   543|
|36    |IBUF        |    24|
|37    |IOBUF       |     4|
|38    |OBUF        |     2|
|39    |OBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------+
|      |Instance                                                                                                |Module                                                                               |Cells |
+------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------+
|1     |top                                                                                                     |                                                                                     | 74581|
|2     |  system_i                                                                                              |system                                                                               | 74550|
|3     |    HDMI_TX_0                                                                                           |system_HDMI_TX_0_0                                                                   |   346|
|4     |      U0                                                                                                |HDMI_TX                                                                              |   346|
|5     |        Inst_DVITransmitter                                                                             |DVITransmitter                                                                       |   346|
|6     |          Inst_TMDSEncoder_blue                                                                         |TMDSEncoder                                                                          |   112|
|7     |          Inst_TMDSEncoder_green                                                                        |TMDSEncoder_2184                                                                     |   110|
|8     |          Inst_TMDSEncoder_red                                                                          |TMDSEncoder_2185                                                                     |   110|
|9     |          Inst_clk_serializer_10_1                                                                      |SerializerN_1                                                                        |     5|
|10    |          Inst_d0_serializer_10_1                                                                       |SerializerN_1_2186                                                                   |     3|
|11    |          Inst_d1_serializer_10_1                                                                       |SerializerN_1_2187                                                                   |     3|
|12    |          Inst_d2_serializer_10_1                                                                       |SerializerN_1_2188                                                                   |     3|
|13    |    clk_wiz_0                                                                                           |system_clk_wiz_0_0                                                                   |     5|
|14    |      inst                                                                                              |system_clk_wiz_0_0_clk_wiz                                                           |     5|
|15    |    system_ila_0                                                                                        |system_system_ila_0_0                                                                | 35349|
|16    |      inst                                                                                              |bd_d5b8                                                                              | 35349|
|17    |        ila_lib                                                                                         |bd_d5b8_ila_lib_0                                                                    | 35163|
|18    |          inst                                                                                          |ila_v6_2_8_ila                                                                       | 35163|
|19    |            ila_core_inst                                                                               |ila_v6_2_8_ila_core                                                                  | 35156|
|20    |              ila_trace_memory_inst                                                                     |ila_v6_2_8_ila_trace_memory                                                          |    61|
|21    |                \SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                                          |blk_mem_gen_v8_3_6                                                                   |    15|
|22    |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth_2151                                                        |    15|
|23    |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top_2152                                              |    15|
|24    |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_2153                                     |    15|
|25    |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_2154                                       |     1|
|26    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_2183                                     |     1|
|27    |                        \ramloop[10].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_2155                       |     1|
|28    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_2182                     |     1|
|29    |                        \ramloop[11].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_2156                      |     1|
|30    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_2181                    |     1|
|31    |                        \ramloop[12].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_2157                      |     1|
|32    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_2180                    |     1|
|33    |                        \ramloop[13].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_2158                      |     1|
|34    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_2179                    |     1|
|35    |                        \ramloop[14].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_2159                      |     1|
|36    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_2178                    |     1|
|37    |                        \ramloop[1].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_2160                       |     1|
|38    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_2177                     |     1|
|39    |                        \ramloop[2].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_2161                       |     1|
|40    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_2176                     |     1|
|41    |                        \ramloop[3].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_2162                       |     1|
|42    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_2175                     |     1|
|43    |                        \ramloop[4].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_2163                       |     1|
|44    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_2174                     |     1|
|45    |                        \ramloop[5].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_2164                       |     1|
|46    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_2173                     |     1|
|47    |                        \ramloop[6].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_2165                       |     1|
|48    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_2172                     |     1|
|49    |                        \ramloop[7].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_2166                       |     1|
|50    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_2171                     |     1|
|51    |                        \ramloop[8].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_2167                       |     1|
|52    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_2170                     |     1|
|53    |                        \ramloop[9].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_2168                       |     1|
|54    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_2169                     |     1|
|55    |                \SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                                          |blk_mem_gen_v8_3_6_2082                                                              |    15|
|56    |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth_2118                                                        |    15|
|57    |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top_2119                                              |    15|
|58    |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_2120                                     |    15|
|59    |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_2121                                       |     1|
|60    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_2150                                     |     1|
|61    |                        \ramloop[10].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_2122                       |     1|
|62    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_2149                     |     1|
|63    |                        \ramloop[11].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_2123                      |     1|
|64    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_2148                    |     1|
|65    |                        \ramloop[12].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_2124                      |     1|
|66    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_2147                    |     1|
|67    |                        \ramloop[13].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_2125                      |     1|
|68    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_2146                    |     1|
|69    |                        \ramloop[14].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_2126                      |     1|
|70    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_2145                    |     1|
|71    |                        \ramloop[1].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_2127                       |     1|
|72    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_2144                     |     1|
|73    |                        \ramloop[2].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_2128                       |     1|
|74    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_2143                     |     1|
|75    |                        \ramloop[3].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_2129                       |     1|
|76    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_2142                     |     1|
|77    |                        \ramloop[4].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_2130                       |     1|
|78    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_2141                     |     1|
|79    |                        \ramloop[5].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_2131                       |     1|
|80    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_2140                     |     1|
|81    |                        \ramloop[6].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_2132                       |     1|
|82    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_2139                     |     1|
|83    |                        \ramloop[7].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_2133                       |     1|
|84    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_2138                     |     1|
|85    |                        \ramloop[8].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_2134                       |     1|
|86    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_2137                     |     1|
|87    |                        \ramloop[9].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_2135                       |     1|
|88    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_2136                     |     1|
|89    |                \SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory                                          |blk_mem_gen_v8_3_6_2083                                                              |    15|
|90    |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth_2085                                                        |    15|
|91    |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top_2086                                              |    15|
|92    |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_2087                                     |    15|
|93    |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_2088                                       |     1|
|94    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_2117                                     |     1|
|95    |                        \ramloop[10].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_2089                       |     1|
|96    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_2116                     |     1|
|97    |                        \ramloop[11].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_2090                      |     1|
|98    |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_2115                    |     1|
|99    |                        \ramloop[12].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_2091                      |     1|
|100   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_2114                    |     1|
|101   |                        \ramloop[13].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_2092                      |     1|
|102   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_2113                    |     1|
|103   |                        \ramloop[14].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_2093                      |     1|
|104   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_2112                    |     1|
|105   |                        \ramloop[1].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_2094                       |     1|
|106   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_2111                     |     1|
|107   |                        \ramloop[2].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_2095                       |     1|
|108   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_2110                     |     1|
|109   |                        \ramloop[3].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_2096                       |     1|
|110   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_2109                     |     1|
|111   |                        \ramloop[4].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_2097                       |     1|
|112   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_2108                     |     1|
|113   |                        \ramloop[5].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_2098                       |     1|
|114   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_2107                     |     1|
|115   |                        \ramloop[6].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_2099                       |     1|
|116   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_2106                     |     1|
|117   |                        \ramloop[7].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_2100                       |     1|
|118   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_2105                     |     1|
|119   |                        \ramloop[8].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_2101                       |     1|
|120   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_2104                     |     1|
|121   |                        \ramloop[9].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_2102                       |     1|
|122   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_2103                     |     1|
|123   |                \SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory                                          |blk_mem_gen_v8_3_6_2084                                                              |    15|
|124   |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth                                                             |    15|
|125   |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top                                                   |    15|
|126   |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                                          |    15|
|127   |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                                            |     1|
|128   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                                          |     1|
|129   |                        \ramloop[10].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9                            |     1|
|130   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9                          |     1|
|131   |                        \ramloop[11].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10                           |     1|
|132   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10                         |     1|
|133   |                        \ramloop[12].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11                           |     1|
|134   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11                         |     1|
|135   |                        \ramloop[13].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12                           |     1|
|136   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12                         |     1|
|137   |                        \ramloop[14].ram.r                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13                           |     1|
|138   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13                         |     1|
|139   |                        \ramloop[1].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0                            |     1|
|140   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0                          |     1|
|141   |                        \ramloop[2].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1                            |     1|
|142   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1                          |     1|
|143   |                        \ramloop[3].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2                            |     1|
|144   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2                          |     1|
|145   |                        \ramloop[4].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3                            |     1|
|146   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3                          |     1|
|147   |                        \ramloop[5].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4                            |     1|
|148   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4                          |     1|
|149   |                        \ramloop[6].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5                            |     1|
|150   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5                          |     1|
|151   |                        \ramloop[7].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6                            |     1|
|152   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6                          |     1|
|153   |                        \ramloop[8].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7                            |     1|
|154   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7                          |     1|
|155   |                        \ramloop[9].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8                            |     1|
|156   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8                          |     1|
|157   |                \SUBCORE_RAM.trace_block_memory                                                         |blk_mem_gen_v8_3_6__parameterized0                                                   |     1|
|158   |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth__parameterized0                                             |     1|
|159   |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized0                                   |     1|
|160   |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized0                          |     1|
|161   |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14                           |     1|
|162   |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14                         |     1|
|163   |              u_ila_cap_ctrl                                                                            |ila_v6_2_8_ila_cap_ctrl_legacy_916                                                   |   277|
|164   |                U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0_2054                                            |     5|
|165   |                U_NS0                                                                                   |ltlib_v1_0_0_cfglut7_2055                                                            |     6|
|166   |                U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_2056                                                            |     6|
|167   |                u_cap_addrgen                                                                           |ila_v6_2_8_ila_cap_addrgen_2057                                                      |   255|
|168   |                  U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6_2058                                                            |     3|
|169   |                  u_cap_sample_counter                                                                  |ila_v6_2_8_ila_cap_sample_counter_2059                                               |    61|
|170   |                    U_SCE                                                                               |ltlib_v1_0_0_cfglut4_2074                                                            |     1|
|171   |                    U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_2075                                                            |     1|
|172   |                    U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_2076                                                            |     5|
|173   |                    u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_2077                                                      |    22|
|174   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_2078                                                 |    22|
|175   |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_2079                                          |    12|
|176   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_2080                                    |     5|
|177   |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_2081                                    |     5|
|178   |                  u_cap_window_counter                                                                  |ila_v6_2_8_ila_cap_window_counter_2060                                               |    60|
|179   |                    U_WCE                                                                               |ltlib_v1_0_0_cfglut4_2061                                                            |     1|
|180   |                    U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5_2062                                                            |     1|
|181   |                    U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_2063                                                            |     1|
|182   |                    u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay_2064                                                      |    12|
|183   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_2070                                                 |    12|
|184   |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_2071                                          |    12|
|185   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_2072                                    |     5|
|186   |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_2073                                    |     5|
|187   |                    u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_2065                                                      |    22|
|188   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_2066                                                 |    22|
|189   |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_2067                                          |    12|
|190   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_2068                                    |     5|
|191   |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_2069                                    |     5|
|192   |              u_ila_regs                                                                                |ila_v6_2_8_ila_register                                                              | 20058|
|193   |                U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs__1                                                                |   302|
|194   |                reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized498__1                                                |    16|
|195   |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_2053                                                           |    16|
|196   |                \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s_2010                                                            |    74|
|197   |                \MU_SRL[100].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized99                                                |    74|
|198   |                \MU_SRL[101].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized100                                               |    74|
|199   |                \MU_SRL[102].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized101                                               |    74|
|200   |                \MU_SRL[103].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized102                                               |    90|
|201   |                \MU_SRL[104].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized103                                               |    74|
|202   |                \MU_SRL[105].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized104                                               |    74|
|203   |                \MU_SRL[106].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized105                                               |    74|
|204   |                \MU_SRL[107].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized106                                               |   106|
|205   |                \MU_SRL[108].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized107                                               |    74|
|206   |                \MU_SRL[109].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized108                                               |    74|
|207   |                \MU_SRL[10].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized9                                                 |    74|
|208   |                \MU_SRL[110].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized109                                               |    74|
|209   |                \MU_SRL[111].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized110                                               |    90|
|210   |                \MU_SRL[112].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized111                                               |    74|
|211   |                \MU_SRL[113].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized112                                               |    74|
|212   |                \MU_SRL[114].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized113                                               |    74|
|213   |                \MU_SRL[115].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized114                                               |   138|
|214   |                \MU_SRL[116].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized115                                               |    74|
|215   |                \MU_SRL[117].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized116                                               |    74|
|216   |                \MU_SRL[118].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized117                                               |    74|
|217   |                \MU_SRL[119].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized118                                               |    90|
|218   |                \MU_SRL[11].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized10                                                |   106|
|219   |                \MU_SRL[120].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized119                                               |    74|
|220   |                \MU_SRL[121].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized120                                               |    74|
|221   |                \MU_SRL[122].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized121                                               |    74|
|222   |                \MU_SRL[123].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized122                                               |   106|
|223   |                \MU_SRL[124].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized123                                               |    74|
|224   |                \MU_SRL[125].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized124                                               |    74|
|225   |                \MU_SRL[126].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized125                                               |    74|
|226   |                \MU_SRL[127].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized126                                               |    90|
|227   |                \MU_SRL[128].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized127                                               |    75|
|228   |                \MU_SRL[129].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized128                                               |    74|
|229   |                \MU_SRL[12].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized11                                                |    74|
|230   |                \MU_SRL[130].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized129                                               |    74|
|231   |                \MU_SRL[131].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized130                                               |   122|
|232   |                \MU_SRL[132].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized131                                               |    74|
|233   |                \MU_SRL[133].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized132                                               |    74|
|234   |                \MU_SRL[134].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized133                                               |    74|
|235   |                \MU_SRL[135].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized134                                               |    90|
|236   |                \MU_SRL[136].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized135                                               |    74|
|237   |                \MU_SRL[137].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized136                                               |    74|
|238   |                \MU_SRL[138].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized137                                               |    74|
|239   |                \MU_SRL[139].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized138                                               |   106|
|240   |                \MU_SRL[13].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized12                                                |    74|
|241   |                \MU_SRL[140].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized139                                               |    74|
|242   |                \MU_SRL[141].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized140                                               |    74|
|243   |                \MU_SRL[142].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized141                                               |    74|
|244   |                \MU_SRL[143].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized142                                               |    90|
|245   |                \MU_SRL[144].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized143                                               |    74|
|246   |                \MU_SRL[145].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized144                                               |    74|
|247   |                \MU_SRL[146].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized145                                               |    74|
|248   |                \MU_SRL[147].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized146                                               |   122|
|249   |                \MU_SRL[148].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized147                                               |    74|
|250   |                \MU_SRL[149].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized148                                               |    74|
|251   |                \MU_SRL[14].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized13                                                |    74|
|252   |                \MU_SRL[150].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized149                                               |    74|
|253   |                \MU_SRL[151].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized150                                               |    90|
|254   |                \MU_SRL[152].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized151                                               |    74|
|255   |                \MU_SRL[153].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized152                                               |    74|
|256   |                \MU_SRL[154].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized153                                               |    74|
|257   |                \MU_SRL[155].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized154                                               |   106|
|258   |                \MU_SRL[156].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized155                                               |    74|
|259   |                \MU_SRL[157].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized156                                               |    74|
|260   |                \MU_SRL[158].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized157                                               |    74|
|261   |                \MU_SRL[159].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized158                                               |    90|
|262   |                \MU_SRL[15].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized14                                                |    90|
|263   |                \MU_SRL[160].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized159                                               |    74|
|264   |                \MU_SRL[161].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized160                                               |    74|
|265   |                \MU_SRL[162].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized161                                               |    74|
|266   |                \MU_SRL[163].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized162                                               |   122|
|267   |                \MU_SRL[164].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized163                                               |    74|
|268   |                \MU_SRL[165].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized164                                               |    74|
|269   |                \MU_SRL[166].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized165                                               |    74|
|270   |                \MU_SRL[167].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized166                                               |    90|
|271   |                \MU_SRL[168].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized167                                               |    74|
|272   |                \MU_SRL[169].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized168                                               |    74|
|273   |                \MU_SRL[16].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized15                                                |    74|
|274   |                \MU_SRL[170].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized169                                               |    74|
|275   |                \MU_SRL[171].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized170                                               |   106|
|276   |                \MU_SRL[172].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized171                                               |    74|
|277   |                \MU_SRL[173].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized172                                               |    74|
|278   |                \MU_SRL[174].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized173                                               |    74|
|279   |                \MU_SRL[175].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized174                                               |    90|
|280   |                \MU_SRL[176].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized175                                               |    74|
|281   |                \MU_SRL[177].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized176                                               |    74|
|282   |                \MU_SRL[178].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized177                                               |    74|
|283   |                \MU_SRL[179].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized178                                               |   138|
|284   |                \MU_SRL[17].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized16                                                |    74|
|285   |                \MU_SRL[180].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized179                                               |    74|
|286   |                \MU_SRL[181].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized180                                               |    74|
|287   |                \MU_SRL[182].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized181                                               |    74|
|288   |                \MU_SRL[183].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized182                                               |    90|
|289   |                \MU_SRL[184].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized183                                               |    74|
|290   |                \MU_SRL[185].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized184                                               |    74|
|291   |                \MU_SRL[186].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized185                                               |    74|
|292   |                \MU_SRL[187].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized186                                               |   106|
|293   |                \MU_SRL[188].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized187                                               |    74|
|294   |                \MU_SRL[189].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized188                                               |    74|
|295   |                \MU_SRL[18].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized17                                                |    74|
|296   |                \MU_SRL[190].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized189                                               |    74|
|297   |                \MU_SRL[191].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized190                                               |    90|
|298   |                \MU_SRL[192].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized191                                               |    75|
|299   |                \MU_SRL[193].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized192                                               |    74|
|300   |                \MU_SRL[194].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized193                                               |    74|
|301   |                \MU_SRL[195].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized194                                               |   106|
|302   |                \MU_SRL[196].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized195                                               |    74|
|303   |                \MU_SRL[197].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized196                                               |    74|
|304   |                \MU_SRL[198].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized197                                               |    74|
|305   |                \MU_SRL[199].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized198                                               |    90|
|306   |                \MU_SRL[19].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized18                                                |   122|
|307   |                \MU_SRL[1].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized0                                                 |    74|
|308   |                \MU_SRL[200].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized199                                               |    74|
|309   |                \MU_SRL[201].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized200                                               |    74|
|310   |                \MU_SRL[202].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized201                                               |    74|
|311   |                \MU_SRL[203].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized202                                               |   106|
|312   |                \MU_SRL[204].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized203                                               |    74|
|313   |                \MU_SRL[205].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized204                                               |    74|
|314   |                \MU_SRL[206].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized205                                               |    74|
|315   |                \MU_SRL[207].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized206                                               |    90|
|316   |                \MU_SRL[208].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized207                                               |    74|
|317   |                \MU_SRL[209].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized208                                               |    74|
|318   |                \MU_SRL[20].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized19                                                |    74|
|319   |                \MU_SRL[210].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized209                                               |    74|
|320   |                \MU_SRL[211].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized210                                               |   106|
|321   |                \MU_SRL[212].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized211                                               |    74|
|322   |                \MU_SRL[213].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized212                                               |    74|
|323   |                \MU_SRL[214].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized213                                               |    74|
|324   |                \MU_SRL[215].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized214                                               |    90|
|325   |                \MU_SRL[216].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized215                                               |    74|
|326   |                \MU_SRL[217].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized216                                               |    74|
|327   |                \MU_SRL[218].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized217                                               |    74|
|328   |                \MU_SRL[219].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized218                                               |   122|
|329   |                \MU_SRL[21].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized20                                                |    74|
|330   |                \MU_SRL[220].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized219                                               |    74|
|331   |                \MU_SRL[221].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized220                                               |    74|
|332   |                \MU_SRL[222].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized221                                               |    74|
|333   |                \MU_SRL[223].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized222                                               |    90|
|334   |                \MU_SRL[224].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized223                                               |    74|
|335   |                \MU_SRL[225].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized224                                               |    74|
|336   |                \MU_SRL[226].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized225                                               |    74|
|337   |                \MU_SRL[227].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized226                                               |   122|
|338   |                \MU_SRL[22].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized21                                                |    74|
|339   |                \MU_SRL[23].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized22                                                |    90|
|340   |                \MU_SRL[24].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized23                                                |    74|
|341   |                \MU_SRL[25].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized24                                                |    74|
|342   |                \MU_SRL[26].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized25                                                |    74|
|343   |                \MU_SRL[27].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized26                                                |   106|
|344   |                \MU_SRL[28].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized27                                                |    74|
|345   |                \MU_SRL[29].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized28                                                |    74|
|346   |                \MU_SRL[2].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized1                                                 |    74|
|347   |                \MU_SRL[30].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized29                                                |    74|
|348   |                \MU_SRL[31].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized30                                                |    90|
|349   |                \MU_SRL[32].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized31                                                |    74|
|350   |                \MU_SRL[33].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized32                                                |    74|
|351   |                \MU_SRL[34].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized33                                                |    74|
|352   |                \MU_SRL[35].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized34                                                |   122|
|353   |                \MU_SRL[36].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized35                                                |    74|
|354   |                \MU_SRL[37].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized36                                                |    74|
|355   |                \MU_SRL[38].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized37                                                |    74|
|356   |                \MU_SRL[39].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized38                                                |    90|
|357   |                \MU_SRL[3].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized2                                                 |   122|
|358   |                \MU_SRL[40].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized39                                                |    74|
|359   |                \MU_SRL[41].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized40                                                |    74|
|360   |                \MU_SRL[42].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized41                                                |    74|
|361   |                \MU_SRL[43].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized42                                                |   106|
|362   |                \MU_SRL[44].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized43                                                |    74|
|363   |                \MU_SRL[45].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized44                                                |    74|
|364   |                \MU_SRL[46].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized45                                                |    74|
|365   |                \MU_SRL[47].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized46                                                |    93|
|366   |                \MU_SRL[48].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized47                                                |    77|
|367   |                \MU_SRL[49].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized48                                                |    76|
|368   |                \MU_SRL[4].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized3                                                 |    74|
|369   |                \MU_SRL[50].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized49                                                |    77|
|370   |                \MU_SRL[51].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized50                                                |   156|
|371   |                \MU_SRL[52].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized51                                                |    76|
|372   |                \MU_SRL[53].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized52                                                |    76|
|373   |                \MU_SRL[54].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized53                                                |    77|
|374   |                \MU_SRL[55].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized54                                                |    92|
|375   |                \MU_SRL[56].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized55                                                |    76|
|376   |                \MU_SRL[57].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized56                                                |    76|
|377   |                \MU_SRL[58].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized57                                                |    77|
|378   |                \MU_SRL[59].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized58                                                |   108|
|379   |                \MU_SRL[5].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized4                                                 |    74|
|380   |                \MU_SRL[60].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized59                                                |    76|
|381   |                \MU_SRL[61].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized60                                                |    76|
|382   |                \MU_SRL[62].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized61                                                |    77|
|383   |                \MU_SRL[63].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized62                                                |    93|
|384   |                \MU_SRL[64].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized63                                                |    76|
|385   |                \MU_SRL[65].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized64                                                |    76|
|386   |                \MU_SRL[66].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized65                                                |    77|
|387   |                \MU_SRL[67].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized66                                                |   124|
|388   |                \MU_SRL[68].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized67                                                |    76|
|389   |                \MU_SRL[69].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized68                                                |    76|
|390   |                \MU_SRL[6].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized5                                                 |    74|
|391   |                \MU_SRL[70].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized69                                                |    77|
|392   |                \MU_SRL[71].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized70                                                |    92|
|393   |                \MU_SRL[72].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized71                                                |    76|
|394   |                \MU_SRL[73].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized72                                                |    76|
|395   |                \MU_SRL[74].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized73                                                |    77|
|396   |                \MU_SRL[75].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized74                                                |   108|
|397   |                \MU_SRL[76].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized75                                                |    76|
|398   |                \MU_SRL[77].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized76                                                |    76|
|399   |                \MU_SRL[78].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized77                                                |    77|
|400   |                \MU_SRL[79].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized78                                                |    92|
|401   |                \MU_SRL[7].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized6                                                 |    90|
|402   |                \MU_SRL[80].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized79                                                |    76|
|403   |                \MU_SRL[81].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized80                                                |    76|
|404   |                \MU_SRL[82].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized81                                                |    77|
|405   |                \MU_SRL[83].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized82                                                |   124|
|406   |                \MU_SRL[84].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized83                                                |    76|
|407   |                \MU_SRL[85].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized84                                                |    76|
|408   |                \MU_SRL[86].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized85                                                |    77|
|409   |                \MU_SRL[87].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized86                                                |    92|
|410   |                \MU_SRL[88].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized87                                                |    76|
|411   |                \MU_SRL[89].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized88                                                |    76|
|412   |                \MU_SRL[8].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized7                                                 |    74|
|413   |                \MU_SRL[90].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized89                                                |    77|
|414   |                \MU_SRL[91].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized90                                                |   108|
|415   |                \MU_SRL[92].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized91                                                |    76|
|416   |                \MU_SRL[93].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized92                                                |    76|
|417   |                \MU_SRL[94].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized93                                                |    78|
|418   |                \MU_SRL[95].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized94                                                |    93|
|419   |                \MU_SRL[96].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized95                                                |    79|
|420   |                \MU_SRL[97].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized96                                                |    77|
|421   |                \MU_SRL[98].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized97                                                |    74|
|422   |                \MU_SRL[99].mu_srl_reg                                                                  |xsdbs_v1_0_2_reg_p2s__parameterized98                                                |   122|
|423   |                \MU_SRL[9].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized8                                                 |    74|
|424   |                \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized227_2011                                          |    76|
|425   |                reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized480_2012                                              |    50|
|426   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2052                                                            |    50|
|427   |                reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized481_2013                                              |    18|
|428   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2051                                                            |    18|
|429   |                reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized482_2014                                              |    17|
|430   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2050                                                            |    17|
|431   |                reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized483_2015                                              |    34|
|432   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2049                                                            |    34|
|433   |                reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized484_2016                                              |    19|
|434   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2048                                                            |    19|
|435   |                reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized485_2017                                              |    18|
|436   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_2047                                            |    18|
|437   |                reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized465_2018                                              |    35|
|438   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2046                                                            |    35|
|439   |                reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized466_2019                                              |    27|
|440   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized0_2045                                            |    27|
|441   |                reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized467_2020                                              |     5|
|442   |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_2044                                                           |     5|
|443   |                reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized486_2021                                              |    18|
|444   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_2043                                            |    18|
|445   |                reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized487_2022                                              |    17|
|446   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2042                                                            |    17|
|447   |                reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized488_2023                                              |    17|
|448   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_2041                                            |    17|
|449   |                reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized489_2024                                              |    34|
|450   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2040                                                            |    34|
|451   |                reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized490_2025                                              |    65|
|452   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2039                                                            |    65|
|453   |                reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized491_2026                                              |    19|
|454   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2038                                                            |    19|
|455   |                reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized493_2027                                              |     4|
|456   |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_2037                                                           |     4|
|457   |                reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized495_2028                                              |     8|
|458   |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_2036                                                           |     8|
|459   |                reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized468_2029                                              |    20|
|460   |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_2035                                                           |    20|
|461   |                reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized228_2030                                          |    97|
|462   |                reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream_2031                                                         |    20|
|463   |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_2034                                                            |    20|
|464   |                reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized0_2032                                         |    38|
|465   |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_2033                                                           |    38|
|466   |              u_ila_reset_ctrl                                                                          |ila_v6_2_8_ila_reset_ctrl_917                                                        |    46|
|467   |                arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection_2004                                              |     5|
|468   |                \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer_2005                                                    |     7|
|469   |                \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_2006                                                    |     6|
|470   |                \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_2007                                                    |     7|
|471   |                \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_2008                                                    |     6|
|472   |                halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_2009                                              |     6|
|473   |              u_trig                                                                                    |ila_v6_2_8_ila_trigger                                                               |  7381|
|474   |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match                                                                   |   378|
|475   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA                                                              |   376|
|476   |                    DUT                                                                                 |ltlib_v1_0_0_all_typeA                                                               |   148|
|477   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_1975                                                    |     5|
|478   |                      \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1976                                                    |     5|
|479   |                      \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1977                                                    |     5|
|480   |                      \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1978                                                    |     5|
|481   |                      \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1979                                                    |     5|
|482   |                      \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1980                                                    |     5|
|483   |                      \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1981                                                    |     5|
|484   |                      \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1982                                                    |     5|
|485   |                      \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1983                                                    |     5|
|486   |                      \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1984                                                    |     5|
|487   |                      \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1985                                                    |     5|
|488   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_1986                                                    |     5|
|489   |                      \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1987                                                    |     5|
|490   |                      \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1988                                                    |     5|
|491   |                      \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1989                                                    |     5|
|492   |                      \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1990                                                    |     5|
|493   |                      \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1991                                                    |     5|
|494   |                      \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1992                                                    |     5|
|495   |                      \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1993                                                    |     5|
|496   |                      \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice_1994                                                    |     5|
|497   |                      \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                    |ltlib_v1_0_0_all_typeA_slice__parameterized0_1995                                    |     6|
|498   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_1996                                                    |     5|
|499   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_1997                                                    |     5|
|500   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_1998                                                    |     5|
|501   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_1999                                                    |     5|
|502   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_2000                                                    |     5|
|503   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_2001                                                    |     5|
|504   |                      \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_2002                                                    |     5|
|505   |                      \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice_2003                                                    |     5|
|506   |                U_TM                                                                                    |ila_v6_2_8_ila_trig_match                                                            |  7002|
|507   |                  \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized0_918                                               |    83|
|508   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_1970                                         |    82|
|509   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_1971                                          |    18|
|510   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1972                                                    |     5|
|511   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1973                                                    |     5|
|512   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1974                                    |     6|
|513   |                  \N_DDR_MODE.G_NMU[100].U_M                                                            |ltlib_v1_0_0_match__parameterized1                                                   |    15|
|514   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1967                                         |    14|
|515   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1968                                          |     8|
|516   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1969                                    |     6|
|517   |                  \N_DDR_MODE.G_NMU[101].U_M                                                            |ltlib_v1_0_0_match__parameterized3                                                   |    13|
|518   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1964                                         |    12|
|519   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1965                                          |     8|
|520   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1966                                    |     6|
|521   |                  \N_DDR_MODE.G_NMU[102].U_M                                                            |ltlib_v1_0_0_match__parameterized8                                                   |    32|
|522   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized8_1960                                         |    31|
|523   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized4_1961                                          |    13|
|524   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1962                                                    |     5|
|525   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1963                                    |     6|
|526   |                  \N_DDR_MODE.G_NMU[103].U_M                                                            |ltlib_v1_0_0_match__parameterized1_919                                               |    15|
|527   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1957                                         |    14|
|528   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1958                                          |     8|
|529   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1959                                    |     6|
|530   |                  \N_DDR_MODE.G_NMU[104].U_M                                                            |ltlib_v1_0_0_match__parameterized3_920                                               |    13|
|531   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1954                                         |    12|
|532   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1955                                          |     8|
|533   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1956                                    |     6|
|534   |                  \N_DDR_MODE.G_NMU[105].U_M                                                            |ltlib_v1_0_0_match__parameterized3_921                                               |    13|
|535   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1951                                         |    12|
|536   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1952                                          |     8|
|537   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1953                                    |     6|
|538   |                  \N_DDR_MODE.G_NMU[106].U_M                                                            |ltlib_v1_0_0_match__parameterized3_922                                               |    13|
|539   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1948                                         |    12|
|540   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1949                                          |     8|
|541   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1950                                    |     6|
|542   |                  \N_DDR_MODE.G_NMU[107].U_M                                                            |ltlib_v1_0_0_match__parameterized4                                                   |    88|
|543   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1942                                         |    87|
|544   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1943                                          |    23|
|545   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1944                                                    |     5|
|546   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1945                                                    |     5|
|547   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1946                                                    |     5|
|548   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1947                                    |     6|
|549   |                  \N_DDR_MODE.G_NMU[108].U_M                                                            |ltlib_v1_0_0_match__parameterized3_923                                               |    13|
|550   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1939                                         |    12|
|551   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1940                                          |     8|
|552   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1941                                    |     6|
|553   |                  \N_DDR_MODE.G_NMU[109].U_M                                                            |ltlib_v1_0_0_match__parameterized4_924                                               |    88|
|554   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1933                                         |    87|
|555   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1934                                          |    23|
|556   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1935                                                    |     5|
|557   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1936                                                    |     5|
|558   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1937                                                    |     5|
|559   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1938                                    |     6|
|560   |                  \N_DDR_MODE.G_NMU[10].U_M                                                             |ltlib_v1_0_0_match__parameterized1_925                                               |    15|
|561   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1930                                         |    14|
|562   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1931                                          |     8|
|563   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1932                                    |     6|
|564   |                  \N_DDR_MODE.G_NMU[110].U_M                                                            |ltlib_v1_0_0_match__parameterized5                                                   |    17|
|565   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5_1927                                         |    16|
|566   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1928                                          |     8|
|567   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1929                                    |     6|
|568   |                  \N_DDR_MODE.G_NMU[111].U_M                                                            |ltlib_v1_0_0_match__parameterized3_926                                               |    13|
|569   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1924                                         |    12|
|570   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1925                                          |     8|
|571   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1926                                    |     6|
|572   |                  \N_DDR_MODE.G_NMU[112].U_M                                                            |ltlib_v1_0_0_match__parameterized3_927                                               |    13|
|573   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1921                                         |    12|
|574   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1922                                          |     8|
|575   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1923                                    |     6|
|576   |                  \N_DDR_MODE.G_NMU[113].U_M                                                            |ltlib_v1_0_0_match__parameterized3_928                                               |    13|
|577   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1918                                         |    12|
|578   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1919                                          |     8|
|579   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1920                                    |     6|
|580   |                  \N_DDR_MODE.G_NMU[114].U_M                                                            |ltlib_v1_0_0_match__parameterized3_929                                               |    13|
|581   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1915                                         |    12|
|582   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1916                                          |     8|
|583   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1917                                    |     6|
|584   |                  \N_DDR_MODE.G_NMU[115].U_M                                                            |ltlib_v1_0_0_match__parameterized3_930                                               |    13|
|585   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1912                                         |    12|
|586   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1913                                          |     8|
|587   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1914                                    |     6|
|588   |                  \N_DDR_MODE.G_NMU[116].U_M                                                            |ltlib_v1_0_0_match__parameterized0_931                                               |    67|
|589   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_1907                                         |    66|
|590   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_1908                                          |    18|
|591   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1909                                                    |     5|
|592   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1910                                                    |     5|
|593   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1911                                    |     6|
|594   |                  \N_DDR_MODE.G_NMU[117].U_M                                                            |ltlib_v1_0_0_match__parameterized2_932                                               |    11|
|595   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1904                                         |    10|
|596   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1905                                          |     8|
|597   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1906                                    |     6|
|598   |                  \N_DDR_MODE.G_NMU[118].U_M                                                            |ltlib_v1_0_0_match__parameterized2_933                                               |    11|
|599   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1901                                         |    10|
|600   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1902                                          |     8|
|601   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1903                                    |     6|
|602   |                  \N_DDR_MODE.G_NMU[119].U_M                                                            |ltlib_v1_0_0_match__parameterized2_934                                               |    11|
|603   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1898                                         |    10|
|604   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1899                                          |     8|
|605   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1900                                    |     6|
|606   |                  \N_DDR_MODE.G_NMU[11].U_M                                                             |ltlib_v1_0_0_match__parameterized1_935                                               |    15|
|607   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1895                                         |    14|
|608   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1896                                          |     8|
|609   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1897                                    |     6|
|610   |                  \N_DDR_MODE.G_NMU[120].U_M                                                            |ltlib_v1_0_0_match__parameterized2_936                                               |    11|
|611   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1892                                         |    10|
|612   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1893                                          |     8|
|613   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1894                                    |     6|
|614   |                  \N_DDR_MODE.G_NMU[121].U_M                                                            |ltlib_v1_0_0_match__parameterized0_937                                               |    67|
|615   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_1887                                         |    66|
|616   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_1888                                          |    18|
|617   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1889                                                    |     5|
|618   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1890                                                    |     5|
|619   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1891                                    |     6|
|620   |                  \N_DDR_MODE.G_NMU[122].U_M                                                            |ltlib_v1_0_0_match__parameterized2_938                                               |    11|
|621   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1884                                         |    10|
|622   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1885                                          |     8|
|623   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1886                                    |     6|
|624   |                  \N_DDR_MODE.G_NMU[123].U_M                                                            |ltlib_v1_0_0_match__parameterized2_939                                               |    11|
|625   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1881                                         |    10|
|626   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1882                                          |     8|
|627   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1883                                    |     6|
|628   |                  \N_DDR_MODE.G_NMU[124].U_M                                                            |ltlib_v1_0_0_match__parameterized2_940                                               |    11|
|629   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1878                                         |    10|
|630   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1879                                          |     8|
|631   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1880                                    |     6|
|632   |                  \N_DDR_MODE.G_NMU[125].U_M                                                            |ltlib_v1_0_0_match__parameterized2_941                                               |    11|
|633   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1875                                         |    10|
|634   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1876                                          |     8|
|635   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1877                                    |     6|
|636   |                  \N_DDR_MODE.G_NMU[126].U_M                                                            |ltlib_v1_0_0_match__parameterized3_942                                               |    13|
|637   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1872                                         |    12|
|638   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1873                                          |     8|
|639   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1874                                    |     6|
|640   |                  \N_DDR_MODE.G_NMU[127].U_M                                                            |ltlib_v1_0_0_match__parameterized4_943                                               |    88|
|641   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1866                                         |    87|
|642   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1867                                          |    23|
|643   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1868                                                    |     5|
|644   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1869                                                    |     5|
|645   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1870                                                    |     5|
|646   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1871                                    |     6|
|647   |                  \N_DDR_MODE.G_NMU[128].U_M                                                            |ltlib_v1_0_0_match__parameterized7                                                   |    25|
|648   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1863                                         |    24|
|649   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1864                                          |     8|
|650   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1865                                    |     6|
|651   |                  \N_DDR_MODE.G_NMU[129].U_M                                                            |ltlib_v1_0_0_match__parameterized1_944                                               |    15|
|652   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1860                                         |    14|
|653   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1861                                          |     8|
|654   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1862                                    |     6|
|655   |                  \N_DDR_MODE.G_NMU[12].U_M                                                             |ltlib_v1_0_0_match__parameterized3_945                                               |    13|
|656   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1857                                         |    12|
|657   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1858                                          |     8|
|658   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1859                                    |     6|
|659   |                  \N_DDR_MODE.G_NMU[130].U_M                                                            |ltlib_v1_0_0_match__parameterized3_946                                               |    13|
|660   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1854                                         |    12|
|661   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1855                                          |     8|
|662   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1856                                    |     6|
|663   |                  \N_DDR_MODE.G_NMU[131].U_M                                                            |ltlib_v1_0_0_match__parameterized4_947                                               |    88|
|664   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1848                                         |    87|
|665   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1849                                          |    23|
|666   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1850                                                    |     5|
|667   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1851                                                    |     5|
|668   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1852                                                    |     5|
|669   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1853                                    |     6|
|670   |                  \N_DDR_MODE.G_NMU[132].U_M                                                            |ltlib_v1_0_0_match__parameterized7_948                                               |    25|
|671   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1845                                         |    24|
|672   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1846                                          |     8|
|673   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1847                                    |     6|
|674   |                  \N_DDR_MODE.G_NMU[133].U_M                                                            |ltlib_v1_0_0_match__parameterized1_949                                               |    15|
|675   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1842                                         |    14|
|676   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1843                                          |     8|
|677   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1844                                    |     6|
|678   |                  \N_DDR_MODE.G_NMU[134].U_M                                                            |ltlib_v1_0_0_match__parameterized3_950                                               |    13|
|679   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1839                                         |    12|
|680   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1840                                          |     8|
|681   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1841                                    |     6|
|682   |                  \N_DDR_MODE.G_NMU[135].U_M                                                            |ltlib_v1_0_0_match__parameterized3_951                                               |    13|
|683   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1836                                         |    12|
|684   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1837                                          |     8|
|685   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1838                                    |     6|
|686   |                  \N_DDR_MODE.G_NMU[136].U_M                                                            |ltlib_v1_0_0_match__parameterized3_952                                               |    13|
|687   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1833                                         |    12|
|688   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1834                                          |     8|
|689   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1835                                    |     6|
|690   |                  \N_DDR_MODE.G_NMU[137].U_M                                                            |ltlib_v1_0_0_match__parameterized6                                                   |   172|
|691   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1823                                         |   171|
|692   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1824                                          |    43|
|693   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1825                                                    |     5|
|694   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1826                                                    |     5|
|695   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1827                                                    |     5|
|696   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1828                                                    |     5|
|697   |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1829                                                    |     5|
|698   |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1830                                                    |     5|
|699   |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1831                                                    |     5|
|700   |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1832                                    |     6|
|701   |                  \N_DDR_MODE.G_NMU[138].U_M                                                            |ltlib_v1_0_0_match__parameterized6_953                                               |   172|
|702   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1813                                         |   171|
|703   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1814                                          |    43|
|704   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1815                                                    |     5|
|705   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1816                                                    |     5|
|706   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1817                                                    |     5|
|707   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1818                                                    |     5|
|708   |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1819                                                    |     5|
|709   |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1820                                                    |     5|
|710   |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1821                                                    |     5|
|711   |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1822                                    |     6|
|712   |                  \N_DDR_MODE.G_NMU[139].U_M                                                            |ltlib_v1_0_0_match__parameterized7_954                                               |    25|
|713   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1810                                         |    24|
|714   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1811                                          |     8|
|715   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1812                                    |     6|
|716   |                  \N_DDR_MODE.G_NMU[13].U_M                                                             |ltlib_v1_0_0_match__parameterized4_955                                               |    88|
|717   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1804                                         |    87|
|718   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1805                                          |    23|
|719   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1806                                                    |     5|
|720   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1807                                                    |     5|
|721   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1808                                                    |     5|
|722   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1809                                    |     6|
|723   |                  \N_DDR_MODE.G_NMU[140].U_M                                                            |ltlib_v1_0_0_match__parameterized3_956                                               |    13|
|724   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1801                                         |    12|
|725   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1802                                          |     8|
|726   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1803                                    |     6|
|727   |                  \N_DDR_MODE.G_NMU[141].U_M                                                            |ltlib_v1_0_0_match__parameterized1_957                                               |    15|
|728   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1798                                         |    14|
|729   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1799                                          |     8|
|730   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1800                                    |     6|
|731   |                  \N_DDR_MODE.G_NMU[142].U_M                                                            |ltlib_v1_0_0_match__parameterized3_958                                               |    13|
|732   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1795                                         |    12|
|733   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1796                                          |     8|
|734   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1797                                    |     6|
|735   |                  \N_DDR_MODE.G_NMU[143].U_M                                                            |ltlib_v1_0_0_match__parameterized3_959                                               |    13|
|736   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1792                                         |    12|
|737   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1793                                          |     8|
|738   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1794                                    |     6|
|739   |                  \N_DDR_MODE.G_NMU[144].U_M                                                            |ltlib_v1_0_0_match__parameterized1_960                                               |    15|
|740   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1789                                         |    14|
|741   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1790                                          |     8|
|742   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1791                                    |     6|
|743   |                  \N_DDR_MODE.G_NMU[145].U_M                                                            |ltlib_v1_0_0_match__parameterized3_961                                               |    13|
|744   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1786                                         |    12|
|745   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1787                                          |     8|
|746   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1788                                    |     6|
|747   |                  \N_DDR_MODE.G_NMU[146].U_M                                                            |ltlib_v1_0_0_match__parameterized4_962                                               |    88|
|748   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1780                                         |    87|
|749   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1781                                          |    23|
|750   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1782                                                    |     5|
|751   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1783                                                    |     5|
|752   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1784                                                    |     5|
|753   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1785                                    |     6|
|754   |                  \N_DDR_MODE.G_NMU[147].U_M                                                            |ltlib_v1_0_0_match__parameterized7_963                                               |    25|
|755   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1777                                         |    24|
|756   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1778                                          |     8|
|757   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1779                                    |     6|
|758   |                  \N_DDR_MODE.G_NMU[148].U_M                                                            |ltlib_v1_0_0_match__parameterized1_964                                               |    15|
|759   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1774                                         |    14|
|760   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1775                                          |     8|
|761   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1776                                    |     6|
|762   |                  \N_DDR_MODE.G_NMU[149].U_M                                                            |ltlib_v1_0_0_match__parameterized3_965                                               |    13|
|763   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1771                                         |    12|
|764   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1772                                          |     8|
|765   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1773                                    |     6|
|766   |                  \N_DDR_MODE.G_NMU[14].U_M                                                             |ltlib_v1_0_0_match__parameterized2_966                                               |    11|
|767   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1768                                         |    10|
|768   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1769                                          |     8|
|769   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1770                                    |     6|
|770   |                  \N_DDR_MODE.G_NMU[150].U_M                                                            |ltlib_v1_0_0_match__parameterized4_967                                               |    88|
|771   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1762                                         |    87|
|772   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1763                                          |    23|
|773   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1764                                                    |     5|
|774   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1765                                                    |     5|
|775   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1766                                                    |     5|
|776   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1767                                    |     6|
|777   |                  \N_DDR_MODE.G_NMU[151].U_M                                                            |ltlib_v1_0_0_match__parameterized5_968                                               |    17|
|778   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5_1759                                         |    16|
|779   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1760                                          |     8|
|780   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1761                                    |     6|
|781   |                  \N_DDR_MODE.G_NMU[152].U_M                                                            |ltlib_v1_0_0_match__parameterized7_969                                               |    25|
|782   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1756                                         |    24|
|783   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1757                                          |     8|
|784   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1758                                    |     6|
|785   |                  \N_DDR_MODE.G_NMU[153].U_M                                                            |ltlib_v1_0_0_match__parameterized1_970                                               |    15|
|786   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1753                                         |    14|
|787   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1754                                          |     8|
|788   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1755                                    |     6|
|789   |                  \N_DDR_MODE.G_NMU[154].U_M                                                            |ltlib_v1_0_0_match__parameterized3_971                                               |    13|
|790   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1750                                         |    12|
|791   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1751                                          |     8|
|792   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1752                                    |     6|
|793   |                  \N_DDR_MODE.G_NMU[155].U_M                                                            |ltlib_v1_0_0_match__parameterized3_972                                               |    13|
|794   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1747                                         |    12|
|795   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1748                                          |     8|
|796   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1749                                    |     6|
|797   |                  \N_DDR_MODE.G_NMU[156].U_M                                                            |ltlib_v1_0_0_match__parameterized6_973                                               |   172|
|798   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1737                                         |   171|
|799   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1738                                          |    43|
|800   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1739                                                    |     5|
|801   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1740                                                    |     5|
|802   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1741                                                    |     5|
|803   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1742                                                    |     5|
|804   |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1743                                                    |     5|
|805   |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1744                                                    |     5|
|806   |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1745                                                    |     5|
|807   |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1746                                    |     6|
|808   |                  \N_DDR_MODE.G_NMU[157].U_M                                                            |ltlib_v1_0_0_match__parameterized2_974                                               |    11|
|809   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1734                                         |    10|
|810   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1735                                          |     8|
|811   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1736                                    |     6|
|812   |                  \N_DDR_MODE.G_NMU[158].U_M                                                            |ltlib_v1_0_0_match__parameterized3_975                                               |    13|
|813   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1731                                         |    12|
|814   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1732                                          |     8|
|815   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1733                                    |     6|
|816   |                  \N_DDR_MODE.G_NMU[159].U_M                                                            |ltlib_v1_0_0_match__parameterized6_976                                               |   172|
|817   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1721                                         |   171|
|818   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1722                                          |    43|
|819   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1723                                                    |     5|
|820   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1724                                                    |     5|
|821   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1725                                                    |     5|
|822   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1726                                                    |     5|
|823   |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1727                                                    |     5|
|824   |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1728                                                    |     5|
|825   |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1729                                                    |     5|
|826   |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1730                                    |     6|
|827   |                  \N_DDR_MODE.G_NMU[15].U_M                                                             |ltlib_v1_0_0_match__parameterized5_977                                               |    17|
|828   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5_1718                                         |    16|
|829   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1719                                          |     8|
|830   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1720                                    |     6|
|831   |                  \N_DDR_MODE.G_NMU[160].U_M                                                            |ltlib_v1_0_0_match__parameterized3_978                                               |    13|
|832   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1715                                         |    12|
|833   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1716                                          |     8|
|834   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1717                                    |     6|
|835   |                  \N_DDR_MODE.G_NMU[161].U_M                                                            |ltlib_v1_0_0_match__parameterized1_979                                               |    15|
|836   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1712                                         |    14|
|837   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1713                                          |     8|
|838   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1714                                    |     6|
|839   |                  \N_DDR_MODE.G_NMU[162].U_M                                                            |ltlib_v1_0_0_match__parameterized3_980                                               |    13|
|840   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1709                                         |    12|
|841   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1710                                          |     8|
|842   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1711                                    |     6|
|843   |                  \N_DDR_MODE.G_NMU[163].U_M                                                            |ltlib_v1_0_0_match__parameterized3_981                                               |    13|
|844   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1706                                         |    12|
|845   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1707                                          |     8|
|846   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1708                                    |     6|
|847   |                  \N_DDR_MODE.G_NMU[164].U_M                                                            |ltlib_v1_0_0_match__parameterized1_982                                               |    15|
|848   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1703                                         |    14|
|849   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1704                                          |     8|
|850   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1705                                    |     6|
|851   |                  \N_DDR_MODE.G_NMU[165].U_M                                                            |ltlib_v1_0_0_match__parameterized3_983                                               |    13|
|852   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1700                                         |    12|
|853   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1701                                          |     8|
|854   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1702                                    |     6|
|855   |                  \N_DDR_MODE.G_NMU[166].U_M                                                            |ltlib_v1_0_0_match__parameterized4_984                                               |    88|
|856   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1694                                         |    87|
|857   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1695                                          |    23|
|858   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1696                                                    |     5|
|859   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1697                                                    |     5|
|860   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1698                                                    |     5|
|861   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1699                                    |     6|
|862   |                  \N_DDR_MODE.G_NMU[167].U_M                                                            |ltlib_v1_0_0_match__parameterized2_985                                               |    11|
|863   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1691                                         |    10|
|864   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1692                                          |     8|
|865   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1693                                    |     6|
|866   |                  \N_DDR_MODE.G_NMU[168].U_M                                                            |ltlib_v1_0_0_match__parameterized5_986                                               |    17|
|867   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5_1688                                         |    16|
|868   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1689                                          |     8|
|869   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1690                                    |     6|
|870   |                  \N_DDR_MODE.G_NMU[169].U_M                                                            |ltlib_v1_0_0_match__parameterized1_987                                               |    15|
|871   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1685                                         |    14|
|872   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1686                                          |     8|
|873   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1687                                    |     6|
|874   |                  \N_DDR_MODE.G_NMU[16].U_M                                                             |ltlib_v1_0_0_match__parameterized1_988                                               |    15|
|875   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1682                                         |    14|
|876   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1683                                          |     8|
|877   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1684                                    |     6|
|878   |                  \N_DDR_MODE.G_NMU[170].U_M                                                            |ltlib_v1_0_0_match__parameterized1_989                                               |    15|
|879   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1679                                         |    14|
|880   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1680                                          |     8|
|881   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1681                                    |     6|
|882   |                  \N_DDR_MODE.G_NMU[171].U_M                                                            |ltlib_v1_0_0_match__parameterized3_990                                               |    13|
|883   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1676                                         |    12|
|884   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1677                                          |     8|
|885   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1678                                    |     6|
|886   |                  \N_DDR_MODE.G_NMU[172].U_M                                                            |ltlib_v1_0_0_match__parameterized4_991                                               |    88|
|887   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1670                                         |    87|
|888   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1671                                          |    23|
|889   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1672                                                    |     5|
|890   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1673                                                    |     5|
|891   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1674                                                    |     5|
|892   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1675                                    |     6|
|893   |                  \N_DDR_MODE.G_NMU[173].U_M                                                            |ltlib_v1_0_0_match__parameterized2_992                                               |    11|
|894   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1667                                         |    10|
|895   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1668                                          |     8|
|896   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1669                                    |     6|
|897   |                  \N_DDR_MODE.G_NMU[174].U_M                                                            |ltlib_v1_0_0_match__parameterized5_993                                               |    17|
|898   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5_1664                                         |    16|
|899   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1665                                          |     8|
|900   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1666                                    |     6|
|901   |                  \N_DDR_MODE.G_NMU[175].U_M                                                            |ltlib_v1_0_0_match__parameterized1_994                                               |    15|
|902   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1661                                         |    14|
|903   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1662                                          |     8|
|904   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1663                                    |     6|
|905   |                  \N_DDR_MODE.G_NMU[176].U_M                                                            |ltlib_v1_0_0_match__parameterized1_995                                               |    15|
|906   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1658                                         |    14|
|907   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1659                                          |     8|
|908   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1660                                    |     6|
|909   |                  \N_DDR_MODE.G_NMU[177].U_M                                                            |ltlib_v1_0_0_match__parameterized3_996                                               |    13|
|910   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1655                                         |    12|
|911   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1656                                          |     8|
|912   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1657                                    |     6|
|913   |                  \N_DDR_MODE.G_NMU[178].U_M                                                            |ltlib_v1_0_0_match__parameterized2_997                                               |    11|
|914   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1652                                         |    10|
|915   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1653                                          |     8|
|916   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1654                                    |     6|
|917   |                  \N_DDR_MODE.G_NMU[179].U_M                                                            |ltlib_v1_0_0_match__parameterized3_998                                               |    13|
|918   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1649                                         |    12|
|919   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1650                                          |     8|
|920   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1651                                    |     6|
|921   |                  \N_DDR_MODE.G_NMU[17].U_M                                                             |ltlib_v1_0_0_match__parameterized1_999                                               |    15|
|922   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1646                                         |    14|
|923   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1647                                          |     8|
|924   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1648                                    |     6|
|925   |                  \N_DDR_MODE.G_NMU[180].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1000                                              |    13|
|926   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1643                                         |    12|
|927   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1644                                          |     8|
|928   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1645                                    |     6|
|929   |                  \N_DDR_MODE.G_NMU[181].U_M                                                            |ltlib_v1_0_0_match__parameterized6_1001                                              |   172|
|930   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1633                                         |   171|
|931   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1634                                          |    43|
|932   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1635                                                    |     5|
|933   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1636                                                    |     5|
|934   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1637                                                    |     5|
|935   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1638                                                    |     5|
|936   |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1639                                                    |     5|
|937   |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1640                                                    |     5|
|938   |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1641                                                    |     5|
|939   |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1642                                    |     6|
|940   |                  \N_DDR_MODE.G_NMU[182].U_M                                                            |ltlib_v1_0_0_match__parameterized2_1002                                              |    11|
|941   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1630                                         |    10|
|942   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1631                                          |     8|
|943   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1632                                    |     6|
|944   |                  \N_DDR_MODE.G_NMU[183].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1003                                              |    13|
|945   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1627                                         |    12|
|946   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1628                                          |     8|
|947   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1629                                    |     6|
|948   |                  \N_DDR_MODE.G_NMU[184].U_M                                                            |ltlib_v1_0_0_match__parameterized6_1004                                              |   172|
|949   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1617                                         |   171|
|950   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1618                                          |    43|
|951   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1619                                                    |     5|
|952   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1620                                                    |     5|
|953   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1621                                                    |     5|
|954   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1622                                                    |     5|
|955   |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1623                                                    |     5|
|956   |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1624                                                    |     5|
|957   |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1625                                                    |     5|
|958   |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1626                                    |     6|
|959   |                  \N_DDR_MODE.G_NMU[185].U_M                                                            |ltlib_v1_0_0_match__parameterized2_1005                                              |    11|
|960   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1614                                         |    10|
|961   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1615                                          |     8|
|962   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1616                                    |     6|
|963   |                  \N_DDR_MODE.G_NMU[186].U_M                                                            |ltlib_v1_0_0_match__parameterized7_1006                                              |    25|
|964   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1611                                         |    24|
|965   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1612                                          |     8|
|966   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1613                                    |     6|
|967   |                  \N_DDR_MODE.G_NMU[187].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1007                                              |    13|
|968   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1608                                         |    12|
|969   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1609                                          |     8|
|970   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1610                                    |     6|
|971   |                  \N_DDR_MODE.G_NMU[188].U_M                                                            |ltlib_v1_0_0_match__parameterized1_1008                                              |    15|
|972   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1605                                         |    14|
|973   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1606                                          |     8|
|974   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1607                                    |     6|
|975   |                  \N_DDR_MODE.G_NMU[189].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1009                                              |    13|
|976   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1602                                         |    12|
|977   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1603                                          |     8|
|978   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1604                                    |     6|
|979   |                  \N_DDR_MODE.G_NMU[18].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1010                                              |    13|
|980   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1599                                         |    12|
|981   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1600                                          |     8|
|982   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1601                                    |     6|
|983   |                  \N_DDR_MODE.G_NMU[190].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1011                                              |    13|
|984   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1596                                         |    12|
|985   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1597                                          |     8|
|986   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1598                                    |     6|
|987   |                  \N_DDR_MODE.G_NMU[191].U_M                                                            |ltlib_v1_0_0_match__parameterized1_1012                                              |    15|
|988   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1593                                         |    14|
|989   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1594                                          |     8|
|990   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1595                                    |     6|
|991   |                  \N_DDR_MODE.G_NMU[192].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1013                                              |    13|
|992   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1590                                         |    12|
|993   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1591                                          |     8|
|994   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1592                                    |     6|
|995   |                  \N_DDR_MODE.G_NMU[193].U_M                                                            |ltlib_v1_0_0_match__parameterized8_1014                                              |    32|
|996   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized8_1586                                         |    31|
|997   |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized4_1587                                          |    13|
|998   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1588                                                    |     5|
|999   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1589                                    |     6|
|1000  |                  \N_DDR_MODE.G_NMU[194].U_M                                                            |ltlib_v1_0_0_match__parameterized1_1015                                              |    15|
|1001  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1583                                         |    14|
|1002  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1584                                          |     8|
|1003  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1585                                    |     6|
|1004  |                  \N_DDR_MODE.G_NMU[195].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1016                                              |    13|
|1005  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1580                                         |    12|
|1006  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1581                                          |     8|
|1007  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1582                                    |     6|
|1008  |                  \N_DDR_MODE.G_NMU[196].U_M                                                            |ltlib_v1_0_0_match__parameterized8_1017                                              |    32|
|1009  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized8_1576                                         |    31|
|1010  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized4_1577                                          |    13|
|1011  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1578                                                    |     5|
|1012  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1579                                    |     6|
|1013  |                  \N_DDR_MODE.G_NMU[197].U_M                                                            |ltlib_v1_0_0_match__parameterized1_1018                                              |    15|
|1014  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1573                                         |    14|
|1015  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1574                                          |     8|
|1016  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1575                                    |     6|
|1017  |                  \N_DDR_MODE.G_NMU[198].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1019                                              |    13|
|1018  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1570                                         |    12|
|1019  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1571                                          |     8|
|1020  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1572                                    |     6|
|1021  |                  \N_DDR_MODE.G_NMU[199].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1020                                              |    13|
|1022  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1567                                         |    12|
|1023  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1568                                          |     8|
|1024  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1569                                    |     6|
|1025  |                  \N_DDR_MODE.G_NMU[19].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1021                                              |    11|
|1026  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1564                                         |    10|
|1027  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1565                                          |     8|
|1028  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1566                                    |     6|
|1029  |                  \N_DDR_MODE.G_NMU[1].U_M                                                              |ltlib_v1_0_0_match__parameterized1_1022                                              |    15|
|1030  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1561                                         |    14|
|1031  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1562                                          |     8|
|1032  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1563                                    |     6|
|1033  |                  \N_DDR_MODE.G_NMU[200].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1023                                              |    13|
|1034  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1558                                         |    12|
|1035  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1559                                          |     8|
|1036  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1560                                    |     6|
|1037  |                  \N_DDR_MODE.G_NMU[201].U_M                                                            |ltlib_v1_0_0_match__parameterized4_1024                                              |    88|
|1038  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1552                                         |    87|
|1039  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1553                                          |    23|
|1040  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1554                                                    |     5|
|1041  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1555                                                    |     5|
|1042  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1556                                                    |     5|
|1043  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1557                                    |     6|
|1044  |                  \N_DDR_MODE.G_NMU[202].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1025                                              |    13|
|1045  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1549                                         |    12|
|1046  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1550                                          |     8|
|1047  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1551                                    |     6|
|1048  |                  \N_DDR_MODE.G_NMU[203].U_M                                                            |ltlib_v1_0_0_match__parameterized4_1026                                              |    88|
|1049  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1543                                         |    87|
|1050  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1544                                          |    23|
|1051  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1545                                                    |     5|
|1052  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1546                                                    |     5|
|1053  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1547                                                    |     5|
|1054  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1548                                    |     6|
|1055  |                  \N_DDR_MODE.G_NMU[204].U_M                                                            |ltlib_v1_0_0_match__parameterized5_1027                                              |    17|
|1056  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5_1540                                         |    16|
|1057  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1541                                          |     8|
|1058  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1542                                    |     6|
|1059  |                  \N_DDR_MODE.G_NMU[205].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1028                                              |    13|
|1060  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1537                                         |    12|
|1061  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1538                                          |     8|
|1062  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1539                                    |     6|
|1063  |                  \N_DDR_MODE.G_NMU[206].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1029                                              |    13|
|1064  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1534                                         |    12|
|1065  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1535                                          |     8|
|1066  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1536                                    |     6|
|1067  |                  \N_DDR_MODE.G_NMU[207].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1030                                              |    13|
|1068  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1531                                         |    12|
|1069  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1532                                          |     8|
|1070  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1533                                    |     6|
|1071  |                  \N_DDR_MODE.G_NMU[208].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1031                                              |    13|
|1072  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1528                                         |    12|
|1073  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1529                                          |     8|
|1074  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1530                                    |     6|
|1075  |                  \N_DDR_MODE.G_NMU[209].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1032                                              |    13|
|1076  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1525                                         |    12|
|1077  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1526                                          |     8|
|1078  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1527                                    |     6|
|1079  |                  \N_DDR_MODE.G_NMU[20].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1033                                              |    13|
|1080  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1522                                         |    12|
|1081  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1523                                          |     8|
|1082  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1524                                    |     6|
|1083  |                  \N_DDR_MODE.G_NMU[210].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1034                                              |    13|
|1084  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1519                                         |    12|
|1085  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1520                                          |     8|
|1086  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1521                                    |     6|
|1087  |                  \N_DDR_MODE.G_NMU[211].U_M                                                            |ltlib_v1_0_0_match__parameterized8_1035                                              |    32|
|1088  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized8_1515                                         |    31|
|1089  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized4_1516                                          |    13|
|1090  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1517                                                    |     5|
|1091  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1518                                    |     6|
|1092  |                  \N_DDR_MODE.G_NMU[212].U_M                                                            |ltlib_v1_0_0_match__parameterized1_1036                                              |    15|
|1093  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1512                                         |    14|
|1094  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1513                                          |     8|
|1095  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1514                                    |     6|
|1096  |                  \N_DDR_MODE.G_NMU[213].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1037                                              |    13|
|1097  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1509                                         |    12|
|1098  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1510                                          |     8|
|1099  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1511                                    |     6|
|1100  |                  \N_DDR_MODE.G_NMU[214].U_M                                                            |ltlib_v1_0_0_match__parameterized8_1038                                              |    32|
|1101  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized8_1505                                         |    31|
|1102  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized4_1506                                          |    13|
|1103  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1507                                                    |     5|
|1104  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1508                                    |     6|
|1105  |                  \N_DDR_MODE.G_NMU[215].U_M                                                            |ltlib_v1_0_0_match__parameterized1_1039                                              |    15|
|1106  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1502                                         |    14|
|1107  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1503                                          |     8|
|1108  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1504                                    |     6|
|1109  |                  \N_DDR_MODE.G_NMU[216].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1040                                              |    13|
|1110  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1499                                         |    12|
|1111  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1500                                          |     8|
|1112  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1501                                    |     6|
|1113  |                  \N_DDR_MODE.G_NMU[217].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1041                                              |    13|
|1114  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1496                                         |    12|
|1115  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1497                                          |     8|
|1116  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1498                                    |     6|
|1117  |                  \N_DDR_MODE.G_NMU[218].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1042                                              |    13|
|1118  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1493                                         |    12|
|1119  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1494                                          |     8|
|1120  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1495                                    |     6|
|1121  |                  \N_DDR_MODE.G_NMU[219].U_M                                                            |ltlib_v1_0_0_match__parameterized4_1043                                              |    88|
|1122  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1487                                         |    87|
|1123  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1488                                          |    23|
|1124  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1489                                                    |     5|
|1125  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1490                                                    |     5|
|1126  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1491                                                    |     5|
|1127  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1492                                    |     6|
|1128  |                  \N_DDR_MODE.G_NMU[21].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1044                                              |    13|
|1129  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1484                                         |    12|
|1130  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1485                                          |     8|
|1131  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1486                                    |     6|
|1132  |                  \N_DDR_MODE.G_NMU[220].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1045                                              |    13|
|1133  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1481                                         |    12|
|1134  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1482                                          |     8|
|1135  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1483                                    |     6|
|1136  |                  \N_DDR_MODE.G_NMU[221].U_M                                                            |ltlib_v1_0_0_match__parameterized4_1046                                              |    88|
|1137  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1475                                         |    87|
|1138  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1476                                          |    23|
|1139  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1477                                                    |     5|
|1140  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1478                                                    |     5|
|1141  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1479                                                    |     5|
|1142  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1480                                    |     6|
|1143  |                  \N_DDR_MODE.G_NMU[222].U_M                                                            |ltlib_v1_0_0_match__parameterized5_1047                                              |    17|
|1144  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5_1472                                         |    16|
|1145  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1473                                          |     8|
|1146  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1474                                    |     6|
|1147  |                  \N_DDR_MODE.G_NMU[223].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1048                                              |    13|
|1148  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1469                                         |    12|
|1149  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1470                                          |     8|
|1150  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1471                                    |     6|
|1151  |                  \N_DDR_MODE.G_NMU[224].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1049                                              |    13|
|1152  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1466                                         |    12|
|1153  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1467                                          |     8|
|1154  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1468                                    |     6|
|1155  |                  \N_DDR_MODE.G_NMU[225].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1050                                              |    13|
|1156  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1463                                         |    12|
|1157  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1464                                          |     8|
|1158  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1465                                    |     6|
|1159  |                  \N_DDR_MODE.G_NMU[226].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1051                                              |    13|
|1160  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1460                                         |    12|
|1161  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1461                                          |     8|
|1162  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1462                                    |     6|
|1163  |                  \N_DDR_MODE.G_NMU[227].U_M                                                            |ltlib_v1_0_0_match__parameterized3_1052                                              |    13|
|1164  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1457                                         |    12|
|1165  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1458                                          |     8|
|1166  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1459                                    |     6|
|1167  |                  \N_DDR_MODE.G_NMU[22].U_M                                                             |ltlib_v1_0_0_match__parameterized6_1053                                              |   172|
|1168  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1447                                         |   171|
|1169  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1448                                          |    43|
|1170  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1449                                                    |     5|
|1171  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1450                                                    |     5|
|1172  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1451                                                    |     5|
|1173  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1452                                                    |     5|
|1174  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1453                                                    |     5|
|1175  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1454                                                    |     5|
|1176  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1455                                                    |     5|
|1177  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1456                                    |     6|
|1178  |                  \N_DDR_MODE.G_NMU[23].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1054                                              |    11|
|1179  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1444                                         |    10|
|1180  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1445                                          |     8|
|1181  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1446                                    |     6|
|1182  |                  \N_DDR_MODE.G_NMU[24].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1055                                              |    13|
|1183  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1441                                         |    12|
|1184  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1442                                          |     8|
|1185  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1443                                    |     6|
|1186  |                  \N_DDR_MODE.G_NMU[25].U_M                                                             |ltlib_v1_0_0_match__parameterized6_1056                                              |   172|
|1187  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1431                                         |   171|
|1188  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1432                                          |    43|
|1189  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1433                                                    |     5|
|1190  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1434                                                    |     5|
|1191  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1435                                                    |     5|
|1192  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1436                                                    |     5|
|1193  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1437                                                    |     5|
|1194  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1438                                                    |     5|
|1195  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1439                                                    |     5|
|1196  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1440                                    |     6|
|1197  |                  \N_DDR_MODE.G_NMU[26].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1057                                              |    11|
|1198  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1428                                         |    10|
|1199  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1429                                          |     8|
|1200  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1430                                    |     6|
|1201  |                  \N_DDR_MODE.G_NMU[27].U_M                                                             |ltlib_v1_0_0_match__parameterized7_1058                                              |    25|
|1202  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1425                                         |    24|
|1203  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1426                                          |     8|
|1204  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1427                                    |     6|
|1205  |                  \N_DDR_MODE.G_NMU[28].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1059                                              |    13|
|1206  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1422                                         |    12|
|1207  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1423                                          |     8|
|1208  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1424                                    |     6|
|1209  |                  \N_DDR_MODE.G_NMU[29].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1060                                              |    15|
|1210  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1419                                         |    14|
|1211  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1420                                          |     8|
|1212  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1421                                    |     6|
|1213  |                  \N_DDR_MODE.G_NMU[2].U_M                                                              |ltlib_v1_0_0_match__parameterized2_1061                                              |    11|
|1214  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1416                                         |    10|
|1215  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1417                                          |     8|
|1216  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1418                                    |     6|
|1217  |                  \N_DDR_MODE.G_NMU[30].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1062                                              |    13|
|1218  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1413                                         |    12|
|1219  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1414                                          |     8|
|1220  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1415                                    |     6|
|1221  |                  \N_DDR_MODE.G_NMU[31].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1063                                              |    13|
|1222  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1410                                         |    12|
|1223  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1411                                          |     8|
|1224  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1412                                    |     6|
|1225  |                  \N_DDR_MODE.G_NMU[32].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1064                                              |    15|
|1226  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1407                                         |    14|
|1227  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1408                                          |     8|
|1228  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1409                                    |     6|
|1229  |                  \N_DDR_MODE.G_NMU[33].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1065                                              |    13|
|1230  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1404                                         |    12|
|1231  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1405                                          |     8|
|1232  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1406                                    |     6|
|1233  |                  \N_DDR_MODE.G_NMU[34].U_M                                                             |ltlib_v1_0_0_match__parameterized8_1066                                              |    32|
|1234  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized8_1400                                         |    31|
|1235  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized4_1401                                          |    13|
|1236  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1402                                                    |     5|
|1237  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1403                                    |     6|
|1238  |                  \N_DDR_MODE.G_NMU[35].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1067                                              |    15|
|1239  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1397                                         |    14|
|1240  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1398                                          |     8|
|1241  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1399                                    |     6|
|1242  |                  \N_DDR_MODE.G_NMU[36].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1068                                              |    13|
|1243  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1394                                         |    12|
|1244  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1395                                          |     8|
|1245  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1396                                    |     6|
|1246  |                  \N_DDR_MODE.G_NMU[37].U_M                                                             |ltlib_v1_0_0_match__parameterized8_1069                                              |    32|
|1247  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized8_1390                                         |    31|
|1248  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized4_1391                                          |    13|
|1249  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1392                                                    |     5|
|1250  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1393                                    |     6|
|1251  |                  \N_DDR_MODE.G_NMU[38].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1070                                              |    15|
|1252  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1387                                         |    14|
|1253  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1388                                          |     8|
|1254  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1389                                    |     6|
|1255  |                  \N_DDR_MODE.G_NMU[39].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1071                                              |    13|
|1256  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1384                                         |    12|
|1257  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1385                                          |     8|
|1258  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1386                                    |     6|
|1259  |                  \N_DDR_MODE.G_NMU[3].U_M                                                              |ltlib_v1_0_0_match__parameterized2_1072                                              |    11|
|1260  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1381                                         |    10|
|1261  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1382                                          |     8|
|1262  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1383                                    |     6|
|1263  |                  \N_DDR_MODE.G_NMU[40].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1073                                              |    13|
|1264  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1378                                         |    12|
|1265  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1379                                          |     8|
|1266  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1380                                    |     6|
|1267  |                  \N_DDR_MODE.G_NMU[41].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1074                                              |    13|
|1268  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1375                                         |    12|
|1269  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1376                                          |     8|
|1270  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1377                                    |     6|
|1271  |                  \N_DDR_MODE.G_NMU[42].U_M                                                             |ltlib_v1_0_0_match__parameterized4_1075                                              |    88|
|1272  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1369                                         |    87|
|1273  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1370                                          |    23|
|1274  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1371                                                    |     5|
|1275  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1372                                                    |     5|
|1276  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1373                                                    |     5|
|1277  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1374                                    |     6|
|1278  |                  \N_DDR_MODE.G_NMU[43].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1076                                              |    13|
|1279  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1366                                         |    12|
|1280  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1367                                          |     8|
|1281  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1368                                    |     6|
|1282  |                  \N_DDR_MODE.G_NMU[44].U_M                                                             |ltlib_v1_0_0_match__parameterized4_1077                                              |    88|
|1283  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1360                                         |    87|
|1284  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1361                                          |    23|
|1285  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1362                                                    |     5|
|1286  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1363                                                    |     5|
|1287  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1364                                                    |     5|
|1288  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1365                                    |     6|
|1289  |                  \N_DDR_MODE.G_NMU[45].U_M                                                             |ltlib_v1_0_0_match__parameterized5_1078                                              |    17|
|1290  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5_1357                                         |    16|
|1291  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1358                                          |     8|
|1292  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1359                                    |     6|
|1293  |                  \N_DDR_MODE.G_NMU[46].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1079                                              |    13|
|1294  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1354                                         |    12|
|1295  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1355                                          |     8|
|1296  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1356                                    |     6|
|1297  |                  \N_DDR_MODE.G_NMU[47].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1080                                              |    13|
|1298  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1351                                         |    12|
|1299  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1352                                          |     8|
|1300  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1353                                    |     6|
|1301  |                  \N_DDR_MODE.G_NMU[48].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1081                                              |    13|
|1302  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1348                                         |    12|
|1303  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1349                                          |     8|
|1304  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1350                                    |     6|
|1305  |                  \N_DDR_MODE.G_NMU[49].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1082                                              |    13|
|1306  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1345                                         |    12|
|1307  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1346                                          |     8|
|1308  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1347                                    |     6|
|1309  |                  \N_DDR_MODE.G_NMU[4].U_M                                                              |ltlib_v1_0_0_match__parameterized2_1083                                              |    11|
|1310  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1342                                         |    10|
|1311  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1343                                          |     8|
|1312  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1344                                    |     6|
|1313  |                  \N_DDR_MODE.G_NMU[50].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1084                                              |    13|
|1314  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1339                                         |    12|
|1315  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1340                                          |     8|
|1316  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1341                                    |     6|
|1317  |                  \N_DDR_MODE.G_NMU[51].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1085                                              |    13|
|1318  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1336                                         |    12|
|1319  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1337                                          |     8|
|1320  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1338                                    |     6|
|1321  |                  \N_DDR_MODE.G_NMU[52].U_M                                                             |ltlib_v1_0_0_match__parameterized4_1086                                              |    88|
|1322  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1330                                         |    87|
|1323  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1331                                          |    23|
|1324  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1332                                                    |     5|
|1325  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1333                                                    |     5|
|1326  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1334                                                    |     5|
|1327  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1335                                    |     6|
|1328  |                  \N_DDR_MODE.G_NMU[53].U_M                                                             |ltlib_v1_0_0_match__parameterized7_1087                                              |    25|
|1329  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1327                                         |    24|
|1330  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1328                                          |     8|
|1331  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1329                                    |     6|
|1332  |                  \N_DDR_MODE.G_NMU[54].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1088                                              |    15|
|1333  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1324                                         |    14|
|1334  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1325                                          |     8|
|1335  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1326                                    |     6|
|1336  |                  \N_DDR_MODE.G_NMU[55].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1089                                              |    13|
|1337  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1321                                         |    12|
|1338  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1322                                          |     8|
|1339  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1323                                    |     6|
|1340  |                  \N_DDR_MODE.G_NMU[56].U_M                                                             |ltlib_v1_0_0_match__parameterized4_1090                                              |    88|
|1341  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1315                                         |    87|
|1342  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1316                                          |    23|
|1343  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1317                                                    |     5|
|1344  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1318                                                    |     5|
|1345  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1319                                                    |     5|
|1346  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1320                                    |     6|
|1347  |                  \N_DDR_MODE.G_NMU[57].U_M                                                             |ltlib_v1_0_0_match__parameterized7_1091                                              |    25|
|1348  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1312                                         |    24|
|1349  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1313                                          |     8|
|1350  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1314                                    |     6|
|1351  |                  \N_DDR_MODE.G_NMU[58].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1092                                              |    15|
|1352  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1309                                         |    14|
|1353  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1310                                          |     8|
|1354  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1311                                    |     6|
|1355  |                  \N_DDR_MODE.G_NMU[59].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1093                                              |    13|
|1356  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1306                                         |    12|
|1357  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1307                                          |     8|
|1358  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1308                                    |     6|
|1359  |                  \N_DDR_MODE.G_NMU[5].U_M                                                              |ltlib_v1_0_0_match__parameterized2_1094                                              |    11|
|1360  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1303                                         |    10|
|1361  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1304                                          |     8|
|1362  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1305                                    |     6|
|1363  |                  \N_DDR_MODE.G_NMU[60].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1095                                              |    13|
|1364  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1300                                         |    12|
|1365  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1301                                          |     8|
|1366  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1302                                    |     6|
|1367  |                  \N_DDR_MODE.G_NMU[61].U_M                                                             |ltlib_v1_0_0_match__parameterized6_1096                                              |   172|
|1368  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1290                                         |   171|
|1369  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1291                                          |    43|
|1370  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1292                                                    |     5|
|1371  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1293                                                    |     5|
|1372  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1294                                                    |     5|
|1373  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1295                                                    |     5|
|1374  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1296                                                    |     5|
|1375  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1297                                                    |     5|
|1376  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1298                                                    |     5|
|1377  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1299                                    |     6|
|1378  |                  \N_DDR_MODE.G_NMU[62].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1097                                              |    13|
|1379  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1287                                         |    12|
|1380  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1288                                          |     8|
|1381  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1289                                    |     6|
|1382  |                  \N_DDR_MODE.G_NMU[63].U_M                                                             |ltlib_v1_0_0_match__parameterized6_1098                                              |   172|
|1383  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1277                                         |   171|
|1384  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1278                                          |    43|
|1385  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1279                                                    |     5|
|1386  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1280                                                    |     5|
|1387  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1281                                                    |     5|
|1388  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1282                                                    |     5|
|1389  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1283                                                    |     5|
|1390  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1284                                                    |     5|
|1391  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1285                                                    |     5|
|1392  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1286                                    |     6|
|1393  |                  \N_DDR_MODE.G_NMU[64].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1099                                              |    13|
|1394  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1274                                         |    12|
|1395  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1275                                          |     8|
|1396  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1276                                    |     6|
|1397  |                  \N_DDR_MODE.G_NMU[65].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1100                                              |    15|
|1398  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1271                                         |    14|
|1399  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1272                                          |     8|
|1400  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1273                                    |     6|
|1401  |                  \N_DDR_MODE.G_NMU[66].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1101                                              |    13|
|1402  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1268                                         |    12|
|1403  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1269                                          |     8|
|1404  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1270                                    |     6|
|1405  |                  \N_DDR_MODE.G_NMU[67].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1102                                              |    13|
|1406  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1265                                         |    12|
|1407  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1266                                          |     8|
|1408  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1267                                    |     6|
|1409  |                  \N_DDR_MODE.G_NMU[68].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1103                                              |    15|
|1410  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1262                                         |    14|
|1411  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1263                                          |     8|
|1412  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1264                                    |     6|
|1413  |                  \N_DDR_MODE.G_NMU[69].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1104                                              |    13|
|1414  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1259                                         |    12|
|1415  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1260                                          |     8|
|1416  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1261                                    |     6|
|1417  |                  \N_DDR_MODE.G_NMU[6].U_M                                                              |ltlib_v1_0_0_match__parameterized3_1105                                              |    13|
|1418  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1256                                         |    12|
|1419  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1257                                          |     8|
|1420  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1258                                    |     6|
|1421  |                  \N_DDR_MODE.G_NMU[70].U_M                                                             |ltlib_v1_0_0_match__parameterized4_1106                                              |    88|
|1422  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1250                                         |    87|
|1423  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1251                                          |    23|
|1424  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1252                                                    |     5|
|1425  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1253                                                    |     5|
|1426  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1254                                                    |     5|
|1427  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1255                                    |     6|
|1428  |                  \N_DDR_MODE.G_NMU[71].U_M                                                             |ltlib_v1_0_0_match__parameterized7_1107                                              |    25|
|1429  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1247                                         |    24|
|1430  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1248                                          |     8|
|1431  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1249                                    |     6|
|1432  |                  \N_DDR_MODE.G_NMU[72].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1108                                              |    15|
|1433  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1244                                         |    14|
|1434  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1245                                          |     8|
|1435  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1246                                    |     6|
|1436  |                  \N_DDR_MODE.G_NMU[73].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1109                                              |    13|
|1437  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1241                                         |    12|
|1438  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1242                                          |     8|
|1439  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1243                                    |     6|
|1440  |                  \N_DDR_MODE.G_NMU[74].U_M                                                             |ltlib_v1_0_0_match__parameterized4_1110                                              |    88|
|1441  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4_1235                                         |    87|
|1442  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2_1236                                          |    23|
|1443  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1237                                                    |     5|
|1444  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1238                                                    |     5|
|1445  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1239                                                    |     5|
|1446  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1240                                    |     6|
|1447  |                  \N_DDR_MODE.G_NMU[75].U_M                                                             |ltlib_v1_0_0_match__parameterized7_1111                                              |    25|
|1448  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7_1232                                         |    24|
|1449  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1233                                          |     8|
|1450  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1234                                    |     6|
|1451  |                  \N_DDR_MODE.G_NMU[76].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1112                                              |    15|
|1452  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1229                                         |    14|
|1453  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1230                                          |     8|
|1454  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1231                                    |     6|
|1455  |                  \N_DDR_MODE.G_NMU[77].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1113                                              |    13|
|1456  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1226                                         |    12|
|1457  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1227                                          |     8|
|1458  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1228                                    |     6|
|1459  |                  \N_DDR_MODE.G_NMU[78].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1114                                              |    13|
|1460  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1223                                         |    12|
|1461  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1224                                          |     8|
|1462  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1225                                    |     6|
|1463  |                  \N_DDR_MODE.G_NMU[79].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1115                                              |    13|
|1464  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1220                                         |    12|
|1465  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1221                                          |     8|
|1466  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1222                                    |     6|
|1467  |                  \N_DDR_MODE.G_NMU[7].U_M                                                              |ltlib_v1_0_0_match__parameterized4_1116                                              |    88|
|1468  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized4                                              |    87|
|1469  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized2                                               |    23|
|1470  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1216                                                    |     5|
|1471  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1217                                                    |     5|
|1472  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1218                                                    |     5|
|1473  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1219                                    |     6|
|1474  |                  \N_DDR_MODE.G_NMU[80].U_M                                                             |ltlib_v1_0_0_match__parameterized6_1117                                              |   172|
|1475  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6_1206                                         |   171|
|1476  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3_1207                                          |    43|
|1477  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1208                                                    |     5|
|1478  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1209                                                    |     5|
|1479  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1210                                                    |     5|
|1480  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1211                                                    |     5|
|1481  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1212                                                    |     5|
|1482  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1213                                                    |     5|
|1483  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1214                                                    |     5|
|1484  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1215                                    |     6|
|1485  |                  \N_DDR_MODE.G_NMU[81].U_M                                                             |ltlib_v1_0_0_match__parameterized6_1118                                              |   172|
|1486  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized6                                              |   171|
|1487  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized3                                               |    43|
|1488  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1198                                                    |     5|
|1489  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1199                                                    |     5|
|1490  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1200                                                    |     5|
|1491  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1201                                                    |     5|
|1492  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1202                                                    |     5|
|1493  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1203                                                    |     5|
|1494  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1204                                                    |     5|
|1495  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1205                                    |     6|
|1496  |                  \N_DDR_MODE.G_NMU[82].U_M                                                             |ltlib_v1_0_0_match__parameterized7_1119                                              |    25|
|1497  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized7                                              |    24|
|1498  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1196                                          |     8|
|1499  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1197                                    |     6|
|1500  |                  \N_DDR_MODE.G_NMU[83].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1120                                              |    13|
|1501  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1193                                         |    12|
|1502  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1194                                          |     8|
|1503  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1195                                    |     6|
|1504  |                  \N_DDR_MODE.G_NMU[84].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1121                                              |    15|
|1505  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1_1190                                         |    14|
|1506  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1191                                          |     8|
|1507  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1192                                    |     6|
|1508  |                  \N_DDR_MODE.G_NMU[85].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1122                                              |    13|
|1509  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1187                                         |    12|
|1510  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1188                                          |     8|
|1511  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1189                                    |     6|
|1512  |                  \N_DDR_MODE.G_NMU[86].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1123                                              |    13|
|1513  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3_1184                                         |    12|
|1514  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1185                                          |     8|
|1515  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1186                                    |     6|
|1516  |                  \N_DDR_MODE.G_NMU[87].U_M                                                             |ltlib_v1_0_0_match__parameterized1_1124                                              |    15|
|1517  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized1                                              |    14|
|1518  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1182                                          |     8|
|1519  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1183                                    |     6|
|1520  |                  \N_DDR_MODE.G_NMU[88].U_M                                                             |ltlib_v1_0_0_match__parameterized0_1125                                              |    67|
|1521  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_1177                                         |    66|
|1522  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_1178                                          |    18|
|1523  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1179                                                    |     5|
|1524  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1180                                                    |     5|
|1525  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1181                                    |     6|
|1526  |                  \N_DDR_MODE.G_NMU[89].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1126                                              |    11|
|1527  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1174                                         |    10|
|1528  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1175                                          |     8|
|1529  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1176                                    |     6|
|1530  |                  \N_DDR_MODE.G_NMU[8].U_M                                                              |ltlib_v1_0_0_match__parameterized2_1127                                              |    11|
|1531  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1171                                         |    10|
|1532  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1172                                          |     8|
|1533  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1173                                    |     6|
|1534  |                  \N_DDR_MODE.G_NMU[90].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1128                                              |    11|
|1535  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1168                                         |    10|
|1536  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1169                                          |     8|
|1537  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1170                                    |     6|
|1538  |                  \N_DDR_MODE.G_NMU[91].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1129                                              |    11|
|1539  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1165                                         |    10|
|1540  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1166                                          |     8|
|1541  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1167                                    |     6|
|1542  |                  \N_DDR_MODE.G_NMU[92].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1130                                              |    11|
|1543  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1162                                         |    10|
|1544  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1163                                          |     8|
|1545  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1164                                    |     6|
|1546  |                  \N_DDR_MODE.G_NMU[93].U_M                                                             |ltlib_v1_0_0_match__parameterized0_1131                                              |    67|
|1547  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_1157                                         |    66|
|1548  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_1158                                          |    18|
|1549  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1159                                                    |     5|
|1550  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1160                                                    |     5|
|1551  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1161                                    |     6|
|1552  |                  \N_DDR_MODE.G_NMU[94].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1132                                              |    11|
|1553  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1154                                         |    10|
|1554  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1155                                          |     8|
|1555  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1156                                    |     6|
|1556  |                  \N_DDR_MODE.G_NMU[95].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1133                                              |    11|
|1557  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1151                                         |    10|
|1558  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1152                                          |     8|
|1559  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1153                                    |     6|
|1560  |                  \N_DDR_MODE.G_NMU[96].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1134                                              |    11|
|1561  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1148                                         |    10|
|1562  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1149                                          |     8|
|1563  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1150                                    |     6|
|1564  |                  \N_DDR_MODE.G_NMU[97].U_M                                                             |ltlib_v1_0_0_match__parameterized2_1135                                              |    11|
|1565  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_1145                                         |    10|
|1566  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1146                                          |     8|
|1567  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1147                                    |     6|
|1568  |                  \N_DDR_MODE.G_NMU[98].U_M                                                             |ltlib_v1_0_0_match__parameterized3_1136                                              |    13|
|1569  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized3                                              |    12|
|1570  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1143                                          |     8|
|1571  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1144                                    |     6|
|1572  |                  \N_DDR_MODE.G_NMU[99].U_M                                                             |ltlib_v1_0_0_match__parameterized8_1137                                              |    32|
|1573  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized8                                              |    31|
|1574  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized4                                               |    13|
|1575  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_1141                                                    |     5|
|1576  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1142                                    |     6|
|1577  |                  \N_DDR_MODE.G_NMU[9].U_M                                                              |ltlib_v1_0_0_match__parameterized5_1138                                              |    17|
|1578  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized5                                              |    16|
|1579  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_1139                                          |     8|
|1580  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_1140                                    |     6|
|1581  |              xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd                                                           |  3166|
|1582  |        g_inst                                                                                          |bd_d5b8_g_inst_0                                                                     |   186|
|1583  |          inst                                                                                          |bd_d5b8_g_inst_0_gigantic_mux                                                        |   186|
|1584  |            \SLOT_1.inst_slot0                                                                          |gigantic_mux_v1_0_1_cntr__parameterized0__1                                          |    55|
|1585  |            \SLOT_2.inst_slot0                                                                          |gigantic_mux_v1_0_1_cntr__parameterized1__1                                          |     9|
|1586  |            \SLOT_3.inst_slot0                                                                          |gigantic_mux_v1_0_1_cntr__parameterized2__1                                          |    10|
|1587  |            \SLOT_4.inst_slot0                                                                          |gigantic_mux_v1_0_1_cntr__parameterized2__2                                          |    10|
|1588  |            \SLOT_7.inst_slot0                                                                          |gigantic_mux_v1_0_1_cntr__parameterized1__2                                          |     9|
|1589  |            \SLOT_10.inst_slot0                                                                         |gigantic_mux_v1_0_1_cntr__parameterized2__3                                          |    10|
|1590  |            \SLOT_11.inst_slot0                                                                         |gigantic_mux_v1_0_1_cntr__parameterized2                                             |    10|
|1591  |            \SLOT_12.inst_slot0                                                                         |gigantic_mux_v1_0_1_cntr__parameterized0                                             |    55|
|1592  |            \SLOT_13.inst_slot0                                                                         |gigantic_mux_v1_0_1_cntr__parameterized1__3                                          |     9|
|1593  |            \SLOT_14.inst_slot0                                                                         |gigantic_mux_v1_0_1_cntr__parameterized1                                             |     9|
|1594  |        slot_10_ar                                                                                      |bd_d5b8_slot_10_ar_0                                                                 |     0|
|1595  |        slot_10_aw                                                                                      |bd_d5b8_slot_10_aw_0                                                                 |     0|
|1596  |        slot_10_b                                                                                       |bd_d5b8_slot_10_b_0                                                                  |     0|
|1597  |        slot_10_r                                                                                       |bd_d5b8_slot_10_r_0                                                                  |     0|
|1598  |        slot_10_w                                                                                       |bd_d5b8_slot_10_w_0                                                                  |     0|
|1599  |        slot_11_ar                                                                                      |bd_d5b8_slot_11_ar_0                                                                 |     0|
|1600  |        slot_11_aw                                                                                      |bd_d5b8_slot_11_aw_0                                                                 |     0|
|1601  |        slot_11_b                                                                                       |bd_d5b8_slot_11_b_0                                                                  |     0|
|1602  |        slot_11_r                                                                                       |bd_d5b8_slot_11_r_0                                                                  |     0|
|1603  |        slot_11_w                                                                                       |bd_d5b8_slot_11_w_0                                                                  |     0|
|1604  |        slot_12_ar                                                                                      |bd_d5b8_slot_12_ar_0                                                                 |     0|
|1605  |        slot_12_aw                                                                                      |bd_d5b8_slot_12_aw_0                                                                 |     0|
|1606  |        slot_12_b                                                                                       |bd_d5b8_slot_12_b_0                                                                  |     0|
|1607  |        slot_12_r                                                                                       |bd_d5b8_slot_12_r_0                                                                  |     0|
|1608  |        slot_12_w                                                                                       |bd_d5b8_slot_12_w_0                                                                  |     0|
|1609  |        slot_13_ar                                                                                      |bd_d5b8_slot_13_ar_0                                                                 |     0|
|1610  |        slot_13_aw                                                                                      |bd_d5b8_slot_13_aw_0                                                                 |     0|
|1611  |        slot_13_b                                                                                       |bd_d5b8_slot_13_b_0                                                                  |     0|
|1612  |        slot_13_r                                                                                       |bd_d5b8_slot_13_r_0                                                                  |     0|
|1613  |        slot_13_w                                                                                       |bd_d5b8_slot_13_w_0                                                                  |     0|
|1614  |        slot_14_ar                                                                                      |bd_d5b8_slot_14_ar_0                                                                 |     0|
|1615  |        slot_14_aw                                                                                      |bd_d5b8_slot_14_aw_0                                                                 |     0|
|1616  |        slot_14_b                                                                                       |bd_d5b8_slot_14_b_0                                                                  |     0|
|1617  |        slot_14_r                                                                                       |bd_d5b8_slot_14_r_0                                                                  |     0|
|1618  |        slot_14_w                                                                                       |bd_d5b8_slot_14_w_0                                                                  |     0|
|1619  |        slot_1_ar                                                                                       |bd_d5b8_slot_1_ar_0                                                                  |     0|
|1620  |        slot_1_aw                                                                                       |bd_d5b8_slot_1_aw_0                                                                  |     0|
|1621  |        slot_1_b                                                                                        |bd_d5b8_slot_1_b_0                                                                   |     0|
|1622  |        slot_1_r                                                                                        |bd_d5b8_slot_1_r_0                                                                   |     0|
|1623  |        slot_1_w                                                                                        |bd_d5b8_slot_1_w_0                                                                   |     0|
|1624  |        slot_2_ar                                                                                       |bd_d5b8_slot_2_ar_0                                                                  |     0|
|1625  |        slot_2_aw                                                                                       |bd_d5b8_slot_2_aw_0                                                                  |     0|
|1626  |        slot_2_b                                                                                        |bd_d5b8_slot_2_b_0                                                                   |     0|
|1627  |        slot_2_r                                                                                        |bd_d5b8_slot_2_r_0                                                                   |     0|
|1628  |        slot_2_w                                                                                        |bd_d5b8_slot_2_w_0                                                                   |     0|
|1629  |        slot_3_ar                                                                                       |bd_d5b8_slot_3_ar_0                                                                  |     0|
|1630  |        slot_3_aw                                                                                       |bd_d5b8_slot_3_aw_0                                                                  |     0|
|1631  |        slot_3_b                                                                                        |bd_d5b8_slot_3_b_0                                                                   |     0|
|1632  |        slot_3_r                                                                                        |bd_d5b8_slot_3_r_0                                                                   |     0|
|1633  |        slot_3_w                                                                                        |bd_d5b8_slot_3_w_0                                                                   |     0|
|1634  |        slot_4_ar                                                                                       |bd_d5b8_slot_4_ar_0                                                                  |     0|
|1635  |        slot_4_aw                                                                                       |bd_d5b8_slot_4_aw_0                                                                  |     0|
|1636  |        slot_4_b                                                                                        |bd_d5b8_slot_4_b_0                                                                   |     0|
|1637  |        slot_4_r                                                                                        |bd_d5b8_slot_4_r_0                                                                   |     0|
|1638  |        slot_4_w                                                                                        |bd_d5b8_slot_4_w_0                                                                   |     0|
|1639  |        slot_7_ar                                                                                       |bd_d5b8_slot_7_ar_0                                                                  |     0|
|1640  |        slot_7_aw                                                                                       |bd_d5b8_slot_7_aw_0                                                                  |     0|
|1641  |        slot_7_b                                                                                        |bd_d5b8_slot_7_b_0                                                                   |     0|
|1642  |        slot_7_r                                                                                        |bd_d5b8_slot_7_r_0                                                                   |     0|
|1643  |        slot_7_w                                                                                        |bd_d5b8_slot_7_w_0                                                                   |     0|
|1644  |    axi_vdma_0                                                                                          |system_axi_vdma_0_0                                                                  |  3963|
|1645  |      U0                                                                                                |axi_vdma                                                                             |  3963|
|1646  |        AXI_LITE_REG_INTERFACE_I                                                                        |axi_vdma_reg_if_843                                                                  |   534|
|1647  |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |axi_vdma_lite_if_913                                                                 |   456|
|1648  |            \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                   |cdc_sync__parameterized1_915                                                         |    31|
|1649  |          \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                      |cdc_sync__parameterized2_914                                                         |     4|
|1650  |        \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                       |axi_vdma_mngr_844                                                                    |   583|
|1651  |          I_CMDSTS                                                                                      |axi_vdma_cmdsts_if_906                                                               |    59|
|1652  |          I_SM                                                                                          |axi_vdma_sm_907                                                                      |   244|
|1653  |          I_STS_MNGR                                                                                    |axi_vdma_sts_mngr_908                                                                |     5|
|1654  |          VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr_909                                                            |    22|
|1655  |            \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                       |axi_vdma_greycoder_912                                                               |     2|
|1656  |          VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module_910                                                           |   227|
|1657  |            \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister_911                                                               |   220|
|1658  |        \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I                       |axi_vdma_mm2s_axis_dwidth_converter_845                                              |   494|
|1659  |          \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                               |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter_903                 |   444|
|1660  |            \gen_downsizer_conversion.axisc_downsizer_0                                                 |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer_904                       |   262|
|1661  |            \gen_upsizer_conversion.axisc_upsizer_0                                                     |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer_905                         |   181|
|1662  |        \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                 |axi_vdma_fsync_gen_846                                                               |     9|
|1663  |        \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                            |axi_vdma_mm2s_linebuf__xdcDup__1                                                     |   467|
|1664  |          \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                            |axi_vdma_sfifo__xdcDup__1                                                            |   247|
|1665  |            xpm_fifo_sync_inst                                                                          |xpm_fifo_sync__2                                                                     |   246|
|1666  |              xpm_fifo_base_inst                                                                        |xpm_fifo_base__2                                                                     |   246|
|1667  |                \gen_sdpram.xpm_memory_base_inst                                                        |xpm_memory_base__2                                                                   |     1|
|1668  |                \gen_fwft.rdpp1_inst                                                                    |xpm_counter_updn_896                                                                 |     8|
|1669  |                rdp_inst                                                                                |xpm_counter_updn__parameterized0_897                                                 |    75|
|1670  |                rdpp1_inst                                                                              |xpm_counter_updn__parameterized1_898                                                 |    24|
|1671  |                rst_d1_inst                                                                             |xpm_fifo_reg_bit_899                                                                 |     9|
|1672  |                wrp_inst                                                                                |xpm_counter_updn__parameterized0_900                                                 |    29|
|1673  |                wrpp1_inst                                                                              |xpm_counter_updn__parameterized1_901                                                 |    27|
|1674  |                xpm_fifo_rst_inst                                                                       |xpm_fifo_rst_902                                                                     |    11|
|1675  |          \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                |axi_vdma_skid_buf_895                                                                |   122|
|1676  |        \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                       |axi_vdma_reg_module_847                                                              |   232|
|1677  |          \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect_892                                                               |   159|
|1678  |          I_DMA_REGISTER                                                                                |axi_vdma_register_893                                                                |    68|
|1679  |          LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux_894                                                                 |     0|
|1680  |        \GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                   |axi_vdma_sof_gen_848                                                                 |     8|
|1681  |        \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                               |axi_vdma_vid_cdc_849                                                                 |    36|
|1682  |        I_AXI_DMA_INTRPT                                                                                |axi_vdma_intrpt_850                                                                  |    65|
|1683  |        I_PRMRY_DATAMOVER                                                                               |axi_datamover                                                                        |  1376|
|1684  |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                            |axi_datamover_mm2s_full_wrap                                                         |  1376|
|1685  |            \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                        |axi_datamover_mm2s_dre                                                               |   201|
|1686  |            \GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                |axi_datamover_rd_sf                                                                  |   368|
|1687  |              \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                         |axi_datamover_fifo__parameterized3                                                   |    21|
|1688  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized3                                                           |    18|
|1689  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized3                                                       |    18|
|1690  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_891                                                            |     8|
|1691  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized3                                                           |     9|
|1692  |              I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord__xdcDup__1                                                |   328|
|1693  |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg__xdcDup__1                                                              |   328|
|1694  |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized1__2                                                     |   269|
|1695  |                    xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized0__2                                                     |   269|
|1696  |                      \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized0__2                                                   |     3|
|1697  |                      \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn_883                                                                 |     6|
|1698  |                      rdp_inst                                                                          |xpm_counter_updn__parameterized5_884                                                 |    66|
|1699  |                      rdpp1_inst                                                                        |xpm_counter_updn__parameterized6_885                                                 |    24|
|1700  |                      rst_d1_inst                                                                       |xpm_fifo_reg_bit_886                                                                 |     8|
|1701  |                      wrp_inst                                                                          |xpm_counter_updn__parameterized5_887                                                 |    22|
|1702  |                      wrpp1_inst                                                                        |xpm_counter_updn__parameterized6_888                                                 |    41|
|1703  |                      wrpp2_inst                                                                        |xpm_counter_updn__parameterized4_889                                                 |    23|
|1704  |                      xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_890                                                                     |    14|
|1705  |            I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl_863                                                          |   115|
|1706  |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized1_878                                               |    65|
|1707  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized1_879                                                       |    56|
|1708  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1_880                                                   |    56|
|1709  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_881                                                            |     9|
|1710  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1_882                                                       |    45|
|1711  |            I_CMD_STATUS                                                                                |axi_datamover_cmd_status_864                                                         |    83|
|1712  |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized0_868                                               |    19|
|1713  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized0_874                                                       |    16|
|1714  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized0_875                                                   |    16|
|1715  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_876                                                            |     7|
|1716  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized0_877                                                       |     7|
|1717  |              I_CMD_FIFO                                                                                |axi_datamover_fifo_869                                                               |    64|
|1718  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f_870                                                                       |    61|
|1719  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_871                                                                   |    61|
|1720  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_872                                                            |     7|
|1721  |                    DYNSHREG_F_I                                                                        |dynshreg_f_873                                                                       |    52|
|1722  |            I_MSTR_PCC                                                                                  |axi_datamover_pcc                                                                    |   459|
|1723  |            I_RD_DATA_CNTL                                                                              |axi_datamover_rddata_cntl                                                            |   137|
|1724  |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized2                                                   |    60|
|1725  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized2                                                           |    57|
|1726  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized2                                                       |    57|
|1727  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_867                                                            |    17|
|1728  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized2                                                           |    38|
|1729  |            I_RD_STATUS_CNTLR                                                                           |axi_datamover_rd_status_cntl_865                                                     |     7|
|1730  |            I_RESET                                                                                     |axi_datamover_reset_866                                                              |     6|
|1731  |        I_RST_MODULE                                                                                    |axi_vdma_rst_module_851                                                              |   159|
|1732  |          \GEN_RESET_FOR_MM2S.RESET_I                                                                   |axi_vdma_reset_852                                                                   |   156|
|1733  |            \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync_853                                                                         |    15|
|1734  |            \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized0_854                                                         |     5|
|1735  |            \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized0_855                                                         |     6|
|1736  |            \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync_856                                                                         |    15|
|1737  |            \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync_857                                                                         |    15|
|1738  |            \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized0_858                                                         |     5|
|1739  |            \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized0_859                                                         |     7|
|1740  |            \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync_860                                                                         |    15|
|1741  |            \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized0_861                                                         |     5|
|1742  |            \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized0_862                                                         |    12|
|1743  |    system_ila_2                                                                                        |system_system_ila_2_0                                                                |  1902|
|1744  |      inst                                                                                              |bd_1519                                                                              |  1902|
|1745  |        ila_lib                                                                                         |bd_1519_ila_lib_0                                                                    |  1902|
|1746  |          inst                                                                                          |ila_v6_2_8_ila__parameterized0__1                                                    |  1902|
|1747  |            ila_core_inst                                                                               |ila_v6_2_8_ila_core__parameterized0_741                                              |  1895|
|1748  |              ila_trace_memory_inst                                                                     |ila_v6_2_8_ila_trace_memory__parameterized0_742                                      |     1|
|1749  |                \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |blk_mem_gen_v8_3_6__parameterized1_837                                               |     1|
|1750  |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth__parameterized1_838                                         |     1|
|1751  |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized1_839                               |     1|
|1752  |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1_840                      |     1|
|1753  |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15_841                       |     1|
|1754  |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15_842                     |     1|
|1755  |              u_ila_cap_ctrl                                                                            |ila_v6_2_8_ila_cap_ctrl_legacy_743                                                   |   277|
|1756  |                U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0_809                                             |     5|
|1757  |                U_NS0                                                                                   |ltlib_v1_0_0_cfglut7_810                                                             |     6|
|1758  |                U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_811                                                             |     6|
|1759  |                u_cap_addrgen                                                                           |ila_v6_2_8_ila_cap_addrgen_812                                                       |   255|
|1760  |                  U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6_813                                                             |     3|
|1761  |                  u_cap_sample_counter                                                                  |ila_v6_2_8_ila_cap_sample_counter_814                                                |    61|
|1762  |                    U_SCE                                                                               |ltlib_v1_0_0_cfglut4_829                                                             |     1|
|1763  |                    U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_830                                                             |     1|
|1764  |                    U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_831                                                             |     5|
|1765  |                    u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_832                                                       |    22|
|1766  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_833                                                  |    22|
|1767  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_834                                           |    12|
|1768  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_835                                     |     5|
|1769  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_836                                     |     5|
|1770  |                  u_cap_window_counter                                                                  |ila_v6_2_8_ila_cap_window_counter_815                                                |    60|
|1771  |                    U_WCE                                                                               |ltlib_v1_0_0_cfglut4_816                                                             |     1|
|1772  |                    U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5_817                                                             |     1|
|1773  |                    U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_818                                                             |     1|
|1774  |                    u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay_819                                                       |    12|
|1775  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_825                                                  |    12|
|1776  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_826                                           |    12|
|1777  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_827                                     |     5|
|1778  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_828                                     |     5|
|1779  |                    u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_820                                                       |    22|
|1780  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_821                                                  |    22|
|1781  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_822                                           |    12|
|1782  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_823                                     |     5|
|1783  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_824                                     |     5|
|1784  |              u_ila_regs                                                                                |ila_v6_2_8_ila_register__parameterized0_744                                          |  1285|
|1785  |                U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs__2                                                                |   302|
|1786  |                reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized498__2                                                |    16|
|1787  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_808                                                            |    16|
|1788  |                \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s_765                                                             |    75|
|1789  |                \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized227_766                                           |    77|
|1790  |                reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized480_767                                               |    17|
|1791  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_807                                                             |    17|
|1792  |                reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized481_768                                               |    18|
|1793  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_806                                                             |    18|
|1794  |                reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized482_769                                               |    33|
|1795  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_805                                                             |    33|
|1796  |                reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized483_770                                               |    22|
|1797  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_804                                                             |    22|
|1798  |                reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized484_771                                               |    35|
|1799  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_803                                                             |    35|
|1800  |                reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized485_772                                               |    17|
|1801  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_802                                             |    17|
|1802  |                reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized465_773                                               |    26|
|1803  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_801                                                             |    26|
|1804  |                reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized466_774                                               |    30|
|1805  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized0_800                                             |    30|
|1806  |                reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized467_775                                               |     5|
|1807  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_799                                                            |     5|
|1808  |                reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized486_776                                               |    20|
|1809  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_798                                             |    20|
|1810  |                reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized487_777                                               |    63|
|1811  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_797                                                             |    63|
|1812  |                reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized488_778                                               |    17|
|1813  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_796                                             |    17|
|1814  |                reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized489_779                                               |    17|
|1815  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_795                                                             |    17|
|1816  |                reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized490_780                                               |    17|
|1817  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_794                                                             |    17|
|1818  |                reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized491_781                                               |    17|
|1819  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_793                                                             |    17|
|1820  |                reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized493_782                                               |     3|
|1821  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_792                                                            |     3|
|1822  |                reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized495_783                                               |     6|
|1823  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_791                                                            |     6|
|1824  |                reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized468_784                                               |    17|
|1825  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_790                                                            |    17|
|1826  |                reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized228_785                                           |    93|
|1827  |                reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream_786                                                          |    31|
|1828  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_789                                                             |    31|
|1829  |                reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized0_787                                          |    16|
|1830  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_788                                                            |    16|
|1831  |              u_ila_reset_ctrl                                                                          |ila_v6_2_8_ila_reset_ctrl_745                                                        |    46|
|1832  |                arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection_759                                               |     5|
|1833  |                \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer_760                                                     |     7|
|1834  |                \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_761                                                     |     6|
|1835  |                \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_762                                                     |     7|
|1836  |                \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_763                                                     |     6|
|1837  |                halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_764                                               |     6|
|1838  |              u_trig                                                                                    |ila_v6_2_8_ila_trigger__parameterized0_746                                           |    79|
|1839  |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match__parameterized9_748                                               |    11|
|1840  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA__parameterized9_756                                          |     9|
|1841  |                    DUT                                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_757                                           |     8|
|1842  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_758                                     |     6|
|1843  |                U_TM                                                                                    |ila_v6_2_8_ila_trig_match__parameterized0_749                                        |    67|
|1844  |                  \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized0_750                                               |    67|
|1845  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_751                                          |    66|
|1846  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_752                                           |    18|
|1847  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_753                                                     |     5|
|1848  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_754                                                     |     5|
|1849  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_755                                     |     6|
|1850  |              xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd__parameterized0_747                                       |   100|
|1851  |    v_axi4s_vid_out_0                                                                                   |system_v_axi4s_vid_out_0_0                                                           |   996|
|1852  |      inst                                                                                              |v_axi4s_vid_out_v4_0_10                                                              |   996|
|1853  |        CDC_SINGLE_LOCKED_INST                                                                          |v_axi4s_vid_out_v4_0_10_cdc_single                                                   |     4|
|1854  |          xpm_cdc_single_inst                                                                           |xpm_cdc_single__6                                                                    |     4|
|1855  |        CDC_SINGLE_REMAP_UNDERFLOW_INST                                                                 |v_axi4s_vid_out_v4_0_10_cdc_single__xdcDup__1                                        |     4|
|1856  |          xpm_cdc_single_inst                                                                           |xpm_cdc_single__7                                                                    |     4|
|1857  |        COUPLER_INST                                                                                    |v_axi4s_vid_out_v4_0_10_coupler                                                      |   660|
|1858  |          \generate_async_fifo.FIFO_INST                                                                |v_axi4s_vid_out_v4_0_10_fifo_async                                                   |   658|
|1859  |            XPM_FIFO_ASYNC_INST                                                                         |xpm_fifo_async__xdcDup__1                                                            |   652|
|1860  |              \gnuram_async_fifo.xpm_fifo_base_inst                                                     |xpm_fifo_base__parameterized5__xdcDup__1                                             |   652|
|1861  |                \gen_sdpram.xpm_memory_base_inst                                                        |xpm_memory_base__parameterized5__3                                                   |     1|
|1862  |                \gen_cdc_pntr.wr_pntr_cdc_inst                                                          |xpm_cdc_gray__6                                                                      |    68|
|1863  |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                       |xpm_cdc_gray__parameterized0__3                                                      |    97|
|1864  |                \gen_cdc_pntr.rd_pntr_cdc_inst                                                          |xpm_cdc_gray__7                                                                      |    68|
|1865  |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                       |xpm_cdc_gray__parameterized1__3                                                      |    75|
|1866  |                \gen_cdc_pntr.rpw_gray_reg                                                              |xpm_fifo_reg_vec_730                                                                 |    19|
|1867  |                \gen_cdc_pntr.rpw_gray_reg_dc                                                           |xpm_fifo_reg_vec__parameterized0_731                                                 |    11|
|1868  |                \gen_cdc_pntr.wpr_gray_reg                                                              |xpm_fifo_reg_vec_732                                                                 |    22|
|1869  |                \gen_cdc_pntr.wpr_gray_reg_dc                                                           |xpm_fifo_reg_vec__parameterized0_733                                                 |    22|
|1870  |                \gen_fwft.rdpp1_inst                                                                    |xpm_counter_updn_734                                                                 |     8|
|1871  |                rdp_inst                                                                                |xpm_counter_updn__parameterized5_735                                                 |    49|
|1872  |                rdpp1_inst                                                                              |xpm_counter_updn__parameterized6_736                                                 |    24|
|1873  |                rst_d1_inst                                                                             |xpm_fifo_reg_bit_737                                                                 |     3|
|1874  |                wrp_inst                                                                                |xpm_counter_updn__parameterized5_738                                                 |    28|
|1875  |                wrpp1_inst                                                                              |xpm_counter_updn__parameterized6_739                                                 |    36|
|1876  |                wrpp2_inst                                                                              |xpm_counter_updn__parameterized4_740                                                 |    23|
|1877  |                xpm_fifo_rst_inst                                                                       |xpm_fifo_rst__parameterized0__xdcDup__1                                              |    40|
|1878  |                  \gen_rst_ic.wrst_rd_inst                                                              |xpm_cdc_sync_rst__6                                                                  |     4|
|1879  |                  \gen_rst_ic.rrst_wr_inst                                                              |xpm_cdc_sync_rst__7                                                                  |     4|
|1880  |        FORMATTER_INST                                                                                  |v_axi4s_vid_out_v4_0_10_formatter                                                    |    36|
|1881  |        SYNC_INST                                                                                       |v_axi4s_vid_out_v4_0_10_sync                                                         |   292|
|1882  |    axi_vdma_1                                                                                          |system_axi_vdma_1_0                                                                  |  5380|
|1883  |      U0                                                                                                |axi_vdma__parameterized1                                                             |  5380|
|1884  |        AXI_LITE_REG_INTERFACE_I                                                                        |axi_vdma_reg_if__parameterized0_618                                                  |   554|
|1885  |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |axi_vdma_lite_if__parameterized0_727                                                 |   476|
|1886  |            \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                   |cdc_sync__parameterized1_729                                                         |    49|
|1887  |          \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                      |cdc_sync__parameterized2_728                                                         |     4|
|1888  |        \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                       |axi_vdma_s2mm_axis_dwidth_converter_619                                              |   474|
|1889  |          \GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                            |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1_724 |   425|
|1890  |            \gen_downsizer_conversion.axisc_downsizer_0                                                 |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0_725       |   245|
|1891  |            \gen_upsizer_conversion.axisc_upsizer_0                                                     |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0_726         |   179|
|1892  |        \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                   |axi_vdma_skid_buf__parameterized0_620                                                |   106|
|1893  |        \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                   |axi_vdma_mngr__parameterized0_621                                                    |   617|
|1894  |          I_CMDSTS                                                                                      |axi_vdma_cmdsts_if__parameterized0_717                                               |    60|
|1895  |          I_SM                                                                                          |axi_vdma_sm__parameterized0_718                                                      |   268|
|1896  |          I_STS_MNGR                                                                                    |axi_vdma_sts_mngr_719                                                                |     4|
|1897  |          VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr_720                                                            |    21|
|1898  |            \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                       |axi_vdma_greycoder_723                                                               |     2|
|1899  |          VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module_721                                                           |   224|
|1900  |            \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister_722                                                               |   219|
|1901  |        \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                 |axi_vdma_fsync_gen__parameterized0_622                                               |     7|
|1902  |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                            |axi_vdma_s2mm_linebuf                                                                |   372|
|1903  |          \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO  |axi_vdma_sfifo__parameterized0                                                       |   277|
|1904  |            xpm_fifo_sync_inst                                                                          |xpm_fifo_sync__parameterized3                                                        |   258|
|1905  |              xpm_fifo_base_inst                                                                        |xpm_fifo_base__parameterized1                                                        |   258|
|1906  |                \gen_sdpram.xpm_memory_base_inst                                                        |xpm_memory_base__parameterized1                                                      |     5|
|1907  |                \gen_fwft.rdpp1_inst                                                                    |xpm_counter_updn_712                                                                 |     8|
|1908  |                rdp_inst                                                                                |xpm_counter_updn__parameterized7                                                     |    63|
|1909  |                rdpp1_inst                                                                              |xpm_counter_updn__parameterized8                                                     |    16|
|1910  |                rst_d1_inst                                                                             |xpm_fifo_reg_bit_713                                                                 |     7|
|1911  |                wrp_inst                                                                                |xpm_counter_updn__parameterized7_714                                                 |    40|
|1912  |                wrpp1_inst                                                                              |xpm_counter_updn__parameterized8_715                                                 |    29|
|1913  |                xpm_fifo_rst_inst                                                                       |xpm_fifo_rst_716                                                                     |    15|
|1914  |        \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                       |axi_vdma_reg_module__parameterized0_623                                              |   218|
|1915  |          \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect_709                                                               |   143|
|1916  |          I_DMA_REGISTER                                                                                |axi_vdma_register__parameterized0_710                                                |    70|
|1917  |          LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux__parameterized0_711                                                 |     0|
|1918  |        \GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                   |axi_vdma_sof_gen_624                                                                 |     5|
|1919  |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                               |axi_vdma_vid_cdc_625                                                                 |    43|
|1920  |        I_AXI_DMA_INTRPT                                                                                |axi_vdma_intrpt__parameterized0_626                                                  |    71|
|1921  |        I_PRMRY_DATAMOVER                                                                               |axi_datamover__parameterized0__xdcDup__1                                             |  2750|
|1922  |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                            |axi_datamover_s2mm_full_wrap__xdcDup__1                                              |  2720|
|1923  |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                        |axi_datamover_indet_btt__xdcDup__1                                                   |   943|
|1924  |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                    |axi_datamover_skid_buf_692                                                           |   249|
|1925  |              I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord__parameterized1__xdcDup__1                                |   381|
|1926  |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg__parameterized1__xdcDup__1                                              |   381|
|1927  |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized7__2                                                     |   269|
|1928  |                    xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized3__2                                                     |   269|
|1929  |                      \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized3__2                                                   |     3|
|1930  |                      \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn_701                                                                 |     6|
|1931  |                      rdp_inst                                                                          |xpm_counter_updn__parameterized5_702                                                 |    66|
|1932  |                      rdpp1_inst                                                                        |xpm_counter_updn__parameterized6_703                                                 |    24|
|1933  |                      rst_d1_inst                                                                       |xpm_fifo_reg_bit_704                                                                 |     8|
|1934  |                      wrp_inst                                                                          |xpm_counter_updn__parameterized5_705                                                 |    22|
|1935  |                      wrpp1_inst                                                                        |xpm_counter_updn__parameterized6_706                                                 |    41|
|1936  |                      wrpp2_inst                                                                        |xpm_counter_updn__parameterized4_707                                                 |    23|
|1937  |                      xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_708                                                                     |    14|
|1938  |              I_XD_FIFO                                                                                 |axi_datamover_sfifo_autord__parameterized0__xdcDup__1                                |   202|
|1939  |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg__parameterized0__xdcDup__1                                              |   202|
|1940  |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized5__2                                                     |   175|
|1941  |                    xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized2__2                                                     |   175|
|1942  |                      \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized2__2                                                   |    29|
|1943  |                      \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn_693                                                                 |     9|
|1944  |                      rdp_inst                                                                          |xpm_counter_updn__parameterized12_694                                                |    17|
|1945  |                      rdpp1_inst                                                                        |xpm_counter_updn__parameterized13_695                                                |    10|
|1946  |                      rst_d1_inst                                                                       |xpm_fifo_reg_bit_696                                                                 |    13|
|1947  |                      wrp_inst                                                                          |xpm_counter_updn__parameterized12_697                                                |    22|
|1948  |                      wrpp1_inst                                                                        |xpm_counter_updn__parameterized13_698                                                |    12|
|1949  |                      wrpp2_inst                                                                        |xpm_counter_updn__parameterized11_699                                                |    11|
|1950  |                      xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_700                                                                     |    10|
|1951  |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                      |axi_datamover_ibttcc_639                                                             |   454|
|1952  |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                     |axi_datamover_s2mm_realign_640                                                       |   595|
|1953  |              \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                         |axi_datamover_s2mm_dre_678                                                           |   209|
|1954  |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                       |axi_datamover_s2mm_scatter_679                                                       |   329|
|1955  |                I_MSSAI_SKID_BUF                                                                        |axi_datamover_mssai_skid_buf_685                                                     |   148|
|1956  |                I_TSTRB_FIFO                                                                            |axi_datamover_fifo__parameterized8_686                                               |    37|
|1957  |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                             |srl_fifo_f__parameterized8_688                                                       |    31|
|1958  |                    I_SRL_FIFO_RBU_F                                                                    |srl_fifo_rbu_f__parameterized8_689                                                   |    31|
|1959  |                      CNTR_INCR_DECR_ADDN_F_I                                                           |cntr_incr_decr_addn_f__parameterized1_690                                            |    17|
|1960  |                      DYNSHREG_F_I                                                                      |dynshreg_f__parameterized8_691                                                       |    13|
|1961  |                SLICE_INSERTION                                                                         |axi_datamover_slice_687                                                              |    39|
|1962  |              I_DRE_CNTL_FIFO                                                                           |axi_datamover_fifo__parameterized7_680                                               |    45|
|1963  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized7_681                                                       |    40|
|1964  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized7_682                                                   |    40|
|1965  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_683                                                            |    11|
|1966  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized7_684                                                       |    28|
|1967  |            I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl__parameterized0_641                                          |   108|
|1968  |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized1_673                                               |    58|
|1969  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized1_674                                                       |    55|
|1970  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1_675                                                   |    55|
|1971  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_676                                                            |     8|
|1972  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1_677                                                       |    45|
|1973  |            I_CMD_STATUS                                                                                |axi_datamover_cmd_status__parameterized0_642                                         |   117|
|1974  |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized4_663                                               |    54|
|1975  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized4_669                                                       |    51|
|1976  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized4_670                                                   |    51|
|1977  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_671                                                            |     8|
|1978  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized4_672                                                       |    40|
|1979  |              I_CMD_FIFO                                                                                |axi_datamover_fifo_664                                                               |    63|
|1980  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f_665                                                                       |    60|
|1981  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_666                                                                   |    60|
|1982  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_667                                                            |     7|
|1983  |                    DYNSHREG_F_I                                                                        |dynshreg_f_668                                                                       |    51|
|1984  |            I_RESET                                                                                     |axi_datamover_reset_643                                                              |     8|
|1985  |            I_S2MM_MMAP_SKID_BUF                                                                        |axi_datamover_skid2mm_buf_644                                                        |   226|
|1986  |            I_WR_DATA_CNTL                                                                              |axi_datamover_wrdata_cntl_645                                                        |   159|
|1987  |              \GEN_INDET_BTT.I_STRT_STRB_GEN                                                            |axi_datamover_strb_gen2_658                                                          |     5|
|1988  |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized9_657                                               |    49|
|1989  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized9_659                                                       |    46|
|1990  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized9_660                                                   |    46|
|1991  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_661                                                            |    17|
|1992  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized9_662                                                       |    27|
|1993  |            I_WR_STATUS_CNTLR                                                                           |axi_datamover_wr_status_cntl_646                                                     |   110|
|1994  |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                          |axi_datamover_fifo__parameterized6_647                                               |    41|
|1995  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized6_653                                                       |    38|
|1996  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized6_654                                                   |    38|
|1997  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_655                                            |    10|
|1998  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized6_656                                                       |    27|
|1999  |              I_WRESP_STATUS_FIFO                                                                       |axi_datamover_fifo__parameterized5_648                                               |    33|
|2000  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized5_649                                                       |    21|
|2001  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized5_650                                                   |    21|
|2002  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_651                                            |    10|
|2003  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized5_652                                                       |     4|
|2004  |        I_RST_MODULE                                                                                    |axi_vdma_rst_module__parameterized0_627                                              |   157|
|2005  |          \GEN_RESET_FOR_S2MM.RESET_I                                                                   |axi_vdma_reset_628                                                                   |   151|
|2006  |            \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync_629                                                                         |    15|
|2007  |            \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized0_630                                                         |     5|
|2008  |            \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized0_631                                                         |     8|
|2009  |            \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync_632                                                                         |    15|
|2010  |            \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync_633                                                                         |    15|
|2011  |            \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized0_634                                                         |     5|
|2012  |            \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized0_635                                                         |     5|
|2013  |            \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync_636                                                                         |    15|
|2014  |            \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized0_637                                                         |     5|
|2015  |            \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized0_638                                                         |    12|
|2016  |    axi_interconnect_1                                                                                  |system_axi_interconnect_1_0                                                          |  1670|
|2017  |      xbar                                                                                              |system_xbar_0                                                                        |   796|
|2018  |        inst                                                                                            |axi_crossbar_v2_1_19_axi_crossbar__parameterized0                                    |   796|
|2019  |          \gen_samd.crossbar_samd                                                                       |axi_crossbar_v2_1_19_crossbar                                                        |   773|
|2020  |            addr_arbiter_ar                                                                             |axi_crossbar_v2_1_19_addr_arbiter_598                                                |    88|
|2021  |            addr_arbiter_aw                                                                             |axi_crossbar_v2_1_19_addr_arbiter_599                                                |   152|
|2022  |            \gen_decerr_slave.decerr_slave_inst                                                         |axi_crossbar_v2_1_19_decerr_slave__parameterized0_600                                |    40|
|2023  |            \gen_master_slots[0].gen_mi_write.wdata_mux_w                                               |axi_crossbar_v2_1_19_wdata_mux_601                                                   |    94|
|2024  |              \gen_wmux.wmux_aw_fifo                                                                    |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0_616                          |    94|
|2025  |                \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0_617                                  |     2|
|2026  |            \gen_master_slots[0].reg_slice_mi                                                           |axi_register_slice_v2_1_18_axi_register_slice__parameterized1_602                    |   251|
|2027  |              \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized10_614                  |    15|
|2028  |              \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized11_615                  |   236|
|2029  |            \gen_master_slots[1].gen_mi_write.wdata_mux_w                                               |axi_crossbar_v2_1_19_wdata_mux__parameterized0_603                                   |    19|
|2030  |              \gen_wmux.wmux_aw_fifo                                                                    |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1_612                          |    19|
|2031  |                \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_17_ndeep_srl_613                                                  |     2|
|2032  |            \gen_master_slots[1].reg_slice_mi                                                           |axi_register_slice_v2_1_18_axi_register_slice__parameterized1_604                    |    18|
|2033  |              \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized10_610                  |     7|
|2034  |              \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized11_611                  |    11|
|2035  |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                            |axi_crossbar_v2_1_19_si_transactor                                                   |    48|
|2036  |            \gen_slave_slots[1].gen_si_write.si_transactor_aw                                           |axi_crossbar_v2_1_19_si_transactor__parameterized0                                   |    10|
|2037  |            \gen_slave_slots[1].gen_si_write.splitter_aw_si                                             |axi_crossbar_v2_1_19_splitter__parameterized0_605                                    |     7|
|2038  |            \gen_slave_slots[1].gen_si_write.wdata_router_w                                             |axi_crossbar_v2_1_19_wdata_router_606                                                |    29|
|2039  |              wrouter_aw_fifo                                                                           |axi_data_fifo_v2_1_17_axic_reg_srl_fifo_608                                          |    29|
|2040  |                \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_17_ndeep_srl_609                                                  |     4|
|2041  |            splitter_aw_mi                                                                              |axi_crossbar_v2_1_19_splitter__parameterized0_607                                    |     4|
|2042  |      m00_couplers                                                                                      |m00_couplers_imp_BJFRAJ                                                              |   874|
|2043  |        auto_pc                                                                                         |system_auto_pc_1                                                                     |   874|
|2044  |          inst                                                                                          |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0__xdcDup__1     |   874|
|2045  |            \gen_axi4_axi3.axi3_conv_inst                                                               |axi_protocol_converter_v2_1_18_axi3_conv__xdcDup__1                                  |   874|
|2046  |              \USE_READ.USE_SPLIT_R.read_addr_inst                                                      |axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0__xdcDup__1                |   360|
|2047  |                \USE_R_CHANNEL.cmd_queue                                                                |axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__1                           |    94|
|2048  |                  inst                                                                                  |axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__1                            |    94|
|2049  |                    fifo_gen_inst                                                                       |fifo_generator_v13_2_3__parameterized0__xdcDup__1                                    |    69|
|2050  |                      inst_fifo_gen                                                                     |fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1                              |    69|
|2051  |                        \gconvfifo.rf                                                                   |fifo_generator_v13_2_3_fifo_generator_top__parameterized0__xdcDup__1                 |    69|
|2052  |                          \grf.rf                                                                       |fifo_generator_v13_2_3_fifo_generator_ramfifo__parameterized0__xdcDup__1             |    69|
|2053  |                            \gntv_or_sync_fifo.gl0.rd                                                   |fifo_generator_v13_2_3_rd_logic_589                                                  |    32|
|2054  |                              \gr1.gr1_int.rfwft                                                        |fifo_generator_v13_2_3_rd_fwft_595                                                   |    15|
|2055  |                              \grss.rsts                                                                |fifo_generator_v13_2_3_rd_status_flags_ss_596                                        |     2|
|2056  |                              rpntr                                                                     |fifo_generator_v13_2_3_rd_bin_cntr_597                                               |    15|
|2057  |                            \gntv_or_sync_fifo.gl0.wr                                                   |fifo_generator_v13_2_3_wr_logic_590                                                  |    28|
|2058  |                              \gwss.wsts                                                                |fifo_generator_v13_2_3_wr_status_flags_ss_593                                        |     5|
|2059  |                              wpntr                                                                     |fifo_generator_v13_2_3_wr_bin_cntr_594                                               |    23|
|2060  |                            \gntv_or_sync_fifo.mem                                                      |fifo_generator_v13_2_3_memory__parameterized0_591                                    |     4|
|2061  |                              \gdm.dm_gen.dm                                                            |fifo_generator_v13_2_3_dmem__parameterized0_592                                      |     3|
|2062  |                            rstblk                                                                      |fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__3                                  |     5|
|2063  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst__6                                                                 |     2|
|2064  |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                                                    |axi_protocol_converter_v2_1_18_b_downsizer_569                                       |    20|
|2065  |              \USE_WRITE.write_addr_inst                                                                |axi_protocol_converter_v2_1_18_a_axi3_conv__xdcDup__1                                |   468|
|2066  |                \USE_BURSTS.cmd_queue                                                                   |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__1                                           |    97|
|2067  |                  inst                                                                                  |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__1                                            |    97|
|2068  |                    fifo_gen_inst                                                                       |fifo_generator_v13_2_3__xdcDup__1                                                    |    77|
|2069  |                      inst_fifo_gen                                                                     |fifo_generator_v13_2_3_synth__xdcDup__1                                              |    77|
|2070  |                        \gconvfifo.rf                                                                   |fifo_generator_v13_2_3_fifo_generator_top__xdcDup__1                                 |    77|
|2071  |                          \grf.rf                                                                       |fifo_generator_v13_2_3_fifo_generator_ramfifo__xdcDup__1                             |    77|
|2072  |                            \gntv_or_sync_fifo.gl0.rd                                                   |fifo_generator_v13_2_3_rd_logic_580                                                  |    32|
|2073  |                              \gr1.gr1_int.rfwft                                                        |fifo_generator_v13_2_3_rd_fwft_586                                                   |    15|
|2074  |                              \grss.rsts                                                                |fifo_generator_v13_2_3_rd_status_flags_ss_587                                        |     2|
|2075  |                              rpntr                                                                     |fifo_generator_v13_2_3_rd_bin_cntr_588                                               |    15|
|2076  |                            \gntv_or_sync_fifo.gl0.wr                                                   |fifo_generator_v13_2_3_wr_logic_581                                                  |    28|
|2077  |                              \gwss.wsts                                                                |fifo_generator_v13_2_3_wr_status_flags_ss_584                                        |     5|
|2078  |                              wpntr                                                                     |fifo_generator_v13_2_3_wr_bin_cntr_585                                               |    23|
|2079  |                            \gntv_or_sync_fifo.mem                                                      |fifo_generator_v13_2_3_memory_582                                                    |    11|
|2080  |                              \gdm.dm_gen.dm                                                            |fifo_generator_v13_2_3_dmem_583                                                      |     6|
|2081  |                            rstblk                                                                      |fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__1                                  |     6|
|2082  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst__8                                                                 |     2|
|2083  |                \USE_B_CHANNEL.cmd_b_queue                                                              |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__2                                           |    99|
|2084  |                  inst                                                                                  |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__2                                            |    99|
|2085  |                    fifo_gen_inst                                                                       |fifo_generator_v13_2_3__xdcDup__2                                                    |    77|
|2086  |                      inst_fifo_gen                                                                     |fifo_generator_v13_2_3_synth__xdcDup__2                                              |    77|
|2087  |                        \gconvfifo.rf                                                                   |fifo_generator_v13_2_3_fifo_generator_top__xdcDup__2                                 |    77|
|2088  |                          \grf.rf                                                                       |fifo_generator_v13_2_3_fifo_generator_ramfifo__xdcDup__2                             |    77|
|2089  |                            \gntv_or_sync_fifo.gl0.rd                                                   |fifo_generator_v13_2_3_rd_logic_571                                                  |    32|
|2090  |                              \gr1.gr1_int.rfwft                                                        |fifo_generator_v13_2_3_rd_fwft_577                                                   |    15|
|2091  |                              \grss.rsts                                                                |fifo_generator_v13_2_3_rd_status_flags_ss_578                                        |     2|
|2092  |                              rpntr                                                                     |fifo_generator_v13_2_3_rd_bin_cntr_579                                               |    15|
|2093  |                            \gntv_or_sync_fifo.gl0.wr                                                   |fifo_generator_v13_2_3_wr_logic_572                                                  |    28|
|2094  |                              \gwss.wsts                                                                |fifo_generator_v13_2_3_wr_status_flags_ss_575                                        |     5|
|2095  |                              wpntr                                                                     |fifo_generator_v13_2_3_wr_bin_cntr_576                                               |    23|
|2096  |                            \gntv_or_sync_fifo.mem                                                      |fifo_generator_v13_2_3_memory_573                                                    |    11|
|2097  |                              \gdm.dm_gen.dm                                                            |fifo_generator_v13_2_3_dmem_574                                                      |     6|
|2098  |                            rstblk                                                                      |fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__2                                  |     6|
|2099  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst__7                                                                 |     2|
|2100  |              \USE_WRITE.write_data_inst                                                                |axi_protocol_converter_v2_1_18_w_axi3_conv_570                                       |    26|
|2101  |    xlconcat_0                                                                                          |system_xlconcat_0_0                                                                  |     0|
|2102  |    processing_system7_0                                                                                |system_processing_system7_0_0                                                        |   186|
|2103  |      inst                                                                                              |processing_system7_v5_5_processing_system7                                           |   186|
|2104  |    axi_vdma_3                                                                                          |system_axi_vdma_3_0                                                                  |  5362|
|2105  |      U0                                                                                                |axi_vdma__parameterized5                                                             |  5362|
|2106  |        AXI_LITE_REG_INTERFACE_I                                                                        |axi_vdma_reg_if__parameterized0                                                      |   554|
|2107  |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |axi_vdma_lite_if__parameterized0                                                     |   476|
|2108  |            \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                   |cdc_sync__parameterized1_568                                                         |    49|
|2109  |          \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                      |cdc_sync__parameterized2_567                                                         |     4|
|2110  |        \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                       |axi_vdma_s2mm_axis_dwidth_converter                                                  |   474|
|2111  |          \GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                            |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1     |   425|
|2112  |            \gen_downsizer_conversion.axisc_downsizer_0                                                 |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0           |   245|
|2113  |            \gen_upsizer_conversion.axisc_upsizer_0                                                     |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0             |   179|
|2114  |        \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                   |axi_vdma_skid_buf__parameterized0                                                    |   106|
|2115  |        \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                   |axi_vdma_mngr__parameterized0                                                        |   617|
|2116  |          I_CMDSTS                                                                                      |axi_vdma_cmdsts_if__parameterized0                                                   |    60|
|2117  |          I_SM                                                                                          |axi_vdma_sm__parameterized0                                                          |   268|
|2118  |          I_STS_MNGR                                                                                    |axi_vdma_sts_mngr_562                                                                |     4|
|2119  |          VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr_563                                                            |    21|
|2120  |            \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                       |axi_vdma_greycoder_566                                                               |     2|
|2121  |          VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module_564                                                           |   224|
|2122  |            \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister_565                                                               |   219|
|2123  |        \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                 |axi_vdma_fsync_gen__parameterized0                                                   |     7|
|2124  |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                            |axi_vdma_s2mm_linebuf__parameterized0                                                |   354|
|2125  |          \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO  |axi_vdma_sfifo__parameterized1                                                       |   265|
|2126  |            xpm_fifo_sync_inst                                                                          |xpm_fifo_sync__parameterized9                                                        |   246|
|2127  |              xpm_fifo_base_inst                                                                        |xpm_fifo_base__parameterized4                                                        |   246|
|2128  |                \gen_sdpram.xpm_memory_base_inst                                                        |xpm_memory_base__parameterized4                                                      |     1|
|2129  |                \gen_fwft.rdpp1_inst                                                                    |xpm_counter_updn_555                                                                 |     8|
|2130  |                rdp_inst                                                                                |xpm_counter_updn__parameterized0_556                                                 |    75|
|2131  |                rdpp1_inst                                                                              |xpm_counter_updn__parameterized1_557                                                 |    24|
|2132  |                rst_d1_inst                                                                             |xpm_fifo_reg_bit_558                                                                 |     9|
|2133  |                wrp_inst                                                                                |xpm_counter_updn__parameterized0_559                                                 |    29|
|2134  |                wrpp1_inst                                                                              |xpm_counter_updn__parameterized1_560                                                 |    27|
|2135  |                xpm_fifo_rst_inst                                                                       |xpm_fifo_rst_561                                                                     |    11|
|2136  |        \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                       |axi_vdma_reg_module__parameterized0                                                  |   218|
|2137  |          \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect_554                                                               |   143|
|2138  |          I_DMA_REGISTER                                                                                |axi_vdma_register__parameterized0                                                    |    70|
|2139  |          LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux__parameterized0                                                     |     0|
|2140  |        \GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                   |axi_vdma_sof_gen_513                                                                 |     5|
|2141  |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                               |axi_vdma_vid_cdc_514                                                                 |    43|
|2142  |        I_AXI_DMA_INTRPT                                                                                |axi_vdma_intrpt__parameterized0                                                      |    71|
|2143  |        I_PRMRY_DATAMOVER                                                                               |axi_datamover__parameterized0                                                        |  2750|
|2144  |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                            |axi_datamover_s2mm_full_wrap                                                         |  2720|
|2145  |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                        |axi_datamover_indet_btt                                                              |   943|
|2146  |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                    |axi_datamover_skid_buf                                                               |   249|
|2147  |              I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord__parameterized1                                           |   381|
|2148  |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg__parameterized1                                                         |   381|
|2149  |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized7                                                        |   269|
|2150  |                    xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized3                                                        |   269|
|2151  |                      \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized3                                                      |     3|
|2152  |                      \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn_546                                                                 |     6|
|2153  |                      rdp_inst                                                                          |xpm_counter_updn__parameterized5_547                                                 |    66|
|2154  |                      rdpp1_inst                                                                        |xpm_counter_updn__parameterized6_548                                                 |    24|
|2155  |                      rst_d1_inst                                                                       |xpm_fifo_reg_bit_549                                                                 |     8|
|2156  |                      wrp_inst                                                                          |xpm_counter_updn__parameterized5_550                                                 |    22|
|2157  |                      wrpp1_inst                                                                        |xpm_counter_updn__parameterized6_551                                                 |    41|
|2158  |                      wrpp2_inst                                                                        |xpm_counter_updn__parameterized4_552                                                 |    23|
|2159  |                      xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_553                                                                     |    14|
|2160  |              I_XD_FIFO                                                                                 |axi_datamover_sfifo_autord__parameterized0                                           |   202|
|2161  |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg__parameterized0                                                         |   202|
|2162  |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized5                                                        |   175|
|2163  |                    xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized2                                                        |   175|
|2164  |                      \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized2                                                      |    29|
|2165  |                      \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn_541                                                                 |     9|
|2166  |                      rdp_inst                                                                          |xpm_counter_updn__parameterized12                                                    |    17|
|2167  |                      rdpp1_inst                                                                        |xpm_counter_updn__parameterized13                                                    |    10|
|2168  |                      rst_d1_inst                                                                       |xpm_fifo_reg_bit_542                                                                 |    13|
|2169  |                      wrp_inst                                                                          |xpm_counter_updn__parameterized12_543                                                |    22|
|2170  |                      wrpp1_inst                                                                        |xpm_counter_updn__parameterized13_544                                                |    12|
|2171  |                      wrpp2_inst                                                                        |xpm_counter_updn__parameterized11                                                    |    11|
|2172  |                      xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_545                                                                     |    10|
|2173  |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                      |axi_datamover_ibttcc                                                                 |   454|
|2174  |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                     |axi_datamover_s2mm_realign                                                           |   595|
|2175  |              \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                         |axi_datamover_s2mm_dre                                                               |   209|
|2176  |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                       |axi_datamover_s2mm_scatter                                                           |   329|
|2177  |                I_MSSAI_SKID_BUF                                                                        |axi_datamover_mssai_skid_buf                                                         |   148|
|2178  |                I_TSTRB_FIFO                                                                            |axi_datamover_fifo__parameterized8                                                   |    37|
|2179  |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                             |srl_fifo_f__parameterized8                                                           |    31|
|2180  |                    I_SRL_FIFO_RBU_F                                                                    |srl_fifo_rbu_f__parameterized8                                                       |    31|
|2181  |                      CNTR_INCR_DECR_ADDN_F_I                                                           |cntr_incr_decr_addn_f__parameterized1                                                |    17|
|2182  |                      DYNSHREG_F_I                                                                      |dynshreg_f__parameterized8                                                           |    13|
|2183  |                SLICE_INSERTION                                                                         |axi_datamover_slice                                                                  |    39|
|2184  |              I_DRE_CNTL_FIFO                                                                           |axi_datamover_fifo__parameterized7                                                   |    45|
|2185  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized7                                                           |    40|
|2186  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized7                                                       |    40|
|2187  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_540                                                            |    11|
|2188  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized7                                                           |    28|
|2189  |            I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl__parameterized0                                              |   108|
|2190  |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized1_535                                               |    58|
|2191  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized1_536                                                       |    55|
|2192  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1_537                                                   |    55|
|2193  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_538                                                            |     8|
|2194  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1_539                                                       |    45|
|2195  |            I_CMD_STATUS                                                                                |axi_datamover_cmd_status__parameterized0                                             |   117|
|2196  |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized4                                                   |    54|
|2197  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized4                                                           |    51|
|2198  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized4                                                       |    51|
|2199  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_534                                                            |     8|
|2200  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized4                                                           |    40|
|2201  |              I_CMD_FIFO                                                                                |axi_datamover_fifo_529                                                               |    63|
|2202  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f_530                                                                       |    60|
|2203  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_531                                                                   |    60|
|2204  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_532                                                            |     7|
|2205  |                    DYNSHREG_F_I                                                                        |dynshreg_f_533                                                                       |    51|
|2206  |            I_RESET                                                                                     |axi_datamover_reset_526                                                              |     8|
|2207  |            I_S2MM_MMAP_SKID_BUF                                                                        |axi_datamover_skid2mm_buf                                                            |   226|
|2208  |            I_WR_DATA_CNTL                                                                              |axi_datamover_wrdata_cntl                                                            |   159|
|2209  |              \GEN_INDET_BTT.I_STRT_STRB_GEN                                                            |axi_datamover_strb_gen2                                                              |     5|
|2210  |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized9                                                   |    49|
|2211  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized9                                                           |    46|
|2212  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized9                                                       |    46|
|2213  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_528                                                            |    17|
|2214  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized9                                                           |    27|
|2215  |            I_WR_STATUS_CNTLR                                                                           |axi_datamover_wr_status_cntl                                                         |   110|
|2216  |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                          |axi_datamover_fifo__parameterized6                                                   |    41|
|2217  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized6                                                           |    38|
|2218  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized6                                                       |    38|
|2219  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_527                                            |    10|
|2220  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized6                                                           |    27|
|2221  |              I_WRESP_STATUS_FIFO                                                                       |axi_datamover_fifo__parameterized5                                                   |    33|
|2222  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized5                                                           |    21|
|2223  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized5                                                       |    21|
|2224  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0                                                |    10|
|2225  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized5                                                           |     4|
|2226  |        I_RST_MODULE                                                                                    |axi_vdma_rst_module__parameterized0                                                  |   157|
|2227  |          \GEN_RESET_FOR_S2MM.RESET_I                                                                   |axi_vdma_reset_515                                                                   |   151|
|2228  |            \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync_516                                                                         |    15|
|2229  |            \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized0_517                                                         |     5|
|2230  |            \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized0_518                                                         |     8|
|2231  |            \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync_519                                                                         |    15|
|2232  |            \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync_520                                                                         |    15|
|2233  |            \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized0_521                                                         |     5|
|2234  |            \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized0_522                                                         |     5|
|2235  |            \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync_523                                                                         |    15|
|2236  |            \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized0_524                                                         |     5|
|2237  |            \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized0_525                                                         |    12|
|2238  |    axi_vdma_2                                                                                          |system_axi_vdma_2_0                                                                  |  3732|
|2239  |      U0                                                                                                |axi_vdma__parameterized3                                                             |  3732|
|2240  |        AXI_LITE_REG_INTERFACE_I                                                                        |axi_vdma_reg_if                                                                      |   534|
|2241  |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |axi_vdma_lite_if                                                                     |   456|
|2242  |            \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                   |cdc_sync__parameterized1                                                             |    31|
|2243  |          \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                      |cdc_sync__parameterized2                                                             |     4|
|2244  |        \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                       |axi_vdma_mngr                                                                        |   583|
|2245  |          I_CMDSTS                                                                                      |axi_vdma_cmdsts_if                                                                   |    59|
|2246  |          I_SM                                                                                          |axi_vdma_sm                                                                          |   244|
|2247  |          I_STS_MNGR                                                                                    |axi_vdma_sts_mngr                                                                    |     5|
|2248  |          VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr                                                                |    22|
|2249  |            \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                       |axi_vdma_greycoder                                                                   |     2|
|2250  |          VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module                                                               |   227|
|2251  |            \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister                                                                   |   220|
|2252  |        \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I                       |axi_vdma_mm2s_axis_dwidth_converter                                                  |   500|
|2253  |          \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                               |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter                     |   448|
|2254  |            \gen_downsizer_conversion.axisc_downsizer_0                                                 |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer                           |   266|
|2255  |            \gen_upsizer_conversion.axisc_upsizer_0                                                     |axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer                             |   181|
|2256  |        \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                 |axi_vdma_fsync_gen                                                                   |     9|
|2257  |        \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                            |axi_vdma_mm2s_linebuf                                                                |   465|
|2258  |          \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                            |axi_vdma_sfifo                                                                       |   247|
|2259  |            xpm_fifo_sync_inst                                                                          |xpm_fifo_sync                                                                        |   246|
|2260  |              xpm_fifo_base_inst                                                                        |xpm_fifo_base                                                                        |   246|
|2261  |                \gen_sdpram.xpm_memory_base_inst                                                        |xpm_memory_base                                                                      |     1|
|2262  |                \gen_fwft.rdpp1_inst                                                                    |xpm_counter_updn_508                                                                 |     8|
|2263  |                rdp_inst                                                                                |xpm_counter_updn__parameterized0                                                     |    75|
|2264  |                rdpp1_inst                                                                              |xpm_counter_updn__parameterized1                                                     |    24|
|2265  |                rst_d1_inst                                                                             |xpm_fifo_reg_bit_509                                                                 |     9|
|2266  |                wrp_inst                                                                                |xpm_counter_updn__parameterized0_510                                                 |    29|
|2267  |                wrpp1_inst                                                                              |xpm_counter_updn__parameterized1_511                                                 |    27|
|2268  |                xpm_fifo_rst_inst                                                                       |xpm_fifo_rst_512                                                                     |    11|
|2269  |          \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                |axi_vdma_skid_buf                                                                    |   122|
|2270  |        \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                       |axi_vdma_reg_module                                                                  |   234|
|2271  |          \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect                                                                   |   159|
|2272  |          I_DMA_REGISTER                                                                                |axi_vdma_register                                                                    |    70|
|2273  |          LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux                                                                     |     0|
|2274  |        \GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                   |axi_vdma_sof_gen                                                                     |     9|
|2275  |        \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                               |axi_vdma_vid_cdc                                                                     |    36|
|2276  |        I_AXI_DMA_INTRPT                                                                                |axi_vdma_intrpt                                                                      |    58|
|2277  |        I_PRMRY_DATAMOVER                                                                               |axi_datamover__parameterized1                                                        |  1146|
|2278  |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                            |axi_datamover_mm2s_full_wrap__parameterized0                                         |  1146|
|2279  |            \GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                |axi_datamover_rd_sf__parameterized0                                                  |   342|
|2280  |              I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord                                                           |   314|
|2281  |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg                                                                         |   314|
|2282  |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized1                                                        |   269|
|2283  |                    xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized0                                                        |   269|
|2284  |                      \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized0                                                      |     3|
|2285  |                      \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn_501                                                                 |     6|
|2286  |                      rdp_inst                                                                          |xpm_counter_updn__parameterized5_502                                                 |    66|
|2287  |                      rdpp1_inst                                                                        |xpm_counter_updn__parameterized6_503                                                 |    24|
|2288  |                      rst_d1_inst                                                                       |xpm_fifo_reg_bit_504                                                                 |     8|
|2289  |                      wrp_inst                                                                          |xpm_counter_updn__parameterized5_505                                                 |    22|
|2290  |                      wrpp1_inst                                                                        |xpm_counter_updn__parameterized6_506                                                 |    41|
|2291  |                      wrpp2_inst                                                                        |xpm_counter_updn__parameterized4_507                                                 |    23|
|2292  |                      xpm_fifo_rst_inst                                                                 |xpm_fifo_rst                                                                         |    14|
|2293  |              \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                            |axi_datamover_fifo__parameterized0_496                                               |    14|
|2294  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized0_497                                                       |    11|
|2295  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized0_498                                                   |    11|
|2296  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_499                                                            |     8|
|2297  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized0_500                                                       |     2|
|2298  |            I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl                                                              |   115|
|2299  |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized1                                                   |    65|
|2300  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized1                                                           |    56|
|2301  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1                                                       |    56|
|2302  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_495                                                            |     9|
|2303  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1                                                           |    45|
|2304  |            I_CMD_STATUS                                                                                |axi_datamover_cmd_status                                                             |    82|
|2305  |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized0                                                   |    19|
|2306  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized0                                                           |    16|
|2307  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized0                                                       |    16|
|2308  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_494                                                            |     7|
|2309  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized0                                                           |     7|
|2310  |              I_CMD_FIFO                                                                                |axi_datamover_fifo                                                                   |    63|
|2311  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f                                                                           |    60|
|2312  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f                                                                       |    60|
|2313  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_493                                                            |     7|
|2314  |                    DYNSHREG_F_I                                                                        |dynshreg_f                                                                           |    51|
|2315  |            I_MSTR_PCC                                                                                  |axi_datamover_pcc__parameterized0                                                    |   458|
|2316  |            I_RD_DATA_CNTL                                                                              |axi_datamover_rddata_cntl__parameterized0                                            |   136|
|2317  |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized10                                                  |    60|
|2318  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized10                                                          |    57|
|2319  |                  I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized10                                                      |    57|
|2320  |                    CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f                                                                |    17|
|2321  |                    DYNSHREG_F_I                                                                        |dynshreg_f__parameterized10                                                          |    38|
|2322  |            I_RD_STATUS_CNTLR                                                                           |axi_datamover_rd_status_cntl                                                         |     7|
|2323  |            I_RESET                                                                                     |axi_datamover_reset                                                                  |     6|
|2324  |        I_RST_MODULE                                                                                    |axi_vdma_rst_module                                                                  |   158|
|2325  |          \GEN_RESET_FOR_MM2S.RESET_I                                                                   |axi_vdma_reset                                                                       |   155|
|2326  |            \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync                                                                             |    15|
|2327  |            \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized0                                                             |     5|
|2328  |            \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized0_485                                                         |     6|
|2329  |            \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync_486                                                                         |    15|
|2330  |            \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync_487                                                                         |    15|
|2331  |            \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized0_488                                                         |     5|
|2332  |            \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized0_489                                                         |     7|
|2333  |            \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync_490                                                                         |    15|
|2334  |            \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized0_491                                                         |     5|
|2335  |            \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized0_492                                                         |    12|
|2336  |    axi_interconnect_3                                                                                  |system_axi_interconnect_3_0                                                          |  1669|
|2337  |      xbar                                                                                              |system_xbar_3                                                                        |   795|
|2338  |        inst                                                                                            |axi_crossbar_v2_1_19_axi_crossbar__parameterized2                                    |   795|
|2339  |          \gen_samd.crossbar_samd                                                                       |axi_crossbar_v2_1_19_crossbar__parameterized0                                        |   774|
|2340  |            addr_arbiter_ar                                                                             |axi_crossbar_v2_1_19_addr_arbiter                                                    |   145|
|2341  |            addr_arbiter_aw                                                                             |axi_crossbar_v2_1_19_addr_arbiter_478                                                |    94|
|2342  |            \gen_decerr_slave.decerr_slave_inst                                                         |axi_crossbar_v2_1_19_decerr_slave__parameterized0                                    |    38|
|2343  |            \gen_master_slots[0].gen_mi_write.wdata_mux_w                                               |axi_crossbar_v2_1_19_wdata_mux                                                       |    96|
|2344  |              \gen_wmux.wmux_aw_fifo                                                                    |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0                              |    96|
|2345  |                \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0                                      |     3|
|2346  |            \gen_master_slots[0].reg_slice_mi                                                           |axi_register_slice_v2_1_18_axi_register_slice__parameterized1                        |   253|
|2347  |              \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized10_483                  |    10|
|2348  |              \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized11_484                  |   243|
|2349  |            \gen_master_slots[1].gen_mi_write.wdata_mux_w                                               |axi_crossbar_v2_1_19_wdata_mux__parameterized0                                       |    20|
|2350  |              \gen_wmux.wmux_aw_fifo                                                                    |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1                              |    20|
|2351  |                \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_17_ndeep_srl_482                                                  |     3|
|2352  |            \gen_master_slots[1].reg_slice_mi                                                           |axi_register_slice_v2_1_18_axi_register_slice__parameterized1_479                    |    19|
|2353  |              \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized10                      |     4|
|2354  |              \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized11                      |    15|
|2355  |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                           |axi_crossbar_v2_1_19_si_transactor__parameterized1                                   |    14|
|2356  |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                             |axi_crossbar_v2_1_19_splitter__parameterized0_480                                    |     7|
|2357  |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                             |axi_crossbar_v2_1_19_wdata_router                                                    |    26|
|2358  |              wrouter_aw_fifo                                                                           |axi_data_fifo_v2_1_17_axic_reg_srl_fifo                                              |    26|
|2359  |                \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_17_ndeep_srl                                                      |     3|
|2360  |            \gen_slave_slots[1].gen_si_read.si_transactor_ar                                            |axi_crossbar_v2_1_19_si_transactor__parameterized2                                   |    45|
|2361  |            splitter_aw_mi                                                                              |axi_crossbar_v2_1_19_splitter__parameterized0_481                                    |     4|
|2362  |      m00_couplers                                                                                      |m00_couplers_imp_1R2X753                                                             |   874|
|2363  |        auto_pc                                                                                         |system_auto_pc_3                                                                     |   874|
|2364  |          inst                                                                                          |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0                |   874|
|2365  |            \gen_axi4_axi3.axi3_conv_inst                                                               |axi_protocol_converter_v2_1_18_axi3_conv                                             |   874|
|2366  |              \USE_READ.USE_SPLIT_R.read_addr_inst                                                      |axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0                           |   360|
|2367  |                \USE_R_CHANNEL.cmd_queue                                                                |axi_data_fifo_v2_1_17_axic_fifo__parameterized0                                      |    94|
|2368  |                  inst                                                                                  |axi_data_fifo_v2_1_17_fifo_gen__parameterized0                                       |    94|
|2369  |                    fifo_gen_inst                                                                       |fifo_generator_v13_2_3__parameterized0                                               |    69|
|2370  |                      inst_fifo_gen                                                                     |fifo_generator_v13_2_3_synth__parameterized0                                         |    69|
|2371  |                        \gconvfifo.rf                                                                   |fifo_generator_v13_2_3_fifo_generator_top__parameterized0                            |    69|
|2372  |                          \grf.rf                                                                       |fifo_generator_v13_2_3_fifo_generator_ramfifo__parameterized0                        |    69|
|2373  |                            \gntv_or_sync_fifo.gl0.rd                                                   |fifo_generator_v13_2_3_rd_logic_471                                                  |    32|
|2374  |                              \gr1.gr1_int.rfwft                                                        |fifo_generator_v13_2_3_rd_fwft_475                                                   |    15|
|2375  |                              \grss.rsts                                                                |fifo_generator_v13_2_3_rd_status_flags_ss_476                                        |     2|
|2376  |                              rpntr                                                                     |fifo_generator_v13_2_3_rd_bin_cntr_477                                               |    15|
|2377  |                            \gntv_or_sync_fifo.gl0.wr                                                   |fifo_generator_v13_2_3_wr_logic_472                                                  |    28|
|2378  |                              \gwss.wsts                                                                |fifo_generator_v13_2_3_wr_status_flags_ss_473                                        |     5|
|2379  |                              wpntr                                                                     |fifo_generator_v13_2_3_wr_bin_cntr_474                                               |    23|
|2380  |                            \gntv_or_sync_fifo.mem                                                      |fifo_generator_v13_2_3_memory__parameterized0                                        |     4|
|2381  |                              \gdm.dm_gen.dm                                                            |fifo_generator_v13_2_3_dmem__parameterized0                                          |     3|
|2382  |                            rstblk                                                                      |fifo_generator_v13_2_3_reset_blk_ramfifo                                             |     5|
|2383  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst__9                                                                 |     2|
|2384  |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                                                    |axi_protocol_converter_v2_1_18_b_downsizer                                           |    20|
|2385  |              \USE_WRITE.write_addr_inst                                                                |axi_protocol_converter_v2_1_18_a_axi3_conv                                           |   468|
|2386  |                \USE_BURSTS.cmd_queue                                                                   |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__3                                           |    97|
|2387  |                  inst                                                                                  |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__3                                            |    97|
|2388  |                    fifo_gen_inst                                                                       |fifo_generator_v13_2_3__xdcDup__3                                                    |    77|
|2389  |                      inst_fifo_gen                                                                     |fifo_generator_v13_2_3_synth__xdcDup__3                                              |    77|
|2390  |                        \gconvfifo.rf                                                                   |fifo_generator_v13_2_3_fifo_generator_top__xdcDup__3                                 |    77|
|2391  |                          \grf.rf                                                                       |fifo_generator_v13_2_3_fifo_generator_ramfifo__xdcDup__3                             |    77|
|2392  |                            \gntv_or_sync_fifo.gl0.rd                                                   |fifo_generator_v13_2_3_rd_logic_462                                                  |    32|
|2393  |                              \gr1.gr1_int.rfwft                                                        |fifo_generator_v13_2_3_rd_fwft_468                                                   |    15|
|2394  |                              \grss.rsts                                                                |fifo_generator_v13_2_3_rd_status_flags_ss_469                                        |     2|
|2395  |                              rpntr                                                                     |fifo_generator_v13_2_3_rd_bin_cntr_470                                               |    15|
|2396  |                            \gntv_or_sync_fifo.gl0.wr                                                   |fifo_generator_v13_2_3_wr_logic_463                                                  |    28|
|2397  |                              \gwss.wsts                                                                |fifo_generator_v13_2_3_wr_status_flags_ss_466                                        |     5|
|2398  |                              wpntr                                                                     |fifo_generator_v13_2_3_wr_bin_cntr_467                                               |    23|
|2399  |                            \gntv_or_sync_fifo.mem                                                      |fifo_generator_v13_2_3_memory_464                                                    |    11|
|2400  |                              \gdm.dm_gen.dm                                                            |fifo_generator_v13_2_3_dmem_465                                                      |     6|
|2401  |                            rstblk                                                                      |fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__4                                  |     6|
|2402  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst                                                                    |     2|
|2403  |                \USE_B_CHANNEL.cmd_b_queue                                                              |axi_data_fifo_v2_1_17_axic_fifo                                                      |    99|
|2404  |                  inst                                                                                  |axi_data_fifo_v2_1_17_fifo_gen                                                       |    99|
|2405  |                    fifo_gen_inst                                                                       |fifo_generator_v13_2_3                                                               |    77|
|2406  |                      inst_fifo_gen                                                                     |fifo_generator_v13_2_3_synth                                                         |    77|
|2407  |                        \gconvfifo.rf                                                                   |fifo_generator_v13_2_3_fifo_generator_top                                            |    77|
|2408  |                          \grf.rf                                                                       |fifo_generator_v13_2_3_fifo_generator_ramfifo                                        |    77|
|2409  |                            \gntv_or_sync_fifo.gl0.rd                                                   |fifo_generator_v13_2_3_rd_logic                                                      |    32|
|2410  |                              \gr1.gr1_int.rfwft                                                        |fifo_generator_v13_2_3_rd_fwft                                                       |    15|
|2411  |                              \grss.rsts                                                                |fifo_generator_v13_2_3_rd_status_flags_ss                                            |     2|
|2412  |                              rpntr                                                                     |fifo_generator_v13_2_3_rd_bin_cntr                                                   |    15|
|2413  |                            \gntv_or_sync_fifo.gl0.wr                                                   |fifo_generator_v13_2_3_wr_logic                                                      |    28|
|2414  |                              \gwss.wsts                                                                |fifo_generator_v13_2_3_wr_status_flags_ss                                            |     5|
|2415  |                              wpntr                                                                     |fifo_generator_v13_2_3_wr_bin_cntr                                                   |    23|
|2416  |                            \gntv_or_sync_fifo.mem                                                      |fifo_generator_v13_2_3_memory                                                        |    11|
|2417  |                              \gdm.dm_gen.dm                                                            |fifo_generator_v13_2_3_dmem                                                          |     6|
|2418  |                            rstblk                                                                      |fifo_generator_v13_2_3_reset_blk_ramfifo__xdcDup__5                                  |     6|
|2419  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst__10                                                                |     2|
|2420  |              \USE_WRITE.write_data_inst                                                                |axi_protocol_converter_v2_1_18_w_axi3_conv                                           |    26|
|2421  |    axi_interconnect_2                                                                                  |system_axi_interconnect_2_0                                                          |  1415|
|2422  |      xbar                                                                                              |system_xbar_2                                                                        |   279|
|2423  |        inst                                                                                            |axi_crossbar_v2_1_19_axi_crossbar__parameterized1                                    |   279|
|2424  |          \gen_sasd.crossbar_sasd_0                                                                     |axi_crossbar_v2_1_19_crossbar_sasd__parameterized0                                   |   279|
|2425  |            addr_arbiter_inst                                                                           |axi_crossbar_v2_1_19_addr_arbiter_sasd_457                                           |   117|
|2426  |            \gen_decerr.decerr_slave_inst                                                               |axi_crossbar_v2_1_19_decerr_slave_458                                                |    13|
|2427  |            reg_slice_r                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized7_459                   |   129|
|2428  |            splitter_ar                                                                                 |axi_crossbar_v2_1_19_splitter__parameterized0_460                                    |     4|
|2429  |            splitter_aw                                                                                 |axi_crossbar_v2_1_19_splitter_461                                                    |     8|
|2430  |      s00_couplers                                                                                      |s00_couplers_imp_1DAVNAO                                                             |  1136|
|2431  |        auto_pc                                                                                         |system_auto_pc_2                                                                     |  1136|
|2432  |          inst                                                                                          |axi_protocol_converter_v2_1_18_axi_protocol_converter_434                            |  1136|
|2433  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                       |axi_protocol_converter_v2_1_18_b2s_435                                               |  1136|
|2434  |              \RD.ar_channel_0                                                                          |axi_protocol_converter_v2_1_18_b2s_ar_channel_436                                    |   177|
|2435  |                ar_cmd_fsm_0                                                                            |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm_453                                    |    32|
|2436  |                cmd_translator_0                                                                        |axi_protocol_converter_v2_1_18_b2s_cmd_translator_454                                |   133|
|2437  |                  incr_cmd_0                                                                            |axi_protocol_converter_v2_1_18_b2s_incr_cmd_455                                      |    67|
|2438  |                  wrap_cmd_0                                                                            |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_456                                      |    61|
|2439  |              \RD.r_channel_0                                                                           |axi_protocol_converter_v2_1_18_b2s_r_channel_437                                     |    92|
|2440  |                rd_data_fifo_0                                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1_451                   |    50|
|2441  |                transaction_fifo_0                                                                      |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2_452                   |    28|
|2442  |              SI_REG                                                                                    |axi_register_slice_v2_1_18_axi_register_slice_438                                    |   632|
|2443  |                \ar.ar_pipe                                                                             |axi_register_slice_v2_1_18_axic_register_slice_447                                   |   217|
|2444  |                \aw.aw_pipe                                                                             |axi_register_slice_v2_1_18_axic_register_slice_448                                   |   221|
|2445  |                \b.b_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized1_449                   |    48|
|2446  |                \r.r_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_450                   |   146|
|2447  |              \WR.aw_channel_0                                                                          |axi_protocol_converter_v2_1_18_b2s_aw_channel_439                                    |   173|
|2448  |                aw_cmd_fsm_0                                                                            |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm_443                                    |    16|
|2449  |                cmd_translator_0                                                                        |axi_protocol_converter_v2_1_18_b2s_cmd_translator_444                                |   141|
|2450  |                  incr_cmd_0                                                                            |axi_protocol_converter_v2_1_18_b2s_incr_cmd_445                                      |    64|
|2451  |                  wrap_cmd_0                                                                            |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_446                                      |    73|
|2452  |              \WR.b_channel_0                                                                           |axi_protocol_converter_v2_1_18_b2s_b_channel_440                                     |    60|
|2453  |                bid_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo_441                                   |    26|
|2454  |                bresp_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0_442                   |    10|
|2455  |    axi_interconnect_0                                                                                  |system_axi_interconnect_0_0                                                          |  1416|
|2456  |      xbar                                                                                              |system_xbar_1                                                                        |   280|
|2457  |        inst                                                                                            |axi_crossbar_v2_1_19_axi_crossbar                                                    |   280|
|2458  |          \gen_sasd.crossbar_sasd_0                                                                     |axi_crossbar_v2_1_19_crossbar_sasd                                                   |   280|
|2459  |            addr_arbiter_inst                                                                           |axi_crossbar_v2_1_19_addr_arbiter_sasd                                               |   118|
|2460  |            \gen_decerr.decerr_slave_inst                                                               |axi_crossbar_v2_1_19_decerr_slave                                                    |    13|
|2461  |            reg_slice_r                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized7                       |   129|
|2462  |            splitter_ar                                                                                 |axi_crossbar_v2_1_19_splitter__parameterized0                                        |     4|
|2463  |            splitter_aw                                                                                 |axi_crossbar_v2_1_19_splitter                                                        |     8|
|2464  |      s00_couplers                                                                                      |s00_couplers_imp_Y9JEWS                                                              |  1136|
|2465  |        auto_pc                                                                                         |system_auto_pc_0                                                                     |  1136|
|2466  |          inst                                                                                          |axi_protocol_converter_v2_1_18_axi_protocol_converter                                |  1136|
|2467  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                       |axi_protocol_converter_v2_1_18_b2s                                                   |  1136|
|2468  |              \RD.ar_channel_0                                                                          |axi_protocol_converter_v2_1_18_b2s_ar_channel                                        |   177|
|2469  |                ar_cmd_fsm_0                                                                            |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                                        |    32|
|2470  |                cmd_translator_0                                                                        |axi_protocol_converter_v2_1_18_b2s_cmd_translator_431                                |   133|
|2471  |                  incr_cmd_0                                                                            |axi_protocol_converter_v2_1_18_b2s_incr_cmd_432                                      |    67|
|2472  |                  wrap_cmd_0                                                                            |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_433                                      |    61|
|2473  |              \RD.r_channel_0                                                                           |axi_protocol_converter_v2_1_18_b2s_r_channel                                         |    92|
|2474  |                rd_data_fifo_0                                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1                       |    50|
|2475  |                transaction_fifo_0                                                                      |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2                       |    28|
|2476  |              SI_REG                                                                                    |axi_register_slice_v2_1_18_axi_register_slice                                        |   632|
|2477  |                \ar.ar_pipe                                                                             |axi_register_slice_v2_1_18_axic_register_slice                                       |   217|
|2478  |                \aw.aw_pipe                                                                             |axi_register_slice_v2_1_18_axic_register_slice_430                                   |   221|
|2479  |                \b.b_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized1                       |    48|
|2480  |                \r.r_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized2                       |   146|
|2481  |              \WR.aw_channel_0                                                                          |axi_protocol_converter_v2_1_18_b2s_aw_channel                                        |   173|
|2482  |                aw_cmd_fsm_0                                                                            |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                                        |    16|
|2483  |                cmd_translator_0                                                                        |axi_protocol_converter_v2_1_18_b2s_cmd_translator                                    |   141|
|2484  |                  incr_cmd_0                                                                            |axi_protocol_converter_v2_1_18_b2s_incr_cmd                                          |    64|
|2485  |                  wrap_cmd_0                                                                            |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                                          |    73|
|2486  |              \WR.b_channel_0                                                                           |axi_protocol_converter_v2_1_18_b2s_b_channel                                         |    60|
|2487  |                bid_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo                                       |    26|
|2488  |                bresp_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0                       |    10|
|2489  |    xlconstant_0                                                                                        |system_xlconstant_0_0                                                                |     0|
|2490  |    v_vid_in_axi4s_0                                                                                    |system_v_vid_in_axi4s_0_0                                                            |   794|
|2491  |      inst                                                                                              |v_vid_in_axi4s_v4_0_9__xdcDup__1                                                     |   794|
|2492  |        CDC_SINGLE_REMAP_OVERFLOW_INST                                                                  |v_vid_in_axi4s_v4_0_9_cdc_single__xdcDup__2                                          |     4|
|2493  |          xpm_cdc_single_inst                                                                           |xpm_cdc_single__8                                                                    |     4|
|2494  |        CDC_SINGLE_RESET_PULSE_INST                                                                     |v_vid_in_axi4s_v4_0_9_cdc_single__xdcDup__1                                          |     4|
|2495  |          xpm_cdc_single_inst                                                                           |xpm_cdc_single__9                                                                    |     4|
|2496  |        COUPLER_INST                                                                                    |v_vid_in_axi4s_v4_0_9_coupler__xdcDup__1                                             |   673|
|2497  |          \generate_async_fifo.FIFO_INST                                                                |v_vid_in_axi4s_v4_0_9_fifo_async__xdcDup__1                                          |   672|
|2498  |            XPM_FIFO_ASYNC_INST                                                                         |xpm_fifo_async__xdcDup__2                                                            |   652|
|2499  |              \gnuram_async_fifo.xpm_fifo_base_inst                                                     |xpm_fifo_base__parameterized5__xdcDup__2                                             |   652|
|2500  |                \gen_sdpram.xpm_memory_base_inst                                                        |xpm_memory_base__parameterized5__4                                                   |     1|
|2501  |                \gen_cdc_pntr.wr_pntr_cdc_inst                                                          |xpm_cdc_gray__8                                                                      |    68|
|2502  |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                       |xpm_cdc_gray__parameterized0__4                                                      |    97|
|2503  |                \gen_cdc_pntr.rd_pntr_cdc_inst                                                          |xpm_cdc_gray__9                                                                      |    68|
|2504  |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                       |xpm_cdc_gray__parameterized1__4                                                      |    75|
|2505  |                \gen_cdc_pntr.rpw_gray_reg                                                              |xpm_fifo_reg_vec_420                                                                 |    19|
|2506  |                \gen_cdc_pntr.rpw_gray_reg_dc                                                           |xpm_fifo_reg_vec__parameterized0                                                     |    11|
|2507  |                \gen_cdc_pntr.wpr_gray_reg                                                              |xpm_fifo_reg_vec_421                                                                 |    22|
|2508  |                \gen_cdc_pntr.wpr_gray_reg_dc                                                           |xpm_fifo_reg_vec__parameterized0_422                                                 |    22|
|2509  |                \gen_fwft.rdpp1_inst                                                                    |xpm_counter_updn_423                                                                 |     8|
|2510  |                rdp_inst                                                                                |xpm_counter_updn__parameterized5_424                                                 |    49|
|2511  |                rdpp1_inst                                                                              |xpm_counter_updn__parameterized6_425                                                 |    24|
|2512  |                rst_d1_inst                                                                             |xpm_fifo_reg_bit_426                                                                 |     3|
|2513  |                wrp_inst                                                                                |xpm_counter_updn__parameterized5_427                                                 |    28|
|2514  |                wrpp1_inst                                                                              |xpm_counter_updn__parameterized6_428                                                 |    36|
|2515  |                wrpp2_inst                                                                              |xpm_counter_updn__parameterized4_429                                                 |    23|
|2516  |                xpm_fifo_rst_inst                                                                       |xpm_fifo_rst__parameterized0__xdcDup__2                                              |    40|
|2517  |                  \gen_rst_ic.wrst_rd_inst                                                              |xpm_cdc_sync_rst__8                                                                  |     4|
|2518  |                  \gen_rst_ic.rrst_wr_inst                                                              |xpm_cdc_sync_rst__9                                                                  |     4|
|2519  |        FORMATTER_INST                                                                                  |v_vid_in_axi4s_v4_0_9_formatter_419                                                  |    93|
|2520  |    v_tc_0                                                                                              |system_v_tc_0_0                                                                      |   386|
|2521  |      U0                                                                                                |v_tc                                                                                 |   386|
|2522  |        U_VIDEO_CTRL                                                                                    |video_ctrl                                                                           |     0|
|2523  |        U_TC_TOP                                                                                        |tc_top                                                                               |   384|
|2524  |          \GEN_GENERATOR.U_TC_GEN                                                                       |tc_generator                                                                         |   357|
|2525  |    system_ila_3                                                                                        |system_system_ila_3_0                                                                |  1750|
|2526  |      inst                                                                                              |bd_d548                                                                              |  1750|
|2527  |        ila_lib                                                                                         |bd_d548_ila_lib_0                                                                    |  1750|
|2528  |          inst                                                                                          |ila_v6_2_8_ila__parameterized1                                                       |  1750|
|2529  |            ila_core_inst                                                                               |ila_v6_2_8_ila_core__parameterized1                                                  |  1743|
|2530  |              ila_trace_memory_inst                                                                     |ila_v6_2_8_ila_trace_memory__parameterized1                                          |     1|
|2531  |                \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |blk_mem_gen_v8_3_6__parameterized2                                                   |     1|
|2532  |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth__parameterized2                                             |     1|
|2533  |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized2                                   |     1|
|2534  |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized2                          |     1|
|2535  |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16                           |     1|
|2536  |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16                         |     1|
|2537  |              u_ila_cap_ctrl                                                                            |ila_v6_2_8_ila_cap_ctrl_legacy_333                                                   |   277|
|2538  |                U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0_391                                             |     5|
|2539  |                U_NS0                                                                                   |ltlib_v1_0_0_cfglut7_392                                                             |     6|
|2540  |                U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_393                                                             |     6|
|2541  |                u_cap_addrgen                                                                           |ila_v6_2_8_ila_cap_addrgen_394                                                       |   255|
|2542  |                  U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6_395                                                             |     3|
|2543  |                  u_cap_sample_counter                                                                  |ila_v6_2_8_ila_cap_sample_counter_396                                                |    61|
|2544  |                    U_SCE                                                                               |ltlib_v1_0_0_cfglut4_411                                                             |     1|
|2545  |                    U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_412                                                             |     1|
|2546  |                    U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_413                                                             |     5|
|2547  |                    u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_414                                                       |    22|
|2548  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_415                                                  |    22|
|2549  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_416                                           |    12|
|2550  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_417                                     |     5|
|2551  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_418                                     |     5|
|2552  |                  u_cap_window_counter                                                                  |ila_v6_2_8_ila_cap_window_counter_397                                                |    60|
|2553  |                    U_WCE                                                                               |ltlib_v1_0_0_cfglut4_398                                                             |     1|
|2554  |                    U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5_399                                                             |     1|
|2555  |                    U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_400                                                             |     1|
|2556  |                    u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay_401                                                       |    12|
|2557  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_407                                                  |    12|
|2558  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_408                                           |    12|
|2559  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_409                                     |     5|
|2560  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_410                                     |     5|
|2561  |                    u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_402                                                       |    22|
|2562  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_403                                                  |    22|
|2563  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_404                                           |    12|
|2564  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_405                                     |     5|
|2565  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_406                                     |     5|
|2566  |              u_ila_regs                                                                                |ila_v6_2_8_ila_register__parameterized1                                              |  1273|
|2567  |                U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs__4                                                                |   302|
|2568  |                reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized498__4                                                |    16|
|2569  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_390                                                            |    16|
|2570  |                \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s_347                                                             |    75|
|2571  |                \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized227_348                                           |    77|
|2572  |                reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized480_349                                               |    17|
|2573  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_389                                                             |    17|
|2574  |                reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized481_350                                               |    18|
|2575  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_388                                                             |    18|
|2576  |                reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized482_351                                               |    32|
|2577  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_387                                                             |    32|
|2578  |                reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized483_352                                               |    18|
|2579  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_386                                                             |    18|
|2580  |                reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized484_353                                               |    37|
|2581  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_385                                                             |    37|
|2582  |                reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized485_354                                               |    17|
|2583  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_384                                             |    17|
|2584  |                reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized465_355                                               |    27|
|2585  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_383                                                             |    27|
|2586  |                reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized466_356                                               |    30|
|2587  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized0_382                                             |    30|
|2588  |                reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized467_357                                               |     5|
|2589  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_381                                                            |     5|
|2590  |                reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized486_358                                               |    20|
|2591  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_380                                             |    20|
|2592  |                reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized487_359                                               |    63|
|2593  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_379                                                             |    63|
|2594  |                reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized488_360                                               |    17|
|2595  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_378                                             |    17|
|2596  |                reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized489_361                                               |    17|
|2597  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_377                                                             |    17|
|2598  |                reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized490_362                                               |    17|
|2599  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_376                                                             |    17|
|2600  |                reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized491_363                                               |    17|
|2601  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_375                                                             |    17|
|2602  |                reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized493_364                                               |     3|
|2603  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_374                                                            |     3|
|2604  |                reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized495_365                                               |     6|
|2605  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_373                                                            |     6|
|2606  |                reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized468_366                                               |    19|
|2607  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_372                                                            |    19|
|2608  |                reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized228_367                                           |    88|
|2609  |                reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream_368                                                          |    24|
|2610  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_371                                                             |    24|
|2611  |                reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized0_369                                          |    12|
|2612  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_370                                                            |    12|
|2613  |              u_ila_reset_ctrl                                                                          |ila_v6_2_8_ila_reset_ctrl_334                                                        |    46|
|2614  |                arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection_341                                               |     5|
|2615  |                \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer_342                                                     |     7|
|2616  |                \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_343                                                     |     6|
|2617  |                \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_344                                                     |     7|
|2618  |                \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_345                                                     |     6|
|2619  |                halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_346                                               |     6|
|2620  |              u_trig                                                                                    |ila_v6_2_8_ila_trigger__parameterized1                                               |    31|
|2621  |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match__parameterized9_335                                               |    11|
|2622  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA__parameterized9_338                                          |     9|
|2623  |                    DUT                                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_339                                           |     8|
|2624  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_340                                     |     6|
|2625  |                U_TM                                                                                    |ila_v6_2_8_ila_trig_match__parameterized1                                            |    19|
|2626  |                  \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized10                                                  |    19|
|2627  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized10                                             |    18|
|2628  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_336                                           |     8|
|2629  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_337                                     |     6|
|2630  |              xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd__parameterized1                                           |    57|
|2631  |    system_ila_1                                                                                        |system_system_ila_1_0                                                                |  1902|
|2632  |      inst                                                                                              |bd_15e9                                                                              |  1902|
|2633  |        ila_lib                                                                                         |bd_15e9_ila_lib_0                                                                    |  1902|
|2634  |          inst                                                                                          |ila_v6_2_8_ila__parameterized0__2                                                    |  1902|
|2635  |            ila_core_inst                                                                               |ila_v6_2_8_ila_core__parameterized0_231                                              |  1895|
|2636  |              ila_trace_memory_inst                                                                     |ila_v6_2_8_ila_trace_memory__parameterized0_232                                      |     1|
|2637  |                \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |blk_mem_gen_v8_3_6__parameterized1_327                                               |     1|
|2638  |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth__parameterized1_328                                         |     1|
|2639  |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized1_329                               |     1|
|2640  |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1_330                      |     1|
|2641  |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15_331                       |     1|
|2642  |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15_332                     |     1|
|2643  |              u_ila_cap_ctrl                                                                            |ila_v6_2_8_ila_cap_ctrl_legacy_233                                                   |   277|
|2644  |                U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0_299                                             |     5|
|2645  |                U_NS0                                                                                   |ltlib_v1_0_0_cfglut7_300                                                             |     6|
|2646  |                U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_301                                                             |     6|
|2647  |                u_cap_addrgen                                                                           |ila_v6_2_8_ila_cap_addrgen_302                                                       |   255|
|2648  |                  U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6_303                                                             |     3|
|2649  |                  u_cap_sample_counter                                                                  |ila_v6_2_8_ila_cap_sample_counter_304                                                |    61|
|2650  |                    U_SCE                                                                               |ltlib_v1_0_0_cfglut4_319                                                             |     1|
|2651  |                    U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_320                                                             |     1|
|2652  |                    U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_321                                                             |     5|
|2653  |                    u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_322                                                       |    22|
|2654  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_323                                                  |    22|
|2655  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_324                                           |    12|
|2656  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_325                                     |     5|
|2657  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_326                                     |     5|
|2658  |                  u_cap_window_counter                                                                  |ila_v6_2_8_ila_cap_window_counter_305                                                |    60|
|2659  |                    U_WCE                                                                               |ltlib_v1_0_0_cfglut4_306                                                             |     1|
|2660  |                    U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5_307                                                             |     1|
|2661  |                    U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_308                                                             |     1|
|2662  |                    u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay_309                                                       |    12|
|2663  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_315                                                  |    12|
|2664  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_316                                           |    12|
|2665  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_317                                     |     5|
|2666  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_318                                     |     5|
|2667  |                    u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_310                                                       |    22|
|2668  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_311                                                  |    22|
|2669  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_312                                           |    12|
|2670  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_313                                     |     5|
|2671  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_314                                     |     5|
|2672  |              u_ila_regs                                                                                |ila_v6_2_8_ila_register__parameterized0_234                                          |  1285|
|2673  |                U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs__3                                                                |   302|
|2674  |                reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized498__3                                                |    16|
|2675  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_298                                                            |    16|
|2676  |                \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s_255                                                             |    75|
|2677  |                \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized227_256                                           |    77|
|2678  |                reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized480_257                                               |    17|
|2679  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_297                                                             |    17|
|2680  |                reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized481_258                                               |    18|
|2681  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_296                                                             |    18|
|2682  |                reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized482_259                                               |    33|
|2683  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_295                                                             |    33|
|2684  |                reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized483_260                                               |    22|
|2685  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_294                                                             |    22|
|2686  |                reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized484_261                                               |    35|
|2687  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_293                                                             |    35|
|2688  |                reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized485_262                                               |    17|
|2689  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_292                                             |    17|
|2690  |                reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized465_263                                               |    26|
|2691  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_291                                                             |    26|
|2692  |                reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized466_264                                               |    30|
|2693  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized0_290                                             |    30|
|2694  |                reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized467_265                                               |     5|
|2695  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_289                                                            |     5|
|2696  |                reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized486_266                                               |    20|
|2697  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_288                                             |    20|
|2698  |                reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized487_267                                               |    63|
|2699  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_287                                                             |    63|
|2700  |                reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized488_268                                               |    17|
|2701  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_286                                             |    17|
|2702  |                reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized489_269                                               |    17|
|2703  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_285                                                             |    17|
|2704  |                reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized490_270                                               |    17|
|2705  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_284                                                             |    17|
|2706  |                reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized491_271                                               |    17|
|2707  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_283                                                             |    17|
|2708  |                reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized493_272                                               |     3|
|2709  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_282                                                            |     3|
|2710  |                reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized495_273                                               |     6|
|2711  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_281                                                            |     6|
|2712  |                reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized468_274                                               |    17|
|2713  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_280                                                            |    17|
|2714  |                reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized228_275                                           |    93|
|2715  |                reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream_276                                                          |    31|
|2716  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_279                                                             |    31|
|2717  |                reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized0_277                                          |    16|
|2718  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_278                                                            |    16|
|2719  |              u_ila_reset_ctrl                                                                          |ila_v6_2_8_ila_reset_ctrl_235                                                        |    46|
|2720  |                arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection_249                                               |     5|
|2721  |                \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer_250                                                     |     7|
|2722  |                \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_251                                                     |     6|
|2723  |                \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_252                                                     |     7|
|2724  |                \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_253                                                     |     6|
|2725  |                halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_254                                               |     6|
|2726  |              u_trig                                                                                    |ila_v6_2_8_ila_trigger__parameterized0_236                                           |    79|
|2727  |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match__parameterized9_238                                               |    11|
|2728  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA__parameterized9_246                                          |     9|
|2729  |                    DUT                                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_247                                           |     8|
|2730  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_248                                     |     6|
|2731  |                U_TM                                                                                    |ila_v6_2_8_ila_trig_match__parameterized0_239                                        |    67|
|2732  |                  \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized0_240                                               |    67|
|2733  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0_241                                          |    66|
|2734  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0_242                                           |    18|
|2735  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_243                                                     |     5|
|2736  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_244                                                     |     5|
|2737  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_245                                     |     6|
|2738  |              xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd__parameterized0_237                                       |   100|
|2739  |    proc_sys_reset_0                                                                                    |system_proc_sys_reset_0_0                                                            |    66|
|2740  |      U0                                                                                                |proc_sys_reset                                                                       |    66|
|2741  |        EXT_LPF                                                                                         |lpf                                                                                  |    23|
|2742  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                    |cdc_sync__parameterized3                                                             |     6|
|2743  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                    |cdc_sync__parameterized3_230                                                         |     6|
|2744  |        SEQ                                                                                             |sequence_psr                                                                         |    38|
|2745  |          SEQ_COUNTER                                                                                   |upcnt_n                                                                              |    13|
|2746  |    axis_subset_converter_0                                                                             |system_axis_subset_converter_0_0                                                     |     0|
|2747  |    OV5640_Sensor_0                                                                                     |system_OV5640_Sensor_0_0                                                             |   131|
|2748  |      inst                                                                                              |OV5640_Sensor_227                                                                    |   131|
|2749  |        cmos_decoder_u0                                                                                 |cmos_decoder_228                                                                     |    88|
|2750  |        nolabel_line72                                                                                  |counter_reset_229                                                                    |    33|
|2751  |    xlconstant_1                                                                                        |system_xlconstant_1_0                                                                |     0|
|2752  |    v_vid_in_axi4s_1                                                                                    |system_v_vid_in_axi4s_1_0                                                            |   660|
|2753  |      inst                                                                                              |v_vid_in_axi4s_v4_0_9                                                                |   660|
|2754  |        CDC_SINGLE_REMAP_OVERFLOW_INST                                                                  |v_vid_in_axi4s_v4_0_9_cdc_single                                                     |     4|
|2755  |          xpm_cdc_single_inst                                                                           |xpm_cdc_single__10                                                                   |     4|
|2756  |        CDC_SINGLE_RESET_PULSE_INST                                                                     |v_vid_in_axi4s_v4_0_9_cdc_single__xdcDup__3                                          |     4|
|2757  |          xpm_cdc_single_inst                                                                           |xpm_cdc_single                                                                       |     4|
|2758  |        COUPLER_INST                                                                                    |v_vid_in_axi4s_v4_0_9_coupler                                                        |   539|
|2759  |          \generate_async_fifo.FIFO_INST                                                                |v_vid_in_axi4s_v4_0_9_fifo_async                                                     |   538|
|2760  |            XPM_FIFO_ASYNC_INST                                                                         |xpm_fifo_async                                                                       |   538|
|2761  |              \gnuram_async_fifo.xpm_fifo_base_inst                                                     |xpm_fifo_base__parameterized5                                                        |   518|
|2762  |                \gen_sdpram.xpm_memory_base_inst                                                        |xpm_memory_base__parameterized5                                                      |     1|
|2763  |                \gen_cdc_pntr.wr_pntr_cdc_inst                                                          |xpm_cdc_gray__10                                                                     |    68|
|2764  |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                       |xpm_cdc_gray__parameterized0                                                         |    97|
|2765  |                \gen_cdc_pntr.rd_pntr_cdc_inst                                                          |xpm_cdc_gray                                                                         |    68|
|2766  |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                       |xpm_cdc_gray__parameterized1                                                         |    75|
|2767  |                \gen_cdc_pntr.rpw_gray_reg                                                              |xpm_fifo_reg_vec                                                                     |    19|
|2768  |                \gen_cdc_pntr.wpr_gray_reg                                                              |xpm_fifo_reg_vec_224                                                                 |    19|
|2769  |                \gen_fwft.rdpp1_inst                                                                    |xpm_counter_updn                                                                     |     5|
|2770  |                rdp_inst                                                                                |xpm_counter_updn__parameterized5                                                     |    30|
|2771  |                rdpp1_inst                                                                              |xpm_counter_updn__parameterized6                                                     |    24|
|2772  |                rst_d1_inst                                                                             |xpm_fifo_reg_bit                                                                     |     2|
|2773  |                wrp_inst                                                                                |xpm_counter_updn__parameterized5_225                                                 |    14|
|2774  |                wrpp1_inst                                                                              |xpm_counter_updn__parameterized6_226                                                 |    23|
|2775  |                wrpp2_inst                                                                              |xpm_counter_updn__parameterized4                                                     |    23|
|2776  |                xpm_fifo_rst_inst                                                                       |xpm_fifo_rst__parameterized0                                                         |    39|
|2777  |                  \gen_rst_ic.wrst_rd_inst                                                              |xpm_cdc_sync_rst__10                                                                 |     4|
|2778  |                  \gen_rst_ic.rrst_wr_inst                                                              |xpm_cdc_sync_rst                                                                     |     4|
|2779  |        FORMATTER_INST                                                                                  |v_vid_in_axi4s_v4_0_9_formatter                                                      |    93|
|2780  |    util_vector_logic_2                                                                                 |system_util_vector_logic_2_0                                                         |     1|
|2781  |    util_vector_logic_1                                                                                 |system_util_vector_logic_1_0                                                         |     1|
|2782  |    util_vector_logic_0                                                                                 |system_util_vector_logic_0_0                                                         |     1|
|2783  |    system_ila_6                                                                                        |system_system_ila_6_0                                                                |  1717|
|2784  |      inst                                                                                              |bd_d458                                                                              |  1717|
|2785  |        ila_lib                                                                                         |bd_d458_ila_lib_0                                                                    |  1717|
|2786  |          inst                                                                                          |ila_v6_2_8_ila__parameterized2                                                       |  1717|
|2787  |            ila_core_inst                                                                               |ila_v6_2_8_ila_core__parameterized2_124                                              |  1710|
|2788  |              ila_trace_memory_inst                                                                     |ila_v6_2_8_ila_trace_memory__parameterized2_125                                      |     1|
|2789  |                \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |blk_mem_gen_v8_3_6__parameterized3_218                                               |     1|
|2790  |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth__parameterized3_219                                         |     1|
|2791  |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized3_220                               |     1|
|2792  |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized3_221                      |     1|
|2793  |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17_222                       |     1|
|2794  |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17_223                     |     1|
|2795  |              u_ila_cap_ctrl                                                                            |ila_v6_2_8_ila_cap_ctrl_legacy_126                                                   |   277|
|2796  |                U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0_190                                             |     5|
|2797  |                U_NS0                                                                                   |ltlib_v1_0_0_cfglut7_191                                                             |     6|
|2798  |                U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_192                                                             |     6|
|2799  |                u_cap_addrgen                                                                           |ila_v6_2_8_ila_cap_addrgen_193                                                       |   255|
|2800  |                  U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6_194                                                             |     3|
|2801  |                  u_cap_sample_counter                                                                  |ila_v6_2_8_ila_cap_sample_counter_195                                                |    61|
|2802  |                    U_SCE                                                                               |ltlib_v1_0_0_cfglut4_210                                                             |     1|
|2803  |                    U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_211                                                             |     1|
|2804  |                    U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_212                                                             |     5|
|2805  |                    u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_213                                                       |    22|
|2806  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_214                                                  |    22|
|2807  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_215                                           |    12|
|2808  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_216                                     |     5|
|2809  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_217                                     |     5|
|2810  |                  u_cap_window_counter                                                                  |ila_v6_2_8_ila_cap_window_counter_196                                                |    60|
|2811  |                    U_WCE                                                                               |ltlib_v1_0_0_cfglut4_197                                                             |     1|
|2812  |                    U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5_198                                                             |     1|
|2813  |                    U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_199                                                             |     1|
|2814  |                    u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay_200                                                       |    12|
|2815  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_206                                                  |    12|
|2816  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_207                                           |    12|
|2817  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_208                                     |     5|
|2818  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_209                                     |     5|
|2819  |                    u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_201                                                       |    22|
|2820  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_202                                                  |    22|
|2821  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_203                                           |    12|
|2822  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_204                                     |     5|
|2823  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_205                                     |     5|
|2824  |              u_ila_regs                                                                                |ila_v6_2_8_ila_register__parameterized2_127                                          |  1262|
|2825  |                U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs                                                                   |   302|
|2826  |                reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized498                                                   |    16|
|2827  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_189                                                            |    16|
|2828  |                \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s_146                                                             |    75|
|2829  |                \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized227_147                                           |    77|
|2830  |                reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized480_148                                               |    17|
|2831  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_188                                                             |    17|
|2832  |                reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized481_149                                               |    18|
|2833  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_187                                                             |    18|
|2834  |                reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized482_150                                               |    32|
|2835  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_186                                                             |    32|
|2836  |                reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized483_151                                               |    18|
|2837  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_185                                                             |    18|
|2838  |                reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized484_152                                               |    37|
|2839  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_184                                                             |    37|
|2840  |                reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized485_153                                               |    17|
|2841  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_183                                             |    17|
|2842  |                reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized465_154                                               |    26|
|2843  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_182                                                             |    26|
|2844  |                reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized466_155                                               |    31|
|2845  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized0_181                                             |    31|
|2846  |                reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized467_156                                               |     5|
|2847  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_180                                                            |     5|
|2848  |                reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized486_157                                               |    20|
|2849  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_179                                             |    20|
|2850  |                reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized487_158                                               |    64|
|2851  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_178                                                             |    64|
|2852  |                reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized488_159                                               |    17|
|2853  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_177                                             |    17|
|2854  |                reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized489_160                                               |    17|
|2855  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_176                                                             |    17|
|2856  |                reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized490_161                                               |    17|
|2857  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_175                                                             |    17|
|2858  |                reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized491_162                                               |    17|
|2859  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_174                                                             |    17|
|2860  |                reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized493_163                                               |     3|
|2861  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_173                                                            |     3|
|2862  |                reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized495_164                                               |     6|
|2863  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_172                                                            |     6|
|2864  |                reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized468_165                                               |    17|
|2865  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_171                                                            |    17|
|2866  |                reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized228_166                                           |    90|
|2867  |                reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream_167                                                          |    24|
|2868  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_170                                                             |    24|
|2869  |                reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized0_168                                          |     3|
|2870  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_169                                                            |     3|
|2871  |              u_ila_reset_ctrl                                                                          |ila_v6_2_8_ila_reset_ctrl_128                                                        |    46|
|2872  |                arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection_140                                               |     5|
|2873  |                \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer_141                                                     |     7|
|2874  |                \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_142                                                     |     6|
|2875  |                \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_143                                                     |     7|
|2876  |                \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_144                                                     |     6|
|2877  |                halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_145                                               |     6|
|2878  |              u_trig                                                                                    |ila_v6_2_8_ila_trigger__parameterized2_129                                           |    24|
|2879  |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match__parameterized9_131                                               |    11|
|2880  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA__parameterized9_137                                          |     9|
|2881  |                    DUT                                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_138                                           |     8|
|2882  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_139                                     |     6|
|2883  |                U_TM                                                                                    |ila_v6_2_8_ila_trig_match__parameterized2_132                                        |    12|
|2884  |                  \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized2_133                                               |    12|
|2885  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2_134                                          |    11|
|2886  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_135                                           |     8|
|2887  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_136                                     |     6|
|2888  |              xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd__parameterized2_130                                       |    55|
|2889  |    system_ila_5                                                                                        |system_system_ila_5_1                                                                |  1717|
|2890  |      inst                                                                                              |bd_1469                                                                              |  1717|
|2891  |        ila_lib                                                                                         |bd_1469_ila_lib_0                                                                    |  1717|
|2892  |          inst                                                                                          |ila_v6_2_8_ila__parameterized2__1                                                    |  1717|
|2893  |            ila_core_inst                                                                               |ila_v6_2_8_ila_core__parameterized2                                                  |  1710|
|2894  |              ila_trace_memory_inst                                                                     |ila_v6_2_8_ila_trace_memory__parameterized2                                          |     1|
|2895  |                \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |blk_mem_gen_v8_3_6__parameterized3                                                   |     1|
|2896  |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth__parameterized3                                             |     1|
|2897  |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized3                                   |     1|
|2898  |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized3                          |     1|
|2899  |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17                           |     1|
|2900  |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17                         |     1|
|2901  |              u_ila_cap_ctrl                                                                            |ila_v6_2_8_ila_cap_ctrl_legacy_38                                                    |   277|
|2902  |                U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0_96                                              |     5|
|2903  |                U_NS0                                                                                   |ltlib_v1_0_0_cfglut7_97                                                              |     6|
|2904  |                U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_98                                                              |     6|
|2905  |                u_cap_addrgen                                                                           |ila_v6_2_8_ila_cap_addrgen_99                                                        |   255|
|2906  |                  U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6_100                                                             |     3|
|2907  |                  u_cap_sample_counter                                                                  |ila_v6_2_8_ila_cap_sample_counter_101                                                |    61|
|2908  |                    U_SCE                                                                               |ltlib_v1_0_0_cfglut4_116                                                             |     1|
|2909  |                    U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_117                                                             |     1|
|2910  |                    U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_118                                                             |     5|
|2911  |                    u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_119                                                       |    22|
|2912  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_120                                                  |    22|
|2913  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_121                                           |    12|
|2914  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_122                                     |     5|
|2915  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_123                                     |     5|
|2916  |                  u_cap_window_counter                                                                  |ila_v6_2_8_ila_cap_window_counter_102                                                |    60|
|2917  |                    U_WCE                                                                               |ltlib_v1_0_0_cfglut4_103                                                             |     1|
|2918  |                    U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5_104                                                             |     1|
|2919  |                    U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_105                                                             |     1|
|2920  |                    u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay_106                                                       |    12|
|2921  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_112                                                  |    12|
|2922  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_113                                           |    12|
|2923  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_114                                     |     5|
|2924  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_115                                     |     5|
|2925  |                    u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_107                                                       |    22|
|2926  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_108                                                  |    22|
|2927  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_109                                           |    12|
|2928  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_110                                     |     5|
|2929  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_111                                     |     5|
|2930  |              u_ila_regs                                                                                |ila_v6_2_8_ila_register__parameterized2                                              |  1262|
|2931  |                U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs__6                                                                |   302|
|2932  |                reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized498__6                                                |    16|
|2933  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_95                                                             |    16|
|2934  |                \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s_52                                                              |    75|
|2935  |                \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized227_53                                            |    77|
|2936  |                reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized480_54                                                |    17|
|2937  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_94                                                              |    17|
|2938  |                reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized481_55                                                |    18|
|2939  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_93                                                              |    18|
|2940  |                reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized482_56                                                |    32|
|2941  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_92                                                              |    32|
|2942  |                reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized483_57                                                |    18|
|2943  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_91                                                              |    18|
|2944  |                reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized484_58                                                |    37|
|2945  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_90                                                              |    37|
|2946  |                reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized485_59                                                |    17|
|2947  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_89                                              |    17|
|2948  |                reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized465_60                                                |    26|
|2949  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_88                                                              |    26|
|2950  |                reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized466_61                                                |    31|
|2951  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized0_87                                              |    31|
|2952  |                reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized467_62                                                |     5|
|2953  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_86                                                             |     5|
|2954  |                reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized486_63                                                |    20|
|2955  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_85                                              |    20|
|2956  |                reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized487_64                                                |    64|
|2957  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_84                                                              |    64|
|2958  |                reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized488_65                                                |    17|
|2959  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_83                                              |    17|
|2960  |                reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized489_66                                                |    17|
|2961  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_82                                                              |    17|
|2962  |                reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized490_67                                                |    17|
|2963  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_81                                                              |    17|
|2964  |                reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized491_68                                                |    17|
|2965  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_80                                                              |    17|
|2966  |                reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized493_69                                                |     3|
|2967  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_79                                                             |     3|
|2968  |                reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized495_70                                                |     6|
|2969  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_78                                                             |     6|
|2970  |                reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized468_71                                                |    17|
|2971  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_77                                                             |    17|
|2972  |                reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized228_72                                            |    90|
|2973  |                reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream_73                                                           |    24|
|2974  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_76                                                              |    24|
|2975  |                reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized0_74                                           |     3|
|2976  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_75                                                             |     3|
|2977  |              u_ila_reset_ctrl                                                                          |ila_v6_2_8_ila_reset_ctrl_39                                                         |    46|
|2978  |                arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection_46                                                |     5|
|2979  |                \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer_47                                                      |     7|
|2980  |                \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_48                                                      |     6|
|2981  |                \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_49                                                      |     7|
|2982  |                \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_50                                                      |     6|
|2983  |                halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_51                                                |     6|
|2984  |              u_trig                                                                                    |ila_v6_2_8_ila_trigger__parameterized2                                               |    24|
|2985  |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match__parameterized9_40                                                |    11|
|2986  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA__parameterized9_43                                           |     9|
|2987  |                    DUT                                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_44                                            |     8|
|2988  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_45                                      |     6|
|2989  |                U_TM                                                                                    |ila_v6_2_8_ila_trig_match__parameterized2                                            |    12|
|2990  |                  \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized2                                                   |    12|
|2991  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized2                                              |    11|
|2992  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized1_41                                            |     8|
|2993  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0_42                                      |     6|
|2994  |              xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd__parameterized2                                           |    55|
|2995  |    system_ila_4                                                                                        |system_system_ila_4_0                                                                |  1902|
|2996  |      inst                                                                                              |bd_14f9                                                                              |  1902|
|2997  |        ila_lib                                                                                         |bd_14f9_ila_lib_0                                                                    |  1902|
|2998  |          inst                                                                                          |ila_v6_2_8_ila__parameterized0                                                       |  1902|
|2999  |            ila_core_inst                                                                               |ila_v6_2_8_ila_core__parameterized0                                                  |  1895|
|3000  |              ila_trace_memory_inst                                                                     |ila_v6_2_8_ila_trace_memory__parameterized0                                          |     1|
|3001  |                \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |blk_mem_gen_v8_3_6__parameterized1                                                   |     1|
|3002  |                  inst_blk_mem_gen                                                                      |blk_mem_gen_v8_3_6_synth__parameterized1                                             |     1|
|3003  |                    \gnbram.gnativebmg.native_blk_mem_gen                                               |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized1                                   |     1|
|3004  |                      \valid.cstr                                                                       |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1                          |     1|
|3005  |                        \ramloop[0].ram.r                                                               |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15                           |     1|
|3006  |                          \prim_noinit.ram                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15                         |     1|
|3007  |              u_ila_cap_ctrl                                                                            |ila_v6_2_8_ila_cap_ctrl_legacy                                                       |   277|
|3008  |                U_CDONE                                                                                 |ltlib_v1_0_0_cfglut6__parameterized0                                                 |     5|
|3009  |                U_NS0                                                                                   |ltlib_v1_0_0_cfglut7                                                                 |     6|
|3010  |                U_NS1                                                                                   |ltlib_v1_0_0_cfglut7_23                                                              |     6|
|3011  |                u_cap_addrgen                                                                           |ila_v6_2_8_ila_cap_addrgen                                                           |   255|
|3012  |                  U_CMPRESET                                                                            |ltlib_v1_0_0_cfglut6                                                                 |     3|
|3013  |                  u_cap_sample_counter                                                                  |ila_v6_2_8_ila_cap_sample_counter                                                    |    61|
|3014  |                    U_SCE                                                                               |ltlib_v1_0_0_cfglut4_30                                                              |     1|
|3015  |                    U_SCMPCE                                                                            |ltlib_v1_0_0_cfglut5_31                                                              |     1|
|3016  |                    U_SCRST                                                                             |ltlib_v1_0_0_cfglut6_32                                                              |     5|
|3017  |                    u_scnt_cmp                                                                          |ltlib_v1_0_0_match_nodelay_33                                                        |    22|
|3018  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_34                                                   |    22|
|3019  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_35                                            |    12|
|3020  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_36                                      |     5|
|3021  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_37                                      |     5|
|3022  |                  u_cap_window_counter                                                                  |ila_v6_2_8_ila_cap_window_counter                                                    |    60|
|3023  |                    U_WCE                                                                               |ltlib_v1_0_0_cfglut4                                                                 |     1|
|3024  |                    U_WHCMPCE                                                                           |ltlib_v1_0_0_cfglut5                                                                 |     1|
|3025  |                    U_WLCMPCE                                                                           |ltlib_v1_0_0_cfglut5_24                                                              |     1|
|3026  |                    u_wcnt_hcmp                                                                         |ltlib_v1_0_0_match_nodelay                                                           |    12|
|3027  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay_26                                                   |    12|
|3028  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5_27                                            |    12|
|3029  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1_28                                      |     5|
|3030  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2_29                                      |     5|
|3031  |                    u_wcnt_lcmp                                                                         |ltlib_v1_0_0_match_nodelay_25                                                        |    22|
|3032  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA_nodelay                                                      |    22|
|3033  |                        DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized5                                               |    12|
|3034  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized1                                         |     5|
|3035  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized2                                         |     5|
|3036  |              u_ila_regs                                                                                |ila_v6_2_8_ila_register__parameterized0                                              |  1285|
|3037  |                U_XSDB_SLAVE                                                                            |xsdbs_v1_0_2_xsdbs__5                                                                |   302|
|3038  |                reg_890                                                                                 |xsdbs_v1_0_2_reg__parameterized498__5                                                |    16|
|3039  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_22                                                             |    16|
|3040  |                \MU_SRL[0].mu_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s                                                                 |    75|
|3041  |                \TC_SRL[0].tc_srl_reg                                                                   |xsdbs_v1_0_2_reg_p2s__parameterized227                                               |    77|
|3042  |                reg_15                                                                                  |xsdbs_v1_0_2_reg__parameterized480                                                   |    17|
|3043  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_21                                                              |    17|
|3044  |                reg_16                                                                                  |xsdbs_v1_0_2_reg__parameterized481                                                   |    18|
|3045  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_20                                                              |    18|
|3046  |                reg_17                                                                                  |xsdbs_v1_0_2_reg__parameterized482                                                   |    33|
|3047  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_19                                                              |    33|
|3048  |                reg_18                                                                                  |xsdbs_v1_0_2_reg__parameterized483                                                   |    22|
|3049  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_18                                                              |    22|
|3050  |                reg_19                                                                                  |xsdbs_v1_0_2_reg__parameterized484                                                   |    35|
|3051  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_17                                                              |    35|
|3052  |                reg_1a                                                                                  |xsdbs_v1_0_2_reg__parameterized485                                                   |    17|
|3053  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_16                                              |    17|
|3054  |                reg_6                                                                                   |xsdbs_v1_0_2_reg__parameterized465                                                   |    26|
|3055  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_15                                                              |    26|
|3056  |                reg_7                                                                                   |xsdbs_v1_0_2_reg__parameterized466                                                   |    30|
|3057  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized0                                                 |    30|
|3058  |                reg_8                                                                                   |xsdbs_v1_0_2_reg__parameterized467                                                   |     5|
|3059  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_14                                                             |     5|
|3060  |                reg_80                                                                                  |xsdbs_v1_0_2_reg__parameterized486                                                   |    20|
|3061  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1_13                                              |    20|
|3062  |                reg_81                                                                                  |xsdbs_v1_0_2_reg__parameterized487                                                   |    63|
|3063  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_12                                                              |    63|
|3064  |                reg_82                                                                                  |xsdbs_v1_0_2_reg__parameterized488                                                   |    17|
|3065  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl__parameterized1                                                 |    17|
|3066  |                reg_83                                                                                  |xsdbs_v1_0_2_reg__parameterized489                                                   |    17|
|3067  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_11                                                              |    17|
|3068  |                reg_84                                                                                  |xsdbs_v1_0_2_reg__parameterized490                                                   |    17|
|3069  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_10                                                              |    17|
|3070  |                reg_85                                                                                  |xsdbs_v1_0_2_reg__parameterized491                                                   |    17|
|3071  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl_9                                                               |    17|
|3072  |                reg_887                                                                                 |xsdbs_v1_0_2_reg__parameterized493                                                   |     3|
|3073  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_8                                                              |     3|
|3074  |                reg_88d                                                                                 |xsdbs_v1_0_2_reg__parameterized495                                                   |     6|
|3075  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_7                                                              |     6|
|3076  |                reg_9                                                                                   |xsdbs_v1_0_2_reg__parameterized468                                                   |    17|
|3077  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat_6                                                              |    17|
|3078  |                reg_srl_fff                                                                             |xsdbs_v1_0_2_reg_p2s__parameterized228                                               |    93|
|3079  |                reg_stream_ffd                                                                          |xsdbs_v1_0_2_reg_stream                                                              |    31|
|3080  |                  \I_EN_CTL_EQ1.U_CTL                                                                   |xsdbs_v1_0_2_reg_ctl                                                                 |    31|
|3081  |                reg_stream_ffe                                                                          |xsdbs_v1_0_2_reg_stream__parameterized0                                              |    16|
|3082  |                  \I_EN_STAT_EQ1.U_STAT                                                                 |xsdbs_v1_0_2_reg_stat                                                                |    16|
|3083  |              u_ila_reset_ctrl                                                                          |ila_v6_2_8_ila_reset_ctrl                                                            |    46|
|3084  |                arm_detection_inst                                                                      |ltlib_v1_0_0_rising_edge_detection                                                   |     5|
|3085  |                \asyncrounous_transfer.arm_in_transfer_inst                                             |ltlib_v1_0_0_async_edge_xfer                                                         |     7|
|3086  |                \asyncrounous_transfer.arm_out_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_2                                                       |     6|
|3087  |                \asyncrounous_transfer.halt_in_transfer_inst                                            |ltlib_v1_0_0_async_edge_xfer_3                                                       |     7|
|3088  |                \asyncrounous_transfer.halt_out_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer_4                                                       |     6|
|3089  |                halt_detection_inst                                                                     |ltlib_v1_0_0_rising_edge_detection_5                                                 |     6|
|3090  |              u_trig                                                                                    |ila_v6_2_8_ila_trigger__parameterized0                                               |    79|
|3091  |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |ltlib_v1_0_0_match__parameterized9                                                   |    11|
|3092  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |ltlib_v1_0_0_allx_typeA__parameterized9                                              |     9|
|3093  |                    DUT                                                                                 |ltlib_v1_0_0_all_typeA__parameterized1                                               |     8|
|3094  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_1                                       |     6|
|3095  |                U_TM                                                                                    |ila_v6_2_8_ila_trig_match__parameterized0                                            |    67|
|3096  |                  \N_DDR_MODE.G_NMU[0].U_M                                                              |ltlib_v1_0_0_match__parameterized0                                                   |    67|
|3097  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA__parameterized0                                              |    66|
|3098  |                      DUT                                                                               |ltlib_v1_0_0_all_typeA__parameterized0                                               |    18|
|3099  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice                                                         |     5|
|3100  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_0                                                       |     5|
|3101  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice__parameterized0                                         |     6|
|3102  |              xsdb_memory_read_inst                                                                     |ltlib_v1_0_0_generic_memrd__parameterized0                                           |   100|
|3103  |    axis_subset_converter_1                                                                             |system_axis_subset_converter_1_0                                                     |     0|
|3104  |    OV5640_Sensor_1                                                                                     |system_OV5640_Sensor_1_0                                                             |   131|
|3105  |      inst                                                                                              |OV5640_Sensor                                                                        |   131|
|3106  |        cmos_decoder_u0                                                                                 |cmos_decoder                                                                         |    88|
|3107  |        nolabel_line72                                                                                  |counter_reset                                                                        |    33|
+------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:44:25 ; elapsed = 00:50:15 . Memory (MB): peak = 2085.395 ; gain = 1547.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1330 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:08 ; elapsed = 00:47:55 . Memory (MB): peak = 2085.395 ; gain = 1251.941
Synthesis Optimization Complete : Time (s): cpu = 00:44:26 ; elapsed = 00:50:17 . Memory (MB): peak = 2085.395 ; gain = 1547.898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5072 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Chipscope 16-324] Core: system_i/system_ila_0/inst/ila_lib UUID: 45d3035b-fe74-5890-a869-ed7d93cda129 
INFO: [Chipscope 16-324] Core: system_i/system_ila_1/inst/ila_lib UUID: d373f702-ad72-53a7-ab63-eb92478887d2 
INFO: [Chipscope 16-324] Core: system_i/system_ila_2/inst/ila_lib UUID: e08f34f1-e193-5dce-9d96-c07602dc080b 
INFO: [Chipscope 16-324] Core: system_i/system_ila_3/inst/ila_lib UUID: 0d4bc8ac-e08d-5f1c-a898-af29d3fc8ed3 
INFO: [Chipscope 16-324] Core: system_i/system_ila_4/inst/ila_lib UUID: b8c751a1-bb7c-5710-be90-a05bdea70787 
INFO: [Chipscope 16-324] Core: system_i/system_ila_5/inst/ila_lib UUID: eff8f3ab-4e0e-5cd2-b63c-9fd42fe8867b 
INFO: [Chipscope 16-324] Core: system_i/system_ila_6/inst/ila_lib UUID: fc9612b7-12c9-55b0-874a-45a20940143e 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 2085.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2583 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1916 instances
  CFGLUT5 => SRLC32E: 262 instances
  FDR => FDRE: 384 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1997 Infos, 502 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:48:34 ; elapsed = 00:55:42 . Memory (MB): peak = 2085.395 ; gain = 1549.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 2085.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Project/Personal/PoseEstimation/ZYNQPlatform/ZYNQ-Stereo-Matching/StereoCamera/OV5640_display.runs/synth_1/system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.395 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 23 16:22:25 2020...
