

================================================================
== Vivado HLS Report for 'match_x4_proc'
================================================================
* Date:           Wed Nov 11 09:19:18 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.888 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2931861|  4878117| 29.319 ms | 48.781 ms |  2931861|  4878117|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- match_x4   |  2931860|  4878116| 470 ~ 782 |          -|          -|  6238|    no    |
        | + match_y2  |      468|      780|   3 ~ 5   |          -|          -|   156|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    134|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    119|    -|
|Register         |        -|      -|     135|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     135|    253|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_245_p2      |     +    |      0|  0|  27|          20|          20|
    |add_ln887_fu_206_p2      |     +    |      0|  0|  27|          20|           8|
    |x4_V_fu_218_p2           |     +    |      0|  0|  17|          13|           1|
    |y2_V_fu_235_p2           |     +    |      0|  0|  15|           8|           1|
    |ap_block_state4          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_fu_251_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_28_fu_229_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_fu_212_p2     |   icmp   |      0|  0|  13|          13|          12|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 134|         117|          85|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_188_p4  |   9|          2|    1|          2|
    |match2_blk_n                             |   9|          2|    1|          2|
    |match2_din                               |  15|          3|   64|        192|
    |p_0465_0_i_i_reg_150                     |   9|          2|   13|         26|
    |p_0510_0_out_blk_n                       |   9|          2|    1|          2|
    |p_0618_0_i_i_reg_173                     |   9|          2|    8|         16|
    |phi_mul_reg_161                          |   9|          2|   20|         40|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 119|         25|  110|        290|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln321_reg_296             |  20|   0|   20|          0|
    |add_ln887_reg_270             |  20|   0|   20|          0|
    |ap_CS_fsm                     |   7|   0|    7|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |compute2_V1_addr_reg_260      |   5|   0|    5|          0|
    |hcl_trainLabels_V_ad_reg_283  |  13|   0|   13|          0|
    |icmp_ln879_reg_301            |   1|   0|    1|          0|
    |p_0465_0_i_i_reg_150          |  13|   0|   13|          0|
    |p_0618_0_i_i_reg_173          |   8|   0|    8|          0|
    |phi_mul_reg_161               |  20|   0|   20|          0|
    |storemerge_i_i_reg_184        |   1|   0|    1|          0|
    |x4_V_reg_278                  |  13|   0|   13|          0|
    |y2_V_reg_291                  |   8|   0|    8|          0|
    |zext_ln32_reg_265             |   5|   0|   32|         27|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 135|   0|  162|         27|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|hcl_trainLabels_V_address0  | out |   13|  ap_memory | hcl_trainLabels_V |     array    |
|hcl_trainLabels_V_ce0       | out |    1|  ap_memory | hcl_trainLabels_V |     array    |
|hcl_trainLabels_V_q0        |  in |   32|  ap_memory | hcl_trainLabels_V |     array    |
|compute2_V1_address0        | out |    5|  ap_memory |    compute2_V1    |     array    |
|compute2_V1_ce0             | out |    1|  ap_memory |    compute2_V1    |     array    |
|compute2_V1_we0             | out |    1|  ap_memory |    compute2_V1    |     array    |
|compute2_V1_d0              | out |    1|  ap_memory |    compute2_V1    |     array    |
|p_0510_0                    |  in |    5|   ap_none  |      p_0510_0     |    scalar    |
|hcl_in_train_V_address0     | out |   20|  ap_memory |   hcl_in_train_V  |     array    |
|hcl_in_train_V_ce0          | out |    1|  ap_memory |   hcl_in_train_V  |     array    |
|hcl_in_train_V_q0           |  in |   64|  ap_memory |   hcl_in_train_V  |     array    |
|match2_din                  | out |   64|   ap_fifo  |       match2      |    pointer   |
|match2_full_n               |  in |    1|   ap_fifo  |       match2      |    pointer   |
|match2_write                | out |    1|   ap_fifo  |       match2      |    pointer   |
|p_0510_0_out_din            | out |    5|   ap_fifo  |    p_0510_0_out   |    pointer   |
|p_0510_0_out_full_n         |  in |    1|   ap_fifo  |    p_0510_0_out   |    pointer   |
|p_0510_0_out_write          | out |    1|   ap_fifo  |    p_0510_0_out   |    pointer   |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %match2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str144, i32 0, i32 0, [1 x i8]* @p_str145, [1 x i8]* @p_str146, [1 x i8]* @p_str147, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str148, [1 x i8]* @p_str149)"   --->   Operation 8 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %p_0510_0_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str118, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str120, [1 x i8]* @p_str121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str122, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0510_0_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_0510_0)" [HLSC_datapacking_64_bs.cpp:33]   --->   Operation 10 'read' 'p_0510_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i5P(i5* %p_0510_0_out, i5 %p_0510_0_read)" [HLSC_datapacking_64_bs.cpp:33]   --->   Operation 11 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %p_0510_0_read to i64" [HLSC_datapacking_64_bs.cpp:45->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 12 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%compute2_V1_addr = getelementptr [26 x i1]* %compute2_V1, i64 0, i64 %zext_ln544" [HLSC_datapacking_64_bs.cpp:45->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 13 'getelementptr' 'compute2_V1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %p_0510_0_read to i32" [HLSC_datapacking_64_bs.cpp:32->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 14 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_0465_0_i_i = phi i13 [ 0, %entry ], [ %x4_V, %match_x4_end ]"   --->   Operation 16 'phi' 'p_0465_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ 0, %entry ], [ %add_ln887, %match_x4_end ]" [HLSC_datapacking_64_bs.cpp:41->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 17 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.19ns)   --->   "%add_ln887 = add i20 %phi_mul, 156" [HLSC_datapacking_64_bs.cpp:41->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 18 'add' 'add_ln887' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.09ns)   --->   "%icmp_ln887 = icmp eq i13 %p_0465_0_i_i, -1954" [HLSC_datapacking_64_bs.cpp:41->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 19 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6238, i64 6238, i64 6238)"   --->   Operation 20 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.67ns)   --->   "%x4_V = add i13 %p_0465_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:41->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 21 'add' 'x4_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.exit, label %match_x4_begin" [HLSC_datapacking_64_bs.cpp:41->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind" [HLSC_datapacking_64_bs.cpp:41->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7)" [HLSC_datapacking_64_bs.cpp:41->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 24 'specregionbegin' 'tmp_4_i_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln544_21 = zext i13 %p_0465_0_i_i to i64" [HLSC_datapacking_64_bs.cpp:43->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 25 'zext' 'zext_ln544_21' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%hcl_trainLabels_V_ad = getelementptr [6238 x i32]* %hcl_trainLabels_V, i64 0, i64 %zext_ln544_21" [HLSC_datapacking_64_bs.cpp:43->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 26 'getelementptr' 'hcl_trainLabels_V_ad' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %1" [HLSC_datapacking_64_bs.cpp:42->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 27 'br' <Predicate = (!icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [HLSC_datapacking_64_bs.cpp:33]   --->   Operation 28 'ret' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_0618_0_i_i = phi i8 [ 0, %match_x4_begin ], [ %y2_V, %2 ]"   --->   Operation 29 'phi' 'p_0618_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln887_28 = icmp eq i8 %p_0618_0_i_i, -100" [HLSC_datapacking_64_bs.cpp:42->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 30 'icmp' 'icmp_ln887_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 31 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.91ns)   --->   "%y2_V = add i8 %p_0618_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:42->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 32 'add' 'y2_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_28, label %match_x4_end, label %4" [HLSC_datapacking_64_bs.cpp:42->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%hcl_trainLabels_V_lo = load i32* %hcl_trainLabels_V_ad, align 4" [HLSC_datapacking_64_bs.cpp:43->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 34 'load' 'hcl_trainLabels_V_lo' <Predicate = (!icmp_ln887_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i8 %p_0618_0_i_i to i20" [HLSC_datapacking_64_bs.cpp:44->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 35 'zext' 'zext_ln321' <Predicate = (!icmp_ln887_28)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.19ns)   --->   "%add_ln321 = add i20 %phi_mul, %zext_ln321" [HLSC_datapacking_64_bs.cpp:44->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 36 'add' 'add_ln321' <Predicate = (!icmp_ln887_28)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp_4_i_i)" [HLSC_datapacking_64_bs.cpp:51->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 37 'specregionend' 'empty_89' <Predicate = (icmp_ln887_28)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %0" [HLSC_datapacking_64_bs.cpp:41->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 38 'br' <Predicate = (icmp_ln887_28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.72>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [HLSC_datapacking_64_bs.cpp:42->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 39 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (3.25ns)   --->   "%hcl_trainLabels_V_lo = load i32* %hcl_trainLabels_V_ad, align 4" [HLSC_datapacking_64_bs.cpp:43->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 40 'load' 'hcl_trainLabels_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_4 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp eq i32 %hcl_trainLabels_V_lo, %zext_ln32" [HLSC_datapacking_64_bs.cpp:43->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 41 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i20 %add_ln321 to i64" [HLSC_datapacking_64_bs.cpp:44->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 42 'zext' 'zext_ln321_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%hcl_in_train_V_addr = getelementptr [973128 x i64]* %hcl_in_train_V, i64 0, i64 %zext_ln321_2" [HLSC_datapacking_64_bs.cpp:44->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 43 'getelementptr' 'hcl_in_train_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %3, label %5" [HLSC_datapacking_64_bs.cpp:43->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %match2, i64 0)" [HLSC_datapacking_64_bs.cpp:47->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 45 'write' <Predicate = (!icmp_ln879)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 46 'br' <Predicate = (!icmp_ln879)> <Delay = 1.76>
ST_4 : Operation 47 [4/4] (3.25ns)   --->   "%hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:44->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 47 'load' 'hcl_in_train_V_load' <Predicate = (icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 48 [3/4] (3.25ns)   --->   "%hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:44->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 48 'load' 'hcl_in_train_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 49 [2/4] (3.25ns)   --->   "%hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:44->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 49 'load' 'hcl_in_train_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 50 [1/4] (3.25ns)   --->   "%hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:44->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 50 'load' 'hcl_in_train_V_load' <Predicate = (icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_7 : Operation 51 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %match2, i64 %hcl_in_train_V_load)" [HLSC_datapacking_64_bs.cpp:44->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 51 'write' <Predicate = (icmp_ln879)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 52 [1/1] (1.76ns)   --->   "br label %2" [HLSC_datapacking_64_bs.cpp:46->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 52 'br' <Predicate = (icmp_ln879)> <Delay = 1.76>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i1 [ false, %5 ], [ true, %3 ]"   --->   Operation 53 'phi' 'storemerge_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (2.32ns)   --->   "store i1 %storemerge_i_i, i1* %compute2_V1_addr, align 1" [HLSC_datapacking_64_bs.cpp:45->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [HLSC_datapacking_64_bs.cpp:42->HLSC_datapacking_64_bs.cpp:33]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hcl_trainLabels_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ compute2_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_0510_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hcl_in_train_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ match2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_0510_0_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 00000000]
empty_87             (specinterface    ) [ 00000000]
p_0510_0_read        (read             ) [ 00000000]
write_ln33           (write            ) [ 00000000]
zext_ln544           (zext             ) [ 00000000]
compute2_V1_addr     (getelementptr    ) [ 00111111]
zext_ln32            (zext             ) [ 00111111]
br_ln0               (br               ) [ 01111111]
p_0465_0_i_i         (phi              ) [ 00100000]
phi_mul              (phi              ) [ 00111111]
add_ln887            (add              ) [ 01111111]
icmp_ln887           (icmp             ) [ 00111111]
empty_88             (speclooptripcount) [ 00000000]
x4_V                 (add              ) [ 01111111]
br_ln41              (br               ) [ 00000000]
specloopname_ln41    (specloopname     ) [ 00000000]
tmp_4_i_i            (specregionbegin  ) [ 00011111]
zext_ln544_21        (zext             ) [ 00000000]
hcl_trainLabels_V_ad (getelementptr    ) [ 00011111]
br_ln42              (br               ) [ 00111111]
ret_ln33             (ret              ) [ 00000000]
p_0618_0_i_i         (phi              ) [ 00010000]
icmp_ln887_28        (icmp             ) [ 00111111]
empty_90             (speclooptripcount) [ 00000000]
y2_V                 (add              ) [ 00111111]
br_ln42              (br               ) [ 00000000]
zext_ln321           (zext             ) [ 00000000]
add_ln321            (add              ) [ 00001000]
empty_89             (specregionend    ) [ 00000000]
br_ln41              (br               ) [ 01111111]
specloopname_ln42    (specloopname     ) [ 00000000]
hcl_trainLabels_V_lo (load             ) [ 00000000]
icmp_ln879           (icmp             ) [ 00111111]
zext_ln321_2         (zext             ) [ 00000000]
hcl_in_train_V_addr  (getelementptr    ) [ 00000111]
br_ln43              (br               ) [ 00000000]
write_ln47           (write            ) [ 00000000]
br_ln0               (br               ) [ 00111111]
hcl_in_train_V_load  (load             ) [ 00000000]
write_ln44           (write            ) [ 00000000]
br_ln46              (br               ) [ 00000000]
storemerge_i_i       (phi              ) [ 00000001]
store_ln45           (store            ) [ 00000000]
br_ln42              (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hcl_trainLabels_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hcl_trainLabels_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compute2_V1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute2_V1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_0510_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0510_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hcl_in_train_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hcl_in_train_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="match2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_0510_0_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0510_0_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i5P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="p_0510_0_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0510_0_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln33_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="64" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/4 write_ln44/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="compute2_V1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute2_V1_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="hcl_trainLabels_V_ad_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="13" slack="0"/>
<pin id="123" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hcl_trainLabels_V_ad/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hcl_trainLabels_V_lo/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="hcl_in_train_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="20" slack="0"/>
<pin id="135" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hcl_in_train_V_addr/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="20" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hcl_in_train_V_load/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln45_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="6"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/7 "/>
</bind>
</comp>

<comp id="150" class="1005" name="p_0465_0_i_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="1"/>
<pin id="152" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_0465_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_0465_0_i_i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="13" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0465_0_i_i/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="phi_mul_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="20" slack="1"/>
<pin id="163" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="phi_mul_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="20" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_0618_0_i_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0618_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_0618_0_i_i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0618_0_i_i/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="storemerge_i_i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="3"/>
<pin id="186" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="storemerge_i_i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="3"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln544_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln32_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln887_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="20" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln887_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="0" index="1" bw="13" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x4_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x4_V/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln544_21_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_21/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln887_28_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_28/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="y2_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y2_V/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln321_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln321_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="20" slack="1"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln879_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="3"/>
<pin id="254" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln321_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="20" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_2/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="compute2_V1_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="6"/>
<pin id="262" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="compute2_V1_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="zext_ln32_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="3"/>
<pin id="267" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_ln887_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="20" slack="0"/>
<pin id="272" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln887 "/>
</bind>
</comp>

<comp id="278" class="1005" name="x4_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="x4_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="hcl_trainLabels_V_ad_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="1"/>
<pin id="285" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="hcl_trainLabels_V_ad "/>
</bind>
</comp>

<comp id="291" class="1005" name="y2_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y2_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="add_ln321_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="20" slack="1"/>
<pin id="298" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln879_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="3"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="305" class="1005" name="hcl_in_train_V_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="20" slack="1"/>
<pin id="307" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="hcl_in_train_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="46" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="84" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="138" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="144"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="72" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="86" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="188" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="200"><net_src comp="90" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="205"><net_src comp="90" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="165" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="154" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="154" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="64" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="154" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="233"><net_src comp="177" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="74" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="177" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="78" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="177" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="161" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="126" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="263"><net_src comp="112" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="268"><net_src comp="202" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="273"><net_src comp="206" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="281"><net_src comp="218" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="286"><net_src comp="119" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="294"><net_src comp="235" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="299"><net_src comp="245" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="304"><net_src comp="251" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="131" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="138" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hcl_trainLabels_V | {}
	Port: compute2_V1 | {7 }
	Port: hcl_in_train_V | {}
	Port: match2 | {4 7 }
	Port: p_0510_0_out | {1 }
 - Input state : 
	Port: match_x4_proc : hcl_trainLabels_V | {3 4 }
	Port: match_x4_proc : p_0510_0 | {1 }
	Port: match_x4_proc : hcl_in_train_V | {4 5 6 7 }
  - Chain level:
	State 1
		compute2_V1_addr : 1
	State 2
		add_ln887 : 1
		icmp_ln887 : 1
		x4_V : 1
		br_ln41 : 2
		zext_ln544_21 : 1
		hcl_trainLabels_V_ad : 2
	State 3
		icmp_ln887_28 : 1
		y2_V : 1
		br_ln42 : 2
		zext_ln321 : 1
		add_ln321 : 2
	State 4
		icmp_ln879 : 1
		hcl_in_train_V_addr : 1
		br_ln43 : 2
		hcl_in_train_V_load : 2
	State 5
	State 6
	State 7
		write_ln44 : 1
		storemerge_i_i : 1
		store_ln45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln887_fu_206     |    0    |    27   |
|    add   |        x4_V_fu_218       |    0    |    17   |
|          |        y2_V_fu_235       |    0    |    15   |
|          |     add_ln321_fu_245     |    0    |    27   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln887_fu_212    |    0    |    13   |
|   icmp   |   icmp_ln887_28_fu_229   |    0    |    11   |
|          |     icmp_ln879_fu_251    |    0    |    18   |
|----------|--------------------------|---------|---------|
|   read   | p_0510_0_read_read_fu_90 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln33_write_fu_96  |    0    |    0    |
|          |     grp_write_fu_104     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln544_fu_197    |    0    |    0    |
|          |     zext_ln32_fu_202     |    0    |    0    |
|   zext   |   zext_ln544_21_fu_224   |    0    |    0    |
|          |     zext_ln321_fu_241    |    0    |    0    |
|          |    zext_ln321_2_fu_256   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   128   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln321_reg_296     |   20   |
|      add_ln887_reg_270     |   20   |
|  compute2_V1_addr_reg_260  |    5   |
| hcl_in_train_V_addr_reg_305|   20   |
|hcl_trainLabels_V_ad_reg_283|   13   |
|     icmp_ln879_reg_301     |    1   |
|    p_0465_0_i_i_reg_150    |   13   |
|    p_0618_0_i_i_reg_173    |    8   |
|       phi_mul_reg_161      |   20   |
|   storemerge_i_i_reg_184   |    1   |
|        x4_V_reg_278        |   13   |
|        y2_V_reg_291        |    8   |
|      zext_ln32_reg_265     |   32   |
+----------------------------+--------+
|            Total           |   174  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_104 |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_138 |  p0  |   2  |  20  |   40   ||    9    |
|  phi_mul_reg_161  |  p0  |   2  |  20  |   40   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   208  ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   174  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   174  |   155  |
+-----------+--------+--------+--------+
