{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699309557923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699309557924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 17:25:57 2023 " "Processing started: Mon Nov  6 17:25:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699309557924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309557924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309557924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699309558123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699309558123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_output-top " "Found design unit 1: vga_output-top" {  } { { "vga_output.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565949 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "vga_output.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_out-gen " "Found design unit 1: rgb_out-gen" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565950 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_out " "Found entity 1: rgb_out" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed " "Found design unit 1: ads_fixed" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed-body " "Found design unit 2: ads_fixed-body" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_complex.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_complex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_complex " "Found design unit 1: ads_complex" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565952 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_complex-body " "Found design unit 2: ads_complex-body" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data " "Found design unit 1: vga_data" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565953 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565953 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_test-test_fixture " "Found design unit 1: vga_test-test_fixture" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565954 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_ads.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project2_ads.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_ads-top_arch " "Found design unit 1: project2_ads-top_arch" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565955 ""} { "Info" "ISGN_ENTITY_NAME" "1 project2_ads " "Found entity 1: project2_ads" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project2_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_pkg " "Found design unit 1: project2_pkg" {  } { { "project2_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandelbrot_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot_stage-behavior " "Found design unit 1: mandelbrot_stage-behavior" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565956 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot_stage " "Found entity 1: mandelbrot_stage" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_25-SYN " "Found design unit 1: clock_25-SYN" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565958 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_25 " "Found entity 1: clock_25" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_rgb_out-gen " "Found design unit 1: pipeline_rgb_out-gen" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565958 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_rgb_out " "Found entity 1: pipeline_rgb_out" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699309565958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309565958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project2_ads " "Elaborating entity \"project2_ads\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699309566023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr_rgb project2_ads.vhd(94) " "Verilog HDL or VHDL warning at project2_ads.vhd(94): object \"curr_rgb\" assigned a value but never read" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699309566033 "|project2_ads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:0:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:0:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:0:p0" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699309566348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699309567619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699309567619 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699309567748 "|project2_ads|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699309567748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699309567748 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699309567748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699309567748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699309567755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 17:26:07 2023 " "Processing ended: Mon Nov  6 17:26:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699309567755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699309567755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699309567755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699309567755 ""}
