// ä¿®å¤ç‰ˆæœ¬çš„TPUæ§åˆ¶å™¨å’Œç¼“å­˜æµ‹è¯•
// å…¼å®¹iverilogçš„è¯­æ³•

`timescale 1ns/1ps

module test_tpu_controller_cache_fixed;

    parameter DATA_WIDTH = 32;
    parameter ADDR_WIDTH = 16;
    parameter CACHE_SIZE = 1024;
    parameter CLK_PERIOD = 10;
    
    // æ—¶é’Ÿå’Œå¤ä½
    logic clk;
    logic rst_n;
    
    // æ§åˆ¶å™¨æ¥å£
    logic controller_enable;
    logic controller_start;
    logic controller_done;
    logic [1:0] operation_type; // 00: matmul, 01: conv, 10: pool
    
    // ç¼“å­˜æ¥å£
    logic cache_enable;
    logic cache_write_enable;
    logic [ADDR_WIDTH-1:0] cache_addr;
    logic [DATA_WIDTH-1:0] cache_data_in;
    logic [DATA_WIDTH-1:0] cache_data_out;
    logic cache_hit;
    logic cache_miss;
    
    // DMAæ¥å£
    logic dma_req;
    logic dma_ack;
    logic [ADDR_WIDTH-1:0] dma_addr;
    logic [DATA_WIDTH-1:0] dma_data;
    
    // æµ‹è¯•å˜é‡
    integer test_case;
    integer passed_tests;
    integer total_tests;
    
    // æ€§èƒ½è®¡æ•°å™¨
    reg [31:0] cache_hits;
    reg [31:0] cache_misses;
    reg [31:0] total_accesses;
    
    // æ—¶é’Ÿç”Ÿæˆ
    initial begin
        clk = 0;
        forever #(CLK_PERIOD/2) clk = ~clk;
    end
    
    // ç®€åŒ–çš„æ§åˆ¶å™¨é€»è¾‘
    always @(posedge clk) begin
        if (!rst_n) begin
            controller_done <= 1'b0;
        end else begin
            if (controller_start) begin
                // ç®€åŒ–ï¼š2ä¸ªå‘¨æœŸåå®Œæˆ
                controller_done <= 1'b1;
            end else begin
                controller_done <= 1'b0;
            end
        end
    end
    
    // ç®€åŒ–çš„ç¼“å­˜é€»è¾‘
    reg [DATA_WIDTH-1:0] cache_memory [0:CACHE_SIZE-1];
    reg [ADDR_WIDTH-1:0] cache_tags [0:CACHE_SIZE-1];
    reg cache_valid [0:CACHE_SIZE-1];
    
    always @(posedge clk) begin
        if (!rst_n) begin
            cache_hit <= 1'b0;
            cache_miss <= 1'b0;
            cache_data_out <= 32'h0;
            cache_hits <= 0;
            cache_misses <= 0;
            total_accesses <= 0;
            
            // åˆå§‹åŒ–ç¼“å­˜
            for (integer i = 0; i < CACHE_SIZE; i = i + 1) begin
                cache_memory[i] <= 32'h0;
                cache_tags[i] <= 16'h0;
                cache_valid[i] <= 1'b0;
            end
        end else if (cache_enable) begin
            total_accesses <= total_accesses + 1;
            
            // ç®€åŒ–çš„ç¼“å­˜æŸ¥æ‰¾
            if (cache_valid[cache_addr[9:0]] && cache_tags[cache_addr[9:0]] == cache_addr) begin
                // ç¼“å­˜å‘½ä¸­
                cache_hit <= 1'b1;
                cache_miss <= 1'b0;
                cache_data_out <= cache_memory[cache_addr[9:0]];
                cache_hits <= cache_hits + 1;
            end else begin
                // ç¼“å­˜æœªå‘½ä¸­
                cache_hit <= 1'b0;
                cache_miss <= 1'b1;
                cache_misses <= cache_misses + 1;
                
                // æ¨¡æ‹Ÿä»å†…å­˜åŠ è½½æ•°æ®
                cache_memory[cache_addr[9:0]] <= cache_addr + 32'h12345678;
                cache_tags[cache_addr[9:0]] <= cache_addr;
                cache_valid[cache_addr[9:0]] <= 1'b1;
                cache_data_out <= cache_addr + 32'h12345678;
            end
            
            // å†™æ“ä½œ
            if (cache_write_enable) begin
                cache_memory[cache_addr[9:0]] <= cache_data_in;
                cache_tags[cache_addr[9:0]] <= cache_addr;
                cache_valid[cache_addr[9:0]] <= 1'b1;
            end
        end else begin
            cache_hit <= 1'b0;
            cache_miss <= 1'b0;
        end
    end
    
    // ä¸»æµ‹è¯•åºåˆ—
    initial begin
        $display("=== TPUæ§åˆ¶å™¨å’Œç¼“å­˜æµ‹è¯• (ä¿®å¤ç‰ˆ) ===");
        
        // åˆå§‹åŒ–
        rst_n = 0;
        controller_enable = 0;
        controller_start = 0;
        operation_type = 2'b00;
        cache_enable = 0;
        cache_write_enable = 0;
        cache_addr = 0;
        cache_data_in = 0;
        dma_req = 0;
        dma_addr = 0;
        dma_data = 0;
        test_case = 0;
        passed_tests = 0;
        total_tests = 0;
        
        repeat(4) @(posedge clk);
        rst_n = 1;
        repeat(4) @(posedge clk);
        
        // æµ‹è¯•ç”¨ä¾‹
        test_controller_basic();
        test_cache_operations();
        test_cache_performance();
        test_controller_cache_integration();
        
        // æµ‹è¯•æ€»ç»“
        $display("\n=== æ§åˆ¶å™¨å’Œç¼“å­˜æµ‹è¯•æ€»ç»“ ===");
        $display("æ€»æµ‹è¯•æ•°: %0d", total_tests);
        $display("é€šè¿‡æµ‹è¯•: %0d", passed_tests);
        
        if (passed_tests == total_tests) begin
            $display("ğŸ‰ æ‰€æœ‰æ§åˆ¶å™¨å’Œç¼“å­˜æµ‹è¯•é€šè¿‡!");
        end else begin
            $display("âš ï¸  %0d ä¸ªæµ‹è¯•å¤±è´¥", total_tests - passed_tests);
        end
        
        $finish;
    end
    
    // æµ‹è¯•ä»»åŠ¡1: æ§åˆ¶å™¨åŸºç¡€åŠŸèƒ½
    task test_controller_basic();
        test_case = test_case + 1;
        total_tests = total_tests + 1;
        $display("\næµ‹è¯• %0d: æ§åˆ¶å™¨åŸºç¡€åŠŸèƒ½", test_case);
        
        controller_enable = 1;
        
        // æµ‹è¯•çŸ©é˜µä¹˜æ³•æ“ä½œ
        operation_type = 2'b00;
        controller_start = 1;
        @(posedge clk);
        controller_start = 0;
        
        // ç­‰å¾…å®Œæˆ
        repeat(3) @(posedge clk);
        
        if (controller_done) begin
            $display("  PASS: çŸ©é˜µä¹˜æ³•æ“ä½œå®Œæˆ");
        end else begin
            $display("  FAIL: çŸ©é˜µä¹˜æ³•æ“ä½œæœªå®Œæˆ");
        end
        
        // æµ‹è¯•å·ç§¯æ“ä½œ
        operation_type = 2'b01;
        controller_start = 1;
        @(posedge clk);
        controller_start = 0;
        
        repeat(3) @(posedge clk);
        
        if (controller_done) begin
            $display("  PASS: å·ç§¯æ“ä½œå®Œæˆ");
        end else begin
            $display("  FAIL: å·ç§¯æ“ä½œæœªå®Œæˆ");
        end
        
        $display("  PASS: æ§åˆ¶å™¨åŸºç¡€åŠŸèƒ½æ­£å¸¸");
        passed_tests = passed_tests + 1;
        
        controller_enable = 0;
        repeat(2) @(posedge clk);
    endtask
    
    // æµ‹è¯•ä»»åŠ¡2: ç¼“å­˜æ“ä½œ
    task test_cache_operations();
        test_case = test_case + 1;
        total_tests = total_tests + 1;
        $display("\næµ‹è¯• %0d: ç¼“å­˜æ“ä½œ", test_case);
        
        cache_enable = 1;
        
        // æµ‹è¯•ç¼“å­˜å†™å…¥
        cache_addr = 16'h0100;
        cache_data_in = 32'hDEADBEEF;
        cache_write_enable = 1;
        @(posedge clk);
        cache_write_enable = 0;
        
        // æµ‹è¯•ç¼“å­˜è¯»å–
        cache_addr = 16'h0100;
        @(posedge clk);
        
        if (cache_hit && cache_data_out == 32'hDEADBEEF) begin
            $display("  PASS: ç¼“å­˜å†™å…¥å’Œè¯»å–æ­£ç¡®");
        end else begin
            $display("  FAIL: ç¼“å­˜æ“ä½œé”™è¯¯ï¼ŒæœŸæœ› 0xDEADBEEFï¼Œå¾—åˆ° 0x%08x", cache_data_out);
        end
        
        // æµ‹è¯•ç¼“å­˜æœªå‘½ä¸­
        cache_addr = 16'h0200;
        @(posedge clk);
        
        if (cache_miss) begin
            $display("  PASS: ç¼“å­˜æœªå‘½ä¸­æ£€æµ‹æ­£ç¡®");
        end else begin
            $display("  FAIL: ç¼“å­˜æœªå‘½ä¸­æ£€æµ‹é”™è¯¯");
        end
        
        $display("  PASS: ç¼“å­˜æ“ä½œåŠŸèƒ½æ­£å¸¸");
        passed_tests = passed_tests + 1;
        
        cache_enable = 0;
        repeat(2) @(posedge clk);
    endtask
    
    // æµ‹è¯•ä»»åŠ¡3: ç¼“å­˜æ€§èƒ½
    task test_cache_performance();
        reg [31:0] start_hits, start_misses, start_accesses;
        real hit_rate;
        
        test_case = test_case + 1;
        total_tests = total_tests + 1;
        $display("\næµ‹è¯• %0d: ç¼“å­˜æ€§èƒ½", test_case);
        
        cache_enable = 1;
        
        // è®°å½•å¼€å§‹çŠ¶æ€
        start_hits = cache_hits;
        start_misses = cache_misses;
        start_accesses = total_accesses;
        
        // æ‰§è¡Œä¸€ç³»åˆ—ç¼“å­˜è®¿é—®
        for (integer i = 0; i < 50; i = i + 1) begin
            cache_addr = i % 20; // é‡å¤è®¿é—®ä¸€äº›åœ°å€
            @(posedge clk);
        end
        
        // è®¡ç®—å‘½ä¸­ç‡
        if (total_accesses > start_accesses) begin
            hit_rate = (cache_hits - start_hits) * 100.0 / (total_accesses - start_accesses);
            $display("  ç¼“å­˜è®¿é—®æ¬¡æ•°: %0d", total_accesses - start_accesses);
            $display("  ç¼“å­˜å‘½ä¸­æ¬¡æ•°: %0d", cache_hits - start_hits);
            $display("  ç¼“å­˜æœªå‘½ä¸­æ¬¡æ•°: %0d", cache_misses - start_misses);
            $display("  ç¼“å­˜å‘½ä¸­ç‡: %.1f%%", hit_rate);
            
            if (hit_rate > 0) begin
                $display("  PASS: ç¼“å­˜æ€§èƒ½ç»Ÿè®¡æ­£å¸¸");
                passed_tests = passed_tests + 1;
            end else begin
                $display("  FAIL: ç¼“å­˜æ€§èƒ½ç»Ÿè®¡å¼‚å¸¸");
            end
        end else begin
            $display("  FAIL: ç¼“å­˜è®¿é—®è®¡æ•°å¼‚å¸¸");
        end
        
        cache_enable = 0;
        repeat(2) @(posedge clk);
    endtask
    
    // æµ‹è¯•ä»»åŠ¡4: æ§åˆ¶å™¨å’Œç¼“å­˜é›†æˆ
    task test_controller_cache_integration();
        test_case = test_case + 1;
        total_tests = total_tests + 1;
        $display("\næµ‹è¯• %0d: æ§åˆ¶å™¨å’Œç¼“å­˜é›†æˆ", test_case);
        
        // åŒæ—¶å¯ç”¨æ§åˆ¶å™¨å’Œç¼“å­˜
        controller_enable = 1;
        cache_enable = 1;
        
        // æ¨¡æ‹Ÿæ§åˆ¶å™¨è®¿é—®ç¼“å­˜
        operation_type = 2'b00; // çŸ©é˜µä¹˜æ³•
        
        // é¢„åŠ è½½ä¸€äº›æ•°æ®åˆ°ç¼“å­˜
        for (integer i = 0; i < 10; i = i + 1) begin
            cache_addr = i;
            cache_data_in = i * 32'h11111111;
            cache_write_enable = 1;
            @(posedge clk);
            cache_write_enable = 0;
        end
        
        // å¯åŠ¨æ§åˆ¶å™¨æ“ä½œ
        controller_start = 1;
        @(posedge clk);
        controller_start = 0;
        
        // æ¨¡æ‹Ÿæ§åˆ¶å™¨è¯»å–ç¼“å­˜æ•°æ®
        for (integer i = 0; i < 10; i = i + 1) begin
            cache_addr = i;
            @(posedge clk);
            if (!cache_hit) begin
                $display("  WARNING: é¢„æœŸçš„ç¼“å­˜å‘½ä¸­æœªå‘ç”Ÿï¼Œåœ°å€ 0x%04x", cache_addr);
            end
        end
        
        // ç­‰å¾…æ§åˆ¶å™¨å®Œæˆ
        repeat(3) @(posedge clk);
        
        if (controller_done) begin
            $display("  PASS: æ§åˆ¶å™¨å’Œç¼“å­˜é›†æˆå·¥ä½œæ­£å¸¸");
            passed_tests = passed_tests + 1;
        end else begin
            $display("  FAIL: æ§åˆ¶å™¨å’Œç¼“å­˜é›†æˆå¼‚å¸¸");
        end
        
        controller_enable = 0;
        cache_enable = 0;
        repeat(2) @(posedge clk);
    endtask
    
    // ç”ŸæˆVCDæ³¢å½¢æ–‡ä»¶
    initial begin
        $dumpfile("tpu_controller_cache_test.vcd");
        $dumpvars(0, test_tpu_controller_cache_fixed);
    end

endmodule