{"vcs1":{"timestamp_begin":1682284291.010431667, "rt":1.10, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1682284292.173683597, "rt":1.50, "ut":0.21, "st":0.23}}
{"link":{"timestamp_begin":1682284293.728825796, "rt":1.71, "ut":0.06, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682284290.737177214}
{"VCS_COMP_START_TIME": 1682284290.737177214}
{"VCS_COMP_END_TIME": 1682284296.173906514}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340788}}
{"stitch_vcselab": {"peak_mem": 239064}}
