<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>WS2812</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">64</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>WS2812_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0d5a6d87</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>WS2812_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0d5a6d87</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1ea7cdb2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/WS2812.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/WS2812_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/WS2812_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_770072af</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/WS2812.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/WS2812_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/WS2812_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/WS2812_v1_0/data/WS2812.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/WS2812_v1_0/data/WS2812.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/WS2812_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/WS2812_v1_0/src/WS2812.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/WS2812_v1_0/src/WS2812.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/WS2812_v1_0/src/WS2812_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/WS2812_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">WS2812_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>WS2812_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-11-05T18:23:44Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e43b74_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f60ca_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f1e8b7_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ef1eba_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efe2237_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6566fc_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f011e5d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7328f98c_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c79700_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299aa3c1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437a386_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f87dfe_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbf69df_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3da761_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298439bf_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7b50af_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ecf859_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b775816_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b494c0f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c41707_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d74aa0c_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bdaf8f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b27e8fd_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ad9e19_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3066791e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8024294_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626e531e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ec3ba1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10083b53_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba18a4f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b27d179_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2351e7_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ccab7d1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6983d55e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58013fd8_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e582f0c_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c778307_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26204bae_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2341b519_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21777971_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7671a037_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd5be81_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcdcb16_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9e6def_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c83a8f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f555734_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3726150f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b7afc2_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a420721_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4455b701_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eac1274_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e0366b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b04c8d3_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a852fec_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67463d8b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779afa1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b9d252_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b40b860_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303c684c_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7c2d03_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc22187_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b89b8ad_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84180bd_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20571a0d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae5009f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305cebd1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74778aaa_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb6bc75_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bc4df6_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22aa247e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f31d65_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b34d5b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efa2ac1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e626fef_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cff17b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125aa622_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664935b9_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63021392_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7782cdf_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17474769_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afa6ef3_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7950e104_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403ca88a_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b70a5d8_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fde72dc_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e8bae9_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a4a647_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd50e05_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f08314e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481098c0_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10daec64_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7216c910_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c22348a_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a35f7f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b0da93_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dcf0edd_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf6f434_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b03f8d3_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782d8624_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4095adf1_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259b2b90_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1b0a89_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e6cce2_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1d061c_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4031bb56_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687845d6_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77dccf65_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed0bbe7_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f612aa0_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736e5ab7_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b60482_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b137b92_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca21dc2_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a982a4_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a55b95_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85c7269_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fa9971_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f554f8e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e50a39_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fcca39_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e008d9_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c5166b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c54796_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f5d4de_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5d520f_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a041272_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318640cc_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b9f07a_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad60304_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549c6f5d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2486dd13_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330db4b5_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668cf37b_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36516546_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b78688_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5bcee3_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e4073e_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c2d313_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc03059_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511a0845_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df5520d_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8128dd2_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372fec26_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23960349_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b171343_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7effcf34_ARCHIVE_LOCATION">c:/FPGA/Assignment_1/ip_repo/WS2812_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5f548fa2"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c6f51e16"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="68aaf936"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="fba08ac4"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e010b919"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
