{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618986155780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618986155781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 08:22:35 2021 " "Processing started: Wed Apr 21 08:22:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618986155781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618986155781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618986155781 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618986156195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file riscv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV-structural " "Found design unit 1: RISCV-structural" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156699 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986156699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadControl-behavioral " "Found design unit 1: UnidadControl-behavioral" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156720 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986156720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156723 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986156723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioural " "Found design unit 1: ROM-Behavioural" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986156725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-structural " "Found design unit 1: Data_path-structural" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156728 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986156728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistros-behavioral " "Found design unit 1: BancoRegistros-behavioral" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156730 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986156730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inmgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inmgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InmGen-behavioral " "Found design unit 1: InmGen-behavioral" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156732 ""} { "Info" "ISGN_ENTITY_NAME" "1 InmGen " "Found entity 1: InmGen" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986156732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram-arch_ram " "Found design unit 1: Ram-arch_ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986156734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_core-behavioral " "Found design unit 1: ram_core-behavioral" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156736 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_core " "Found entity 1: ram_core" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986156736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV " "Elaborating entity \"RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618986156821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:i_Control " "Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:i_Control\"" {  } { { "RISCV.vhd" "i_Control" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986156894 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "start UnidadControl.vhd(95) " "VHDL warning at UnidadControl.vhd(95): sensitivity list already contains start" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 95 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1618986156901 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode UnidadControl.vhd(145) " "VHDL Process Statement warning at UnidadControl.vhd(145): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618986156903 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UnidadControl.vhd(145) " "VHDL warning at UnidadControl.vhd(145): comparison between unequal length operands always returns FALSE" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 145 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1618986156903 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(154) " "VHDL Process Statement warning at UnidadControl.vhd(154): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618986156903 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(155) " "VHDL Process Statement warning at UnidadControl.vhd(155): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618986156903 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(157) " "VHDL Process Statement warning at UnidadControl.vhd(157): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618986156903 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(169) " "VHDL Process Statement warning at UnidadControl.vhd(169): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618986156903 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(183) " "VHDL Process Statement warning at UnidadControl.vhd(183): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618986156904 "|RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "maskb0 UnidadControl.vhd(106) " "VHDL Process Statement warning at UnidadControl.vhd(106): inferring latch(es) for signal or variable \"maskb0\", which holds its previous value in one or more paths through the process" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1618986156904 "|RISCV|UnidadControl:i_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maskb0 UnidadControl.vhd(106) " "Inferred latch for \"maskb0\" at UnidadControl.vhd(106)" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156906 "|RISCV|UnidadControl:i_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_path Data_path:i_Path " "Elaborating entity \"Data_path\" for hierarchy \"Data_path:i_Path\"" {  } { { "RISCV.vhd" "i_Path" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986156925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(57) " "VHDL Process Statement warning at Data_path.vhd(57): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618986156932 "|RISCV|Data_path:i_Path"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(77) " "VHDL Process Statement warning at Data_path.vhd(77): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618986156932 "|RISCV|Data_path:i_Path"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(144) " "VHDL Process Statement warning at Data_path.vhd(144): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618986156932 "|RISCV|Data_path:i_Path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Data_path:i_Path\|ROM:i_ROM " "Elaborating entity \"ROM\" for hierarchy \"Data_path:i_Path\|ROM:i_ROM\"" {  } { { "Data_path.vhd" "i_ROM" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986156935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InmGen Data_path:i_Path\|InmGen:i_genInm " "Elaborating entity \"InmGen\" for hierarchy \"Data_path:i_Path\|InmGen:i_genInm\"" {  } { { "Data_path.vhd" "i_genInm" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986156938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros Data_path:i_Path\|BancoRegistros:i_BancoReg " "Elaborating entity \"BancoRegistros\" for hierarchy \"Data_path:i_Path\|BancoRegistros:i_BancoReg\"" {  } { { "Data_path.vhd" "i_BancoReg" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986156941 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg BancoRegistros.vhd(23) " "VHDL Process Statement warning at BancoRegistros.vhd(23): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1618986156949 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[0\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156949 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[1\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156949 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[2\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[3\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[4\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[5\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[6\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[7\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[8\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[8\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[9\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[9\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[10\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[10\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[11\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[11\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[12\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[12\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[13\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[13\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[14\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[14\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[15\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[15\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[16\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[16\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[17\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[17\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[18\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[18\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[19\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[19\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[20\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[20\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[21\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[21\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[22\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[22\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[23\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[23\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[24\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[24\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[25\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[25\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156950 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[26\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[26\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156951 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[27\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[27\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156951 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[28\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[28\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156951 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[29\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[29\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156951 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[30\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[30\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156951 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[31\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[31\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156951 "|BancoRegistros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Data_path:i_Path\|ALU:i_ALU " "Elaborating entity \"ALU\" for hierarchy \"Data_path:i_Path\|ALU:i_ALU\"" {  } { { "Data_path.vhd" "i_ALU" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986156952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sum_res.vhd 2 1 " "Using design file sum_res.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sum_res-behavioral " "Found design unit 1: Sum_res-behavioral" {  } { { "sum_res.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/sum_res.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sum_res " "Found entity 1: Sum_res" {  } { { "sum_res.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/sum_res.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986156973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1618986156973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum_res Data_path:i_Path\|ALU:i_ALU\|Sum_res:i1_sr " "Elaborating entity \"Sum_res\" for hierarchy \"Data_path:i_Path\|ALU:i_ALU\|Sum_res:i1_sr\"" {  } { { "ALU.vhd" "i1_sr" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986156975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Data_path:i_Path\|Ram:i_RAM " "Elaborating entity \"Ram\" for hierarchy \"Data_path:i_Path\|Ram:i_RAM\"" {  } { { "Data_path.vhd" "i_RAM" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986156979 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[0\] Ram.vhd(28) " "Inferred latch for \"we_b\[0\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156984 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[1\] Ram.vhd(28) " "Inferred latch for \"we_b\[1\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156984 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[2\] Ram.vhd(28) " "Inferred latch for \"we_b\[2\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156984 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[3\] Ram.vhd(28) " "Inferred latch for \"we_b\[3\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618986156984 "|Ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_core Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0 " "Elaborating entity \"ram_core\" for hierarchy \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\"" {  } { { "Ram.vhd" "i_byte0" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986156986 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_path:i_Path\|ROM:i_ROM\|memory " "RAM logic \"Data_path:i_Path\|ROM:i_ROM\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "memory" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1618986157587 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1618986157587 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3 16 0 1 1 " "3 out of 16 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 15 " "Addresses ranging from 13 to 15 are not initialized" {  } { { "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1618986157592 ""}  } { { "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1618986157592 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618986158829 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618986158829 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1618986158829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986158942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618986158943 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618986158943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utg1 " "Found entity 1: altsyncram_utg1" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618986159013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618986159013 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte3\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 75 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte2\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 63 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte1\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 50 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7 " "Synthesized away node \"Data_path:i_Path\|Ram:i_RAM\|ram_core:i_byte0\|altsyncram:ram_block_rtl_0\|altsyncram_utg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 152 0 0 } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159334 "|RISCV|Data_path:i_Path|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1618986159334 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1618986159334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1153 " "1153 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1618986159552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618986159847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159847 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159981 "|RISCV|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618986159981 "|RISCV|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1618986159981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618986159983 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618986159983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618986159983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618986160047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 08:22:40 2021 " "Processing ended: Wed Apr 21 08:22:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618986160047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618986160047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618986160047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618986160047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618986161795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618986161796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 08:22:40 2021 " "Processing started: Wed Apr 21 08:22:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618986161796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618986161796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off practica5 -c practica5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618986161796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618986161946 ""}
{ "Info" "0" "" "Project  = practica5" {  } {  } 0 0 "Project  = practica5" 0 0 "Fitter" 0 0 1618986161947 ""}
{ "Info" "0" "" "Revision = practica5" {  } {  } 0 0 "Revision = practica5" 0 0 "Fitter" 0 0 1618986161947 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1618986162060 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "practica5 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"practica5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618986162069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618986162106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618986162106 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618986162228 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618986162240 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618986162620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618986162620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618986162620 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618986162620 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618986162628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618986162628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618986162628 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618986162628 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618986162683 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618986162683 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1618986162683 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica5.sdc " "Synopsys Design Constraints File file not found: 'practica5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618986162797 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618986162797 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1618986162798 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1618986162799 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618986162800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618986162802 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618986162802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618986162803 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618986162804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618986162804 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618986162804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618986162804 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618986162804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618986162804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1618986162805 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618986162805 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1618986162806 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1618986162806 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1618986162806 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618986162806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618986162806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618986162806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618986162806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618986162806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618986162806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618986162806 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618986162806 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1618986162806 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1618986162806 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618986162811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618986163912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618986163981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618986163993 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618986164134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618986164134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618986164203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1618986164786 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618986164786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618986164849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1618986164852 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1618986164852 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618986164852 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1618986164865 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618986164870 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618986164937 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618986164947 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618986165018 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618986165226 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1618986165274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/SistemasDigitalesII/practica5/output_files/practica5.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/SistemasDigitalesII/practica5/output_files/practica5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618986165381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618986165578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 08:22:45 2021 " "Processing ended: Wed Apr 21 08:22:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618986165578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618986165578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618986165578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618986165578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618986166573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618986166574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 08:22:46 2021 " "Processing started: Wed Apr 21 08:22:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618986166574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618986166574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off practica5 -c practica5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618986166574 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618986167500 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618986167548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618986168024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 08:22:48 2021 " "Processing ended: Wed Apr 21 08:22:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618986168024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618986168024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618986168024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618986168024 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618986168909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618986169440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618986169441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 08:22:49 2021 " "Processing started: Wed Apr 21 08:22:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618986169441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618986169441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta practica5 -c practica5 " "Command: quartus_sta practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618986169441 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1618986169701 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618986169915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618986169975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618986169976 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica5.sdc " "Synopsys Design Constraints File file not found: 'practica5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1618986170083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1618986170083 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1618986170083 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1618986170083 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1618986170084 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1618986170093 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1618986170096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170139 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1618986170145 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1618986170146 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1618986170154 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1618986170154 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1618986170155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618986170219 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1618986170224 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618986170248 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618986170248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618986170348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 08:22:50 2021 " "Processing ended: Wed Apr 21 08:22:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618986170348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618986170348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618986170348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618986170348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618986171396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618986171396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 08:22:51 2021 " "Processing started: Wed Apr 21 08:22:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618986171396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618986171396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off practica5 -c practica5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618986171396 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "practica5.vho\", \"practica5_fast.vho practica5_vhd.sdo practica5_vhd_fast.sdo C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/ simulation " "Generated files \"practica5.vho\", \"practica5_fast.vho\", \"practica5_vhd.sdo\" and \"practica5_vhd_fast.sdo\" in directory \"C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1618986171717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618986173758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 08:22:53 2021 " "Processing ended: Wed Apr 21 08:22:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618986173758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618986173758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618986173758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618986173758 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618986174403 ""}
