$date
	Sat Apr 26 20:43:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module OnebitALU_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 2 $ s [1:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 2 % s [1:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b1 $
1#
0"
0!
$end
#10
1!
b10 $
b10 %
#20
b11 $
b11 %
#30
