

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode'
================================================================
* Date:           Fri May 27 19:41:02 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3338516583|  3379972199|  13.354 sec|  13.520 sec|  3338516583|  3379972199|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                             |                                                                  |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599                      |CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1                      |       89|       89|   0.356 us|   0.356 us|       89|       89|       no|
        |grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655                      |CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3                      |      136|      136|   0.544 us|   0.544 us|      136|      136|       no|
        |grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720              |CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1              |    12546|    12546|  50.184 us|  50.184 us|    12546|    12546|       no|
        |grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726  |CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3  |  3211304|  3211304|  12.845 ms|  12.845 ms|  3211304|  3211304|       no|
        |grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833                  |CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6                  |    12547|    12547|  50.188 us|  50.188 us|    12547|    12547|       no|
        |grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839               |CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7               |     6276|     6276|  25.104 us|  25.104 us|     6276|     6276|       no|
        |grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848                      |CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3                      |      103|      103|   0.412 us|   0.412 us|      103|      103|       no|
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +------------------------------------+------------+------------+-------------------------+-----------+-----------+-------+----------+
        |                                    |     Latency (cycles)    |        Iteration        |  Initiation Interval  |  Trip |          |
        |              Loop Name             |     min    |     max    |         Latency         |  achieved |   target  | Count | Pipelined|
        +------------------------------------+------------+------------+-------------------------+-----------+-----------+-------+----------+
        |- read_weight                       |     2380800|     2380800|                       93|          -|          -|  25600|        no|
        |- main_loop_tile_h                  |  3336135712|  3377591328|  1668067856 ~ 1688795664|          -|          -|      2|        no|
        | + main_loop_tile_w                 |  1668067854|  1688795662|    834033927 ~ 844397831|          -|          -|      2|        no|
        |  ++ read_input_VITIS_LOOP_164_1    |      237568|    10601472|                  8 ~ 357|          -|          -|  29696|        no|
        |   +++ VITIS_LOOP_171_2             |         280|         280|                      140|          -|          -|      2|        no|
        |  ++ main_loop_i                    |   830126336|   830126336|                  3242681|          -|          -|    256|        no|
        |  ++ write_output_VITIS_LOOP_204_1  |     3670019|     3670019|                      256|          -|          -|  14336|        no|
        |   +++ VITIS_LOOP_211_2             |         246|         246|                      246|          -|          -|      1|        no|
        +------------------------------------+------------+------------+-------------------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     6|        -|        -|    -|
|Expression           |        -|     -|        0|     1732|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    42|    19170|    36187|    -|
|Memory               |      220|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     3963|    -|
|Register             |        -|     -|     3353|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      220|    48|    22523|    41882|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       15|     2|        2|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        5|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599                      |CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1                      |        0|   4|  2343|   3944|    0|
    |grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655                      |CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3                      |        0|   0|  4951|   6006|    0|
    |grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848                      |CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3                      |        0|   0|  3100|  11598|    0|
    |grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726  |CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3  |        0|  35|  8270|  13544|    0|
    |grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839               |CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7               |        0|   0|   133|    477|    0|
    |grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833                  |CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6                  |        0|   0|    61|    191|    0|
    |grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720              |CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1              |        0|   0|    45|    191|    0|
    |mul_32ns_34ns_65_2_1_U215                                                    |mul_32ns_34ns_65_2_1                                              |        0|   3|   173|     53|    0|
    |mul_7ns_9ns_15_1_1_U205                                                      |mul_7ns_9ns_15_1_1                                                |        0|   0|     0|     49|    0|
    |mul_7ns_9ns_15_1_1_U207                                                      |mul_7ns_9ns_15_1_1                                                |        0|   0|     0|     49|    0|
    |mul_9ns_6ns_14_1_1_U206                                                      |mul_9ns_6ns_14_1_1                                                |        0|   0|     0|     49|    0|
    |urem_7ns_4ns_3_11_seq_1_U208                                                 |urem_7ns_4ns_3_11_seq_1                                           |        0|   0|    94|     36|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                        |                                                                  |        0|  42| 19170|  36187|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    +-------------------------------------------+--------------------------------------+---------------------+
    |                  Instance                 |                Module                |      Expression     |
    +-------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U210  |ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1  |  i0 + (i1 + i2) * i3|
    |mul_mul_14ns_5ns_18_4_1_U212               |mul_mul_14ns_5ns_18_4_1               |              i0 * i1|
    |mul_mul_16s_5ns_18_4_1_U211                |mul_mul_16s_5ns_18_4_1                |              i0 * i1|
    |mul_mul_9ns_14ns_22_4_1_U213               |mul_mul_9ns_14ns_22_4_1               |              i0 * i1|
    |mul_mul_9ns_14ns_22_4_1_U214               |mul_mul_9ns_14ns_22_4_1               |              i0 * i1|
    |mul_mul_9ns_16ns_24_4_1_U209               |mul_mul_9ns_16ns_24_4_1               |              i0 * i1|
    +-------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    +----------------+---------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |     Memory     |              Module             | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |C_V_U           |CnnKernel_YourCode_C_V           |       16|  0|   0|    0|   12544|   17|     1|       213248|
    |input_V_0_0_U   |CnnKernel_YourCode_input_V_0_0   |        4|  0|   0|    0|  147456|    8|     1|      1179648|
    |input_V_0_1_U   |CnnKernel_YourCode_input_V_0_1   |        4|  0|   0|    0|  141312|    8|     1|      1130496|
    |input_V_0_2_U   |CnnKernel_YourCode_input_V_0_1   |        4|  0|   0|    0|  141312|    8|     1|      1130496|
    |input_V_0_3_U   |CnnKernel_YourCode_input_V_0_1   |        4|  0|   0|    0|  141312|    8|     1|      1130496|
    |input_V_0_4_U   |CnnKernel_YourCode_input_V_0_1   |        4|  0|   0|    0|  141312|    8|     1|      1130496|
    |input_V_1_0_U   |CnnKernel_YourCode_input_V_0_1   |        4|  0|   0|    0|  141312|    8|     1|      1130496|
    |input_V_2_0_U   |CnnKernel_YourCode_input_V_0_1   |        4|  0|   0|    0|  141312|    8|     1|      1130496|
    |input_V_3_0_U   |CnnKernel_YourCode_input_V_0_1   |        4|  0|   0|    0|  141312|    8|     1|      1130496|
    |input_V_4_0_U   |CnnKernel_YourCode_input_V_0_1   |        4|  0|   0|    0|  141312|    8|     1|      1130496|
    |input_V_1_1_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_1_2_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_1_3_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_1_4_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_2_1_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_2_2_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_2_3_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_2_4_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_3_1_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_3_2_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_3_3_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_3_4_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_4_1_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_4_2_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_4_3_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |input_V_4_4_U   |CnnKernel_YourCode_input_V_1_1   |        4|  0|   0|    0|  135424|    8|     1|      1083392|
    |output_V_U      |CnnKernel_YourCode_output_V      |        4|  0|   0|    0|  802816|    8|     1|      6422528|
    |weight_V_0_0_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_0_1_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_0_2_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_0_3_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_0_4_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_1_0_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_1_1_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_1_2_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_1_3_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_1_4_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_2_0_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_2_1_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_2_2_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_2_3_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_2_4_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_3_0_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_3_1_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_3_2_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_3_3_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_3_4_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_4_0_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_4_1_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_4_2_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_4_3_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    |weight_V_4_4_U  |CnnKernel_YourCode_weight_V_0_0  |        4|  0|   0|    0|   65536|    8|     1|       524288|
    +----------------+---------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total           |                                 |      220|  0|   0|    0| 5898496|  425|    52|     47300864|
    +----------------+---------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln122_fu_903_p2        |         +|   0|  0|  22|          15|           1|
    |add_ln163_1_fu_1111_p2     |         +|   0|  0|  31|          24|          16|
    |add_ln163_2_fu_1099_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln163_fu_1105_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln164_1_fu_1528_p2     |         +|   0|  0|  31|          24|           8|
    |add_ln164_fu_1523_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln166_1_fu_1183_p2     |         +|   0|  0|  22|          15|           7|
    |add_ln166_2_fu_1273_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln166_3_fu_1363_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln166_5_fu_1192_p2     |         +|   0|  0|  24|          24|          24|
    |add_ln166_6_fu_1281_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln166_7_fu_1197_p2     |         +|   0|  0|  24|          24|          24|
    |add_ln166_8_fu_1212_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln166_9_fu_1221_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln166_fu_1050_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln167_fu_1372_p2       |         +|   0|  0|  31|          24|           7|
    |add_ln169_fu_1296_p2       |         +|   0|  0|  31|          24|           7|
    |add_ln171_1_fu_1517_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln171_fu_1243_p2       |         +|   0|  0|  25|          18|           1|
    |add_ln189_1_fu_1462_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln189_fu_1423_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln203_1_fu_1637_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln203_fu_1669_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln204_fu_2007_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln206_1_fu_1754_p2     |         +|   0|  0|  30|          23|          23|
    |add_ln206_fu_1715_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln207_fu_1845_p2       |         +|   0|  0|  30|          23|           6|
    |add_ln209_fu_1885_p2       |         +|   0|  0|  30|          23|           6|
    |add_ln211_1_fu_2001_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln211_fu_1961_p2       |         +|   0|  0|  40|          33|           1|
    |add_ln218_fu_1982_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln225_fu_1813_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln33_1_fu_1069_p2      |         +|   0|  0|  23|          16|          15|
    |add_ln33_2_fu_960_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln33_3_fu_948_p2       |         +|   0|  0|  22|          15|          14|
    |add_ln33_fu_1063_p2        |         +|   0|  0|  15|           8|           7|
    |add_ln36_1_fu_1663_p2      |         +|   0|  0|  22|          15|           7|
    |add_ln36_2_fu_994_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln36_fu_1657_p2        |         +|   0|  0|  15|           8|           7|
    |add_ln42_fu_1547_p2        |         +|   0|  0|  16|           9|           1|
    |sub_ln163_fu_1040_p2       |         -|   0|  0|  16|           9|           9|
    |sub_ln171_fu_1252_p2       |         -|   0|  0|  34|          27|          27|
    |sub_ln189_1_fu_1456_p2     |         -|   0|  0|  25|          18|          18|
    |sub_ln189_2_fu_1495_p2     |         -|   0|  0|  25|          18|          18|
    |sub_ln189_fu_1343_p2       |         -|   0|  0|  22|          15|          15|
    |sub_ln206_fu_1744_p2       |         -|   0|  0|  22|          15|          15|
    |sub_ln208_1_fu_1869_p2     |         -|   0|  0|  25|           1|          18|
    |sub_ln208_fu_1850_p2       |         -|   0|  0|  30|           1|          23|
    |sub_ln209_1_fu_1917_p2     |         -|   0|  0|  25|           1|          18|
    |sub_ln209_fu_1898_p2       |         -|   0|  0|  30|           7|          23|
    |sub_ln225_1_fu_1839_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln225_fu_1800_p2       |         -|   0|  0|  23|          16|          16|
    |sub_ln85_fu_1604_p2        |         -|   0|  0|  23|          16|          16|
    |ap_block_state83_io        |       and|   0|  0|   2|           1|           1|
    |icmp_ln122_fu_897_p2       |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln163_fu_1093_p2      |      icmp|   0|  0|  12|          15|          13|
    |icmp_ln164_fu_1117_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln171_1_fu_1508_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln171_fu_1312_p2      |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln203_fu_1631_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln204_fu_1643_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln211_fu_1971_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln33_fu_954_p2        |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln36_fu_988_p2        |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln42_fu_1541_p2       |      icmp|   0|  0|  11|           9|          10|
    |select_ln163_1_fu_1131_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln163_2_fu_1139_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln163_3_fu_1147_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln163_fu_1123_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln203_1_fu_1675_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln203_2_fu_1702_p3  |    select|   0|  0|  22|           1|          22|
    |select_ln203_fu_1649_p3    |    select|   0|  0|   6|           1|           1|
    |start_2_fu_1878_p3         |    select|   0|  0|  18|           1|          18|
    |till_fu_1937_p3            |    select|   0|  0|  18|           1|          18|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1732|        1236|        1039|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+------+-----------+-----+-----------+
    |            Name           |  LUT | Input Size| Bits| Total Bits|
    +---------------------------+------+-----------+-----+-----------+
    |C_V_address0               |    26|          5|   14|         70|
    |C_V_address1               |    20|          4|   14|         56|
    |C_V_ce0                    |    26|          5|    1|          5|
    |C_V_ce1                    |    20|          4|    1|          4|
    |C_V_d0                     |    20|          4|   17|         68|
    |C_V_we0                    |    20|          4|    1|          4|
    |ap_NS_fsm                  |  1679|        317|    1|        317|
    |gmem_blk_n_AR              |     9|          2|    1|          2|
    |gmem_blk_n_AW              |     9|          2|    1|          2|
    |gmem_blk_n_B               |     9|          2|    1|          2|
    |gmem_blk_n_R               |     9|          2|    1|          2|
    |gmem_blk_n_W               |     9|          2|    1|          2|
    |grp_fu_2589_ce             |     9|          2|    1|          2|
    |h_2_reg_579                |     9|          2|    6|         12|
    |h_reg_524                  |     9|          2|    7|         14|
    |hh_fu_376                  |     9|          2|    8|         16|
    |i_1_reg_556                |     9|          2|    9|         18|
    |i_reg_544                  |     9|          2|    9|         18|
    |idx_1_reg_535              |     9|          2|   64|        128|
    |idx_3_reg_590              |     9|          2|   64|        128|
    |idx_fu_364                 |     9|          2|   15|         30|
    |indvar1_reg_451            |     9|          2|    2|          4|
    |indvar_flatten176_reg_568  |     9|          2|   14|         28|
    |indvar_flatten_reg_484     |     9|          2|   15|         30|
    |indvar_fu_384              |     9|          2|    2|          4|
    |indvars_iv469_fu_380       |     9|          2|   16|         32|
    |indvars_iv471_reg_462      |     9|          2|   15|         30|
    |indvars_iv473_reg_495      |     9|          2|   24|         48|
    |indvars_iv475_reg_515      |     9|          2|   24|         48|
    |input_V_0_0_address0       |    14|          3|   18|         54|
    |input_V_0_0_ce0            |    14|          3|    1|          3|
    |input_V_0_0_we0            |     9|          2|    1|          2|
    |input_V_0_1_address0       |    14|          3|   18|         54|
    |input_V_0_1_ce0            |    14|          3|    1|          3|
    |input_V_0_1_we0            |     9|          2|    1|          2|
    |input_V_0_2_address0       |    14|          3|   18|         54|
    |input_V_0_2_ce0            |    14|          3|    1|          3|
    |input_V_0_2_we0            |     9|          2|    1|          2|
    |input_V_0_3_address0       |    14|          3|   18|         54|
    |input_V_0_3_ce0            |    14|          3|    1|          3|
    |input_V_0_3_we0            |     9|          2|    1|          2|
    |input_V_0_4_address0       |    14|          3|   18|         54|
    |input_V_0_4_ce0            |    14|          3|    1|          3|
    |input_V_0_4_we0            |     9|          2|    1|          2|
    |input_V_1_0_address0       |    14|          3|   18|         54|
    |input_V_1_0_ce0            |    14|          3|    1|          3|
    |input_V_1_0_we0            |     9|          2|    1|          2|
    |input_V_1_1_address0       |    14|          3|   18|         54|
    |input_V_1_1_ce0            |    14|          3|    1|          3|
    |input_V_1_1_we0            |     9|          2|    1|          2|
    |input_V_1_2_address0       |    14|          3|   18|         54|
    |input_V_1_2_ce0            |    14|          3|    1|          3|
    |input_V_1_2_we0            |     9|          2|    1|          2|
    |input_V_1_3_address0       |    14|          3|   18|         54|
    |input_V_1_3_ce0            |    14|          3|    1|          3|
    |input_V_1_3_we0            |     9|          2|    1|          2|
    |input_V_1_4_address0       |    14|          3|   18|         54|
    |input_V_1_4_ce0            |    14|          3|    1|          3|
    |input_V_1_4_we0            |     9|          2|    1|          2|
    |input_V_2_0_address0       |    14|          3|   18|         54|
    |input_V_2_0_ce0            |    14|          3|    1|          3|
    |input_V_2_0_we0            |     9|          2|    1|          2|
    |input_V_2_1_address0       |    14|          3|   18|         54|
    |input_V_2_1_ce0            |    14|          3|    1|          3|
    |input_V_2_1_we0            |     9|          2|    1|          2|
    |input_V_2_2_address0       |    14|          3|   18|         54|
    |input_V_2_2_ce0            |    14|          3|    1|          3|
    |input_V_2_2_we0            |     9|          2|    1|          2|
    |input_V_2_3_address0       |    14|          3|   18|         54|
    |input_V_2_3_ce0            |    14|          3|    1|          3|
    |input_V_2_3_we0            |     9|          2|    1|          2|
    |input_V_2_4_address0       |    14|          3|   18|         54|
    |input_V_2_4_ce0            |    14|          3|    1|          3|
    |input_V_2_4_we0            |     9|          2|    1|          2|
    |input_V_3_0_address0       |    14|          3|   18|         54|
    |input_V_3_0_ce0            |    14|          3|    1|          3|
    |input_V_3_0_we0            |     9|          2|    1|          2|
    |input_V_3_1_address0       |    14|          3|   18|         54|
    |input_V_3_1_ce0            |    14|          3|    1|          3|
    |input_V_3_1_we0            |     9|          2|    1|          2|
    |input_V_3_2_address0       |    14|          3|   18|         54|
    |input_V_3_2_ce0            |    14|          3|    1|          3|
    |input_V_3_2_we0            |     9|          2|    1|          2|
    |input_V_3_3_address0       |    14|          3|   18|         54|
    |input_V_3_3_ce0            |    14|          3|    1|          3|
    |input_V_3_3_we0            |     9|          2|    1|          2|
    |input_V_3_4_address0       |    14|          3|   18|         54|
    |input_V_3_4_ce0            |    14|          3|    1|          3|
    |input_V_3_4_we0            |     9|          2|    1|          2|
    |input_V_4_0_address0       |    14|          3|   18|         54|
    |input_V_4_0_ce0            |    14|          3|    1|          3|
    |input_V_4_0_we0            |     9|          2|    1|          2|
    |input_V_4_1_address0       |    14|          3|   18|         54|
    |input_V_4_1_ce0            |    14|          3|    1|          3|
    |input_V_4_1_we0            |     9|          2|    1|          2|
    |input_V_4_2_address0       |    14|          3|   18|         54|
    |input_V_4_2_ce0            |    14|          3|    1|          3|
    |input_V_4_2_we0            |     9|          2|    1|          2|
    |input_V_4_3_address0       |    14|          3|   18|         54|
    |input_V_4_3_ce0            |    14|          3|    1|          3|
    |input_V_4_3_we0            |     9|          2|    1|          2|
    |input_V_4_4_address0       |    14|          3|   18|         54|
    |input_V_4_4_ce0            |    14|          3|    1|          3|
    |input_V_4_4_we0            |     9|          2|    1|          2|
    |j_reg_504                  |     9|          2|    9|         18|
    |m_axi_gmem_ARADDR          |    20|          4|   64|        256|
    |m_axi_gmem_ARLEN           |    20|          4|   32|        128|
    |output_V_address0          |    14|          3|   20|         60|
    |output_V_ce0               |    14|          3|    1|          3|
    |output_V_we0               |     9|          2|    1|          2|
    |phi_mul_fu_372             |     9|          2|   15|         30|
    |weight_V_0_0_address0      |    14|          3|   16|         48|
    |weight_V_0_0_ce0           |    14|          3|    1|          3|
    |weight_V_0_0_we0           |     9|          2|    1|          2|
    |weight_V_0_1_address0      |    14|          3|   16|         48|
    |weight_V_0_1_ce0           |    14|          3|    1|          3|
    |weight_V_0_1_we0           |     9|          2|    1|          2|
    |weight_V_0_2_address0      |    14|          3|   16|         48|
    |weight_V_0_2_ce0           |    14|          3|    1|          3|
    |weight_V_0_2_we0           |     9|          2|    1|          2|
    |weight_V_0_3_address0      |    14|          3|   16|         48|
    |weight_V_0_3_ce0           |    14|          3|    1|          3|
    |weight_V_0_3_we0           |     9|          2|    1|          2|
    |weight_V_0_4_address0      |    14|          3|   16|         48|
    |weight_V_0_4_ce0           |    14|          3|    1|          3|
    |weight_V_0_4_we0           |     9|          2|    1|          2|
    |weight_V_1_0_address0      |    14|          3|   16|         48|
    |weight_V_1_0_ce0           |    14|          3|    1|          3|
    |weight_V_1_0_we0           |     9|          2|    1|          2|
    |weight_V_1_1_address0      |    14|          3|   16|         48|
    |weight_V_1_1_ce0           |    14|          3|    1|          3|
    |weight_V_1_1_we0           |     9|          2|    1|          2|
    |weight_V_1_2_address0      |    14|          3|   16|         48|
    |weight_V_1_2_ce0           |    14|          3|    1|          3|
    |weight_V_1_2_we0           |     9|          2|    1|          2|
    |weight_V_1_3_address0      |    14|          3|   16|         48|
    |weight_V_1_3_ce0           |    14|          3|    1|          3|
    |weight_V_1_3_we0           |     9|          2|    1|          2|
    |weight_V_1_4_address0      |    14|          3|   16|         48|
    |weight_V_1_4_ce0           |    14|          3|    1|          3|
    |weight_V_1_4_we0           |     9|          2|    1|          2|
    |weight_V_2_0_address0      |    14|          3|   16|         48|
    |weight_V_2_0_ce0           |    14|          3|    1|          3|
    |weight_V_2_0_we0           |     9|          2|    1|          2|
    |weight_V_2_1_address0      |    14|          3|   16|         48|
    |weight_V_2_1_ce0           |    14|          3|    1|          3|
    |weight_V_2_1_we0           |     9|          2|    1|          2|
    |weight_V_2_2_address0      |    14|          3|   16|         48|
    |weight_V_2_2_ce0           |    14|          3|    1|          3|
    |weight_V_2_2_we0           |     9|          2|    1|          2|
    |weight_V_2_3_address0      |    14|          3|   16|         48|
    |weight_V_2_3_ce0           |    14|          3|    1|          3|
    |weight_V_2_3_we0           |     9|          2|    1|          2|
    |weight_V_2_4_address0      |    14|          3|   16|         48|
    |weight_V_2_4_ce0           |    14|          3|    1|          3|
    |weight_V_2_4_we0           |     9|          2|    1|          2|
    |weight_V_3_0_address0      |    14|          3|   16|         48|
    |weight_V_3_0_ce0           |    14|          3|    1|          3|
    |weight_V_3_0_we0           |     9|          2|    1|          2|
    |weight_V_3_1_address0      |    14|          3|   16|         48|
    |weight_V_3_1_ce0           |    14|          3|    1|          3|
    |weight_V_3_1_we0           |     9|          2|    1|          2|
    |weight_V_3_2_address0      |    14|          3|   16|         48|
    |weight_V_3_2_ce0           |    14|          3|    1|          3|
    |weight_V_3_2_we0           |     9|          2|    1|          2|
    |weight_V_3_3_address0      |    14|          3|   16|         48|
    |weight_V_3_3_ce0           |    14|          3|    1|          3|
    |weight_V_3_3_we0           |     9|          2|    1|          2|
    |weight_V_3_4_address0      |    14|          3|   16|         48|
    |weight_V_3_4_ce0           |    14|          3|    1|          3|
    |weight_V_3_4_we0           |     9|          2|    1|          2|
    |weight_V_4_0_address0      |    14|          3|   16|         48|
    |weight_V_4_0_ce0           |    14|          3|    1|          3|
    |weight_V_4_0_we0           |     9|          2|    1|          2|
    |weight_V_4_1_address0      |    14|          3|   16|         48|
    |weight_V_4_1_ce0           |    14|          3|    1|          3|
    |weight_V_4_1_we0           |     9|          2|    1|          2|
    |weight_V_4_2_address0      |    14|          3|   16|         48|
    |weight_V_4_2_ce0           |    14|          3|    1|          3|
    |weight_V_4_2_we0           |     9|          2|    1|          2|
    |weight_V_4_3_address0      |    14|          3|   16|         48|
    |weight_V_4_3_ce0           |    14|          3|    1|          3|
    |weight_V_4_3_we0           |     9|          2|    1|          2|
    |weight_V_4_4_address0      |    14|          3|   16|         48|
    |weight_V_4_4_ce0           |    14|          3|    1|          3|
    |weight_V_4_4_we0           |     9|          2|    1|          2|
    |ww_reg_472                 |     9|          2|    8|         16|
    +---------------------------+------+-----------+-----+-----------+
    |Total                      |  3963|        809| 1449|       4437|
    +---------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                           Name                                           |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln163_2_reg_2217                                                                      |   15|   0|   15|          0|
    |add_ln166_10_reg_2286                                                                     |   16|   0|   16|          0|
    |add_ln166_2_reg_2296                                                                      |   64|   0|   64|          0|
    |add_ln166_6_reg_2301                                                                      |   24|   0|   24|          0|
    |add_ln167_reg_2336                                                                        |   24|   0|   24|          0|
    |add_ln171_1_reg_2402                                                                      |   64|   0|   64|          0|
    |add_ln203_1_reg_2469                                                                      |   14|   0|   14|          0|
    |add_ln206_1_reg_2509                                                                      |   23|   0|   23|          0|
    |add_ln207_reg_2533                                                                        |   23|   0|   23|          0|
    |add_ln211_1_reg_2562                                                                      |   64|   0|   64|          0|
    |add_ln33_2_reg_2160                                                                       |    2|   0|    2|          0|
    |add_ln33_3_reg_2152                                                                       |   15|   0|   15|          0|
    |add_ln36_2_reg_2183                                                                       |    2|   0|    2|          0|
    |add_ln42_reg_2430                                                                         |    9|   0|    9|          0|
    |ap_CS_fsm                                                                                 |  316|   0|  316|          0|
    |data_V_1_reg_2417                                                                         |  512|   0|  512|          0|
    |data_V_2_reg_2579                                                                         |  512|   0|  512|          0|
    |data_V_reg_2142                                                                           |  512|   0|  512|          0|
    |empty_142_reg_2396                                                                        |   26|   0|   26|          0|
    |empty_144_reg_2556                                                                        |   26|   0|   26|          0|
    |gmem_addr_2_reg_2572                                                                      |   64|   0|   64|          0|
    |grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599_ap_start_reg                      |    1|   0|    1|          0|
    |grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655_ap_start_reg                      |    1|   0|    1|          0|
    |grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848_ap_start_reg                      |    1|   0|    1|          0|
    |grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726_ap_start_reg  |    1|   0|    1|          0|
    |grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839_ap_start_reg               |    1|   0|    1|          0|
    |grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833_ap_start_reg                  |    1|   0|    1|          0|
    |grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720_ap_start_reg              |    1|   0|    1|          0|
    |h_2_reg_579                                                                               |    6|   0|    6|          0|
    |h_reg_524                                                                                 |    7|   0|    7|          0|
    |hh_fu_376                                                                                 |    8|   0|    8|          0|
    |i_1_reg_556                                                                               |    9|   0|    9|          0|
    |i_reg_544                                                                                 |    9|   0|    9|          0|
    |icmp_ln171_reg_2312                                                                       |    1|   0|    1|          0|
    |icmp_ln204_reg_2474                                                                       |    1|   0|    1|          0|
    |idx_1_reg_535                                                                             |   64|   0|   64|          0|
    |idx_2_reg_2106                                                                            |   15|   0|   15|          0|
    |idx_3_reg_590                                                                             |   64|   0|   64|          0|
    |idx_fu_364                                                                                |   15|   0|   15|          0|
    |indvar1_reg_451                                                                           |    2|   0|    2|          0|
    |indvar_flatten176_reg_568                                                                 |   14|   0|   14|          0|
    |indvar_flatten_reg_484                                                                    |   15|   0|   15|          0|
    |indvar_fu_384                                                                             |    2|   0|    2|          0|
    |indvars_iv469_fu_380                                                                      |   16|   0|   16|          0|
    |indvars_iv471_reg_462                                                                     |   15|   0|   15|          0|
    |indvars_iv473_reg_495                                                                     |   24|   0|   24|          0|
    |indvars_iv475_reg_515                                                                     |   24|   0|   24|          0|
    |j_reg_504                                                                                 |    9|   0|    9|          0|
    |mul_ln163_reg_2270                                                                        |   24|   0|   24|          0|
    |mul_ln166_reg_2264                                                                        |   15|   0|   15|          0|
    |mul_ln171_reg_2388                                                                        |   18|   0|   18|          0|
    |mul_ln189_2_reg_2383                                                                      |   18|   0|   18|          0|
    |mul_ln189_reg_2321                                                                        |   14|   0|   14|          0|
    |p_cast9_cast_reg_2170                                                                     |   15|   0|   16|          1|
    |phi_mul_fu_372                                                                            |   15|   0|   15|          0|
    |select_ln163_1_reg_2227                                                                   |    7|   0|    7|          0|
    |select_ln163_2_reg_2235                                                                   |    9|   0|    9|          0|
    |select_ln163_3_reg_2244                                                                   |   24|   0|   24|          0|
    |select_ln163_reg_2222                                                                     |   24|   0|   24|          0|
    |select_ln203_1_reg_2497                                                                   |    9|   0|    9|          0|
    |select_ln203_reg_2480                                                                     |    6|   0|    6|          0|
    |sext_ln166_1_reg_2209                                                                     |   25|   0|   25|          0|
    |sext_ln166_reg_2204                                                                       |   24|   0|   24|          0|
    |sext_ln189_reg_2316                                                                       |   13|   0|   16|          3|
    |start_reg_2307                                                                            |   18|   0|   18|          0|
    |sub_ln171_reg_2291                                                                        |   27|   0|   27|          0|
    |sub_ln189_1_reg_2358                                                                      |   15|   0|   18|          3|
    |sub_ln189_2_reg_2368                                                                      |   15|   0|   18|          3|
    |sub_ln225_1_reg_2528                                                                      |   17|   0|   20|          3|
    |sub_ln85_reg_2451                                                                         |   13|   0|   16|          3|
    |tmp_15_cast_reg_2440                                                                      |    6|   0|    7|          1|
    |tmp_15_reg_2435                                                                           |    6|   0|    6|          0|
    |tmp_18_cast_reg_2446                                                                      |    8|   0|   16|          8|
    |tmp_20_reg_2422                                                                           |   26|   0|   32|          6|
    |tmp_27_reg_2347                                                                           |    5|   0|    5|          0|
    |tmp_29_reg_2584                                                                           |   26|   0|   32|          6|
    |tmp_30_reg_2518                                                                           |    1|   0|    1|          0|
    |tmp_reg_2147                                                                              |   15|   0|   21|          6|
    |trunc_ln166_1_reg_2280                                                                    |   19|   0|   19|          0|
    |trunc_ln166_2_reg_2249                                                                    |   18|   0|   18|          0|
    |trunc_ln189_reg_2378                                                                      |    3|   0|    3|          0|
    |trunc_ln206_1_reg_2461                                                                    |   21|   0|   22|          1|
    |trunc_ln208_2_reg_2523                                                                    |   17|   0|   17|          0|
    |trunc_ln2_reg_2551                                                                        |   58|   0|   58|          0|
    |trunc_ln36_reg_2188                                                                       |    7|   0|    7|          0|
    |trunc_ln4_reg_2275                                                                        |   18|   0|   18|          0|
    |ww_reg_472                                                                                |    8|   0|    8|          0|
    |zext_ln164_1_reg_2259                                                                     |    7|   0|   15|          8|
    |zext_ln166_5_reg_2331                                                                     |   18|   0|   64|         46|
    |zext_ln211_2_reg_2543                                                                     |   33|   0|   64|         31|
    |zext_ln36_2_reg_2199                                                                      |    8|   0|   16|          8|
    |zext_ln36_reg_2175                                                                        |    6|   0|    7|          1|
    +------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                     | 3353|   0| 3491|        138|
    +------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                gmem|       pointer|
|input_g              |   in|   64|     ap_none|             input_g|        scalar|
|weight_g             |   in|   64|     ap_none|            weight_g|        scalar|
|output_g             |   in|   64|     ap_none|            output_g|        scalar|
+---------------------+-----+-----+------------+--------------------+--------------+

