# Info: [9569]: Logging project transcript to file /mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald/project_2_impl_2/precision.log
# Info: [9569]: Logging suppressed messages transcript to file /mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald/project_2_impl_2/precision.log.suppressed
# Info: [9552]: Activated implementation project_2_impl_2 in project /mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald/project_2.psp.
new_project -name project_2 -folder /mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald -createimpl_name project_2_impl_2
# COMMAND: add_input_file {FMS2.sv}
add_input_file {FMS2.sv}
# COMMAND: setup_design -manufacturer Xilinx -family ARTIX-7 -part 7A100TCSG324 -speed -1
# Info: [15302]: Setting up the design to use synthesis library "xca7.syn"
# Info: [585]: The global max fanout is currently set to 10000 for Xilinx - ARTIX-7.
# Info: [15328]: Setting Part to: "7A100TCSG324".
# Info: [15329]: Setting Process to: "1".
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
setup_design -manufacturer Xilinx -family ARTIX-7 -part 7A100TCSG324 -speed -1
# COMMAND: setup_design -vivado -max_fanout=10000
# Info: [585]: The global max fanout is currently set to 10000 for Xilinx - ARTIX-7.
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [20026]: MultiProc: Precision will use a maximum of 24 logical processors.
setup_design -vivado -max_fanout=10000
# COMMAND: compile
# Info: [3052]: Decompressing file : /mnt/vol_NFS_mentorinstall/siemens/presicion/Mgc_home/pkgs/psr/techlibs/xca7.syn in /mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald/project_2_impl_2/synlib.
# Info: [3022]: Reading file: /mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald/project_2_impl_2/synlib/xca7.syn.
# Info: [645]: Loading library initialization file /mnt/vol_NFS_mentorinstall/siemens/presicion/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2022b.4
# Info: [42003]: Starting analysis of files in library "work"
# Info: [41002]: Analyzing input file "/mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald/FMS2.sv" ...
# Info: [670]: Top module of the design is set to: FMS_Booth.
# Info: [668]: Current working directory: /mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2022b.4
# Info: [40000]: Last compiled on Oct 11 2022 03:57:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2022b.4
# Info: [40000]: Last compiled on Oct 11 2022 04:31:14
# Info: [44512]: Initializing...
# Info: [44522]: Root Module FMS_Booth: Pre-processing...
# Info: [45144]: Extracted FSM in module FMS_Booth, with state variable = estado[2:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	       espera_1	                                000	                         00001
# Info: [40000]: FSM:	    1	        comp_Qq	                                001	                         00010
# Info: [40000]: FSM:	    2	           suma	                                010	                         00100
# Info: [40000]: FSM:	    3	          resta	                                011	                         01000
# Info: [40000]: FSM:	    4	      finalizar	                                100	                         10000
# Info: [40000]: The default branch of this FSM is being ignored to allow a more optimal implementation. To preserve it, please specify the attribute safe_fsm_type on the state variable
# Info: [40000]: The default branch of this FSM is being ignored to allow a more optimal implementation. To preserve it, please specify the attribute safe_fsm_type on the state variable
# Info: [44523]: Root Module FMS_Booth: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 98.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [668]: Current working directory: /mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald/project_2_impl_2.
# Info: [15334]: Doing rtl optimizations.
# Info: [671]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9565]: Saved implementation project_2_impl_2 in project /mnt/vol_NFS_mentordata/home/DL2021004089/tarea3-griii-6/Tarea3/Ronald/project_2.psp.
save_project
# COMMAND: close_project -discard
