
*** Running vivado
    with args -log lab3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab3.tcl -notrace
Command: synth_design -top lab3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 225481 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:01 . Memory (MB): peak = 1221.105 ; gain = 62.023 ; free physical = 13588 ; free virtual = 25072
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3' [/media/kc/Data/EE2026/project_3/project_3.srcs/sources_1/new/lab3.v:41]
INFO: [Synth 8-6157] synthesizing module 'Clock_Enable' [/media/kc/Data/EE2026/project_3/project_3.srcs/sources_1/new/lab3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Enable' (1#1) [/media/kc/Data/EE2026/project_3/project_3.srcs/sources_1/new/lab3.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/media/kc/Data/EE2026/project_3/project_3.srcs/sources_1/new/lab3.v:101]
INFO: [Synth 8-6155] done synthesizing module 'lab3' (2#1) [/media/kc/Data/EE2026/project_3/project_3.srcs/sources_1/new/lab3.v:41]
WARNING: [Synth 8-3331] design Clock_Enable has unconnected port sw[0]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1265.730 ; gain = 106.648 ; free physical = 13593 ; free virtual = 25077
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1265.730 ; gain = 106.648 ; free physical = 13597 ; free virtual = 25083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1265.730 ; gain = 106.648 ; free physical = 13597 ; free virtual = 25083
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/kc/Data/EE2026/project_3/project_3.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [/media/kc/Data/EE2026/project_3/project_3.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/kc/Data/EE2026/project_3/project_3.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1621.082 ; gain = 0.000 ; free physical = 13347 ; free virtual = 24837
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13422 ; free virtual = 24913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13422 ; free virtual = 24913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13422 ; free virtual = 24913
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enable0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'display_state_reg' in module 'lab3'
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ld15_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                  iSTATE |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'display_state_reg' using encoding 'one-hot' in module 'lab3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13409 ; free virtual = 24902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module Clock_Enable 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "CE/enable0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ld15_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design lab3 has unconnected port sw[3]
INFO: [Synth 8-3886] merging instance 'seg_reg[0]' (FDRE) to 'seg_reg[1]'
INFO: [Synth 8-3886] merging instance 'led_reg[3]' (FDRE) to 'led_reg[4]'
INFO: [Synth 8-3886] merging instance 'led_reg[4]' (FDRE) to 'led_reg[6]'
INFO: [Synth 8-3886] merging instance 'led_reg[5]' (FDSE) to 'led_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_reg[8]' (FDRE) to 'led_reg[10]'
INFO: [Synth 8-3886] merging instance 'led_reg[10]' (FDRE) to 'led_reg[11]'
INFO: [Synth 8-3886] merging instance 'led_reg[11]' (FDRE) to 'led_reg[12]'
INFO: [Synth 8-3886] merging instance 'led_reg[12]' (FDRE) to 'led_reg[13]'
INFO: [Synth 8-3886] merging instance 'led_reg[13]' (FDRE) to 'led_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[14] )
WARNING: [Synth 8-3332] Sequential element (led_reg[14]) is unused and will be removed from module lab3.
INFO: [Synth 8-3886] merging instance 'an_reg[0]' (FDRE) to 'seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'an_reg[2]' (FDRE) to 'seg_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13394 ; free virtual = 24890
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13278 ; free virtual = 24774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13272 ; free virtual = 24768
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13268 ; free virtual = 24764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13269 ; free virtual = 24765
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13269 ; free virtual = 24765
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13269 ; free virtual = 24765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13269 ; free virtual = 24765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13268 ; free virtual = 24764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13268 ; free virtual = 24764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |     5|
|4     |LUT2   |     9|
|5     |LUT3   |    41|
|6     |LUT4   |    14|
|7     |LUT5   |    10|
|8     |LUT6   |    28|
|9     |FDRE   |   110|
|10    |FDSE   |     5|
|11    |IBUF   |     8|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   282|
|2     |  CE     |Clock_Enable |   112|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13268 ; free virtual = 24764
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1621.082 ; gain = 106.648 ; free physical = 13325 ; free virtual = 24821
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13325 ; free virtual = 24821
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1621.082 ; gain = 462.000 ; free physical = 13318 ; free virtual = 24815
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/media/kc/Data/EE2026/project_3/project_3.runs/synth_1/lab3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3_utilization_synth.rpt -pb lab3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1645.094 ; gain = 0.000 ; free physical = 13318 ; free virtual = 24814
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 00:17:12 2025...
