Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  5 17:20:20 2024
| Host         : Marwan-0018 running 64-bit major release  (build 9200)
| Command      : report_methodology -file SYSTEM_TOP_methodology_drc_routed.rpt -pb SYSTEM_TOP_methodology_drc_routed.pb -rpx SYSTEM_TOP_methodology_drc_routed.rpx
| Design       : SYSTEM_TOP
| Device       : xcku115-flvb2104-2-e
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_SYSTEM_TOP
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+----------+---------------------------------------------------------+------------+
| Rule      | Severity | Description                                             | Violations |
+-----------+----------+---------------------------------------------------------+------------+
| CLKC-2    | Warning  | Clocking latency set by user                            | 6          |
| LUTAR-1   | Warning  | LUT drives async reset alert                            | 1          |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal              | 2          |
| SYNTH-10  | Warning  | Wide multiplier                                         | 3          |
| TIMING-14 | Warning  | LUT on the clock tree                                   | 1          |
| TIMING-29 | Warning  | Inconsistent pair of multicycle paths                   | 5          |
| TIMING-36 | Warning  | Invalid Generated Clock due to missing edge propagation | 4          |
| XDCH-2    | Warning  | Same min and max delay values on IO port                | 21         |
+-----------+----------+---------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CLKC-2#1 Warning
Clocking latency set by user  
Clock FCLK must not have the clock latency set when it is not propagated.
Related violations: <none>

CLKC-2#2 Warning
Clocking latency set by user  
Clock HCLK must not have the clock latency set when it is not propagated.
Related violations: <none>

CLKC-2#3 Warning
Clocking latency set by user  
Clock PCLK must not have the clock latency set when it is not propagated.
Related violations: <none>

CLKC-2#4 Warning
Clocking latency set by user  
Clock PCLKG must not have the clock latency set when it is not propagated.
Related violations: <none>

CLKC-2#5 Warning
Clocking latency set by user  
Clock TIMCLK must not have the clock latency set when it is not propagated.
Related violations: <none>

CLKC-2#6 Warning
Clocking latency set by user  
Clock WDOGCLK must not have the clock latency set when it is not propagated.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell U0_CORTEXM0INTEGRATION_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U0_CORTEXM0INTEGRATION/u_logic/Aa2bx6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Aniax6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Ar1bx6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/At2bx6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Aujpw6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Auyax6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Avzax6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Aw4bx6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Az3bx6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/B3gbx6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Bc3bx6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Bcabx6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/Bciax6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/C10bx6_reg/CLR, U0_CORTEXM0INTEGRATION/u_logic/C14bx6_reg/CLR (the first 15 of 279 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at U0_CORTEXM0INTEGRATION/u_logic/Affpw60 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at U0_CORTEXM0INTEGRATION/u_logic/Affpw60__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at U0_CORTEXM0INTEGRATION/u_logic/Affpw60__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT RCC_instance/GATE/GATED_CLK_INST_0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-29#1 Warning
Inconsistent pair of multicycle paths  
Setup and hold multicycle path constraints should typically reference the same -start pair for SLOW-to-FAST synchronous clocks or -end pair for FAST-to-SLOW synchronous clocks (see constraint positions 34, 31 in the Timing Constraint window in Vivado IDE)
Related violations: <none>

TIMING-29#2 Warning
Inconsistent pair of multicycle paths  
Setup and hold multicycle path constraints should typically reference the same -start pair for SLOW-to-FAST synchronous clocks or -end pair for FAST-to-SLOW synchronous clocks (see constraint positions 35, 32 in the Timing Constraint window in Vivado IDE)
Related violations: <none>

TIMING-29#3 Warning
Inconsistent pair of multicycle paths  
Setup and hold multicycle path constraints should typically reference the same -start pair for SLOW-to-FAST synchronous clocks or -end pair for FAST-to-SLOW synchronous clocks (see constraint positions 36, 33 in the Timing Constraint window in Vivado IDE)
Related violations: <none>

TIMING-29#4 Warning
Inconsistent pair of multicycle paths  
Setup and hold multicycle path constraints should typically reference the same -start pair for SLOW-to-FAST synchronous clocks or -end pair for FAST-to-SLOW synchronous clocks (see constraint positions 39, 37 in the Timing Constraint window in Vivado IDE)
Related violations: <none>

TIMING-29#5 Warning
Inconsistent pair of multicycle paths  
Setup and hold multicycle path constraints should typically reference the same -start pair for SLOW-to-FAST synchronous clocks or -end pair for FAST-to-SLOW synchronous clocks (see constraint positions 40, 38 in the Timing Constraint window in Vivado IDE)
Related violations: <none>

TIMING-36#1 Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock HCLK to generated clock PCLK
Related violations: <none>

TIMING-36#2 Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock PCLK to generated clock PCLKG
Related violations: <none>

TIMING-36#3 Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock PCLK to generated clock TIMCLK
Related violations: <none>

TIMING-36#4 Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock PCLK to generated clock WDOGCLK
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'HRESETn' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports HRESETn]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 36)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[0]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[10]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[11]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[12]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[13]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[14]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[15]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[1]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[2]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[3]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[4]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[5]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[6]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[7]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[8]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'SYSTEM_OUT[9]' relative to clock HCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks HCLK] -max -add_delay 2.000 [get_ports {SYSTEM_OUT[*]}]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 32)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 4.000 ns has been defined on port 'EXTIN' relative to clock PCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks PCLK] -max -add_delay 4.000 [get_ports EXTIN]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 34)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 4.000 ns has been defined on port 'HRESETn' relative to clock PCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks PCLK] -max -add_delay 4.000 [get_ports HRESETn]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 38)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 8.000 ns has been defined on port 'HRESETn' relative to clock WDOGCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks WDOGCLK] -max -add_delay 8.000 [get_ports HRESETn]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 40)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 8.000 ns has been defined on port 'RXD1' relative to clock PCLK for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks PCLK] -max -add_delay 8.000 [get_ports RXD1]
C:/Ain_shams/GP/Synthesis/project_2/project_2.srcs/constrs_1/imports/new/warnings.xdc (Line: 44)
Related violations: <none>


