{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542314946576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542314946588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 04:49:06 2018 " "Processing started: Fri Nov 16 04:49:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542314946588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542314946588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flipflop -c flipflop " "Command: quartus_map --read_settings_files=on --write_settings_files=off flipflop -c flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542314946588 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542314947110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542314957766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542314957766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542314957769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542314957769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flipflop " "Elaborating entity \"flipflop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542314957812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542314958328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542314958782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542314958782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542314958836 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542314958836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542314958836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542314958836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542314958892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 04:49:18 2018 " "Processing ended: Fri Nov 16 04:49:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542314958892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542314958892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542314958892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542314958892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542314961587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542314961598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 04:49:21 2018 " "Processing started: Fri Nov 16 04:49:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542314961598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542314961598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flipflop -c flipflop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off flipflop -c flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542314961598 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542314961764 ""}
{ "Info" "0" "" "Project  = flipflop" {  } {  } 0 0 "Project  = flipflop" 0 0 "Fitter" 0 0 1542314961764 ""}
{ "Info" "0" "" "Revision = flipflop" {  } {  } 0 0 "Revision = flipflop" 0 0 "Fitter" 0 0 1542314961764 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542314961885 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "flipflop EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design flipflop" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1542314962016 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1542314962066 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1542314962066 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542314962203 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542314962209 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542314962316 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542314962316 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542314962316 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/altera_project/logicDesignLab/Lab2_FlipFlop/" { { 0 { 0 ""} 0 22 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542314962318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/altera_project/logicDesignLab/Lab2_FlipFlop/" { { 0 { 0 ""} 0 24 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542314962318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "D:/altera_project/logicDesignLab/Lab2_FlipFlop/" { { 0 { 0 ""} 0 26 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542314962318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/altera_project/logicDesignLab/Lab2_FlipFlop/" { { 0 { 0 ""} 0 28 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542314962318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/altera_project/logicDesignLab/Lab2_FlipFlop/" { { 0 { 0 ""} 0 30 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542314962318 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542314962318 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542314962320 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1542314962553 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542314962676 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flipflop.sdc " "Synopsys Design Constraints File file not found: 'flipflop.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542314962677 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542314962678 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1542314962678 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Q~1\|combout " "Node \"Q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542314962679 ""} { "Warning" "WSTA_SCC_NODE" "Q~1\|datad " "Node \"Q~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542314962679 ""}  } { { "flipflop.v" "" { Text "D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop.v" 3 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1542314962679 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1542314962680 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542314962681 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1542314962681 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542314962681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542314962683 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542314962683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542314962683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542314962684 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542314962684 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542314962684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542314962684 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1542314962685 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542314962685 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 2 2 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 2 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542314962687 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542314962687 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542314962687 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542314962690 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542314962690 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542314962690 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542314962697 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542314962704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542314963850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542314963872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542314963885 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542314964013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542314964013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542314964276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "D:/altera_project/logicDesignLab/Lab2_FlipFlop/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 12 { 0 ""} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542314964781 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542314964781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542314964843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542314964844 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1542314964844 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542314964844 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542314964853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542314964962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542314965115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542314965221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542314965370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542314965745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera_project/logicDesignLab/Lab2_FlipFlop/output_files/flipflop.fit.smsg " "Generated suppressed messages file D:/altera_project/logicDesignLab/Lab2_FlipFlop/output_files/flipflop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542314966015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5184 " "Peak virtual memory: 5184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542314966433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 04:49:26 2018 " "Processing ended: Fri Nov 16 04:49:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542314966433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542314966433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542314966433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542314966433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542314968815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542314968824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 04:49:28 2018 " "Processing started: Fri Nov 16 04:49:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542314968824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542314968824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off flipflop -c flipflop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off flipflop -c flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542314968824 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542314969600 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542314969629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542314969924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 04:49:29 2018 " "Processing ended: Fri Nov 16 04:49:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542314969924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542314969924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542314969924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542314969924 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542314970629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542314972545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542314972556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 04:49:32 2018 " "Processing started: Fri Nov 16 04:49:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542314972556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542314972556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta flipflop -c flipflop " "Command: quartus_sta flipflop -c flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542314972557 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1542314972723 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542314972886 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1542314972948 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1542314972948 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1542314973193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flipflop.sdc " "Synopsys Design Constraints File file not found: 'flipflop.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542314973311 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542314973312 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1542314973312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Q~1\|combout " "Node \"Q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542314973313 ""} { "Warning" "WSTA_SCC_NODE" "Q~1\|datad " "Node \"Q~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542314973313 ""}  } { { "flipflop.v" "" { Text "D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop.v" 3 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1542314973313 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1542314973313 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1542314973314 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1542314973314 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542314973315 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1542314973320 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1542314973323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973344 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1542314973352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542314973376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542314973622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542314973660 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1542314973660 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1542314973660 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1542314973660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973683 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1542314973691 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542314973883 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1542314973883 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1542314973884 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1542314973884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542314973955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542314974506 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542314974507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542314974562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 04:49:34 2018 " "Processing ended: Fri Nov 16 04:49:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542314974562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542314974562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542314974562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542314974562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542314976923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542314976933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 04:49:36 2018 " "Processing started: Fri Nov 16 04:49:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542314976933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542314976933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off flipflop -c flipflop " "Command: quartus_eda --read_settings_files=off --write_settings_files=off flipflop -c flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542314976934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flipflop_6_1200mv_85c_slow.vo D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/ simulation " "Generated file flipflop_6_1200mv_85c_slow.vo in folder \"D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542314977597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flipflop_6_1200mv_0c_slow.vo D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/ simulation " "Generated file flipflop_6_1200mv_0c_slow.vo in folder \"D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542314977622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flipflop_min_1200mv_0c_fast.vo D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/ simulation " "Generated file flipflop_min_1200mv_0c_fast.vo in folder \"D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542314977645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flipflop.vo D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/ simulation " "Generated file flipflop.vo in folder \"D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542314977669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flipflop_6_1200mv_85c_v_slow.sdo D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/ simulation " "Generated file flipflop_6_1200mv_85c_v_slow.sdo in folder \"D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542314977695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flipflop_6_1200mv_0c_v_slow.sdo D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/ simulation " "Generated file flipflop_6_1200mv_0c_v_slow.sdo in folder \"D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542314977722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flipflop_min_1200mv_0c_v_fast.sdo D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/ simulation " "Generated file flipflop_min_1200mv_0c_v_fast.sdo in folder \"D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542314977746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flipflop_v.sdo D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/ simulation " "Generated file flipflop_v.sdo in folder \"D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542314977764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542314977832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 04:49:37 2018 " "Processing ended: Fri Nov 16 04:49:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542314977832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542314977832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542314977832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542314977832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542314980195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542314980208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 04:49:39 2018 " "Processing started: Fri Nov 16 04:49:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542314980208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542314980208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/altera/14.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui flipflop flipflop " "Command: quartus_sh -t d:/altera/14.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui flipflop flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542314980208 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui flipflop flipflop " "Quartus(args): --block_on_gui flipflop flipflop" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1542314980208 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1542314980390 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1542314980489 ""}
{ "Warning" "0" "" "Warning: File flipflop_run_msim_gate_verilog.do already exists - backing up current file as flipflop_run_msim_gate_verilog.do.bak5" {  } {  } 0 0 "Warning: File flipflop_run_msim_gate_verilog.do already exists - backing up current file as flipflop_run_msim_gate_verilog.do.bak5" 0 0 "Quartus II" 0 0 1542314980567 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/flipflop_run_msim_gate_verilog.do" {  } { { "D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/flipflop_run_msim_gate_verilog.do" "0" { Text "D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/flipflop_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim/flipflop_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1542314980579 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1542315020748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading D:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading D:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Quartus II" 0 0 1542315020748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do flipflop_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do flipflop_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1542315020748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1542315020748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1542315020748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1542315020748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1542315020748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1542315020749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014" 0 0 "Quartus II" 0 0 1542315020749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap -modelsim_quiet work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap -modelsim_quiet work gate_work " 0 0 "Quartus II" 0 0 1542315020749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1542315020749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1542315020749 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1542315020749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{flipflop.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{flipflop.vo\}" 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014" 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 04:49:44 on Nov 16,2018" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 04:49:44 on Nov 16,2018" 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" flipflop.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" flipflop.vo " 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module flipflop" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module flipflop" 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     flipflop" {  } {  } 0 0 "ModelSim-Altera Info: #     flipflop" 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 04:49:44 on Nov 16,2018, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 04:49:44 on Nov 16,2018, Elapsed time: 0:00:00" 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/altera_project/logicDesignLab/Lab2_FlipFlop \{D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/altera_project/logicDesignLab/Lab2_FlipFlop \{D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v\}" 0 0 "Quartus II" 0 0 1542315020750 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014" 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 04:49:44 on Nov 16,2018" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 04:49:44 on Nov 16,2018" 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/altera_project/logicDesignLab/Lab2_FlipFlop\" D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/altera_project/logicDesignLab/Lab2_FlipFlop\" D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v " 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module testbench" 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     testbench" {  } {  } 0 0 "ModelSim-Altera Info: #     testbench" 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 04:49:44 on Nov 16,2018, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 04:49:44 on Nov 16,2018, Elapsed time: 0:00:00" 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\"  testbench" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\"  testbench" 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -gui -l msim_transcript -do \"flipflop_run_msim_gate_verilog.do\" " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -gui -l msim_transcript -do \"flipflop_run_msim_gate_verilog.do\" " 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 04:49:44 on Nov 16,2018" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 04:49:44 on Nov 16,2018" 0 0 "Quartus II" 0 0 1542315020751 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.flipflop" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.flipflop" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_obuf" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_ibuf" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_lcell_comb" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.3c Compiler 2014.09 Sep 20 2014" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.3c Compiler 2014.09 Sep 20 2014" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from flipflop_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from flipflop_v.sdo" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from flipflop_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from flipflop_v.sdo" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Quartus II" 0 0 1542315020752 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: \$finish    : D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v(26)" {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: \$finish    : D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v(26)" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 1400 ns  Iteration: 0  Instance: /testbench" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 1400 ns  Iteration: 0  Instance: /testbench" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 1" {  } {  } 0 0 "ModelSim-Altera Info: # 1" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module testbench at D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v line 26" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module testbench at D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v line 26" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Simulation Breakpoint: 1" {  } {  } 0 0 "ModelSim-Altera Info: # Simulation Breakpoint: 1" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module testbench at D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v line 26" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module testbench at D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v line 26" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./flipflop_run_msim_gate_verilog.do PAUSED at line 17" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./flipflop_run_msim_gate_verilog.do PAUSED at line 17" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 04:50:18 on Nov 16,2018, Elapsed time: 0:00:34" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 04:50:18 on Nov 16,2018, Elapsed time: 0:00:34" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Quartus II" 0 0 1542315020753 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Quartus II" 0 0 1542315020855 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop_nativelink_simulation.rpt" {  } { { "D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop_nativelink_simulation.rpt" "0" { Text "D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1542315020855 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542315021434 ""}
