{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606621235557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606621235567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 14:40:35 2020 " "Processing started: Sun Nov 29 14:40:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606621235567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621235567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pr2 -c Pr2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pr2 -c Pr2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621235567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606621236677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606621236677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchdecision.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchdecision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_decision " "Found entity 1: branch_decision" {  } { { "BranchDecision.sv" "" { Text "C:/4720/assignment jump +branch/BranchDecision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_my_mem.sv 6 6 " "Found 6 design units, including 6 entities, in source file test_my_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_my_mem " "Found entity 1: test_my_mem" {  } { { "test_my_mem.sv" "" { Text "C:/4720/assignment jump +branch/test_my_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244894 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyMemory " "Found entity 2: MyMemory" {  } { { "test_my_mem.sv" "" { Text "C:/4720/assignment jump +branch/test_my_mem.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244894 ""} { "Info" "ISGN_ENTITY_NAME" "3 MyMemoryOneInputTwoOutput " "Found entity 3: MyMemoryOneInputTwoOutput" {  } { { "test_my_mem.sv" "" { Text "C:/4720/assignment jump +branch/test_my_mem.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244894 ""} { "Info" "ISGN_ENTITY_NAME" "4 MyMemoryOneInputThreeOutput " "Found entity 4: MyMemoryOneInputThreeOutput" {  } { { "test_my_mem.sv" "" { Text "C:/4720/assignment jump +branch/test_my_mem.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244894 ""} { "Info" "ISGN_ENTITY_NAME" "5 EnabledReg " "Found entity 5: EnabledReg" {  } { { "test_my_mem.sv" "" { Text "C:/4720/assignment jump +branch/test_my_mem.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244894 ""} { "Info" "ISGN_ENTITY_NAME" "6 parameterized_decoder " "Found entity 6: parameterized_decoder" {  } { { "test_my_mem.sv" "" { Text "C:/4720/assignment jump +branch/test_my_mem.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Pr2.sv(5) " "Verilog HDL Declaration information at Pr2.sv(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606621244904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Pr2.sv(5) " "Verilog HDL Declaration information at Pr2.sv(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606621244904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Pr2.sv(5) " "Verilog HDL Declaration information at Pr2.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606621244904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Pr2.sv(5) " "Verilog HDL Declaration information at Pr2.sv(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606621244904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WE we Pr2.sv(54) " "Verilog HDL Declaration information at Pr2.sv(54): object \"WE\" differs only in case from object \"we\" in the same scope" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606621244904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr2.sv 3 3 " "Found 3 design units, including 3 entities, in source file pr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pr2 " "Found entity 1: Pr2" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244904 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROM " "Found entity 2: ROM" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244904 ""} { "Info" "ISGN_ENTITY_NAME" "3 RAM " "Found entity 3: RAM" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexencoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexencoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexEncoder " "Found entity 1: hexEncoder" {  } { { "HexEncoder.sv" "" { Text "C:/4720/assignment jump +branch/HexEncoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.sv 4 4 " "Found 4 design units, including 4 entities, in source file adders.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "Adders.sv" "" { Text "C:/4720/assignment jump +branch/Adders.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244934 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder4Bit " "Found entity 2: adder4Bit" {  } { { "Adders.sv" "" { Text "C:/4720/assignment jump +branch/Adders.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244934 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder8Bit " "Found entity 3: adder8Bit" {  } { { "Adders.sv" "" { Text "C:/4720/assignment jump +branch/Adders.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244934 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder16Bit " "Found entity 4: adder16Bit" {  } { { "Adders.sv" "" { Text "C:/4720/assignment jump +branch/Adders.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier4bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplier4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_4_bit " "Found entity 1: multiplier_4_bit" {  } { { "Multiplier4Bit.sv" "" { Text "C:/4720/assignment jump +branch/Multiplier4Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244944 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_inputs_4_bit " "Found entity 2: multiplier_inputs_4_bit" {  } { { "Multiplier4Bit.sv" "" { Text "C:/4720/assignment jump +branch/Multiplier4Bit.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier8bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplier8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_8_bit " "Found entity 1: multiplier_8_bit" {  } { { "Multiplier8Bit.sv" "" { Text "C:/4720/assignment jump +branch/Multiplier8Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244954 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_inputs_8_bit " "Found entity 2: multiplier_inputs_8_bit" {  } { { "Multiplier8Bit.sv" "" { Text "C:/4720/assignment jump +branch/Multiplier8Bit.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "LogicUnit.sv" "" { Text "C:/4720/assignment jump +branch/LogicUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer4-1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer4-1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Found entity 1: mux_4_to_1" {  } { { "Multiplexer4-1.sv" "" { Text "C:/4720/assignment jump +branch/Multiplexer4-1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "behaviouraladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file behaviouraladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 behavioural_adder " "Found entity 1: behavioural_adder" {  } { { "BehaviouralAdder.sv" "" { Text "C:/4720/assignment jump +branch/BehaviouralAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file addersubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "AdderSubtractor.sv" "" { Text "C:/4720/assignment jump +branch/AdderSubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621244994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621244994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prioritydecoders.sv 3 3 " "Found 3 design units, including 3 entities, in source file prioritydecoders.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_1bit " "Found entity 1: priority_1bit" {  } { { "PriorityDecoders.sv" "" { Text "C:/4720/assignment jump +branch/PriorityDecoders.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245004 ""} { "Info" "ISGN_ENTITY_NAME" "2 priority_2bit " "Found entity 2: priority_2bit" {  } { { "PriorityDecoders.sv" "" { Text "C:/4720/assignment jump +branch/PriorityDecoders.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245004 ""} { "Info" "ISGN_ENTITY_NAME" "3 priority_4bit " "Found entity 3: priority_4bit" {  } { { "PriorityDecoders.sv" "" { Text "C:/4720/assignment jump +branch/PriorityDecoders.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621245004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f InstructionClassifier.sv(4) " "Verilog HDL Declaration information at InstructionClassifier.sv(4): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "InstructionClassifier.sv" "" { Text "C:/4720/assignment jump +branch/InstructionClassifier.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606621245014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionclassifier.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionclassifier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_classifier " "Found entity 1: instruction_classifier" {  } { { "InstructionClassifier.sv" "" { Text "C:/4720/assignment jump +branch/InstructionClassifier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621245024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f Shifter.sv(6) " "Verilog HDL Declaration information at Shifter.sv(6): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "Shifter.sv" "" { Text "C:/4720/assignment jump +branch/Shifter.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606621245024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 2 2 " "Found 2 design units, including 2 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "Shifter.sv" "" { Text "C:/4720/assignment jump +branch/Shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245034 ""} { "Info" "ISGN_ENTITY_NAME" "2 MIPS_shifter " "Found entity 2: MIPS_shifter" {  } { { "Shifter.sv" "" { Text "C:/4720/assignment jump +branch/Shifter.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621245034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliersubtractor.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipliersubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_divide " "Found entity 1: multiply_divide" {  } { { "MultiplierSubtractor.sv" "" { Text "C:/4720/assignment jump +branch/MultiplierSubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245044 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_signals " "Found entity 2: control_signals" {  } { { "MultiplierSubtractor.sv" "" { Text "C:/4720/assignment jump +branch/MultiplierSubtractor.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621245044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 3 3 " "Found 3 design units, including 3 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/4720/assignment jump +branch/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245054 ""} { "Info" "ISGN_ENTITY_NAME" "2 overflow_detection " "Found entity 2: overflow_detection" {  } { { "ALU.sv" "" { Text "C:/4720/assignment jump +branch/ALU.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245054 ""} { "Info" "ISGN_ENTITY_NAME" "3 set_less_than " "Found entity 3: set_less_than" {  } { { "ALU.sv" "" { Text "C:/4720/assignment jump +branch/ALU.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621245054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TriStateBuffers.sv(20) " "Verilog HDL warning at TriStateBuffers.sv(20): extended using \"x\" or \"z\"" {  } { { "TriStateBuffers.sv" "" { Text "C:/4720/assignment jump +branch/TriStateBuffers.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TriStateBuffers.sv(31) " "Verilog HDL warning at TriStateBuffers.sv(31): extended using \"x\" or \"z\"" {  } { { "TriStateBuffers.sv" "" { Text "C:/4720/assignment jump +branch/TriStateBuffers.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffers.sv 3 3 " "Found 3 design units, including 3 entities, in source file tristatebuffers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_with_tri_state " "Found entity 1: MUX_with_tri_state" {  } { { "TriStateBuffers.sv" "" { Text "C:/4720/assignment jump +branch/TriStateBuffers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245064 ""} { "Info" "ISGN_ENTITY_NAME" "2 tristate_active_hi " "Found entity 2: tristate_active_hi" {  } { { "TriStateBuffers.sv" "" { Text "C:/4720/assignment jump +branch/TriStateBuffers.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245064 ""} { "Info" "ISGN_ENTITY_NAME" "3 tristate_active_lo " "Found entity 3: tristate_active_lo" {  } { { "TriStateBuffers.sv" "" { Text "C:/4720/assignment jump +branch/TriStateBuffers.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606621245064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "beq_or_bne BranchDecision.sv(20) " "Verilog HDL Implicit Net warning at BranchDecision.sv(20): created implicit net for \"beq_or_bne\"" {  } { { "BranchDecision.sv" "" { Text "C:/4720/assignment jump +branch/BranchDecision.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blez_or_bgtz BranchDecision.sv(22) " "Verilog HDL Implicit Net warning at BranchDecision.sv(22): created implicit net for \"blez_or_bgtz\"" {  } { { "BranchDecision.sv" "" { Text "C:/4720/assignment jump +branch/BranchDecision.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_EN Pr2.sv(47) " "Verilog HDL Implicit Net warning at Pr2.sv(47): created implicit net for \"CLK_EN\"" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EN_init Pr2.sv(100) " "Verilog HDL Implicit Net warning at Pr2.sv(100): created implicit net for \"EN_init\"" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a HexEncoder.sv(2) " "Verilog HDL Implicit Net warning at HexEncoder.sv(2): created implicit net for \"a\"" {  } { { "HexEncoder.sv" "" { Text "C:/4720/assignment jump +branch/HexEncoder.sv" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b HexEncoder.sv(3) " "Verilog HDL Implicit Net warning at HexEncoder.sv(3): created implicit net for \"b\"" {  } { { "HexEncoder.sv" "" { Text "C:/4720/assignment jump +branch/HexEncoder.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c HexEncoder.sv(4) " "Verilog HDL Implicit Net warning at HexEncoder.sv(4): created implicit net for \"c\"" {  } { { "HexEncoder.sv" "" { Text "C:/4720/assignment jump +branch/HexEncoder.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d HexEncoder.sv(5) " "Verilog HDL Implicit Net warning at HexEncoder.sv(5): created implicit net for \"d\"" {  } { { "HexEncoder.sv" "" { Text "C:/4720/assignment jump +branch/HexEncoder.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OVs ALU.sv(23) " "Verilog HDL Implicit Net warning at ALU.sv(23): created implicit net for \"OVs\"" {  } { { "ALU.sv" "" { Text "C:/4720/assignment jump +branch/ALU.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245064 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "parameterized_decoder test_my_mem.sv(148) " "Verilog HDL Parameter Declaration warning at test_my_mem.sv(148): Parameter Declaration in module \"parameterized_decoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "test_my_mem.sv" "" { Text "C:/4720/assignment jump +branch/test_my_mem.sv" 148 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1606621245074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pr2 " "Elaborating entity \"Pr2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606621245174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WE Pr2.sv(54) " "Verilog HDL or VHDL warning at Pr2.sv(54): object \"WE\" assigned a value but never read" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606621245174 "|Pr2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jumpF Pr2.sv(65) " "Verilog HDL or VHDL warning at Pr2.sv(65): object \"jumpF\" assigned a value but never read" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606621245174 "|Pr2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Pr2.sv(115) " "Verilog HDL assignment warning at Pr2.sv(115): truncated value with size 32 to match size of target (6)" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606621245174 "|Pr2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 Pr2.sv(122) " "Verilog HDL assignment warning at Pr2.sv(122): truncated value with size 16 to match size of target (12)" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606621245174 "|Pr2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 Pr2.sv(126) " "Verilog HDL assignment warning at Pr2.sv(126): truncated value with size 12 to match size of target (6)" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606621245174 "|Pr2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 Pr2.sv(133) " "Verilog HDL assignment warning at Pr2.sv(133): truncated value with size 16 to match size of target (12)" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606621245174 "|Pr2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Pr2.sv(155) " "Verilog HDL assignment warning at Pr2.sv(155): truncated value with size 32 to match size of target (4)" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606621245174 "|Pr2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Pr2.sv(215) " "Verilog HDL assignment warning at Pr2.sv(215): truncated value with size 16 to match size of target (6)" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606621245184 "|Pr2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..6\] Pr2.sv(6) " "Output port \"LEDR\[7..6\]\" at Pr2.sv(6) has no driver" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606621245184 "|Pr2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexEncoder hexEncoder:hex0 " "Elaborating entity \"hexEncoder\" for hierarchy \"hexEncoder:hex0\"" {  } { { "Pr2.sv" "hex0" { Text "C:/4720/assignment jump +branch/Pr2.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:myrom " "Elaborating entity \"ROM\" for hierarchy \"ROM:myrom\"" {  } { { "Pr2.sv" "myrom" { Text "C:/4720/assignment jump +branch/Pr2.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245204 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 63 Pr2.sv(261) " "Verilog HDL warning at Pr2.sv(261): number of words (9) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 261 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1606621245204 "|Pr2|ROM:myrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Pr2.sv(257) " "Net \"mem.data_a\" at Pr2.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606621245214 "|Pr2|ROM:myrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Pr2.sv(257) " "Net \"mem.waddr_a\" at Pr2.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606621245214 "|Pr2|ROM:myrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Pr2.sv(257) " "Net \"mem.we_a\" at Pr2.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606621245214 "|Pr2|ROM:myrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyMemoryOneInputThreeOutput MyMemoryOneInputThreeOutput:reg_test " "Elaborating entity \"MyMemoryOneInputThreeOutput\" for hierarchy \"MyMemoryOneInputThreeOutput:reg_test\"" {  } { { "Pr2.sv" "reg_test" { Text "C:/4720/assignment jump +branch/Pr2.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parameterized_decoder MyMemoryOneInputThreeOutput:reg_test\|parameterized_decoder:decw " "Elaborating entity \"parameterized_decoder\" for hierarchy \"MyMemoryOneInputThreeOutput:reg_test\|parameterized_decoder:decw\"" {  } { { "test_my_mem.sv" "decw" { Text "C:/4720/assignment jump +branch/test_my_mem.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnabledReg MyMemoryOneInputThreeOutput:reg_test\|EnabledReg:bloop\[0\].itk " "Elaborating entity \"EnabledReg\" for hierarchy \"MyMemoryOneInputThreeOutput:reg_test\|EnabledReg:bloop\[0\].itk\"" {  } { { "test_my_mem.sv" "bloop\[0\].itk" { Text "C:/4720/assignment jump +branch/test_my_mem.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_decision branch_decision:branchmodule " "Elaborating entity \"branch_decision\" for hierarchy \"branch_decision:branchmodule\"" {  } { { "Pr2.sv" "branchmodule" { Text "C:/4720/assignment jump +branch/Pr2.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_2bit priority_2bit:R_declassifier " "Elaborating entity \"priority_2bit\" for hierarchy \"priority_2bit:R_declassifier\"" {  } { { "Pr2.sv" "R_declassifier" { Text "C:/4720/assignment jump +branch/Pr2.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_1bit priority_2bit:R_declassifier\|priority_1bit:decoder_e " "Elaborating entity \"priority_1bit\" for hierarchy \"priority_2bit:R_declassifier\|priority_1bit:decoder_e\"" {  } { { "PriorityDecoders.sv" "decoder_e" { Text "C:/4720/assignment jump +branch/PriorityDecoders.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_unit\"" {  } { { "Pr2.sv" "ALU_unit" { Text "C:/4720/assignment jump +branch/Pr2.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow_detection ALU:ALU_unit\|overflow_detection:overflow " "Elaborating entity \"overflow_detection\" for hierarchy \"ALU:ALU_unit\|overflow_detection:overflow\"" {  } { { "ALU.sv" "overflow" { Text "C:/4720/assignment jump +branch/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_less_than ALU:ALU_unit\|set_less_than:SLT " "Elaborating entity \"set_less_than\" for hierarchy \"ALU:ALU_unit\|set_less_than:SLT\"" {  } { { "ALU.sv" "SLT" { Text "C:/4720/assignment jump +branch/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit ALU:ALU_unit\|logic_unit:logic_u " "Elaborating entity \"logic_unit\" for hierarchy \"ALU:ALU_unit\|logic_unit:logic_u\"" {  } { { "ALU.sv" "logic_u" { Text "C:/4720/assignment jump +branch/ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1 ALU:ALU_unit\|logic_unit:logic_u\|mux_4_to_1:logic_mux " "Elaborating entity \"mux_4_to_1\" for hierarchy \"ALU:ALU_unit\|logic_unit:logic_u\|mux_4_to_1:logic_mux\"" {  } { { "LogicUnit.sv" "logic_mux" { Text "C:/4720/assignment jump +branch/LogicUnit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_divide multiply_divide:multi " "Elaborating entity \"multiply_divide\" for hierarchy \"multiply_divide:multi\"" {  } { { "Pr2.sv" "multi" { Text "C:/4720/assignment jump +branch/Pr2.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MultiplierSubtractor.sv(37) " "Verilog HDL assignment warning at MultiplierSubtractor.sv(37): truncated value with size 17 to match size of target (16)" {  } { { "MultiplierSubtractor.sv" "" { Text "C:/4720/assignment jump +branch/MultiplierSubtractor.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606621245274 "|Pr2|multiply_divide:multi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MultiplierSubtractor.sv(38) " "Verilog HDL assignment warning at MultiplierSubtractor.sv(38): truncated value with size 17 to match size of target (16)" {  } { { "MultiplierSubtractor.sv" "" { Text "C:/4720/assignment jump +branch/MultiplierSubtractor.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606621245274 "|Pr2|multiply_divide:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signals multiply_divide:multi\|control_signals:control0 " "Elaborating entity \"control_signals\" for hierarchy \"multiply_divide:multi\|control_signals:control0\"" {  } { { "MultiplierSubtractor.sv" "control0" { Text "C:/4720/assignment jump +branch/MultiplierSubtractor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shft " "Elaborating entity \"shifter\" for hierarchy \"shifter:shft\"" {  } { { "Pr2.sv" "shft" { Text "C:/4720/assignment jump +branch/Pr2.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_active_hi tristate_active_hi:triALU " "Elaborating entity \"tristate_active_hi\" for hierarchy \"tristate_active_hi:triALU\"" {  } { { "Pr2.sv" "triALU" { Text "C:/4720/assignment jump +branch/Pr2.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:myram " "Elaborating entity \"RAM\" for hierarchy \"RAM:myram\"" {  } { { "Pr2.sv" "myram" { Text "C:/4720/assignment jump +branch/Pr2.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_classifier instruction_classifier:priority_instruction " "Elaborating entity \"instruction_classifier\" for hierarchy \"instruction_classifier:priority_instruction\"" {  } { { "Pr2.sv" "priority_instruction" { Text "C:/4720/assignment jump +branch/Pr2.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_4bit instruction_classifier:priority_instruction\|priority_4bit:decoder_f " "Elaborating entity \"priority_4bit\" for hierarchy \"instruction_classifier:priority_instruction\|priority_4bit:decoder_f\"" {  } { { "InstructionClassifier.sv" "decoder_f" { Text "C:/4720/assignment jump +branch/InstructionClassifier.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621245314 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:myram\|array " "RAM logic \"RAM:myram\|array\" is uninferred due to asynchronous read logic" {  } { { "Pr2.sv" "array" { Text "C:/4720/assignment jump +branch/Pr2.sv" 275 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:myrom\|mem " "RAM logic \"ROM:myrom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Pr2.sv" "mem" { Text "C:/4720/assignment jump +branch/Pr2.sv" 257 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606621246343 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606621246343 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/4720/assignment jump +branch/db/Pr2.ram0_ROM_13274a6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/4720/assignment jump +branch/db/Pr2.ram0_ROM_13274a6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606621246343 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[15\]\" " "Converted tri-state node \"R_out\[15\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[14\]\" " "Converted tri-state node \"R_out\[14\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[13\]\" " "Converted tri-state node \"R_out\[13\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[12\]\" " "Converted tri-state node \"R_out\[12\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[11\]\" " "Converted tri-state node \"R_out\[11\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[10\]\" " "Converted tri-state node \"R_out\[10\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[9\]\" " "Converted tri-state node \"R_out\[9\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[8\]\" " "Converted tri-state node \"R_out\[8\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[7\]\" " "Converted tri-state node \"R_out\[7\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[6\]\" " "Converted tri-state node \"R_out\[6\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[5\]\" " "Converted tri-state node \"R_out\[5\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[4\]\" " "Converted tri-state node \"R_out\[4\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[3\]\" " "Converted tri-state node \"R_out\[3\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[2\]\" " "Converted tri-state node \"R_out\[2\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[1\]\" " "Converted tri-state node \"R_out\[1\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"R_out\[0\]\" " "Converted tri-state node \"R_out\[0\]\" into a selector" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1606621246343 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1606621246343 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606621246603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606621247633 "|Pr2|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606621247633 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606621247703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "218 " "218 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606621248163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/4720/assignment jump +branch/output_files/Pr2.map.smsg " "Generated suppressed messages file C:/4720/assignment jump +branch/output_files/Pr2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621248213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606621248343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606621248343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606621248413 "|Pr2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606621248413 "|Pr2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606621248413 "|Pr2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606621248413 "|Pr2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "Pr2.sv" "" { Text "C:/4720/assignment jump +branch/Pr2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606621248413 "|Pr2|KEY[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606621248413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606621248413 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606621248413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606621248413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606621248413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606621248433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 14:40:48 2020 " "Processing ended: Sun Nov 29 14:40:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606621248433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606621248433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606621248433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606621248433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606621250056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606621250056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 14:40:49 2020 " "Processing started: Sun Nov 29 14:40:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606621250056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606621250056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pr2 -c Pr2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pr2 -c Pr2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606621250056 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606621250436 ""}
{ "Info" "0" "" "Project  = Pr2" {  } {  } 0 0 "Project  = Pr2" 0 0 "Fitter" 0 0 1606621250436 ""}
{ "Info" "0" "" "Revision = Pr2" {  } {  } 0 0 "Revision = Pr2" 0 0 "Fitter" 0 0 1606621250436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606621250566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606621250566 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pr2 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"Pr2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606621250646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606621250696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606621250696 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606621250996 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606621251555 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606621255904 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK~inputCLKENA0 25 global CLKCTRL_G10 " "CLOCK~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606621256014 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606621256014 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606621256014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606621256024 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606621256024 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606621256024 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606621256024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606621256024 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606621256024 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pr2.sdc " "Synopsys Design Constraints File file not found: 'Pr2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606621256604 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606621256604 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606621256614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606621256614 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606621256614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606621256614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606621256614 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606621256614 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a " "Node \"a\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606621256674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b " "Node \"b\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606621256674 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606621256674 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606621256674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606621259202 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606621259412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606621262105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606621264543 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606621265617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606621265617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606621266557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/4720/assignment jump +branch/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606621269066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606621269066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606621273034 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606621273034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606621273043 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606621274723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606621274743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606621275122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606621275122 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606621276282 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606621279697 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606621279887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/4720/assignment jump +branch/output_files/Pr2.fit.smsg " "Generated suppressed messages file C:/4720/assignment jump +branch/output_files/Pr2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606621279936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6608 " "Peak virtual memory: 6608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606621280546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 14:41:20 2020 " "Processing ended: Sun Nov 29 14:41:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606621280546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606621280546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606621280546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606621280546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606621281876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606621281876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 14:41:21 2020 " "Processing started: Sun Nov 29 14:41:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606621281876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606621281876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pr2 -c Pr2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pr2 -c Pr2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606621281876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606621283026 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606621286864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606621287163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 14:41:27 2020 " "Processing ended: Sun Nov 29 14:41:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606621287163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606621287163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606621287163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606621287163 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606621287783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606621288743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606621288743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 14:41:28 2020 " "Processing started: Sun Nov 29 14:41:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606621288743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606621288743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pr2 -c Pr2 " "Command: quartus_sta Pr2 -c Pr2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606621288743 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606621289145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606621290425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606621290425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621290475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621290475 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pr2.sdc " "Synopsys Design Constraints File file not found: 'Pr2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606621290874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621290874 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name q\[25\] q\[25\] " "create_clock -period 1.000 -name q\[25\] q\[25\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606621290874 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606621290874 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606621290874 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606621290874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606621290884 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606621290884 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606621290894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606621290914 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606621290914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.902 " "Worst-case setup slack is -5.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.902            -290.123 q\[25\]  " "   -5.902            -290.123 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.528             -85.601 CLOCK  " "   -4.528             -85.601 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621290924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 CLOCK  " "    0.123               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 q\[25\]  " "    0.544               0.000 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621290924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606621290924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606621290934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -46.891 q\[25\]  " "   -0.538             -46.891 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.588 CLOCK  " "   -0.538             -20.588 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621290934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621290934 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606621290944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606621290974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606621292726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606621293427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606621293437 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606621293437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.923 " "Worst-case setup slack is -5.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.923            -289.962 q\[25\]  " "   -5.923            -289.962 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.476             -85.505 CLOCK  " "   -4.476             -85.505 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621293437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 CLOCK  " "    0.217               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 q\[25\]  " "    0.577               0.000 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621293447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606621293447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606621293458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.592 " "Worst-case minimum pulse width slack is -0.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592             -21.236 CLOCK  " "   -0.592             -21.236 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -46.217 q\[25\]  " "   -0.538             -46.217 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621293460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621293460 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606621293471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606621293689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606621294390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606621294459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606621294461 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606621294461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.446 " "Worst-case setup slack is -3.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.446             -39.421 CLOCK  " "   -3.446             -39.421 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748            -129.604 q\[25\]  " "   -2.748            -129.604 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621294464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 CLOCK  " "    0.010               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 q\[25\]  " "    0.164               0.000 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621294470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606621294474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606621294478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.535 " "Worst-case minimum pulse width slack is -0.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535              -3.277 CLOCK  " "   -0.535              -3.277 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.328 q\[25\]  " "   -0.067              -0.328 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621294482 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606621294493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606621294654 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606621294656 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606621294656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.944 " "Worst-case setup slack is -2.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944             -33.294 CLOCK  " "   -2.944             -33.294 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.445            -115.001 q\[25\]  " "   -2.445            -115.001 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621294660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 q\[25\]  " "    0.159               0.000 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLOCK  " "    0.191               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621294665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606621294668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606621294672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.547 " "Worst-case minimum pulse width slack is -0.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.547              -3.177 CLOCK  " "   -0.547              -3.177 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.076 q\[25\]  " "   -0.017              -0.076 q\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606621294676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606621294676 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606621296138 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606621296138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606621296193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 14:41:36 2020 " "Processing ended: Sun Nov 29 14:41:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606621296193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606621296193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606621296193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606621296193 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606621296873 ""}
