module ClockDivider(

	input clk_50MHz, 
	input rst_n, 
	output reg clk_1Hz

);

	
endmodule
	
		