// Seed: 2316798200
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri1 id_13,
    output wand id_14,
    output wire id_15,
    output uwire id_16,
    output tri id_17,
    output tri1 id_18,
    output supply0 id_19,
    input tri id_20,
    output supply0 id_21,
    input wor id_22,
    output tri0 id_23
);
  assign id_16 = -1'b0;
  logic id_25;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1
    , id_10,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    output wand id_5,
    output wire id_6#(
        .id_11(1),
        .id_12(1 === 1)
    ),
    output wand id_7,
    input wand id_8
);
  struct packed {logic id_13;} [1 : -1 'b0] id_14;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_5,
      id_6,
      id_4,
      id_7,
      id_3,
      id_4,
      id_3,
      id_2,
      id_4,
      id_2,
      id_3,
      id_2,
      id_5,
      id_5,
      id_5,
      id_1,
      id_1,
      id_1,
      id_0,
      id_7,
      id_8,
      id_7
  );
  assign modCall_1.id_22 = 0;
endmodule
