// Seed: 4001332506
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire id_1;
  logic id_3 = 1, id_4;
  assign id_2[1] = 1;
  wire id_5 = id_2;
  wire id_6;
  assign id_6 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd81,
    parameter id_5 = 32'd25,
    parameter id_7 = 32'd41
) (
    output wor id_0,
    input wire id_1,
    output tri1 _id_2,
    input supply0 id_3
    , _id_7,
    output tri1 id_4,
    output wor _id_5
);
  assign id_4 = 1;
  logic [7:0] id_8;
  integer [id_2 : 1] id_9[id_5 : -1 'd0 +  -1];
  module_0 modCall_1 (
      id_9,
      id_8
  );
  assign modCall_1.id_4 = 0;
  assign id_8[id_7==1]  = 1;
endmodule
