Info: Starting: Create simulation model
Info: qsys-generate /nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading AFU_debug/SCJIO.qsys
Progress: Reading input file
Progress: Adding soft_core_jtag_io_0 [altera_soft_core_jtag_io 16.0]
Progress: Parameterizing module soft_core_jtag_io_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SCJIO: "Transforming system: SCJIO"
Info: SCJIO: Running transform generation_view_transform
Info: SCJIO: Running transform generation_view_transform took 0.000s
Info: soft_core_jtag_io_0: Running transform generation_view_transform
Info: soft_core_jtag_io_0: Running transform generation_view_transform took 0.000s
Info: SCJIO: Running transform merlin_avalon_transform
Info: SCJIO: Running transform merlin_avalon_transform took 0.030s
Info: SCJIO: "Naming system components in system: SCJIO"
Info: SCJIO: "Processing generation queue"
Info: SCJIO: "Generating: SCJIO"
Info: SCJIO: "Generating: altera_soft_core_jtag_io"
Info: SCJIO: Done "SCJIO" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO/SCJIO.spd --output-directory=/nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO/SCJIO.spd --output-directory=/nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO.qsys --block-symbol-file --output-directory=/nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading AFU_debug/SCJIO.qsys
Progress: Reading input file
Progress: Adding soft_core_jtag_io_0 [altera_soft_core_jtag_io 16.0]
Progress: Parameterizing module soft_core_jtag_io_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO.qsys --synthesis=VERILOG --output-directory=/nfs/pdx/disks/atp.08/users/nravicha/git_BDW_refresh/cpt_bdx_shell-bdx_fpga_piu/par/integrated/bdx-p/ca/bdw_503_pr_pkg/lib/green/AFU_debug/SCJIO --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading AFU_debug/SCJIO.qsys
Progress: Reading input file
Progress: Adding soft_core_jtag_io_0 [altera_soft_core_jtag_io 16.0]
Progress: Parameterizing module soft_core_jtag_io_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SCJIO: "Transforming system: SCJIO"
Info: SCJIO: Running transform generation_view_transform
Info: SCJIO: Running transform generation_view_transform took 0.000s
Info: soft_core_jtag_io_0: Running transform generation_view_transform
Info: soft_core_jtag_io_0: Running transform generation_view_transform took 0.000s
Info: SCJIO: Running transform merlin_avalon_transform
Info: SCJIO: Running transform merlin_avalon_transform took 0.008s
Info: SCJIO: "Naming system components in system: SCJIO"
Info: SCJIO: "Processing generation queue"
Info: SCJIO: "Generating: SCJIO"
Info: SCJIO: "Generating: altera_soft_core_jtag_io"
Info: SCJIO: Done "SCJIO" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
