<Processor name="STM32G030" description="STM32G030">
  <RegisterGroup name="ADC" start="0x40012400" description="Analog to Digital ConverteR">
    <Register start="+0x0" size="0" name="ADC_ISR" access="Read/Write" description="ADC interrupt and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY" description="ADC ready This bit is set by hardware after the ADC has been enabled (ADEN=1) and when the ADC reaches a state where it is ready to accept conversion requests. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="ADC is ready to start conversion" />
      </BitField>
      <BitField start="1" size="1" name="EOSMP" description="End of sampling flag This bit is set by hardware during the conversion, at the end of the sampling phase.It is cleared by software by programming it to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99;.">
        <Enum name="B_0x0" start="0x0" description="Not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="End of sampling phase reached" />
      </BitField>
      <BitField start="2" size="1" name="EOC" description="End of conversion flag This bit is set by hardware at the end of each conversion of a channel when a new data result is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register.">
        <Enum name="B_0x0" start="0x0" description="Channel conversion not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Channel conversion complete" />
      </BitField>
      <BitField start="3" size="1" name="EOS" description="End of sequence flag This bit is set by hardware at the end of the conversion of a sequence of channels selected by the CHSEL bits. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="Conversion sequence not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Conversion sequence complete" />
      </BitField>
      <BitField start="4" size="1" name="OVR" description="ADC overrun This bit is set by hardware when an overrun occurs, meaning that a new conversion has complete while the EOC flag was already set. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No overrun occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Overrun has occurred" />
      </BitField>
      <BitField start="7" size="1" name="AWD1" description="Analog watchdog 1 flag This bit is set by hardware when the converted voltage crosses the values programmed in ADC_TR1 and ADC_HR1 registers. It is cleared by software by programming it to 1.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog event occurred" />
      </BitField>
      <BitField start="8" size="1" name="AWD2" description="Analog watchdog 2 flag This bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD2TR and ADC_AWD2TR registers. It is cleared by software programming it it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog event occurred" />
      </BitField>
      <BitField start="9" size="1" name="AWD3" description="Analog watchdog 3 flag This bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD3TR and ADC_AWD3TR registers. It is cleared by software by programming it to 1.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog event occurred" />
      </BitField>
      <BitField start="11" size="1" name="EOCAL" description="End Of Calibration flag This bit is set by hardware when calibration is complete. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="Calibration is not complete" />
        <Enum name="B_0x1" start="0x1" description="Calibration is complete" />
      </BitField>
      <BitField start="13" size="1" name="CCRDY" description="Channel Configuration Ready flag This flag bit is set by hardware when the channel configuration is applied after programming to ADC_CHSELR register or changing CHSELRMOD or SCANDIR. It is cleared by software by programming it to it. Note: When the software configures the channels (by programming ADC_CHSELR or changing CHSELRMOD or SCANDIR), it must wait until the CCRDY flag rises before configuring again or starting conversions, otherwise the new configuration (or the START bit) is ignored. Once the flag is asserted, if the software needs to configure again the channels, it must clear the CCRDY flag before proceeding with a new configuration.">
        <Enum name="B_0x0" start="0x0" description="Channel configuration update not applied." />
        <Enum name="B_0x1" start="0x1" description="Channel configuration update is applied." />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="ADC_IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt enable This bit is set and cleared by software to enable/disable the ADC Ready interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADRDY interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set." />
      </BitField>
      <BitField start="1" size="1" name="EOSMPIE" description="End of sampling flag interrupt enable This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOSMP interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set." />
      </BitField>
      <BitField start="2" size="1" name="EOCIE" description="End of conversion interrupt enable This bit is set and cleared by software to enable/disable the end of conversion interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOC interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="EOC interrupt enabled. An interrupt is generated when the EOC bit is set." />
      </BitField>
      <BitField start="3" size="1" name="EOSIE" description="End of conversion sequence interrupt enable This bit is set and cleared by software to enable/disable the end of sequence of conversions interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOS interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="EOS interrupt enabled. An interrupt is generated when the EOS bit is set." />
      </BitField>
      <BitField start="4" size="1" name="OVRIE" description="Overrun interrupt enable This bit is set and cleared by software to enable/disable the overrun interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Overrun interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Overrun interrupt enabled. An interrupt is generated when the OVR bit is set." />
      </BitField>
      <BitField start="7" size="1" name="AWD1IE" description="Analog watchdog 1 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog interrupt. Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="AWD2IE" description="Analog watchdog 2 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog interrupt. Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="AWD3IE" description="Analog watchdog 3 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog interrupt. Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog interrupt enabled" />
      </BitField>
      <BitField start="11" size="1" name="EOCALIE" description="End of calibration interrupt enable This bit is set and cleared by software to enable/disable the end of calibration interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="End of calibration interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="End of calibration interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="CCRDYIE" description="Channel Configuration Ready Interrupt enable This bit is set and cleared by software to enable/disable the channel configuration ready interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Channel configuration ready interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Channel configuration ready interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x8" size="0" name="ADC_CR" access="Read/Write" description="ADC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADEN" description="ADC enable command This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the ADRDY flag has been set. It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command. Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL=0, ADSTP=0, ADSTART=0, ADDIS=0 and ADEN=0)">
        <Enum name="B_0x0" start="0x0" description="ADC is disabled (OFF state)" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to enable the ADC." />
      </BitField>
      <BitField start="1" size="1" name="ADDIS" description="ADC disable command This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state). It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time). Note: Setting ADDIS to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; is only effective when ADEN=1 and ADSTART=0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="No ADDIS command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress." />
      </BitField>
      <BitField start="2" size="1" name="ADSTART" description="ADC start conversion command This bit is set by software to start ADC conversion. Depending on the EXTEN [1:0] configuration bits, a conversion either starts immediately (software trigger configuration) or once a hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: In single conversion mode (CONT=0, DISCEN=0), when software trigger is selected (EXTEN=00): at the assertion of the end of Conversion Sequence (EOS) flag. In discontinuous conversion mode(CONT=0, DISCEN=1), when the software trigger is selected (EXTEN=00): at the assertion of the end of Conversion (EOC) flag. In all other cases: after the execution of the ADSTP command, at the same time as the ADSTP bit is cleared by hardware. Note: The software is allowed to set ADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC). After writing to ADC_CHSELR register or changing CHSELRMOD or SCANDIRW, it is mandatory to wait until CCRDY flag is asserted before setting ADSTART, otherwise, the value written to ADSTART is ignored.">
        <Enum name="B_0x0" start="0x0" description="No ADC conversion is ongoing." />
        <Enum name="B_0x1" start="0x1" description="Write 1 to start the ADC. Read 1 means that the ADC is operating and may be converting." />
      </BitField>
      <BitField start="4" size="1" name="ADSTP" description="ADC stop conversion command This bit is set by software to stop and discard an ongoing conversion (ADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC is ready to accept a new start conversion command. Note: Setting ADSTP to '1&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; is only effective when ADSTART=1 and ADDIS=0 (ADC is enabled and may be converting and there is no pending request to disable the ADC)">
        <Enum name="B_0x0" start="0x0" description="No ADC stop conversion command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to stop the ADC. Read 1 means that an ADSTP command is in progress." />
      </BitField>
      <BitField start="28" size="1" name="ADVREGEN" description="ADC Voltage Regulator Enable This bit is set by software, to enable the ADC internal voltage regulator. The voltage regulator output is available after tADCVREG_SETUP. It is cleared by software to disable the voltage regulator. It can be cleared only if ADEN is et to 0. Note: The software is allowed to program this bit field only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="ADC voltage regulator disabled" />
        <Enum name="B_0x1" start="0x1" description="ADC voltage regulator enabled" />
      </BitField>
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration This bit is set by software to start the calibration of the ADC. It is cleared by hardware after calibration is complete. Note: The software is allowed to set ADCAL only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0). The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN=1 and ADSTART=0 (ADC enabled and no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Calibration complete" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to calibrate the ADC. Read at 1 means that a calibration is in progress." />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="ADC_CFGR1" access="Read/Write" description="ADC configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAEN" description="Direct memory access enable This bit is set and cleared by software to enable the generation of DMA requests. This allows the DMA controller to be used to manage automatically the converted data. For more details, refer to . Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="DMA disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMACFG" description="Direct memory access configuration This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN=1. For more details, refer to page351 Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="DMA one shot mode selected" />
        <Enum name="B_0x1" start="0x1" description="DMA circular mode selected" />
      </BitField>
      <BitField start="2" size="1" name="SCANDIR" description="Scan sequence direction This bit is set and cleared by software to select the direction in which the channels is scanned in the sequence. It is effective only if CHSELMOD bit is cleared to 0. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Upward scan (from CHSEL0 to CHSEL18)" />
        <Enum name="B_0x1" start="0x1" description="Backward scan (from CHSEL18 to CHSEL0)" />
      </BitField>
      <BitField start="3" size="2" name="RES" description="Data resolution These bits are written by software to select the resolution of the conversion. Note: The software is allowed to write these bits only when ADEN=0.">
        <Enum name="B_0x0" start="0x0" description="12 bits" />
        <Enum name="B_0x1" start="0x1" description="10 bits" />
        <Enum name="B_0x2" start="0x2" description="8 bits" />
        <Enum name="B_0x3" start="0x3" description="6 bits" />
      </BitField>
      <BitField start="5" size="1" name="ALIGN" description="Data alignment This bit is set and cleared by software to select right or left alignment. Refer to Data alignment and resolution (oversampling disabled: OVSE = 0) on page349 Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Right alignment" />
        <Enum name="B_0x1" start="0x1" description="Left alignment" />
      </BitField>
      <BitField start="6" size="3" name="EXTSEL" description="External trigger selection These bits select the external event used to trigger the start of conversion (refer to External triggers for details): Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="TRG0" />
        <Enum name="B_0x1" start="0x1" description="TRG1" />
        <Enum name="B_0x2" start="0x2" description="TRG2" />
        <Enum name="B_0x3" start="0x3" description="TRG3" />
        <Enum name="B_0x4" start="0x4" description="TRG4" />
        <Enum name="B_0x5" start="0x5" description="TRG5" />
        <Enum name="B_0x6" start="0x6" description="TRG6" />
        <Enum name="B_0x7" start="0x7" description="TRG7" />
      </BitField>
      <BitField start="10" size="2" name="EXTEN" description="External trigger enable and polarity selection These bits are set and cleared by software to select the external trigger polarity and enable the trigger. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Hardware trigger detection disabled (conversions can be started by software)" />
        <Enum name="B_0x1" start="0x1" description="Hardware trigger detection on the rising edge" />
        <Enum name="B_0x2" start="0x2" description="Hardware trigger detection on the falling edge" />
        <Enum name="B_0x3" start="0x3" description="Hardware trigger detection on both the rising and falling edges" />
      </BitField>
      <BitField start="12" size="1" name="OVRMOD" description="Overrun management mode This bit is set and cleared by software and configure the way data overruns are managed. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC_DR register is preserved with the old data when an overrun is detected." />
        <Enum name="B_0x1" start="0x1" description="ADC_DR register is overwritten with the last conversion result when an overrun is detected." />
      </BitField>
      <BitField start="13" size="1" name="CONT" description="Single / continuous conversion mode This bit is set and cleared by software. If it is set, conversion takes place continuously until it is cleared. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN=1 and CONT=1. The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Single conversion mode" />
        <Enum name="B_0x1" start="0x1" description="Continuous conversion mode" />
      </BitField>
      <BitField start="14" size="1" name="WAIT" description="Wait conversion mode This bit is set and cleared by software to enable/disable wait conversion mode.. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Wait conversion mode off" />
        <Enum name="B_0x1" start="0x1" description="Wait conversion mode on" />
      </BitField>
      <BitField start="15" size="1" name="AUTOFF" description="Auto-off mode This bit is set and cleared by software to enable/disable auto-off mode.. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Auto-off mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Auto-off mode enabled" />
      </BitField>
      <BitField start="16" size="1" name="DISCEN" description="Discontinuous mode This bit is set and cleared by software to enable/disable discontinuous mode. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN=1 and CONT=1. The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Discontinuous mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Discontinuous mode enabled" />
      </BitField>
      <BitField start="21" size="1" name="CHSELRMOD" description="Mode selection of the ADC_CHSELR register This bit is set and cleared by software to control the ADC_CHSELR feature: Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Each bit of the ADC_CHSELR register enables an input" />
        <Enum name="B_0x1" start="0x1" description="ADC_CHSELR register is able to sequence up to 8 channels" />
      </BitField>
      <BitField start="22" size="1" name="AWD1SGL" description="Enable the watchdog on a single channel or on all channels This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWDCH[4:0] bits or on all the channels Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 enabled on all channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on a single channel" />
      </BitField>
      <BitField start="23" size="1" name="AWD1EN" description="Analog watchdog enable This bit is set and cleared by software. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled" />
      </BitField>
      <BitField start="26" size="5" name="AWD1CH" description="Analog watchdog channel selection These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog. ..... Others: Reserved Note: The channel selected by the AWDCH[4:0] bits must be also set into the CHSELR register. The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog input Channel 0 monitored by AWD" />
        <Enum name="B_0x1" start="0x1" description="ADC analog input Channel 1 monitored by AWD" />
        <Enum name="B_0x11" start="0x11" description="ADC analog input Channel 17 monitored by AWD" />
        <Enum name="B_0x12" start="0x12" description="ADC analog input Channel 18 monitored by AWD" />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="ADC_CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVSE" description="Oversampler Enable This bit is set and cleared by software. Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Oversampler disabled" />
        <Enum name="B_0x1" start="0x1" description="Oversampler enabled" />
      </BitField>
      <BitField start="2" size="3" name="OVSR" description="Oversampling ratio This bit filed defines the number of oversampling ratio. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="2x" />
        <Enum name="B_0x1" start="0x1" description="4x" />
        <Enum name="B_0x2" start="0x2" description="8x" />
        <Enum name="B_0x3" start="0x3" description="16x" />
        <Enum name="B_0x4" start="0x4" description="32x" />
        <Enum name="B_0x5" start="0x5" description="64x" />
        <Enum name="B_0x6" start="0x6" description="128x" />
        <Enum name="B_0x7" start="0x7" description="256x" />
      </BitField>
      <BitField start="5" size="4" name="OVSS" description="Oversampling shift This bit is set and cleared by software. Others: Reserved Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No shift" />
        <Enum name="B_0x1" start="0x1" description="Shift 1-bit" />
        <Enum name="B_0x2" start="0x2" description="Shift 2-bits" />
        <Enum name="B_0x3" start="0x3" description="Shift 3-bits" />
        <Enum name="B_0x4" start="0x4" description="Shift 4-bits" />
        <Enum name="B_0x5" start="0x5" description="Shift 5-bits" />
        <Enum name="B_0x6" start="0x6" description="Shift 6-bits" />
        <Enum name="B_0x7" start="0x7" description="Shift 7-bits" />
        <Enum name="B_0x8" start="0x8" description="Shift 8-bits" />
      </BitField>
      <BitField start="9" size="1" name="TOVS" description="Triggered Oversampling This bit is set and cleared by software. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="All oversampled conversions for a channel are done consecutively after a trigger" />
        <Enum name="B_0x1" start="0x1" description="Each oversampled conversion for a channel needs a trigger" />
      </BitField>
      <BitField start="29" size="1" name="LFTRIG" description="Low frequency trigger mode enable This bit is set and cleared by software. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Low Frequency Trigger Mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Low Frequency Trigger Mode enabled" />
      </BitField>
      <BitField start="30" size="2" name="CKMODE" description="ADC clock mode These bits are set and cleared by software to define how the analog ADC is clocked: In all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion. Note: The software is allowed to write these bits only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="ADCCLK (Asynchronous clock mode), generated at product level (refer to RCC section)" />
        <Enum name="B_0x1" start="0x1" description="PCLK/2 (Synchronous clock mode)" />
        <Enum name="B_0x2" start="0x2" description="PCLK/4 (Synchronous clock mode)" />
        <Enum name="B_0x3" start="0x3" description="PCLK (Synchronous clock mode). This configuration must be enabled only if PCLK has a 50% duty clock cycle (APB prescaler configured inside the RCC must be bypassed and the system clock must by 50% duty cycle)" />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="ADC_SMPR" access="Read/Write" description="ADC sampling time register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP1" description="Sampling time selection 1 These bits are written by software to select the sampling time that applies to all channels. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="3.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="7.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="12.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="19.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="39.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="79.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="160.5 ADC clock cycles" />
      </BitField>
      <BitField start="4" size="3" name="SMP2" description="Sampling time selection 2 These bits are written by software to select the sampling time that applies to all channels. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="3.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="7.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="12.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="19.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="39.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="79.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="160.5 ADC clock cycles" />
      </BitField>
      <BitField start="8" size="1" name="SMPSEL0" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="9" size="1" name="SMPSEL1" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="10" size="1" name="SMPSEL2" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="11" size="1" name="SMPSEL3" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="12" size="1" name="SMPSEL4" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="13" size="1" name="SMPSEL5" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="14" size="1" name="SMPSEL6" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="15" size="1" name="SMPSEL7" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="16" size="1" name="SMPSEL8" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="17" size="1" name="SMPSEL9" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="18" size="1" name="SMPSEL10" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="19" size="1" name="SMPSEL11" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="20" size="1" name="SMPSEL12" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="21" size="1" name="SMPSEL13" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="22" size="1" name="SMPSEL14" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="23" size="1" name="SMPSEL15" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="24" size="1" name="SMPSEL16" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="25" size="1" name="SMPSEL17" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
      <BitField start="26" size="1" name="SMPSEL18" description="Channel-x sampling time selection These bits are written by software to define which sampling time is used. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time of CHANNELx use the setting of SMP1[2:0] register." />
        <Enum name="B_0x1" start="0x1" description="Sampling time of CHANNELx use the setting of SMP2[2:0] register." />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="ADC_AWD1TR" access="Read/Write" description="ADC watchdog threshold register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LT1" description="Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to ADC_AWDxTR) on page355." />
      <BitField start="16" size="12" name="HT1" description="Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to ADC_AWDxTR) on page355." />
    </Register>
    <Register start="+0x24" size="0" name="ADC_AWD2TR" access="Read/Write" description="ADC watchdog threshold register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LT2" description="Analog watchdog 2 lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to ADC_AWDxTR) on page355." />
      <BitField start="16" size="12" name="HT2" description="Analog watchdog 2 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to ADC_AWDxTR) on page355." />
    </Register>
    <Register start="+0x28" size="0" name="ADC_CHSELR_0" access="Read/Write" description="ADC channel selection register [alternate]" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHSEL0" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="1" size="1" name="CHSEL1" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="2" size="1" name="CHSEL2" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="3" size="1" name="CHSEL3" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="4" size="1" name="CHSEL4" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="5" size="1" name="CHSEL5" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="6" size="1" name="CHSEL6" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="7" size="1" name="CHSEL7" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="8" size="1" name="CHSEL8" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="9" size="1" name="CHSEL9" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="10" size="1" name="CHSEL10" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="11" size="1" name="CHSEL11" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="12" size="1" name="CHSEL12" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="13" size="1" name="CHSEL13" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="14" size="1" name="CHSEL14" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="15" size="1" name="CHSEL15" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="16" size="1" name="CHSEL16" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="17" size="1" name="CHSEL17" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
      <BitField start="18" size="1" name="CHSEL18" description="Channel-x selection These bits are written by software and define which channels are part of the sequence of channels to be converted. Refer to for ADC inputs connected to external channels and internal sources. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.">
        <Enum name="B_0x0" start="0x0" description="Input Channel-x is not selected for conversion" />
        <Enum name="B_0x1" start="0x1" description="Input Channel-x is selected for conversion" />
      </BitField>
    </Register>
    <Register start="+0x28" size="0" name="ADC_CHSELR_1" access="Read/Write" description="channel selection register CHSELRMOD = 1 in ADC_CFGR1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SQ1" description="1st conversion of the sequence These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence. When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored. Refer to SQ8[3:0] for a definition of channel selection. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="4" size="4" name="SQ2" description="2nd conversion of the sequence These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence. When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored. Refer to SQ8[3:0] for a definition of channel selection. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="8" size="4" name="SQ3" description="3rd conversion of the sequence These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence. When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored. Refer to SQ8[3:0] for a definition of channel selection. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="12" size="4" name="SQ4" description="4th conversion of the sequence These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence. When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored. Refer to SQ8[3:0] for a definition of channel selection. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="16" size="4" name="SQ5" description="5th conversion of the sequence These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence. When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored. Refer to SQ8[3:0] for a definition of channel selection. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="20" size="4" name="SQ6" description="6th conversion of the sequence These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence. When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored. Refer to SQ8[3:0] for a definition of channel selection. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="24" size="4" name="SQ7" description="7th conversion of the sequence These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence. When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored. Refer to SQ8[3:0] for a definition of channel selection. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="28" size="4" name="SQ8" description="8th conversion of the sequence These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates the end of the sequence. When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored. ... Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="CH0" />
        <Enum name="B_0x1" start="0x1" description="CH1" />
        <Enum name="B_0xC" start="0xC" description="CH12" />
        <Enum name="B_0xD" start="0xD" description="CH13" />
        <Enum name="B_0xE" start="0xE" description="CH14" />
        <Enum name="B_0xF" start="0xF" description="No channel selected (End of sequence)" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="ADC_AWD3TR" access="Read/Write" description="ADC watchdog threshold register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LT3" description="Analog watchdog 3lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to ADC_AWDxTR) on page355." />
      <BitField start="16" size="12" name="HT3" description="Analog watchdog 3 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to ADC_AWDxTR) on page355." />
    </Register>
    <Register start="+0x40" size="0" name="ADC_DR" access="Read/Write" description="ADC data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DATA" description="Converted data These bits are read-only. They contain the conversion result from the last converted channel. The data are left- or right-aligned as shown in OVSE = 0) on page349. Just after a calibration is complete, DATA[6:0] contains the calibration factor." />
    </Register>
    <Register start="+0xA0" size="0" name="ADC_AWD2CR" access="Read/Write" description="ADC Analog Watchdog 2 Configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AWD2CH0" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="1" size="1" name="AWD2CH1" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="2" size="1" name="AWD2CH2" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="3" size="1" name="AWD2CH3" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="4" size="1" name="AWD2CH4" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="5" size="1" name="AWD2CH5" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="6" size="1" name="AWD2CH6" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="7" size="1" name="AWD2CH7" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="8" size="1" name="AWD2CH8" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="9" size="1" name="AWD2CH9" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="10" size="1" name="AWD2CH10" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="11" size="1" name="AWD2CH11" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="12" size="1" name="AWD2CH12" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="13" size="1" name="AWD2CH13" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="14" size="1" name="AWD2CH14" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="15" size="1" name="AWD2CH15" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="16" size="1" name="AWD2CH16" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="17" size="1" name="AWD2CH17" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
      <BitField start="18" size="1" name="AWD2CH18" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD2" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD2" />
      </BitField>
    </Register>
    <Register start="+0xA4" size="0" name="ADC_AWD3CR" access="Read/Write" description="ADC Analog Watchdog 3 Configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AWD3CH0" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="1" size="1" name="AWD3CH1" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="2" size="1" name="AWD3CH2" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="3" size="1" name="AWD3CH3" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="4" size="1" name="AWD3CH4" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="5" size="1" name="AWD3CH5" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="6" size="1" name="AWD3CH6" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="7" size="1" name="AWD3CH7" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="8" size="1" name="AWD3CH8" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="9" size="1" name="AWD3CH9" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="10" size="1" name="AWD3CH10" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="11" size="1" name="AWD3CH11" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="12" size="1" name="AWD3CH12" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="13" size="1" name="AWD3CH13" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="14" size="1" name="AWD3CH14" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="15" size="1" name="AWD3CH15" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="16" size="1" name="AWD3CH16" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="17" size="1" name="AWD3CH17" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
      <BitField start="18" size="1" name="AWD3CH18" description="Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog channel-x is not monitored by AWD3" />
        <Enum name="B_0x1" start="0x1" description="ADC analog channel-x is monitored by AWD3" />
      </BitField>
    </Register>
    <Register start="+0xB4" size="0" name="ADC_CALFACT" access="Read/Write" description="ADC Calibration factor" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CALFACT" description="Calibration factor These bits are written by hardware or by software. Once a calibration is complete,they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new calibration is launched. Just after a calibration is complete, DATA[6:0] contains the calibration factor. Note: Software can write these bits only when ADEN=1 (ADC is enabled and no calibration is ongoing and no conversion is ongoing). Refer to SQ8[3:0] for a definition of channel selection." />
    </Register>
    <Register start="+0x308" size="0" name="ADC_CCR" access="Read/Write" description="ADC common configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler Set and cleared by software to select the frequency of the clock to the ADC. Other: Reserved Note: Software is allowed to write these bits only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="input ADC clock not divided" />
        <Enum name="B_0x1" start="0x1" description="input ADC clock divided by 2" />
        <Enum name="B_0x2" start="0x2" description="input ADC clock divided by 4" />
        <Enum name="B_0x3" start="0x3" description="input ADC clock divided by 6" />
        <Enum name="B_0x4" start="0x4" description="input ADC clock divided by 8" />
        <Enum name="B_0x5" start="0x5" description="input ADC clock divided by 10" />
        <Enum name="B_0x6" start="0x6" description="input ADC clock divided by 12" />
        <Enum name="B_0x7" start="0x7" description="input ADC clock divided by 16" />
        <Enum name="B_0x8" start="0x8" description="input ADC clock divided by 32" />
        <Enum name="B_0x9" start="0x9" description="input ADC clock divided by 64" />
        <Enum name="B_0xA" start="0xA" description="input ADC clock divided by 128" />
        <Enum name="B_0xB" start="0xB" description="input ADC clock divided by 256" />
      </BitField>
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable This bit is set and cleared by software to enable/disable the VREFINT. Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="VREFINT disabled" />
        <Enum name="B_0x1" start="0x1" description="VREFINT enabled" />
      </BitField>
      <BitField start="23" size="1" name="TSEN" description="Temperature sensor enable This bit is set and cleared by software to enable/disable the temperature sensor. Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Temperature sensor disabled" />
        <Enum name="B_0x1" start="0x1" description="Temperature sensor enabled" />
      </BitField>
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable This bit is set and cleared by software to enable/disable the VBAT channel. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="VBAT channel disabled" />
        <Enum name="B_0x1" start="0x1" description="VBAT channel enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IWDG" start="0x40003000" description="Independent watchdog">
    <Register start="+0x0" size="0" name="KR" access="WriteOnly" description="Key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="KEY" description="Key value (write only, read 0x0000)" />
    </Register>
    <Register start="+0x4" size="0" name="PR" access="Read/Write" description="Prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PR" description="Prescaler divider" />
    </Register>
    <Register start="+0x8" size="0" name="RLR" access="Read/Write" description="Reload register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RL" description="Watchdog counter reload value" />
    </Register>
    <Register start="+0xC" size="0" name="SR" access="ReadOnly" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PVU" description="Watchdog prescaler value update" />
      <BitField start="1" size="1" name="RVU" description="Watchdog counter reload value update" />
      <BitField start="2" size="1" name="WVU" description="Watchdog counter window value update" />
    </Register>
    <Register start="+0x10" size="0" name="WINR" access="Read/Write" description="Window register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WIN" description="Watchdog counter window value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WWDG" start="0x40002C00" description="System window watchdog">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="T" description="7-bit counter (MSB to LSB)" />
      <BitField start="7" size="1" name="WDGA" description="Activation bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFR" access="Read/Write" description="Configuration register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="W" description="7-bit window value" />
      <BitField start="9" size="1" name="EWI" description="Early wakeup interrupt" />
      <BitField start="11" size="3" name="WDGTB" description="Timer base" />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="Read/Write" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EWIF" description="Early wakeup interrupt flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLASH" start="0x40022000" description="Flash">
    <Register start="+0x0" size="0" name="ACR" access="Read/Write" description="Access control register" reset_value="0x00000600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LATENCY" description="Latency" />
      <BitField start="8" size="1" name="PRFTEN" description="Prefetch enable" />
      <BitField start="9" size="1" name="ICEN" description="Instruction cache enable" />
      <BitField start="11" size="1" name="ICRST" description="Instruction cache reset" />
      <BitField start="16" size="1" name="EMPTY" description="Flash User area empty" />
    </Register>
    <Register start="+0x8" size="0" name="KEYR" access="WriteOnly" description="Flash key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEYR" description="KEYR" />
    </Register>
    <Register start="+0xC" size="0" name="OPTKEYR" access="WriteOnly" description="Option byte key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OPTKEYR" description="Option byte key" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EOP" description="End of operation" />
      <BitField start="1" size="1" name="OPERR" description="Operation error" />
      <BitField start="3" size="1" name="PROGERR" description="Programming error" />
      <BitField start="4" size="1" name="WRPERR" description="Write protected error" />
      <BitField start="5" size="1" name="PGAERR" description="Programming alignment error" />
      <BitField start="6" size="1" name="SIZERR" description="Size error" />
      <BitField start="7" size="1" name="PGSERR" description="Programming sequence error" />
      <BitField start="8" size="1" name="MISERR" description="Fast programming data miss error" />
      <BitField start="9" size="1" name="FASTERR" description="Fast programming error" />
      <BitField start="15" size="1" name="OPTVERR" description="Option and Engineering bits loading validity error" />
      <BitField start="16" size="1" name="BSY1" description="BSY1" />
      <BitField start="17" size="1" name="BSY2" description="BSY2" />
      <BitField start="18" size="1" name="CFGBSY" description="Programming or erase configuration busy." />
    </Register>
    <Register start="+0x14" size="0" name="CR" access="Read/Write" description="Flash control register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PG" description="Programming" />
      <BitField start="1" size="1" name="PER" description="Page erase" />
      <BitField start="2" size="1" name="MER1" description="Mass erase" />
      <BitField start="3" size="10" name="PNB" description="Page number" />
      <BitField start="13" size="1" name="BKER" description="BKER" />
      <BitField start="15" size="1" name="MER2" description="MER2" />
      <BitField start="16" size="1" name="STRT" description="Start" />
      <BitField start="17" size="1" name="OPTSTRT" description="Options modification start" />
      <BitField start="18" size="1" name="FSTPG" description="Fast programming" />
      <BitField start="24" size="1" name="EOPIE" description="End of operation interrupt enable" />
      <BitField start="25" size="1" name="ERRIE" description="Error interrupt enable" />
      <BitField start="27" size="1" name="OBL_LAUNCH" description="Force the option byte loading" />
      <BitField start="30" size="1" name="OPTLOCK" description="Options Lock" />
      <BitField start="31" size="1" name="LOCK" description="FLASH_CR Lock" />
    </Register>
    <Register start="+0x18" size="0" name="ECCR" access="Read/Write" description="Flash ECC register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="ADDR_ECC" description="ECC fail address" />
      <BitField start="20" size="1" name="SYSF_ECC" description="ECC fail for Corrected ECC Error or Double ECC Error in info block" />
      <BitField start="24" size="1" name="ECCIE" description="ECC correction interrupt enable" />
      <BitField start="30" size="1" name="ECCC" description="ECC correction" />
      <BitField start="31" size="1" name="ECCD" description="ECC detection" />
    </Register>
    <Register start="+0x20" size="0" name="OPTR" access="Read/Write" description="Flash option register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RDP" description="Read protection level" />
      <BitField start="13" size="1" name="nRST_STOP" description="nRST_STOP" />
      <BitField start="14" size="1" name="nRST_STDBY" description="nRST_STDBY" />
      <BitField start="16" size="1" name="IDWG_SW" description="Independent watchdog selection" />
      <BitField start="17" size="1" name="IWDG_STOP" description="Independent watchdog counter freeze in Stop mode" />
      <BitField start="18" size="1" name="IWDG_STDBY" description="Independent watchdog counter freeze in Standby mode" />
      <BitField start="19" size="1" name="WWDG_SW" description="Window watchdog selection" />
      <BitField start="20" size="1" name="nSWAP_BANK" description="nSWAP_BANK" />
      <BitField start="21" size="1" name="DUAL_BANK" description="DUAL_BANK" />
      <BitField start="22" size="1" name="RAM_PARITY_CHECK" description="SRAM parity check control" />
      <BitField start="24" size="1" name="nBOOT_SEL" description="nBOOT_SEL" />
      <BitField start="25" size="1" name="nBOOT1" description="Boot configuration" />
      <BitField start="26" size="1" name="nBOOT0" description="nBOOT0 option bit" />
    </Register>
    <Register start="+0x2C" size="0" name="WRP1AR" access="ReadOnly" description="Flash WRP area A address register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="WRP1A_STRT" description="WRP area A start offset" />
      <BitField start="16" size="7" name="WRP1A_END" description="WRP area A end offset" />
    </Register>
    <Register start="+0x30" size="0" name="WRP1BR" access="ReadOnly" description="Flash WRP area B address register" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="WRP1B_STRT" description="WRP area B start offset" />
      <BitField start="16" size="7" name="WRP1B_END" description="WRP area B end offset" />
    </Register>
    <Register start="+0x4C" size="0" name="WRP2AR" access="Read/Write" description="FLASH WRP2 area A address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="WRP2A_STRT" description="WRP2A_STRT" />
      <BitField start="16" size="7" name="WRP2A_END" description="WRP2A_END" />
    </Register>
    <Register start="+0x50" size="0" name="WRP2BR" access="Read/Write" description="FLASH WRP2 area B address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="WRP2B_STRT" description="WRP2B_STRT" />
      <BitField start="16" size="7" name="WRP2B_END" description="WRP2B_END" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCC" start="0x40021000" description="Reset and clock control">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="Clock control register" reset_value="0x00000063" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="HSION" description="HSI16 clock enable" />
      <BitField start="9" size="1" name="HSIKERON" description="HSI16 always enable for peripheral kernels" />
      <BitField start="10" size="1" name="HSIRDY" description="HSI16 clock ready flag" />
      <BitField start="11" size="3" name="HSIDIV" description="HSI16 clock division factor" />
      <BitField start="16" size="1" name="HSEON" description="HSE clock enable" />
      <BitField start="17" size="1" name="HSERDY" description="HSE clock ready flag" />
      <BitField start="18" size="1" name="HSEBYP" description="HSE crystal oscillator bypass" />
      <BitField start="19" size="1" name="CSSON" description="Clock security system enable" />
      <BitField start="24" size="1" name="PLLON" description="PLL enable" />
      <BitField start="25" size="1" name="PLLRDY" description="PLL clock ready flag" />
    </Register>
    <Register start="+0x4" size="0" name="ICSCR" access="Read/Write" description="Internal clock sources calibration register" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="HSICAL" description="HSI16 clock calibration" />
      <BitField start="8" size="7" name="HSITRIM" description="HSI16 clock trimming" />
    </Register>
    <Register start="+0x8" size="0" name="CFGR" access="Read/Write" description="Clock configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SW" description="System clock switch" />
      <BitField start="3" size="3" name="SWS" description="System clock switch status" />
      <BitField start="8" size="4" name="HPRE" description="AHB prescaler" />
      <BitField start="12" size="3" name="PPRE" description="APB prescaler" />
      <BitField start="16" size="4" name="MCO2SEL" description="MCO2SEL" />
      <BitField start="20" size="4" name="MCO2PRE" description="MCO2PRE" />
      <BitField start="24" size="4" name="MCOSEL" description="Microcontroller clock output" />
      <BitField start="28" size="4" name="MCOPRE" description="Microcontroller clock output prescaler" />
    </Register>
    <Register start="+0xC" size="0" name="PLLSYSCFGR" access="Read/Write" description="PLL configuration register" reset_value="0x00001000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PLLSRC" description="PLL input clock source" />
      <BitField start="4" size="3" name="PLLM" description="Division factor M of the PLL input clock divider" />
      <BitField start="8" size="8" name="PLLN" description="PLL frequency multiplication factor N" />
      <BitField start="16" size="1" name="PLLPEN" description="PLLPCLK clock output enable" />
      <BitField start="17" size="5" name="PLLP" description="PLL VCO division factor P for PLLPCLK clock output" />
      <BitField start="24" size="1" name="PLLQEN" description="PLLQCLK clock output enable" />
      <BitField start="25" size="3" name="PLLQ" description="PLL VCO division factor Q for PLLQCLK clock output" />
      <BitField start="28" size="1" name="PLLREN" description="PLLRCLK clock output enable" />
      <BitField start="29" size="3" name="PLLR" description="PLL VCO division factor R for PLLRCLK clock output" />
    </Register>
    <Register start="+0x18" size="0" name="CIER" access="Read/Write" description="Clock interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYIE" description="LSI ready interrupt enable" />
      <BitField start="1" size="1" name="LSERDYIE" description="LSE ready interrupt enable" />
      <BitField start="3" size="1" name="HSIRDYIE" description="HSI ready interrupt enable" />
      <BitField start="4" size="1" name="HSERDYIE" description="HSE ready interrupt enable" />
      <BitField start="5" size="1" name="PLLSYSRDYIE" description="PLL ready interrupt enable" />
    </Register>
    <Register start="+0x1C" size="0" name="CIFR" access="ReadOnly" description="Clock interrupt flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYF" description="LSI ready interrupt flag" />
      <BitField start="1" size="1" name="LSERDYF" description="LSE ready interrupt flag" />
      <BitField start="3" size="1" name="HSIRDYF" description="HSI ready interrupt flag" />
      <BitField start="4" size="1" name="HSERDYF" description="HSE ready interrupt flag" />
      <BitField start="5" size="1" name="PLLSYSRDYF" description="PLL ready interrupt flag" />
      <BitField start="8" size="1" name="CSSF" description="Clock security system interrupt flag" />
      <BitField start="9" size="1" name="LSECSSF" description="LSE Clock security system interrupt flag" />
    </Register>
    <Register start="+0x20" size="0" name="CICR" access="WriteOnly" description="Clock interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYC" description="LSI ready interrupt clear" />
      <BitField start="1" size="1" name="LSERDYC" description="LSE ready interrupt clear" />
      <BitField start="3" size="1" name="HSIRDYC" description="HSI ready interrupt clear" />
      <BitField start="4" size="1" name="HSERDYC" description="HSE ready interrupt clear" />
      <BitField start="5" size="1" name="PLLSYSRDYC" description="PLL ready interrupt clear" />
      <BitField start="8" size="1" name="CSSC" description="Clock security system interrupt clear" />
      <BitField start="9" size="1" name="LSECSSC" description="LSE Clock security system interrupt clear" />
    </Register>
    <Register start="+0x24" size="0" name="IOPRSTR" access="Read/Write" description="I/O port reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOARST" description="GPIOARST" />
      <BitField start="1" size="1" name="GPIOBRST" description="GPIOBRST" />
      <BitField start="2" size="1" name="GPIOCRST" description="GPIOCRST" />
      <BitField start="3" size="1" name="GPIODRST" description="GPIODRST" />
      <BitField start="4" size="1" name="GPIOERST" description="GPIOERST" />
      <BitField start="5" size="1" name="GPIOFRST" description="GPIOFRST" />
    </Register>
    <Register start="+0x28" size="0" name="AHBRSTR" access="Read/Write" description="AHB peripheral reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1RST" description="DMA1 reset" />
      <BitField start="1" size="1" name="DMA2RST" description="DMA1 reset" />
      <BitField start="8" size="1" name="FLASHRST" description="FLITF reset" />
      <BitField start="12" size="1" name="CRCRST" description="CRC reset" />
    </Register>
    <Register start="+0x2C" size="0" name="APBRSTR1" access="Read/Write" description="APB peripheral reset register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TIM3RST" description="TIM3 timer reset" />
      <BitField start="2" size="1" name="TIM4RST" description="TIM4 timer reset" />
      <BitField start="4" size="1" name="TIM6RST" description="TIM6 timer reset" />
      <BitField start="5" size="1" name="TIM7RST" description="TIM7 timer reset" />
      <BitField start="8" size="1" name="USART5RST" description="USART5RST" />
      <BitField start="9" size="1" name="USART6RST" description="USART6RST" />
      <BitField start="13" size="1" name="USBRST" description="USBRST" />
      <BitField start="14" size="1" name="SPI2RST" description="SPI2 reset" />
      <BitField start="15" size="1" name="SPI3RST" description="SPI3 reset" />
      <BitField start="17" size="1" name="USART2RST" description="USART2 reset" />
      <BitField start="18" size="1" name="USART3RST" description="USART3 reset" />
      <BitField start="19" size="1" name="USART4RST" description="USART4 reset" />
      <BitField start="21" size="1" name="I2C1RST" description="I2C1 reset" />
      <BitField start="22" size="1" name="I2C2RST" description="I2C2 reset" />
      <BitField start="23" size="1" name="I2C3RST" description="I2C3RST reset" />
      <BitField start="27" size="1" name="DBGRST" description="Debug support reset" />
      <BitField start="28" size="1" name="PWRRST" description="Power interface reset" />
    </Register>
    <Register start="+0x30" size="0" name="APBRSTR2" access="Read/Write" description="APB peripheral reset register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYSCFGRST" description="SYSCFG, COMP and VREFBUF reset" />
      <BitField start="11" size="1" name="TIM1RST" description="TIM1 timer reset" />
      <BitField start="12" size="1" name="SPI1RST" description="SPI1 reset" />
      <BitField start="14" size="1" name="USART1RST" description="USART1 reset" />
      <BitField start="15" size="1" name="TIM14RST" description="TIM14 timer reset" />
      <BitField start="16" size="1" name="TIM15RST" description="TIM15 timer reset" />
      <BitField start="17" size="1" name="TIM16RST" description="TIM16 timer reset" />
      <BitField start="18" size="1" name="TIM17RST" description="TIM17 timer reset" />
      <BitField start="20" size="1" name="ADCRST" description="ADC reset" />
    </Register>
    <Register start="+0x34" size="0" name="IOPENR" access="Read/Write" description="GPIO clock enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOAEN" description="I/O port A clock enable during Sleep mode" />
      <BitField start="1" size="1" name="GPIOBEN" description="I/O port B clock enable during Sleep mode" />
      <BitField start="2" size="1" name="GPIOCEN" description="I/O port C clock enable during Sleep mode" />
      <BitField start="3" size="1" name="GPIODEN" description="I/O port D clock enable during Sleep mode" />
      <BitField start="4" size="1" name="GPIOEEN" description="I/O port E clock enable during Sleep mode" />
      <BitField start="5" size="1" name="GPIOFEN" description="I/O port F clock enable during Sleep mode" />
    </Register>
    <Register start="+0x38" size="0" name="AHBENR" access="Read/Write" description="AHB peripheral clock enable register" reset_value="0x00000100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1EN" description="DMA1 clock enable" />
      <BitField start="1" size="1" name="DMA2EN" description="DMA2 clock enable" />
      <BitField start="8" size="1" name="FLASHEN" description="Flash memory interface clock enable" />
      <BitField start="12" size="1" name="CRCEN" description="CRC clock enable" />
    </Register>
    <Register start="+0x3C" size="0" name="APBENR1" access="Read/Write" description="APB peripheral clock enable register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TIM3EN" description="TIM3 timer clock enable" />
      <BitField start="2" size="1" name="TIM4EN" description="TIM4 timer clock enable" />
      <BitField start="4" size="1" name="TIM6EN" description="TIM6 timer clock enable" />
      <BitField start="5" size="1" name="TIM7EN" description="TIM7 timer clock enable" />
      <BitField start="8" size="1" name="USART5EN" description="USART5EN" />
      <BitField start="9" size="1" name="USART6EN" description="USART6EN" />
      <BitField start="10" size="1" name="RTCAPBEN" description="RTC APB clock enable" />
      <BitField start="11" size="1" name="WWDGEN" description="WWDG clock enable" />
      <BitField start="13" size="1" name="USBEN" description="USBEN" />
      <BitField start="14" size="1" name="SPI2EN" description="SPI2 clock enable" />
      <BitField start="15" size="1" name="SPI3EN" description="SPI3 clock enable" />
      <BitField start="17" size="1" name="USART2EN" description="USART2 clock enable" />
      <BitField start="18" size="1" name="USART3EN" description="USART3 clock enable" />
      <BitField start="19" size="1" name="USART4EN" description="USART4 clock enable" />
      <BitField start="21" size="1" name="I2C1EN" description="I2C1 clock enable" />
      <BitField start="22" size="1" name="I2C2EN" description="I2C2 clock enable" />
      <BitField start="23" size="1" name="I2C3EN" description="I2C3 clock enable" />
      <BitField start="27" size="1" name="DBGEN" description="Debug support clock enable" />
      <BitField start="28" size="1" name="PWREN" description="Power interface clock enable" />
    </Register>
    <Register start="+0x40" size="0" name="APBENR2" access="Read/Write" description="APB peripheral clock enable register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYSCFGEN" description="SYSCFG, COMP and VREFBUF clock enable" />
      <BitField start="11" size="1" name="TIM1EN" description="TIM1 timer clock enable" />
      <BitField start="12" size="1" name="SPI1EN" description="SPI1 clock enable" />
      <BitField start="14" size="1" name="USART1EN" description="USART1 clock enable" />
      <BitField start="15" size="1" name="TIM14EN" description="TIM14 timer clock enable" />
      <BitField start="16" size="1" name="TIM15EN" description="TIM15 timer clock enable" />
      <BitField start="17" size="1" name="TIM16EN" description="TIM16 timer clock enable" />
      <BitField start="18" size="1" name="TIM17EN" description="TIM16 timer clock enable" />
      <BitField start="20" size="1" name="ADCEN" description="ADC clock enable" />
    </Register>
    <Register start="+0x44" size="0" name="IOPSMENR" access="Read/Write" description="GPIO in Sleep mode clock enable register" reset_value="0x0000003F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOASMEN" description="I/O port A clock enable during Sleep mode" />
      <BitField start="1" size="1" name="GPIOBSMEN" description="I/O port B clock enable during Sleep mode" />
      <BitField start="2" size="1" name="GPIOCSMEN" description="I/O port C clock enable during Sleep mode" />
      <BitField start="3" size="1" name="GPIODSMEN" description="I/O port D clock enable during Sleep mode" />
      <BitField start="4" size="1" name="GPIOESMEN" description="I/O port E clock enable during Sleep mode" />
      <BitField start="5" size="1" name="GPIOFSMEN" description="I/O port F clock enable during Sleep mode" />
    </Register>
    <Register start="+0x48" size="0" name="AHBSMENR" access="Read/Write" description="AHB peripheral clock enable in Sleep mode register" reset_value="0x00051303" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1SMEN" description="DMA1 clock enable during Sleep mode" />
      <BitField start="1" size="1" name="DMA2SMEN" description="DMA2 clock enable during Sleep mode" />
      <BitField start="8" size="1" name="FLASHSMEN" description="Flash memory interface clock enable during Sleep mode" />
      <BitField start="9" size="1" name="SRAMSMEN" description="SRAM clock enable during Sleep mode" />
      <BitField start="12" size="1" name="CRCSMEN" description="CRC clock enable during Sleep mode" />
    </Register>
    <Register start="+0x4C" size="0" name="APBSMENR1" access="Read/Write" description="APB peripheral clock enable in Sleep mode register 1" reset_value="0xFFFFFFB7" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TIM3SMEN" description="TIM3 timer clock enable during Sleep mode" />
      <BitField start="2" size="1" name="TIM4SMEN" description="TIM4 timer clock enable during Sleep mode" />
      <BitField start="4" size="1" name="TIM6SMEN" description="TIM6 timer clock enable during Sleep mode" />
      <BitField start="5" size="1" name="TIM7SMEN" description="TIM7 timer clock enable during Sleep mode" />
      <BitField start="8" size="1" name="USART5SMEN" description="USART5 clock enable" />
      <BitField start="9" size="1" name="USART6SMEN" description="USART6 clock enable" />
      <BitField start="10" size="1" name="RTCAPBSMEN" description="RTC APB clock enable during Sleep mode" />
      <BitField start="11" size="1" name="WWDGSMEN" description="WWDG clock enable during Sleep mode" />
      <BitField start="13" size="1" name="USBSMEN" description="USB clock enable during Sleep mode" />
      <BitField start="14" size="1" name="SPI2SMEN" description="SPI2 clock enable during Sleep mode" />
      <BitField start="15" size="1" name="SPI3SMEN" description="SPI3 clock enable during Sleep mode" />
      <BitField start="17" size="1" name="USART2SMEN" description="USART2 clock enable during Sleep mode" />
      <BitField start="18" size="1" name="USART3SMEN" description="USART3 clock enable during Sleep mode" />
      <BitField start="19" size="1" name="USART4SMEN" description="USART4 clock enable during Sleep mode" />
      <BitField start="21" size="1" name="I2C1SMEN" description="I2C1 clock enable during Sleep mode" />
      <BitField start="22" size="1" name="I2C2SMEN" description="I2C2 clock enable during Sleep mode" />
      <BitField start="23" size="1" name="I2C3SMEN" description="I2C3 clock enable during Sleep mode" />
      <BitField start="27" size="1" name="DBGSMEN" description="Debug support clock enable during Sleep mode" />
      <BitField start="28" size="1" name="PWRSMEN" description="Power interface clock enable during Sleep mode" />
    </Register>
    <Register start="+0x50" size="0" name="APBSMENR2" access="Read/Write" description="APB peripheral clock enable in Sleep mode register 2" reset_value="0x0017D801" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYSCFGSMEN" description="SYSCFG, COMP and VREFBUF clock enable during Sleep mode" />
      <BitField start="11" size="1" name="TIM1SMEN" description="TIM1 timer clock enable during Sleep mode" />
      <BitField start="12" size="1" name="SPI1SMEN" description="SPI1 clock enable during Sleep mode" />
      <BitField start="14" size="1" name="USART1SMEN" description="USART1 clock enable during Sleep mode" />
      <BitField start="15" size="1" name="TIM14SMEN" description="TIM14 timer clock enable during Sleep mode" />
      <BitField start="16" size="1" name="TIM15SMEN" description="TIM15 timer clock enable during Sleep mode" />
      <BitField start="17" size="1" name="TIM16SMEN" description="TIM16 timer clock enable during Sleep mode" />
      <BitField start="18" size="1" name="TIM17SMEN" description="TIM16 timer clock enable during Sleep mode" />
      <BitField start="20" size="1" name="ADCSMEN" description="ADC clock enable during Sleep mode" />
    </Register>
    <Register start="+0x54" size="0" name="CCIPR" access="Read/Write" description="Peripherals independent clock configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="USART1SEL" description="USART1 clock source selection" />
      <BitField start="2" size="2" name="USART2SEL" description="USART2 clock source selection" />
      <BitField start="4" size="2" name="USART3SEL" description="USART3 clock source selection" />
      <BitField start="12" size="2" name="I2C1SEL" description="I2C1 clock source selection" />
      <BitField start="14" size="2" name="I2S2SEL" description="I2S1 clock source selection" />
      <BitField start="22" size="1" name="TIM1SEL" description="TIM1 clock source selection" />
      <BitField start="24" size="1" name="TIM15SEL" description="TIM15 clock source selection" />
      <BitField start="30" size="2" name="ADCSEL" description="ADCs clock source selection" />
    </Register>
    <Register start="+0x58" size="0" name="CCIPR2" access="Read/Write" description="Peripherals independent clock configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="I2S1SEL" description="2S1SEL" />
      <BitField start="2" size="2" name="I2S2SEL" description="I2S2SEL" />
      <BitField start="12" size="2" name="USBSEL" description="USBSEL" />
    </Register>
    <Register start="+0x5C" size="0" name="BDCR" access="Read/Write" description="RTC domain control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSEON" description="LSE oscillator enable" />
      <BitField start="1" size="1" name="LSERDY" description="LSE oscillator ready" />
      <BitField start="2" size="1" name="LSEBYP" description="LSE oscillator bypass" />
      <BitField start="3" size="2" name="LSEDRV" description="LSE oscillator drive capability" />
      <BitField start="5" size="1" name="LSECSSON" description="CSS on LSE enable" />
      <BitField start="6" size="1" name="LSECSSD" description="CSS on LSE failure Detection" />
      <BitField start="8" size="2" name="RTCSEL" description="RTC clock source selection" />
      <BitField start="15" size="1" name="RTCEN" description="RTC clock enable" />
      <BitField start="16" size="1" name="BDRST" description="RTC domain software reset" />
      <BitField start="24" size="1" name="LSCOEN" description="Low-speed clock output (LSCO) enable" />
      <BitField start="25" size="1" name="LSCOSEL" description="Low-speed clock output selection" />
    </Register>
    <Register start="+0x60" size="0" name="CSR" access="Read/Write" description="Control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSION" description="LSI oscillator enable" />
      <BitField start="1" size="1" name="LSIRDY" description="LSI oscillator ready" />
      <BitField start="23" size="1" name="RMVF" description="Remove reset flags" />
      <BitField start="25" size="1" name="OBLRSTF" description="Option byte loader reset flag" />
      <BitField start="26" size="1" name="PINRSTF" description="Pin reset flag" />
      <BitField start="27" size="1" name="PWRRSTF" description="BOR or POR/PDR flag" />
      <BitField start="28" size="1" name="SFTRSTF" description="Software reset flag" />
      <BitField start="29" size="1" name="IWDGRSTF" description="Independent window watchdog reset flag" />
      <BitField start="30" size="1" name="WWDGRSTF" description="Window watchdog reset flag" />
      <BitField start="31" size="1" name="LPWRRSTF" description="Low-power reset flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWR" start="0x40007000" description="Power control">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Power control register 1" reset_value="0x00000208" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LPMS" description="Low-power mode selection" />
      <BitField start="3" size="1" name="FPD_STOP" description="Flash memory powered down during Stop mode" />
      <BitField start="4" size="1" name="FPD_LPRUN" description="Flash memory powered down during Low-power run mode" />
      <BitField start="5" size="1" name="FPD_LPSLP" description="Flash memory powered down during Low-power sleep mode" />
      <BitField start="8" size="1" name="DBP" description="Disable backup domain write protection" />
      <BitField start="9" size="2" name="VOS" description="Voltage scaling range selection" />
      <BitField start="14" size="1" name="LPR" description="Low-power run" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Power control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="USV" description="USV" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Power control register 3" reset_value="0X00008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EWUP1" description="Enable Wakeup pin WKUP1" />
      <BitField start="1" size="1" name="EWUP2" description="Enable Wakeup pin WKUP2" />
      <BitField start="2" size="1" name="EWUP3" description="Enable Wakeup pin WKUP3" />
      <BitField start="3" size="1" name="EWUP4" description="Enable Wakeup pin WKUP4" />
      <BitField start="4" size="1" name="EWUP5" description="Enable WKUP5 wakeup pin" />
      <BitField start="5" size="1" name="EWUP6" description="Enable WKUP6 wakeup pin" />
      <BitField start="10" size="1" name="APC" description="Apply pull-up and pull-down configuration" />
      <BitField start="15" size="1" name="EIWUL" description="Enable internal wakeup line" />
    </Register>
    <Register start="+0xC" size="0" name="CR4" access="Read/Write" description="Power control register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WP1" description="Wakeup pin WKUP1 polarity" />
      <BitField start="1" size="1" name="WP2" description="Wakeup pin WKUP2 polarity" />
      <BitField start="2" size="1" name="WP3" description="Wakeup pin WKUP3 polarity" />
      <BitField start="3" size="1" name="WP4" description="Wakeup pin WKUP4 polarity" />
      <BitField start="4" size="1" name="WP5" description="Wakeup pin WKUP5 polarity" />
      <BitField start="5" size="1" name="WP6" description="WKUP6 wakeup pin polarity" />
      <BitField start="8" size="1" name="VBE" description="VBAT battery charging enable" />
      <BitField start="9" size="1" name="VBRS" description="VBAT battery charging resistor selection" />
    </Register>
    <Register start="+0x10" size="0" name="SR1" access="ReadOnly" description="Power status register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUF1" description="Wakeup flag 1" />
      <BitField start="1" size="1" name="WUF2" description="Wakeup flag 2" />
      <BitField start="2" size="1" name="WUF3" description="Wakeup flag 3" />
      <BitField start="3" size="1" name="WUF4" description="Wakeup flag 4" />
      <BitField start="4" size="1" name="WUF5" description="Wakeup flag 5" />
      <BitField start="5" size="1" name="WUF6" description="Wakeup flag 6" />
      <BitField start="8" size="1" name="SBF" description="Standby flag" />
      <BitField start="15" size="1" name="WUFI" description="Wakeup flag internal" />
    </Register>
    <Register start="+0x14" size="0" name="SR2" access="ReadOnly" description="Power status register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FLASH_RDY" description="Flash ready flag" />
      <BitField start="8" size="1" name="REGLPS" description="Low-power regulator started" />
      <BitField start="9" size="1" name="REGLPF" description="Low-power regulator flag" />
      <BitField start="10" size="1" name="VOSF" description="Voltage scaling flag" />
    </Register>
    <Register start="+0x18" size="0" name="SCR" access="WriteOnly" description="Power status clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CWUF1" description="Clear wakeup flag 1" />
      <BitField start="1" size="1" name="CWUF2" description="Clear wakeup flag 2" />
      <BitField start="2" size="1" name="CWUF3" description="Clear wakeup flag 3" />
      <BitField start="3" size="1" name="CWUF4" description="Clear wakeup flag 4" />
      <BitField start="4" size="1" name="CWUF5" description="Clear wakeup flag 5" />
      <BitField start="5" size="1" name="CWUF6" description="Clear wakeup flag 6" />
      <BitField start="8" size="1" name="CSBF" description="Clear standby flag" />
    </Register>
    <Register start="+0x20" size="0" name="PUCRA" access="Read/Write" description="Power Port A pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="3" size="1" name="PU3" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="4" size="1" name="PU4" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="5" size="1" name="PU5" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="6" size="1" name="PU6" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="7" size="1" name="PU7" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="8" size="1" name="PU8" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="9" size="1" name="PU9" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="10" size="1" name="PU10" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="11" size="1" name="PU11" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="12" size="1" name="PU12" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="13" size="1" name="PU13" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="14" size="1" name="PU14" description="Port A pull-up bit y (y=0..15)" />
      <BitField start="15" size="1" name="PU15" description="Port A pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x24" size="0" name="PDCRA" access="Read/Write" description="Power Port A pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="7" size="1" name="PD7" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="10" size="1" name="PD10" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="11" size="1" name="PD11" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="12" size="1" name="PD12" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="13" size="1" name="PD13" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="14" size="1" name="PD14" description="Port A pull-down bit y (y=0..15)" />
      <BitField start="15" size="1" name="PD15" description="Port A pull-down bit y (y=0..15)" />
    </Register>
    <Register start="+0x28" size="0" name="PUCRB" access="Read/Write" description="Power Port B pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="3" size="1" name="PU3" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="4" size="1" name="PU4" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="5" size="1" name="PU5" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="6" size="1" name="PU6" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="7" size="1" name="PU7" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="8" size="1" name="PU8" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="9" size="1" name="PU9" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="10" size="1" name="PU10" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="11" size="1" name="PU11" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="12" size="1" name="PU12" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="13" size="1" name="PU13" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="14" size="1" name="PU14" description="Port B pull-up bit y (y=0..15)" />
      <BitField start="15" size="1" name="PU15" description="Port B pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x2C" size="0" name="PDCRB" access="Read/Write" description="Power Port B pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="7" size="1" name="PD7" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="10" size="1" name="PD10" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="11" size="1" name="PD11" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="12" size="1" name="PD12" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="13" size="1" name="PD13" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="14" size="1" name="PD14" description="Port B pull-down bit y (y=0..15)" />
      <BitField start="15" size="1" name="PD15" description="Port B pull-down bit y (y=0..15)" />
    </Register>
    <Register start="+0x30" size="0" name="PUCRC" access="Read/Write" description="Power Port C pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="3" size="1" name="PU3" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="4" size="1" name="PU4" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="5" size="1" name="PU5" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="6" size="1" name="PU6" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="7" size="1" name="PU7" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="8" size="1" name="PU8" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="9" size="1" name="PU9" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="10" size="1" name="PU10" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="11" size="1" name="PU11" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="12" size="1" name="PU12" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="13" size="1" name="PU13" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="14" size="1" name="PU14" description="Port C pull-up bit y (y=0..15)" />
      <BitField start="15" size="1" name="PU15" description="Port C pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x34" size="0" name="PDCRC" access="Read/Write" description="Power Port C pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="7" size="1" name="PD7" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="10" size="1" name="PD10" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="11" size="1" name="PD11" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="12" size="1" name="PD12" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="13" size="1" name="PD13" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="14" size="1" name="PD14" description="Port C pull-down bit y (y=0..15)" />
      <BitField start="15" size="1" name="PD15" description="Port C pull-down bit y (y=0..15)" />
    </Register>
    <Register start="+0x38" size="0" name="PUCRD" access="Read/Write" description="Power Port D pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="3" size="1" name="PU3" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="4" size="1" name="PU4" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="5" size="1" name="PU5" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="6" size="1" name="PU6" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="7" size="1" name="PU7" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="8" size="1" name="PU8" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="9" size="1" name="PU9" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="10" size="1" name="PU10" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="11" size="1" name="PU11" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="12" size="1" name="PU12" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="13" size="1" name="PU13" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="14" size="1" name="PU14" description="Port D pull-up bit y (y=0..15)" />
      <BitField start="15" size="1" name="PU15" description="Port D pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x3C" size="0" name="PDCRD" access="Read/Write" description="Power Port D pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="7" size="1" name="PD7" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="10" size="1" name="PD10" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="11" size="1" name="PD11" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="12" size="1" name="PD12" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="13" size="1" name="PD13" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="14" size="1" name="PD14" description="Port D pull-down bit y (y=0..15)" />
      <BitField start="15" size="1" name="PD15" description="Port D pull-down bit y (y=0..15)" />
    </Register>
    <Register start="+0x40" size="0" name="PUCRE" access="Read/Write" description="Power Port E pull-UP control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="3" size="1" name="PU3" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="4" size="1" name="PU4" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="5" size="1" name="PU5" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="6" size="1" name="PU6" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="7" size="1" name="PU7" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="8" size="1" name="PU8" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="9" size="1" name="PU9" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="10" size="1" name="PU10" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="11" size="1" name="PU11" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="12" size="1" name="PU12" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="13" size="1" name="PU13" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="14" size="1" name="PU14" description="Port E pull-up bit y (y=0..15)" />
      <BitField start="15" size="1" name="PU15" description="Port E pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x44" size="0" name="PDCRE" access="Read/Write" description="Power Port E pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="7" size="1" name="PD7" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="10" size="1" name="PD10" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="11" size="1" name="PD11" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="12" size="1" name="PD12" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="13" size="1" name="PD13" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="14" size="1" name="PD14" description="Port E pull-down bit y (y=0..15)" />
      <BitField start="15" size="1" name="PD15" description="Port E pull-down bit y (y=0..15)" />
    </Register>
    <Register start="+0x48" size="0" name="PUCRF" access="Read/Write" description="Power Port F pull-up control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PU0" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="1" size="1" name="PU1" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="2" size="1" name="PU2" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="3" size="1" name="PU3" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="4" size="1" name="PU4" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="5" size="1" name="PU5" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="6" size="1" name="PU6" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="7" size="1" name="PU7" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="8" size="1" name="PU8" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="9" size="1" name="PU9" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="10" size="1" name="PU10" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="11" size="1" name="PU11" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="12" size="1" name="PU12" description="Port F pull-up bit y (y=0..15)" />
      <BitField start="13" size="1" name="PU13" description="Port F pull-up bit y (y=0..15)" />
    </Register>
    <Register start="+0x4C" size="0" name="PDCRF" access="Read/Write" description="Power Port F pull-down control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PD0" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="1" size="1" name="PD1" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="2" size="1" name="PD2" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="3" size="1" name="PD3" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="4" size="1" name="PD4" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="5" size="1" name="PD5" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="6" size="1" name="PD6" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="7" size="1" name="PD7" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="8" size="1" name="PD8" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="9" size="1" name="PD9" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="10" size="1" name="PD10" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="11" size="1" name="PD11" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="12" size="1" name="PD12" description="Port F pull-down bit y (y=0..15)" />
      <BitField start="13" size="1" name="PD13" description="Port F pull-down bit y (y=0..15)" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA1" start="0x40020000" description="DMA controller">
    <Register start="+0x0" size="0" name="DMA_ISR" access="Read/Write" description="DMA interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF1" description="global interrupt flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="1" size="1" name="TCIF1" description="transfer complete (TC) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="2" size="1" name="HTIF1" description="half transfer (HT) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="3" size="1" name="TEIF1" description="transfer error (TE) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="4" size="1" name="GIF2" description="global interrupt flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="5" size="1" name="TCIF2" description="transfer complete (TC) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="6" size="1" name="HTIF2" description="half transfer (HT) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="7" size="1" name="TEIF2" description="transfer error (TE) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="8" size="1" name="GIF3" description="global interrupt flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="9" size="1" name="TCIF3" description="transfer complete (TC) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="10" size="1" name="HTIF3" description="half transfer (HT) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="11" size="1" name="TEIF3" description="transfer error (TE) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="12" size="1" name="GIF4" description="global interrupt flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="13" size="1" name="TCIF4" description="transfer complete (TC) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="14" size="1" name="HTIF4" description="half transfer (HT) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="15" size="1" name="TEIF4" description="transfer error (TE) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="16" size="1" name="GIF5" description="global interrupt flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="17" size="1" name="TCIF5" description="transfer complete (TC) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="18" size="1" name="HTIF5" description="half transfer (HT) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="19" size="1" name="TEIF5" description="transfer error (TE) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="20" size="1" name="GIF6" description="global interrupt flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="21" size="1" name="TCIF6" description="transfer complete (TC) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="22" size="1" name="HTIF6" description="half transfer (HT) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="23" size="1" name="TEIF6" description="transfer error (TE) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="24" size="1" name="GIF7" description="global interrupt flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="25" size="1" name="TCIF7" description="transfer complete (TC) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="26" size="1" name="HTIF7" description="half transfer (HT) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="27" size="1" name="TEIF7" description="transfer error (TE) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="DMA_IFCR" access="Read/Write" description="DMA interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CGIF1" description="global interrupt flag clear for channel 1" />
      <BitField start="1" size="1" name="CTCIF1" description="transfer complete flag clear for channel 1" />
      <BitField start="2" size="1" name="CHTIF1" description="half transfer flag clear for channel 1" />
      <BitField start="3" size="1" name="CTEIF1" description="transfer error flag clear for channel 1" />
      <BitField start="4" size="1" name="CGIF2" description="global interrupt flag clear for channel 2" />
      <BitField start="5" size="1" name="CTCIF2" description="transfer complete flag clear for channel 2" />
      <BitField start="6" size="1" name="CHTIF2" description="half transfer flag clear for channel 2" />
      <BitField start="7" size="1" name="CTEIF2" description="transfer error flag clear for channel 2" />
      <BitField start="8" size="1" name="CGIF3" description="global interrupt flag clear for channel 3" />
      <BitField start="9" size="1" name="CTCIF3" description="transfer complete flag clear for channel 3" />
      <BitField start="10" size="1" name="CHTIF3" description="half transfer flag clear for channel 3" />
      <BitField start="11" size="1" name="CTEIF3" description="transfer error flag clear for channel 3" />
      <BitField start="12" size="1" name="CGIF4" description="global interrupt flag clear for channel 4" />
      <BitField start="13" size="1" name="CTCIF4" description="transfer complete flag clear for channel 4" />
      <BitField start="14" size="1" name="CHTIF4" description="half transfer flag clear for channel 4" />
      <BitField start="15" size="1" name="CTEIF4" description="transfer error flag clear for channel 4" />
      <BitField start="16" size="1" name="CGIF5" description="global interrupt flag clear for channel 5" />
      <BitField start="17" size="1" name="CTCIF5" description="transfer complete flag clear for channel 5" />
      <BitField start="18" size="1" name="CHTIF5" description="half transfer flag clear for channel 5" />
      <BitField start="19" size="1" name="CTEIF5" description="transfer error flag clear for channel 5" />
      <BitField start="20" size="1" name="CGIF6" description="global interrupt flag clear for channel 6" />
      <BitField start="21" size="1" name="CTCIF6" description="transfer complete flag clear for channel 6" />
      <BitField start="22" size="1" name="CHTIF6" description="half transfer flag clear for channel 6" />
      <BitField start="23" size="1" name="CTEIF6" description="transfer error flag clear for channel 6" />
      <BitField start="24" size="1" name="CGIF7" description="global interrupt flag clear for channel 7" />
      <BitField start="25" size="1" name="CTCIF7" description="transfer complete flag clear for channel 7" />
      <BitField start="26" size="1" name="CHTIF7" description="half transfer flag clear for channel 7" />
      <BitField start="27" size="1" name="CTEIF7" description="transfer error flag clear for channel 7" />
    </Register>
    <Register start="+0x8" size="0" name="DMA_CCR1" access="Read/Write" description="DMA channel 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="DMA_CNDTR1" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x10" size="0" name="DMA_CPAR1" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x14" size="0" name="DMA_CMAR1" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x1C" size="0" name="DMA_CCR2" access="Read/Write" description="DMA channel 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="DMA_CNDTR2" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x24" size="0" name="DMA_CPAR2" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x28" size="0" name="DMA_CMAR2" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x30" size="0" name="DMA_CCR3" access="Read/Write" description="DMA channel 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="DMA_CNDTR3" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x38" size="0" name="DMA_CPAR3" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x3C" size="0" name="DMA_CMAR3" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x44" size="0" name="DMA_CCR4" access="Read/Write" description="DMA channel 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="DMA_CNDTR4" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x4C" size="0" name="DMA_CPAR4" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x50" size="0" name="DMA_CMAR4" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x58" size="0" name="DMA_CCR5" access="Read/Write" description="DMA channel 5 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x5C" size="0" name="DMA_CNDTR5" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x60" size="0" name="DMA_CPAR5" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x64" size="0" name="DMA_CMAR5" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x6C" size="0" name="DMA_CCR6" access="Read/Write" description="DMA channel 6 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x70" size="0" name="DMA_CNDTR6" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x74" size="0" name="DMA_CPAR6" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x78" size="0" name="DMA_CMAR6" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x80" size="0" name="DMA_CCR7" access="Read/Write" description="DMA channel 7 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x84" size="0" name="DMA_CNDTR7" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x88" size="0" name="DMA_CPAR7" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x8C" size="0" name="DMA_CMAR7" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA2" start="0x40020400" description="DMA controller">
    <Register start="+0x0" size="0" name="DMA_ISR" access="Read/Write" description="DMA interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF1" description="global interrupt flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="1" size="1" name="TCIF1" description="transfer complete (TC) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="2" size="1" name="HTIF1" description="half transfer (HT) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="3" size="1" name="TEIF1" description="transfer error (TE) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="4" size="1" name="GIF2" description="global interrupt flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="5" size="1" name="TCIF2" description="transfer complete (TC) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="6" size="1" name="HTIF2" description="half transfer (HT) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="7" size="1" name="TEIF2" description="transfer error (TE) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="8" size="1" name="GIF3" description="global interrupt flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="9" size="1" name="TCIF3" description="transfer complete (TC) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="10" size="1" name="HTIF3" description="half transfer (HT) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="11" size="1" name="TEIF3" description="transfer error (TE) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="12" size="1" name="GIF4" description="global interrupt flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="13" size="1" name="TCIF4" description="transfer complete (TC) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="14" size="1" name="HTIF4" description="half transfer (HT) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="15" size="1" name="TEIF4" description="transfer error (TE) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="16" size="1" name="GIF5" description="global interrupt flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="17" size="1" name="TCIF5" description="transfer complete (TC) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="18" size="1" name="HTIF5" description="half transfer (HT) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="19" size="1" name="TEIF5" description="transfer error (TE) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="20" size="1" name="GIF6" description="global interrupt flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="21" size="1" name="TCIF6" description="transfer complete (TC) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="22" size="1" name="HTIF6" description="half transfer (HT) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="23" size="1" name="TEIF6" description="transfer error (TE) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="24" size="1" name="GIF7" description="global interrupt flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="25" size="1" name="TCIF7" description="transfer complete (TC) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="26" size="1" name="HTIF7" description="half transfer (HT) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="27" size="1" name="TEIF7" description="transfer error (TE) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="DMA_IFCR" access="Read/Write" description="DMA interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CGIF1" description="global interrupt flag clear for channel 1" />
      <BitField start="1" size="1" name="CTCIF1" description="transfer complete flag clear for channel 1" />
      <BitField start="2" size="1" name="CHTIF1" description="half transfer flag clear for channel 1" />
      <BitField start="3" size="1" name="CTEIF1" description="transfer error flag clear for channel 1" />
      <BitField start="4" size="1" name="CGIF2" description="global interrupt flag clear for channel 2" />
      <BitField start="5" size="1" name="CTCIF2" description="transfer complete flag clear for channel 2" />
      <BitField start="6" size="1" name="CHTIF2" description="half transfer flag clear for channel 2" />
      <BitField start="7" size="1" name="CTEIF2" description="transfer error flag clear for channel 2" />
      <BitField start="8" size="1" name="CGIF3" description="global interrupt flag clear for channel 3" />
      <BitField start="9" size="1" name="CTCIF3" description="transfer complete flag clear for channel 3" />
      <BitField start="10" size="1" name="CHTIF3" description="half transfer flag clear for channel 3" />
      <BitField start="11" size="1" name="CTEIF3" description="transfer error flag clear for channel 3" />
      <BitField start="12" size="1" name="CGIF4" description="global interrupt flag clear for channel 4" />
      <BitField start="13" size="1" name="CTCIF4" description="transfer complete flag clear for channel 4" />
      <BitField start="14" size="1" name="CHTIF4" description="half transfer flag clear for channel 4" />
      <BitField start="15" size="1" name="CTEIF4" description="transfer error flag clear for channel 4" />
      <BitField start="16" size="1" name="CGIF5" description="global interrupt flag clear for channel 5" />
      <BitField start="17" size="1" name="CTCIF5" description="transfer complete flag clear for channel 5" />
      <BitField start="18" size="1" name="CHTIF5" description="half transfer flag clear for channel 5" />
      <BitField start="19" size="1" name="CTEIF5" description="transfer error flag clear for channel 5" />
      <BitField start="20" size="1" name="CGIF6" description="global interrupt flag clear for channel 6" />
      <BitField start="21" size="1" name="CTCIF6" description="transfer complete flag clear for channel 6" />
      <BitField start="22" size="1" name="CHTIF6" description="half transfer flag clear for channel 6" />
      <BitField start="23" size="1" name="CTEIF6" description="transfer error flag clear for channel 6" />
      <BitField start="24" size="1" name="CGIF7" description="global interrupt flag clear for channel 7" />
      <BitField start="25" size="1" name="CTCIF7" description="transfer complete flag clear for channel 7" />
      <BitField start="26" size="1" name="CHTIF7" description="half transfer flag clear for channel 7" />
      <BitField start="27" size="1" name="CTEIF7" description="transfer error flag clear for channel 7" />
    </Register>
    <Register start="+0x8" size="0" name="DMA_CCR1" access="Read/Write" description="DMA channel 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="DMA_CNDTR1" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x10" size="0" name="DMA_CPAR1" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x14" size="0" name="DMA_CMAR1" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x1C" size="0" name="DMA_CCR2" access="Read/Write" description="DMA channel 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="DMA_CNDTR2" access="Read/Write" description="DMA channel x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x24" size="0" name="DMA_CPAR2" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x28" size="0" name="DMA_CMAR2" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x30" size="0" name="DMA_CCR3" access="Read/Write" description="DMA channel 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="DMA_CNDTR3" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x38" size="0" name="DMA_CPAR3" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x3C" size="0" name="DMA_CMAR3" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x44" size="0" name="DMA_CCR4" access="Read/Write" description="DMA channel 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="DMA_CNDTR4" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x4C" size="0" name="DMA_CPAR4" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x50" size="0" name="DMA_CMAR4" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x58" size="0" name="DMA_CCR5" access="Read/Write" description="DMA channel 5 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x5C" size="0" name="DMA_CNDTR5" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x60" size="0" name="DMA_CPAR5" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x64" size="0" name="DMA_CMAR5" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x6C" size="0" name="DMA_CCR6" access="Read/Write" description="DMA channel 6 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x70" size="0" name="DMA_CNDTR6" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x74" size="0" name="DMA_CPAR6" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x78" size="0" name="DMA_CMAR6" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x80" size="0" name="DMA_CCR7" access="Read/Write" description="DMA channel 7 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
    </Register>
    <Register start="+0x84" size="0" name="DMA_CNDTR7" access="Read/Write" description="DMA channel x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x88" size="0" name="DMA_CPAR7" access="Read/Write" description="DMA channel x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
    <Register start="+0x8C" size="0" name="DMA_CMAR7" access="Read/Write" description="DMA channel x memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX" start="0x40020800" description="DMAMUX">
    <Register start="+0x0" size="0" name="C0CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x4" size="0" name="C1CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x8" size="0" name="C2CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0xC" size="0" name="C3CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x10" size="0" name="C4CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x14" size="0" name="C5CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x18" size="0" name="C6CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x100" size="0" name="RG0CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x104" size="0" name="RG1CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x108" size="0" name="RG2CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x10C" size="0" name="RG3CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x140" size="0" name="RGSR" access="ReadOnly" description="DMAMux - DMA request generator status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OF" description="Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register." />
    </Register>
    <Register start="+0x144" size="0" name="RGCFR" access="WriteOnly" description="DMAMux - DMA request generator clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="COF" description="Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x50000000" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xEBFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x24000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x50000400" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x50000800" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x50000C00" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOF" start="0x50001400" description="General-purpose I/Os">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODER0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="MODER1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="MODER2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="MODER3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="MODER4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="MODER5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="MODER6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="MODER7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="MODER8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="MODER9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="MODER10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="MODER11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="MODER12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="MODER13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="MODER14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="MODER15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEEDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="OSPEEDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="OSPEEDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="OSPEEDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="OSPEEDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="OSPEEDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="OSPEEDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="OSPEEDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="OSPEEDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="OSPEEDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="OSPEEDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="OSPEEDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="OSPEEDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="OSPEEDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="OSPEEDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="OSPEEDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPDR0" description="Port x configuration bits (y = 0..15)" />
      <BitField start="2" size="2" name="PUPDR1" description="Port x configuration bits (y = 0..15)" />
      <BitField start="4" size="2" name="PUPDR2" description="Port x configuration bits (y = 0..15)" />
      <BitField start="6" size="2" name="PUPDR3" description="Port x configuration bits (y = 0..15)" />
      <BitField start="8" size="2" name="PUPDR4" description="Port x configuration bits (y = 0..15)" />
      <BitField start="10" size="2" name="PUPDR5" description="Port x configuration bits (y = 0..15)" />
      <BitField start="12" size="2" name="PUPDR6" description="Port x configuration bits (y = 0..15)" />
      <BitField start="14" size="2" name="PUPDR7" description="Port x configuration bits (y = 0..15)" />
      <BitField start="16" size="2" name="PUPDR8" description="Port x configuration bits (y = 0..15)" />
      <BitField start="18" size="2" name="PUPDR9" description="Port x configuration bits (y = 0..15)" />
      <BitField start="20" size="2" name="PUPDR10" description="Port x configuration bits (y = 0..15)" />
      <BitField start="22" size="2" name="PUPDR11" description="Port x configuration bits (y = 0..15)" />
      <BitField start="24" size="2" name="PUPDR12" description="Port x configuration bits (y = 0..15)" />
      <BitField start="26" size="2" name="PUPDR13" description="Port x configuration bits (y = 0..15)" />
      <BitField start="28" size="2" name="PUPDR14" description="Port x configuration bits (y = 0..15)" />
      <BitField start="30" size="2" name="PUPDR15" description="Port x configuration bits (y = 0..15)" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDR0" description="Port input data (y = 0..15)" />
      <BitField start="1" size="1" name="IDR1" description="Port input data (y = 0..15)" />
      <BitField start="2" size="1" name="IDR2" description="Port input data (y = 0..15)" />
      <BitField start="3" size="1" name="IDR3" description="Port input data (y = 0..15)" />
      <BitField start="4" size="1" name="IDR4" description="Port input data (y = 0..15)" />
      <BitField start="5" size="1" name="IDR5" description="Port input data (y = 0..15)" />
      <BitField start="6" size="1" name="IDR6" description="Port input data (y = 0..15)" />
      <BitField start="7" size="1" name="IDR7" description="Port input data (y = 0..15)" />
      <BitField start="8" size="1" name="IDR8" description="Port input data (y = 0..15)" />
      <BitField start="9" size="1" name="IDR9" description="Port input data (y = 0..15)" />
      <BitField start="10" size="1" name="IDR10" description="Port input data (y = 0..15)" />
      <BitField start="11" size="1" name="IDR11" description="Port input data (y = 0..15)" />
      <BitField start="12" size="1" name="IDR12" description="Port input data (y = 0..15)" />
      <BitField start="13" size="1" name="IDR13" description="Port input data (y = 0..15)" />
      <BitField start="14" size="1" name="IDR14" description="Port input data (y = 0..15)" />
      <BitField start="15" size="1" name="IDR15" description="Port input data (y = 0..15)" />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ODR0" description="Port output data (y = 0..15)" />
      <BitField start="1" size="1" name="ODR1" description="Port output data (y = 0..15)" />
      <BitField start="2" size="1" name="ODR2" description="Port output data (y = 0..15)" />
      <BitField start="3" size="1" name="ODR3" description="Port output data (y = 0..15)" />
      <BitField start="4" size="1" name="ODR4" description="Port output data (y = 0..15)" />
      <BitField start="5" size="1" name="ODR5" description="Port output data (y = 0..15)" />
      <BitField start="6" size="1" name="ODR6" description="Port output data (y = 0..15)" />
      <BitField start="7" size="1" name="ODR7" description="Port output data (y = 0..15)" />
      <BitField start="8" size="1" name="ODR8" description="Port output data (y = 0..15)" />
      <BitField start="9" size="1" name="ODR9" description="Port output data (y = 0..15)" />
      <BitField start="10" size="1" name="ODR10" description="Port output data (y = 0..15)" />
      <BitField start="11" size="1" name="ODR11" description="Port output data (y = 0..15)" />
      <BitField start="12" size="1" name="ODR12" description="Port output data (y = 0..15)" />
      <BitField start="13" size="1" name="ODR13" description="Port output data (y = 0..15)" />
      <BitField start="14" size="1" name="ODR14" description="Port output data (y = 0..15)" />
      <BitField start="15" size="1" name="ODR15" description="Port output data (y = 0..15)" />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15)" />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15)" />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15)" />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15)" />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15)" />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15)" />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15)" />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15)" />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15)" />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15)" />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15)" />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15)" />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15)" />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15)" />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15)" />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15)" />
      <BitField start="16" size="1" name="BR0" description="Port x set bit y (y= 0..15)" />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15)" />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15)" />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15)" />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15)" />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15)" />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15)" />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15)" />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15)" />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15)" />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15)" />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15)" />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15)" />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15)" />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15)" />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15)" />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="GPIO port configuration lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15)" />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15)" />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15)" />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15)" />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15)" />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15)" />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15)" />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15)" />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15)" />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15)" />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15)" />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15)" />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15)" />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15)" />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15)" />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15)" />
      <BitField start="16" size="1" name="LCKK" description="Port x lock bit y (y= 0..15)" />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="4" size="4" name="AFSEL1" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="8" size="4" name="AFSEL2" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="12" size="4" name="AFSEL3" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="16" size="4" name="AFSEL4" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="20" size="4" name="AFSEL5" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="24" size="4" name="AFSEL6" description="Alternate function selection for port x bit y (y = 0..7)" />
      <BitField start="28" size="4" name="AFSEL7" description="Alternate function selection for port x bit y (y = 0..7)" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="4" size="4" name="AFSEL9" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="8" size="4" name="AFSEL10" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="12" size="4" name="AFSEL11" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="16" size="4" name="AFSEL12" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="20" size="4" name="AFSEL13" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="24" size="4" name="AFSEL14" description="Alternate function selection for port x bit y (y = 8..15)" />
      <BitField start="28" size="4" name="AFSEL15" description="Alternate function selection for port x bit y (y = 8..15)" />
    </Register>
    <Register start="+0x28" size="0" name="BRR" access="WriteOnly" description="port bit reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BR0" description="Port Reset bit" />
      <BitField start="1" size="1" name="BR1" description="Port Reset bit" />
      <BitField start="2" size="1" name="BR2" description="Port Reset bit" />
      <BitField start="3" size="1" name="BR3" description="Port Reset bit" />
      <BitField start="4" size="1" name="BR4" description="Port Reset bit" />
      <BitField start="5" size="1" name="BR5" description="Port Reset bit" />
      <BitField start="6" size="1" name="BR6" description="Port Reset bit" />
      <BitField start="7" size="1" name="BR7" description="Port Reset bit" />
      <BitField start="8" size="1" name="BR8" description="Port Reset bit" />
      <BitField start="9" size="1" name="BR9" description="Port Reset bit" />
      <BitField start="10" size="1" name="BR10" description="Port Reset bit" />
      <BitField start="11" size="1" name="BR11" description="Port Reset bit" />
      <BitField start="12" size="1" name="BR12" description="Port Reset bit" />
      <BitField start="13" size="1" name="BR13" description="Port Reset bit" />
      <BitField start="14" size="1" name="BR14" description="Port Reset bit" />
      <BitField start="15" size="1" name="BR15" description="Port Reset bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40023000" description="Cyclic redundancy check calculation unit">
    <Register start="+0x0" size="0" name="DR" access="Read/Write" description="Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR" description="Data register bits" />
    </Register>
    <Register start="+0x4" size="0" name="IDR" access="Read/Write" description="Independent data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDR" description="General-purpose 32-bit data register bits" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RESET" description="RESET bit" />
      <BitField start="3" size="2" name="POLYSIZE" description="Polynomial size" />
      <BitField start="5" size="2" name="REV_IN" description="Reverse input data" />
      <BitField start="7" size="1" name="REV_OUT" description="Reverse output data" />
    </Register>
    <Register start="+0x10" size="0" name="INIT" access="Read/Write" description="Initial CRC value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_INIT" description="Programmable initial CRC value" />
    </Register>
    <Register start="+0x14" size="0" name="POL" access="Read/Write" description="polynomial" reset_value="0x04C11DB7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="POL" description="Programmable polynomial" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EXTI" start="0x40021800" description="External interrupt/event controller">
    <Register start="+0x0" size="0" name="RTSR1" access="Read/Write" description="EXTI rising trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RT0" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="1" size="1" name="RT1" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="2" size="1" name="RT2" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="3" size="1" name="RT3" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="4" size="1" name="RT4" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="5" size="1" name="RT5" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="6" size="1" name="RT6" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="7" size="1" name="RT7" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="8" size="1" name="RT8" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="9" size="1" name="RT9" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="10" size="1" name="RT10" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="11" size="1" name="RT11" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="12" size="1" name="RT12" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="13" size="1" name="RT13" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="14" size="1" name="RT14" description="Rising trigger event configuration bit of Configurable Event line" />
      <BitField start="15" size="1" name="RT15" description="Rising trigger event configuration bit of Configurable Event line" />
    </Register>
    <Register start="+0x4" size="0" name="FTSR1" access="Read/Write" description="EXTI falling trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FT0" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="1" size="1" name="FT1" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="2" size="1" name="FT2" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="3" size="1" name="FT3" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="4" size="1" name="FT4" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="5" size="1" name="FT5" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="6" size="1" name="FT6" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="7" size="1" name="FT7" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="8" size="1" name="FT8" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="9" size="1" name="FT9" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="10" size="1" name="FT10" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="11" size="1" name="FT11" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="12" size="1" name="FT12" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="13" size="1" name="FT13" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="14" size="1" name="FT14" description="Falling trigger event configuration bit of configurable line" />
      <BitField start="15" size="1" name="FT15" description="Falling trigger event configuration bit of configurable line" />
    </Register>
    <Register start="+0x8" size="0" name="SWIER1" access="Read/Write" description="EXTI software interrupt event register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWI0" description="Software rising edge event trigger on line" />
      <BitField start="1" size="1" name="SWI1" description="Software rising edge event trigger on line" />
      <BitField start="2" size="1" name="SWI2" description="Software rising edge event trigger on line" />
      <BitField start="3" size="1" name="SWI3" description="Software rising edge event trigger on line" />
      <BitField start="4" size="1" name="SWI4" description="Software rising edge event trigger on line" />
      <BitField start="5" size="1" name="SWI5" description="Software rising edge event trigger on line" />
      <BitField start="6" size="1" name="SWI6" description="Software rising edge event trigger on line" />
      <BitField start="7" size="1" name="SWI7" description="Software rising edge event trigger on line" />
      <BitField start="8" size="1" name="SWI8" description="Software rising edge event trigger on line" />
      <BitField start="9" size="1" name="SWI9" description="Software rising edge event trigger on line" />
      <BitField start="10" size="1" name="SWI10" description="Software rising edge event trigger on line" />
      <BitField start="11" size="1" name="SWI11" description="Software rising edge event trigger on line" />
      <BitField start="12" size="1" name="SWI12" description="Software rising edge event trigger on line" />
      <BitField start="13" size="1" name="SWI13" description="Software rising edge event trigger on line" />
      <BitField start="14" size="1" name="SWI14" description="Software rising edge event trigger on line" />
      <BitField start="15" size="1" name="SWI15" description="Software rising edge event trigger on line" />
    </Register>
    <Register start="+0xC" size="0" name="RPR1" access="Read/Write" description="EXTI rising edge pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RPIF0" description="Rising edge event pending for configurable line" />
      <BitField start="1" size="1" name="RPIF1" description="Rising edge event pending for configurable line" />
      <BitField start="2" size="1" name="RPIF2" description="Rising edge event pending for configurable line" />
      <BitField start="3" size="1" name="RPIF3" description="Rising edge event pending for configurable line" />
      <BitField start="4" size="1" name="RPIF4" description="Rising edge event pending for configurable line" />
      <BitField start="5" size="1" name="RPIF5" description="configurable event inputs x rising edge Pending bit" />
      <BitField start="6" size="1" name="RPIF6" description="Rising edge event pending for configurable line" />
      <BitField start="7" size="1" name="RPIF7" description="Rising edge event pending for configurable line" />
      <BitField start="8" size="1" name="RPIF8" description="Rising edge event pending for configurable line" />
      <BitField start="9" size="1" name="RPIF9" description="Rising edge event pending for configurable line" />
      <BitField start="10" size="1" name="RPIF10" description="Rising edge event pending for configurable line" />
      <BitField start="11" size="1" name="RPIF11" description="Rising edge event pending for configurable line" />
      <BitField start="12" size="1" name="RPIF12" description="Rising edge event pending for configurable line" />
      <BitField start="13" size="1" name="RPIF13" description="Rising edge event pending for configurable line" />
      <BitField start="14" size="1" name="RPIF14" description="Rising edge event pending for configurable line" />
      <BitField start="15" size="1" name="RPIF15" description="Rising edge event pending for configurable line" />
    </Register>
    <Register start="+0x10" size="0" name="FPR1" access="Read/Write" description="EXTI falling edge pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FPIF0" description="Falling edge event pending for configurable line" />
      <BitField start="1" size="1" name="FPIF1" description="Falling edge event pending for configurable line" />
      <BitField start="2" size="1" name="FPIF2" description="Falling edge event pending for configurable line" />
      <BitField start="3" size="1" name="FPIF3" description="Falling edge event pending for configurable line" />
      <BitField start="4" size="1" name="FPIF4" description="Falling edge event pending for configurable line" />
      <BitField start="5" size="1" name="FPIF5" description="Falling edge event pending for configurable line" />
      <BitField start="6" size="1" name="FPIF6" description="Falling edge event pending for configurable line" />
      <BitField start="7" size="1" name="FPIF7" description="Falling edge event pending for configurable line" />
      <BitField start="8" size="1" name="FPIF8" description="Falling edge event pending for configurable line" />
      <BitField start="9" size="1" name="FPIF9" description="Falling edge event pending for configurable line" />
      <BitField start="10" size="1" name="FPIF10" description="Falling edge event pending for configurable line" />
      <BitField start="11" size="1" name="FPIF11" description="Falling edge event pending for configurable line" />
      <BitField start="12" size="1" name="FPIF12" description="Falling edge event pending for configurable line" />
      <BitField start="13" size="1" name="FPIF13" description="Falling edge event pending for configurable line" />
      <BitField start="14" size="1" name="FPIF14" description="Falling edge event pending for configurable line" />
      <BitField start="15" size="1" name="FPIF15" description="Falling edge event pending for configurable line" />
    </Register>
    <Register start="+0x60" size="0" name="EXTICR1" access="Read/Write" description="EXTI external interrupt selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EXTI0[7:0]" description="GPIO port selection" />
      <BitField start="8" size="8" name="EXTI1[7:0]" description="GPIO port selection" />
      <BitField start="16" size="8" name="EXTI2[7:0]" description="GPIO port selection" />
      <BitField start="24" size="8" name="EXTI3[7:0]" description="GPIO port selection" />
    </Register>
    <Register start="+0x64" size="0" name="EXTICR2" access="Read/Write" description="EXTI external interrupt selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EXTI4[7:0]" description="GPIO port selection" />
      <BitField start="8" size="8" name="EXTI5[7:0]" description="GPIO port selection" />
      <BitField start="16" size="8" name="EXTI6[7:0]" description="GPIO port selection" />
      <BitField start="24" size="8" name="EXTI7[7:0]" description="GPIO port selection" />
    </Register>
    <Register start="+0x68" size="0" name="EXTICR3" access="Read/Write" description="EXTI external interrupt selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EXTI8[7:0]" description="GPIO port selection" />
      <BitField start="8" size="8" name="EXTI9[7:0]" description="GPIO port selection" />
      <BitField start="16" size="8" name="EXTI10[7:0]" description="GPIO port selection" />
      <BitField start="24" size="8" name="EXTI11[7:0]" description="GPIO port selection" />
    </Register>
    <Register start="+0x6C" size="0" name="EXTICR4" access="Read/Write" description="EXTI external interrupt selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EXTI12[7:0]" description="GPIO port selection" />
      <BitField start="8" size="8" name="EXTI13[7:0]" description="GPIO port selection" />
      <BitField start="16" size="8" name="EXTI14[7:0]" description="GPIO port selection" />
      <BitField start="24" size="8" name="EXTI15[7:0]" description="GPIO port selection" />
    </Register>
    <Register start="+0x80" size="0" name="IMR1" access="Read/Write" description="EXTI CPU wakeup with interrupt mask register" reset_value="0xFFF80000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IM0" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="1" size="1" name="IM1" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="2" size="1" name="IM2" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="3" size="1" name="IM3" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="4" size="1" name="IM4" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="5" size="1" name="IM5" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="6" size="1" name="IM6" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="7" size="1" name="IM7" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="8" size="1" name="IM8" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="9" size="1" name="IM9" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="10" size="1" name="IM10" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="11" size="1" name="IM11" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="12" size="1" name="IM12" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="13" size="1" name="IM13" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="14" size="1" name="IM14" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="15" size="1" name="IM15" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="19" size="1" name="IM19" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="21" size="1" name="IM21" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="22" size="1" name="IM22" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="23" size="1" name="IM23" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="24" size="1" name="IM24" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="25" size="1" name="IM25" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="26" size="1" name="IM26" description="CPU wakeup with interrupt mask on event input" />
      <BitField start="31" size="1" name="IM31" description="CPU wakeup with interrupt mask on event input" />
    </Register>
    <Register start="+0x84" size="0" name="EMR1" access="Read/Write" description="EXTI CPU wakeup with event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EM0" description="CPU wakeup with event mask on event input" />
      <BitField start="1" size="1" name="EM1" description="CPU wakeup with event mask on event input" />
      <BitField start="2" size="1" name="EM2" description="CPU wakeup with event mask on event input" />
      <BitField start="3" size="1" name="EM3" description="CPU wakeup with event mask on event input" />
      <BitField start="4" size="1" name="EM4" description="CPU wakeup with event mask on event input" />
      <BitField start="5" size="1" name="EM5" description="CPU wakeup with event mask on event input" />
      <BitField start="6" size="1" name="EM6" description="CPU wakeup with event mask on event input" />
      <BitField start="7" size="1" name="EM7" description="CPU wakeup with event mask on event input" />
      <BitField start="8" size="1" name="EM8" description="CPU wakeup with event mask on event input" />
      <BitField start="9" size="1" name="EM9" description="CPU wakeup with event mask on event input" />
      <BitField start="10" size="1" name="EM10" description="CPU wakeup with event mask on event input" />
      <BitField start="11" size="1" name="EM11" description="CPU wakeup with event mask on event input" />
      <BitField start="12" size="1" name="EM12" description="CPU wakeup with event mask on event input" />
      <BitField start="13" size="1" name="EM13" description="CPU wakeup with event mask on event input" />
      <BitField start="14" size="1" name="EM14" description="CPU wakeup with event mask on event input" />
      <BitField start="15" size="1" name="EM15" description="CPU wakeup with event mask on event input" />
      <BitField start="19" size="1" name="EM19" description="CPU wakeup with event mask on event input" />
      <BitField start="21" size="1" name="EM21" description="CPU wakeup with event mask on event input" />
      <BitField start="23" size="1" name="EM23" description="CPU wakeup with event mask on event input" />
      <BitField start="25" size="1" name="EM25" description="CPU wakeup with event mask on event input" />
      <BitField start="26" size="1" name="EM26" description="CPU wakeup with event mask on event input" />
      <BitField start="31" size="1" name="EM31" description="CPU wakeup with event mask on event input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM16" start="0x40014400" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_2" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="26" size="1" name="BKDSRM" description="Break Disarm" />
      <BitField start="28" size="1" name="BKBID" description="Break Bidirectional" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM17 option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK DFSDM_BREAK1 enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarit" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM17" start="0x40014800" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_2" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="26" size="1" name="BKDSRM" description="Break Disarm" />
      <BitField start="28" size="1" name="BKBID" description="Break Bidirectional" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM17 option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK DFSDM_BREAK1 enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarit" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART1" start="0x40013800" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="5" name="DEDT" description="DEDT" />
      <BitField start="21" size="5" name="DEAT" description="DEAT" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input will be ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="2" name="ABRMOD" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Tr Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="BRR_0_3" />
      <BitField start="4" size="12" name="BRR_4_15" description="BRR_4_15" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTCF" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="Prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART2" start="0x40004400" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="5" name="DEDT" description="DEDT" />
      <BitField start="21" size="5" name="DEAT" description="DEAT" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input will be ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="2" name="ABRMOD" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Tr Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="BRR_0_3" />
      <BitField start="4" size="12" name="BRR_4_15" description="BRR_4_15" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTCF" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="Prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x40013000" description="Serial peripheral interface/Inter-IC sound">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPHA" description="Clock phase" />
      <BitField start="1" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="2" size="1" name="MSTR" description="Master selection" />
      <BitField start="3" size="3" name="BR" description="Baud rate control" />
      <BitField start="6" size="1" name="SPE" description="SPI enable" />
      <BitField start="7" size="1" name="LSBFIRST" description="Frame format" />
      <BitField start="8" size="1" name="SSI" description="Internal slave select" />
      <BitField start="9" size="1" name="SSM" description="Software slave management" />
      <BitField start="10" size="1" name="RXONLY" description="Receive only" />
      <BitField start="11" size="1" name="DFF" description="Data frame format" />
      <BitField start="12" size="1" name="CRCNEXT" description="CRC transfer next" />
      <BitField start="13" size="1" name="CRCEN" description="Hardware CRC calculation enable" />
      <BitField start="14" size="1" name="BIDIOE" description="Output enable in bidirectional mode" />
      <BitField start="15" size="1" name="BIDIMODE" description="Bidirectional data mode enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXDMAEN" description="Rx buffer DMA enable" />
      <BitField start="1" size="1" name="TXDMAEN" description="Tx buffer DMA enable" />
      <BitField start="2" size="1" name="SSOE" description="SS output enable" />
      <BitField start="3" size="1" name="NSSP" description="NSS pulse management" />
      <BitField start="4" size="1" name="FRF" description="Frame format" />
      <BitField start="5" size="1" name="ERRIE" description="Error interrupt enable" />
      <BitField start="6" size="1" name="RXNEIE" description="RX buffer not empty interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="Tx buffer empty interrupt enable" />
      <BitField start="8" size="4" name="DS" description="Data size" />
      <BitField start="12" size="1" name="FRXTH" description="FIFO reception threshold" />
      <BitField start="13" size="1" name="LDMA_RX" description="Last DMA transfer for reception" />
      <BitField start="14" size="1" name="LDMA_TX" description="Last DMA transfer for transmission" />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNE" description="Receive buffer not empty" />
      <BitField start="1" size="1" name="TXE" description="Transmit buffer empty" />
      <BitField start="2" size="1" name="CHSIDE" description="Channel side" />
      <BitField start="3" size="1" name="UDR" description="Underrun flag" />
      <BitField start="4" size="1" name="CRCERR" description="CRC error flag" />
      <BitField start="5" size="1" name="MODF" description="Mode fault" />
      <BitField start="6" size="1" name="OVR" description="Overrun flag" />
      <BitField start="7" size="1" name="BSY" description="Busy flag" />
      <BitField start="8" size="1" name="TIFRFE" description="TI frame format error" />
      <BitField start="9" size="2" name="FRLVL" description="FIFO reception level" />
      <BitField start="11" size="2" name="FTLVL" description="FIFO transmission level" />
    </Register>
    <Register start="+0xC" size="0" name="DR" access="Read/Write" description="data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DR" description="Data register" />
    </Register>
    <Register start="+0x10" size="0" name="CRCPR" access="Read/Write" description="CRC polynomial register" reset_value="0x0007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x14" size="0" name="RXCRCR" access="ReadOnly" description="RX CRC register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RxCRC" description="Rx CRC register" />
    </Register>
    <Register start="+0x18" size="0" name="TXCRCR" access="ReadOnly" description="TX CRC register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TxCRC" description="Tx CRC register" />
    </Register>
    <Register start="+0x1C" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="1" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="3" size="1" name="CKPOL" description="Inactive state clock polarity" />
      <BitField start="4" size="2" name="I2SSTD" description="standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="10" size="1" name="SE2" description="I2S enable" />
      <BitField start="11" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
    <Register start="+0x20" size="0" name="I2SPR" access="Read/Write" description="prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="I2SDIV" description="linear prescaler" />
      <BitField start="8" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="9" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI2" start="0x40003800" description="Serial peripheral interface/Inter-IC sound">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPHA" description="Clock phase" />
      <BitField start="1" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="2" size="1" name="MSTR" description="Master selection" />
      <BitField start="3" size="3" name="BR" description="Baud rate control" />
      <BitField start="6" size="1" name="SPE" description="SPI enable" />
      <BitField start="7" size="1" name="LSBFIRST" description="Frame format" />
      <BitField start="8" size="1" name="SSI" description="Internal slave select" />
      <BitField start="9" size="1" name="SSM" description="Software slave management" />
      <BitField start="10" size="1" name="RXONLY" description="Receive only" />
      <BitField start="11" size="1" name="DFF" description="Data frame format" />
      <BitField start="12" size="1" name="CRCNEXT" description="CRC transfer next" />
      <BitField start="13" size="1" name="CRCEN" description="Hardware CRC calculation enable" />
      <BitField start="14" size="1" name="BIDIOE" description="Output enable in bidirectional mode" />
      <BitField start="15" size="1" name="BIDIMODE" description="Bidirectional data mode enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXDMAEN" description="Rx buffer DMA enable" />
      <BitField start="1" size="1" name="TXDMAEN" description="Tx buffer DMA enable" />
      <BitField start="2" size="1" name="SSOE" description="SS output enable" />
      <BitField start="3" size="1" name="NSSP" description="NSS pulse management" />
      <BitField start="4" size="1" name="FRF" description="Frame format" />
      <BitField start="5" size="1" name="ERRIE" description="Error interrupt enable" />
      <BitField start="6" size="1" name="RXNEIE" description="RX buffer not empty interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="Tx buffer empty interrupt enable" />
      <BitField start="8" size="4" name="DS" description="Data size" />
      <BitField start="12" size="1" name="FRXTH" description="FIFO reception threshold" />
      <BitField start="13" size="1" name="LDMA_RX" description="Last DMA transfer for reception" />
      <BitField start="14" size="1" name="LDMA_TX" description="Last DMA transfer for transmission" />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNE" description="Receive buffer not empty" />
      <BitField start="1" size="1" name="TXE" description="Transmit buffer empty" />
      <BitField start="2" size="1" name="CHSIDE" description="Channel side" />
      <BitField start="3" size="1" name="UDR" description="Underrun flag" />
      <BitField start="4" size="1" name="CRCERR" description="CRC error flag" />
      <BitField start="5" size="1" name="MODF" description="Mode fault" />
      <BitField start="6" size="1" name="OVR" description="Overrun flag" />
      <BitField start="7" size="1" name="BSY" description="Busy flag" />
      <BitField start="8" size="1" name="TIFRFE" description="TI frame format error" />
      <BitField start="9" size="2" name="FRLVL" description="FIFO reception level" />
      <BitField start="11" size="2" name="FTLVL" description="FIFO transmission level" />
    </Register>
    <Register start="+0xC" size="0" name="DR" access="Read/Write" description="data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DR" description="Data register" />
    </Register>
    <Register start="+0x10" size="0" name="CRCPR" access="Read/Write" description="CRC polynomial register" reset_value="0x0007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x14" size="0" name="RXCRCR" access="ReadOnly" description="RX CRC register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RxCRC" description="Rx CRC register" />
    </Register>
    <Register start="+0x18" size="0" name="TXCRCR" access="ReadOnly" description="TX CRC register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TxCRC" description="Tx CRC register" />
    </Register>
    <Register start="+0x1C" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="1" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="3" size="1" name="CKPOL" description="Inactive state clock polarity" />
      <BitField start="4" size="2" name="I2SSTD" description="standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="10" size="1" name="SE2" description="I2S enable" />
      <BitField start="11" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
    <Register start="+0x20" size="0" name="I2SPR" access="Read/Write" description="prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="I2SDIV" description="linear prescaler" />
      <BitField start="8" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="9" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM1" start="0x40012C00" description="Advanced-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
      <BitField start="11" size="1" name="OIS2N" description="Output Idle state 2" />
      <BitField start="12" size="1" name="OIS3" description="Output Idle state 3" />
      <BitField start="13" size="1" name="OIS3N" description="Output Idle state 3" />
      <BitField start="14" size="1" name="OIS4" description="Output Idle state 4" />
      <BitField start="16" size="1" name="OIS5" description="Output Idle state 5 (OC5 output)" />
      <BitField start="18" size="1" name="OIS6" description="Output Idle state 6 (OC6 output)" />
      <BitField start="20" size="4" name="MMS2" description="Master mode selection 2" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="3" size="1" name="OCCS" description="OCREF clear selection" />
      <BitField start="4" size="3" name="TS_4" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="8" size="1" name="B2IF" description="Break 2 interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
      <BitField start="13" size="1" name="SBIF" description="System Break interrupt flag" />
      <BitField start="16" size="1" name="CC5IF" description="Compare 5 interrupt flag" />
      <BitField start="17" size="1" name="CC6IF" description="Compare 6 interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="8" size="1" name="B2G" description="Break 2 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear enable" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="6" size="1" name="CC2NE" description="Capture/Compare 2 complementary output enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="10" size="1" name="CC3NE" description="Capture/Compare 3 complementary output enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 complementary output polarity" />
      <BitField start="16" size="1" name="CC5E" description="Capture/Compare 5 output enable" />
      <BitField start="17" size="1" name="CC5P" description="Capture/Compare 5 output polarity" />
      <BitField start="20" size="1" name="CC6E" description="Capture/Compare 6 output enable" />
      <BitField start="21" size="1" name="CC6P" description="Capture/Compare 6 output polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3" description="Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4" description="Capture/Compare value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="20" size="4" name="BK2F" description="Break 2 filter" />
      <BitField start="24" size="1" name="BK2E" description="Break 2 enable" />
      <BitField start="25" size="1" name="BK2P" description="Break 2 polarity" />
      <BitField start="26" size="1" name="BKDSRM" description="Break Disarm" />
      <BitField start="27" size="1" name="BK2DSRM" description="Break2 Disarm" />
      <BitField start="28" size="1" name="BKBID" description="Break Bidirectional" />
      <BitField start="29" size="1" name="BK2ID" description="Break2 bidirectional" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x50" size="0" name="OR1" access="Read/Write" description="option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OCREF_CLR" description="Ocref_clr source selection" />
    </Register>
    <Register start="+0x54" size="0" name="CCMR3_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="OC5FE" description="Output compare 5 fast enable" />
      <BitField start="3" size="1" name="OC5PE" description="Output compare 5 preload enable" />
      <BitField start="4" size="3" name="OC5M" description="Output compare 5 mode" />
      <BitField start="7" size="1" name="OC5CE" description="Output compare 5 clear enable" />
      <BitField start="10" size="1" name="OC6FE" description="Output compare 6 fast enable" />
      <BitField start="11" size="1" name="OC6PE" description="Output compare 6 preload enable" />
      <BitField start="12" size="3" name="OC6M" description="Output compare 6 mode" />
      <BitField start="15" size="1" name="OC6CE" description="Output compare 6 clear enable" />
      <BitField start="16" size="1" name="OC5M_bit3" description="Output Compare 5 mode bit 3" />
      <BitField start="24" size="1" name="OC6M_bit3" description="Output Compare 6 mode bit 3" />
    </Register>
    <Register start="+0x58" size="0" name="CCR5" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR5" description="Capture/Compare value" />
      <BitField start="29" size="1" name="GC5C1" description="Group Channel 5 and Channel 1" />
      <BitField start="30" size="1" name="GC5C2" description="Group Channel 5 and Channel 2" />
      <BitField start="31" size="1" name="GC5C3" description="Group Channel 5 and Channel 3" />
    </Register>
    <Register start="+0x5C" size="0" name="CCR6" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR6" description="Capture/Compare value" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
      <BitField start="14" size="3" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x64" size="0" name="AF2" access="Read/Write" description="DMA address for full transfer" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BK2INE" description="BRK2 BKIN input enable" />
      <BitField start="1" size="1" name="BK2CMP1E" description="BRK2 COMP1 enable" />
      <BitField start="2" size="1" name="BK2CMP2E" description="BRK2 COMP2 enable" />
      <BitField start="8" size="1" name="BK2DFBK0E" description="BRK2 DFSDM_BREAK0 enable" />
      <BitField start="9" size="1" name="BK2INP" description="BRK2 BKIN input polarity" />
      <BitField start="10" size="1" name="BK2CMP1P" description="BRK2 COMP1 input polarity" />
      <BitField start="11" size="1" name="BK2CMP2P" description="BRK2 COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM1 timer input selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL3_0" description="selects TI1[0] to TI1[15] input" />
      <BitField start="8" size="4" name="TI2SEL3_0" description="selects TI2[0] to TI2[15] input" />
      <BitField start="16" size="4" name="TI3SEL3_0" description="selects TI3[0] to TI3[15] input" />
      <BitField start="24" size="4" name="TI4SEL3_0" description="selects TI4[0] to TI4[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSCFG" start="0x40010000" description="System configuration controller">
    <Register start="+0x0" size="0" name="CFGR1" access="Read/Write" description="SYSCFG configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MEM_MODE" description="Memory mapping selection bits" />
      <BitField start="3" size="1" name="PA11_RMP" description="PA11_RMP" />
      <BitField start="4" size="1" name="PA12_RMP" description="PA11 and PA12 remapping bit." />
      <BitField start="5" size="1" name="IR_POL" description="IR output polarity selection" />
      <BitField start="6" size="2" name="IR_MOD" description="IR Modulation Envelope signal selection." />
      <BitField start="8" size="1" name="BOOSTEN" description="I/O analog switch voltage booster enable" />
      <BitField start="9" size="1" name="UCPD1_STROBE" description="Strobe signal bit for UCPD1" />
      <BitField start="10" size="1" name="UCPD2_STROBE" description="Strobe signal bit for UCPD2" />
      <BitField start="16" size="1" name="I2C_PBx_FMP" description="Fast Mode Plus (FM+) driving capability activation bits" />
      <BitField start="17" size="1" name="I2C_PB7_FMP" description="I2C_PB7_FMP" />
      <BitField start="18" size="1" name="I2C_PB8_FMP" description="I2C_PB8_FMP" />
      <BitField start="19" size="1" name="I2C_PB9_FMP" description="I2C_PB9_FMP" />
      <BitField start="20" size="1" name="I2C1_FMP" description="FM+ driving capability activation for I2C1" />
      <BitField start="21" size="1" name="I2C2_FMP" description="FM+ driving capability activation for I2C2" />
      <BitField start="22" size="1" name="I2C_PA9_FMP" description="Fast Mode Plus (FM+) driving capability activation bits" />
      <BitField start="23" size="1" name="I2C_PA10_FMP" description="Fast Mode Plus (FM+) driving capability activation bits" />
      <BitField start="24" size="1" name="I2C3_FMP" description="I2C3_FMP" />
    </Register>
    <Register start="+0x18" size="0" name="CFGR2" access="Read/Write" description="SYSCFG configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCKUP_LOCK" description="Cortex-M0+ LOCKUP bit enable bit" />
      <BitField start="1" size="1" name="SRAM_PARITY_LOCK" description="SRAM parity lock bit" />
      <BitField start="3" size="1" name="ECC_LOCK" description="ECC error lock bit" />
      <BitField start="8" size="1" name="SRAM_PEF" description="SRAM parity error flag" />
    </Register>
    <Register start="+0x80" size="0" name="ITLINE0" access="ReadOnly" description="interrupt line 0 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WWDG" description="Window watchdog interrupt pending flag" />
    </Register>
    <Register start="+0x88" size="0" name="ITLINE2" access="ReadOnly" description="interrupt line 2 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP" description="TAMP" />
      <BitField start="1" size="1" name="RTC" description="RTC" />
    </Register>
    <Register start="+0x8C" size="0" name="ITLINE3" access="ReadOnly" description="interrupt line 3 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASH_ITF" description="FLASH_ITF" />
      <BitField start="1" size="1" name="FLASH_ECC" description="FLASH_ECC" />
    </Register>
    <Register start="+0x90" size="0" name="ITLINE4" access="ReadOnly" description="interrupt line 4 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RCC" description="RCC" />
    </Register>
    <Register start="+0x94" size="0" name="ITLINE5" access="ReadOnly" description="interrupt line 5 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTI0" description="EXTI0" />
      <BitField start="1" size="1" name="EXTI1" description="EXTI1" />
    </Register>
    <Register start="+0x98" size="0" name="ITLINE6" access="ReadOnly" description="interrupt line 6 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTI2" description="EXTI2" />
      <BitField start="1" size="1" name="EXTI3" description="EXTI3" />
    </Register>
    <Register start="+0x9C" size="0" name="ITLINE7" access="ReadOnly" description="interrupt line 7 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTI4" description="EXTI4" />
      <BitField start="1" size="1" name="EXTI5" description="EXTI5" />
      <BitField start="2" size="1" name="EXTI6" description="EXTI6" />
      <BitField start="3" size="1" name="EXTI7" description="EXTI7" />
      <BitField start="4" size="1" name="EXTI8" description="EXTI8" />
      <BitField start="5" size="1" name="EXTI9" description="EXTI9" />
      <BitField start="6" size="1" name="EXTI10" description="EXTI10" />
      <BitField start="7" size="1" name="EXTI11" description="EXTI11" />
      <BitField start="8" size="1" name="EXTI12" description="EXTI12" />
      <BitField start="9" size="1" name="EXTI13" description="EXTI13" />
      <BitField start="10" size="1" name="EXTI14" description="EXTI14" />
      <BitField start="11" size="1" name="EXTI15" description="EXTI15" />
    </Register>
    <Register start="+0xA0" size="0" name="ITLINE8" access="ReadOnly" description="interrupt line 8 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="USB" description="USB" />
    </Register>
    <Register start="+0xA4" size="0" name="ITLINE9" access="ReadOnly" description="interrupt line 9 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1_CH1" description="DMA1_CH1" />
    </Register>
    <Register start="+0xA8" size="0" name="ITLINE10" access="ReadOnly" description="interrupt line 10 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1_CH2" description="DMA1_CH1" />
      <BitField start="1" size="1" name="DMA1_CH3" description="DMA1_CH3" />
    </Register>
    <Register start="+0xAC" size="0" name="ITLINE11" access="ReadOnly" description="interrupt line 11 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAMUX" description="DMAMUX" />
      <BitField start="1" size="1" name="DMA1_CH4" description="DMA1_CH4" />
      <BitField start="2" size="1" name="DMA1_CH5" description="DMA1_CH5" />
      <BitField start="3" size="1" name="DMA1_CH6" description="DMA1_CH6" />
      <BitField start="4" size="1" name="DMA1_CH7" description="DMA1_CH7" />
      <BitField start="5" size="1" name="DMA2_CH1" description="DMA2_CH1" />
      <BitField start="6" size="1" name="DMA2_CH2" description="DMA2_CH2" />
      <BitField start="7" size="1" name="DMA2_CH3" description="DMA2_CH3" />
      <BitField start="8" size="1" name="DMA2_CH4" description="DMA2_CH4" />
      <BitField start="9" size="1" name="DMA2_CH5" description="DMA2_CH5" />
    </Register>
    <Register start="+0xB0" size="0" name="ITLINE12" access="ReadOnly" description="interrupt line 12 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADC" description="ADC" />
    </Register>
    <Register start="+0xB4" size="0" name="ITLINE13" access="ReadOnly" description="interrupt line 13 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1_CCU" description="TIM1_CCU" />
      <BitField start="1" size="1" name="TIM1_TRG" description="TIM1_TRG" />
      <BitField start="2" size="1" name="TIM1_UPD" description="TIM1_UPD" />
      <BitField start="3" size="1" name="TIM1_BRK" description="TIM1_BRK" />
    </Register>
    <Register start="+0xB8" size="0" name="ITLINE14" access="ReadOnly" description="interrupt line 14 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1_CC" description="TIM1_CC" />
    </Register>
    <Register start="+0xC0" size="0" name="ITLINE16" access="ReadOnly" description="interrupt line 16 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM3" description="TIM3" />
      <BitField start="1" size="1" name="TIM4" description="TIM4" />
    </Register>
    <Register start="+0xC4" size="0" name="ITLINE17" access="ReadOnly" description="interrupt line 17 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM6" description="TIM6" />
    </Register>
    <Register start="+0xC8" size="0" name="ITLINE18" access="ReadOnly" description="interrupt line 18 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM7" description="TIM7" />
    </Register>
    <Register start="+0xCC" size="0" name="ITLINE19" access="ReadOnly" description="interrupt line 19 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM14" description="TIM14" />
    </Register>
    <Register start="+0xD0" size="0" name="ITLINE20" access="ReadOnly" description="interrupt line 20 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM15" description="TIM15" />
    </Register>
    <Register start="+0xD4" size="0" name="ITLINE21" access="ReadOnly" description="interrupt line 21 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM16" description="TIM16" />
    </Register>
    <Register start="+0xD8" size="0" name="ITLINE22" access="ReadOnly" description="interrupt line 22 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM17" description="TIM17" />
    </Register>
    <Register start="+0xDC" size="0" name="ITLINE23" access="ReadOnly" description="interrupt line 23 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C1" description="I2C1" />
    </Register>
    <Register start="+0xE0" size="0" name="ITLINE24" access="ReadOnly" description="interrupt line 24 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C2" description="I2C2" />
      <BitField start="1" size="1" name="I2C3" description="I2C3" />
    </Register>
    <Register start="+0xE4" size="0" name="ITLINE25" access="ReadOnly" description="interrupt line 25 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPI1" description="SPI1" />
    </Register>
    <Register start="+0xE8" size="0" name="ITLINE26" access="ReadOnly" description="interrupt line 26 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPI2" description="SPI2" />
      <BitField start="14" size="1" name="SPI3" description="SPI3" />
    </Register>
    <Register start="+0xEC" size="0" name="ITLINE27" access="ReadOnly" description="interrupt line 27 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USART1" description="USART1" />
    </Register>
    <Register start="+0xF0" size="0" name="ITLINE28" access="ReadOnly" description="interrupt line 28 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USART2" description="USART2" />
    </Register>
    <Register start="+0xF4" size="0" name="ITLINE29" access="ReadOnly" description="interrupt line 29 status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USART3" description="USART3" />
      <BitField start="1" size="1" name="USART4" description="USART4" />
      <BitField start="3" size="1" name="USART5" description="USART5" />
      <BitField start="4" size="1" name="USART6" description="USART6" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TAMP" start="0x4000B000" description="Tamper and backup registers">
    <Register start="+0x0" size="0" name="TAMP_CR1" access="Read/Write" description="TAMP control register 1" reset_value="0xFFFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1E" description="Tamper detection on TAMP_IN1 enable">
        <Enum name="B_0x0" start="0x0" description="Tamper detection on TAMP_IN1 is disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper detection on TAMP_IN1 is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TAMP2E" description="Tamper detection on TAMP_IN2 enable">
        <Enum name="B_0x0" start="0x0" description="Tamper detection on TAMP_IN2 is disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper detection on TAMP_IN2 is enabled." />
      </BitField>
      <BitField start="2" size="1" name="TAMP3E" description="Tamper detection on TAMP_IN3 enable">
        <Enum name="B_0x0" start="0x0" description="Tamper detection on TAMP_IN3 is disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper detection on TAMP_IN3 is enabled." />
      </BitField>
      <BitField start="18" size="1" name="ITAMP3E" description="Internal tamper 3 enable: LSE monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 3 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 3 enabled: a tamper is generated when the LSE frequency is below or above thresholds." />
      </BitField>
      <BitField start="19" size="1" name="ITAMP4E" description="Internal tamper 4 enable: HSE monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 4 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 4 enabled. a tamper is generated when the HSE frequency is below or above thresholds." />
      </BitField>
      <BitField start="20" size="1" name="ITAMP5E" description="Internal tamper 5 enable: RTC calendar overflow">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 5 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 5 enabled: a tamper is generated when the RTC calendar reaches its maximum value, on the 31st of December 99, at 23:59:59. The calendar is then frozen and cannot overflow." />
      </BitField>
      <BitField start="21" size="1" name="ITAMP6E" description="Internal tamper 6 enable: ST manufacturer readout">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 6 disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 6 enabled: a tamper is generated in case of ST manufacturer readout." />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="TAMP_CR2" access="Read/Write" description="TAMP control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1NOER" description="Tamper 1 no erase">
        <Enum name="B_0x0" start="0x0" description="Tamper 1 event erases the backup registers." />
        <Enum name="B_0x1" start="0x1" description="Tamper 1 event does not erase the backup registers." />
      </BitField>
      <BitField start="1" size="1" name="TAMP2NOER" description="Tamper 2 no erase">
        <Enum name="B_0x0" start="0x0" description="Tamper 2 event erases the backup registers." />
        <Enum name="B_0x1" start="0x1" description="Tamper 2 event does not erase the backup registers." />
      </BitField>
      <BitField start="2" size="1" name="TAMP3NOER" description="Tamper 3 no erase">
        <Enum name="B_0x0" start="0x0" description="Tamper 3 event erases the backup registers." />
        <Enum name="B_0x1" start="0x1" description="Tamper 3 event does not erase the backup registers." />
      </BitField>
      <BitField start="16" size="1" name="TAMP1MSK" description="Tamper 1 mask The tamper 1 interrupt must not be enabled when TAMP1MSK is set.">
        <Enum name="B_0x0" start="0x0" description="Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to allow next tamper event detection." />
        <Enum name="B_0x1" start="0x1" description="Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware. The backup registers are not erased." />
      </BitField>
      <BitField start="17" size="1" name="TAMP2MSK" description="Tamper 2 mask The tamper 2 interrupt must not be enabled when TAMP2MSK is set.">
        <Enum name="B_0x0" start="0x0" description="Tamper 2 event generates a trigger event and TAMP2F must be cleared by software to allow next tamper event detection." />
        <Enum name="B_0x1" start="0x1" description="Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers are not erased." />
      </BitField>
      <BitField start="18" size="1" name="TAMP3MSK" description="Tamper 3 mask The tamper 3 interrupt must not be enabled when TAMP3MSK is set.">
        <Enum name="B_0x0" start="0x0" description="Tamper 3 event generates a trigger event and TAMP3F must be cleared by software to allow next tamper event detection." />
        <Enum name="B_0x1" start="0x1" description="Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers are not erased." />
      </BitField>
      <BitField start="24" size="1" name="TAMP1TRG" description="Active level for tamper 1 input (active mode disabled) If TAMPFLT = 00 Tamper 1 input rising edge and high level triggers a tamper detection event. If TAMPFLT = 00 Tamper 1 input falling edge and low level triggers a tamper detection event.">
        <Enum name="B_0x0" start="0x0" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 1 input staying low triggers a tamper detection event." />
        <Enum name="B_0x1" start="0x1" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 1 input staying high triggers a tamper detection event." />
      </BitField>
      <BitField start="25" size="1" name="TAMP2TRG" description="Active level for tamper 2 input (active mode disabled) If TAMPFLT = 00 Tamper 2 input rising edge and high level triggers a tamper detection event. If TAMPFLT = 00 Tamper 2 input falling edge and low level triggers a tamper detection event.">
        <Enum name="B_0x0" start="0x0" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 2 input staying low triggers a tamper detection event." />
        <Enum name="B_0x1" start="0x1" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 2 input staying high triggers a tamper detection event." />
      </BitField>
      <BitField start="26" size="1" name="TAMP3TRG" description="Active level for tamper 3 input (active mode disabled) If TAMPFLT = 00 Tamper 3 input rising edge and high level triggers a tamper detection event. If TAMPFLT = 00 Tamper 3 input falling edge and low level triggers a tamper detection event.">
        <Enum name="B_0x0" start="0x0" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 3 input staying low triggers a tamper detection event." />
        <Enum name="B_0x1" start="0x1" description="If TAMPFLT &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 Tamper 3 input staying high triggers a tamper detection event." />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="TAMP_FLTCR" access="Read/Write" description="TAMP filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TAMPFREQ" description="Tamper sampling frequency Determines the frequency at which each of the TAMP_INx inputs are sampled.">
        <Enum name="B_0x0" start="0x0" description="RTCCLK / 32768 (1Hz when RTCCLK = 32768Hz)" />
        <Enum name="B_0x1" start="0x1" description="RTCCLK / 16384 (2Hz when RTCCLK = 32768Hz)" />
        <Enum name="B_0x2" start="0x2" description="RTCCLK / 8192 (4Hz when RTCCLK = 32768Hz)" />
        <Enum name="B_0x3" start="0x3" description="RTCCLK / 4096 (8Hz when RTCCLK = 32768Hz)" />
        <Enum name="B_0x4" start="0x4" description="RTCCLK / 2048 (16Hz when RTCCLK = 32768Hz)" />
        <Enum name="B_0x5" start="0x5" description="RTCCLK / 1024 (32Hz when RTCCLK = 32768Hz)" />
        <Enum name="B_0x6" start="0x6" description="RTCCLK / 512 (64Hz when RTCCLK = 32768Hz)" />
        <Enum name="B_0x7" start="0x7" description="RTCCLK / 256 (128Hz when RTCCLK = 32768Hz)" />
      </BitField>
      <BitField start="3" size="2" name="TAMPFLT" description="TAMP_INx filter count These bits determines the number of consecutive samples at the specified level (TAMP*TRG) needed to activate a tamper event. TAMPFLT is valid for each of the TAMP_INx inputs.">
        <Enum name="B_0x0" start="0x0" description="Tamper event is activated on edge of TAMP_INx input transitions to the active level (no internal pull-up on TAMP_INx input)." />
        <Enum name="B_0x1" start="0x1" description="Tamper event is activated after 2 consecutive samples at the active level." />
        <Enum name="B_0x2" start="0x2" description="Tamper event is activated after 4 consecutive samples at the active level." />
        <Enum name="B_0x3" start="0x3" description="Tamper event is activated after 8 consecutive samples at the active level." />
      </BitField>
      <BitField start="5" size="2" name="TAMPPRCH" description="TAMP_INx precharge duration These bit determines the duration of time during which the pull-up/is activated before each sample. TAMPPRCH is valid for each of the TAMP_INx inputs.">
        <Enum name="B_0x0" start="0x0" description="1 RTCCLK cycle" />
        <Enum name="B_0x1" start="0x1" description="2 RTCCLK cycles" />
        <Enum name="B_0x2" start="0x2" description="4 RTCCLK cycles" />
        <Enum name="B_0x3" start="0x3" description="8 RTCCLK cycles" />
      </BitField>
      <BitField start="7" size="1" name="TAMPPUDIS" description="TAMP_INx pull-up disable This bit determines if each of the TAMPx pins are precharged before each sample.">
        <Enum name="B_0x0" start="0x0" description="Precharge TAMP_INx pins before sampling (enable internal pull-up)" />
        <Enum name="B_0x1" start="0x1" description="Disable precharge of TAMP_INx pins." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="TAMP_IER" access="Read/Write" description="TAMP interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1IE" description="Tamper 1 interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Tamper 1 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper 1 interrupt enabled." />
      </BitField>
      <BitField start="1" size="1" name="TAMP2IE" description="Tamper 2 interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Tamper 2 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper 2 interrupt enabled." />
      </BitField>
      <BitField start="2" size="1" name="TAMP3IE" description="Tamper 3 interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Tamper 3 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Tamper 3 interrupt enabled.." />
      </BitField>
      <BitField start="18" size="1" name="ITAMP3IE" description="Internal tamper 3 interrupt enable: LSE monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 3 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 3 interrupt enabled." />
      </BitField>
      <BitField start="19" size="1" name="ITAMP4IE" description="Internal tamper 4 interrupt enable: HSE monitoring">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 4 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 4 interrupt enabled." />
      </BitField>
      <BitField start="20" size="1" name="ITAMP5IE" description="Internal tamper 5 interrupt enable: RTC calendar overflow">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 5 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 5 interrupt enabled." />
      </BitField>
      <BitField start="21" size="1" name="ITAMP6IE" description="Internal tamper 6 interrupt enable: ST manufacturer readout">
        <Enum name="B_0x0" start="0x0" description="Internal tamper 6 interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="Internal tamper 6 interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="0" name="TAMP_SR" access="Read/Write" description="TAMP status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1F" description="TAMP1 detection flag This flag is set by hardware when a tamper detection event is detected on the TAMP1 input." />
      <BitField start="1" size="1" name="TAMP2F" description="TAMP2 detection flag This flag is set by hardware when a tamper detection event is detected on the TAMP2 input." />
      <BitField start="2" size="1" name="TAMP3F" description="TAMP3 detection flag This flag is set by hardware when a tamper detection event is detected on the TAMP3 input." />
      <BitField start="18" size="1" name="ITAMP3F" description="LSE monitoring tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 3." />
      <BitField start="19" size="1" name="ITAMP4F" description="HSE monitoring tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 4." />
      <BitField start="20" size="1" name="ITAMP5F" description="RTC calendar overflow tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 5." />
      <BitField start="21" size="1" name="ITAMP6F" description="ST manufacturer readout tamper detection flag This flag is set by hardware when a tamper detection event is detected on the internal tamper 6." />
    </Register>
    <Register start="+0x34" size="0" name="TAMP_MISR" access="Read/Write" description="TAMP masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1MF" description="TAMP1 interrupt masked flag This flag is set by hardware when the tamper 1 interrupt is raised." />
      <BitField start="1" size="1" name="TAMP2MF" description="TAMP2 interrupt masked flag This flag is set by hardware when the tamper 2 interrupt is raised." />
      <BitField start="2" size="1" name="TAMP3MF" description="TAMP3 interrupt masked flag This flag is set by hardware when the tamper 3 interrupt is raised." />
      <BitField start="18" size="1" name="ITAMP3MF" description="LSE monitoring tamper interrupt masked flag This flag is set by hardware when the internal tamper 3 interrupt is raised." />
      <BitField start="19" size="1" name="ITAMP4MF" description="HSE monitoring tamper interrupt masked flag This flag is set by hardware when the internal tamper 4 interrupt is raised." />
      <BitField start="20" size="1" name="ITAMP5MF" description="RTC calendar overflow tamper interrupt masked flag This flag is set by hardware when the internal tamper 5 interrupt is raised." />
      <BitField start="21" size="1" name="ITAMP6MF" description="ST manufacturer readout tamper interrupt masked flag This flag is set by hardware when the internal tamper 6 interrupt is raised." />
    </Register>
    <Register start="+0x3C" size="0" name="TAMP_SCR" access="Read/Write" description="TAMP status clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTAMP1F" description="Clear TAMP1 detection flag Writing 1 in this bit clears the TAMP1F bit in the TAMP_SR register." />
      <BitField start="1" size="1" name="CTAMP2F" description="Clear TAMP2 detection flag Writing 1 in this bit clears the TAMP2F bit in the TAMP_SR register." />
      <BitField start="2" size="1" name="CTAMP3F" description="Clear TAMP3 detection flag Writing 1 in this bit clears the TAMP3F bit in the TAMP_SR register." />
      <BitField start="18" size="1" name="CITAMP3F" description="Clear ITAMP3 detection flag Writing 1 in this bit clears the ITAMP3F bit in the TAMP_SR register." />
      <BitField start="19" size="1" name="CITAMP4F" description="Clear ITAMP4 detection flag Writing 1 in this bit clears the ITAMP4F bit in the TAMP_SR register." />
      <BitField start="20" size="1" name="CITAMP5F" description="Clear ITAMP5 detection flag Writing 1 in this bit clears the ITAMP5F bit in the TAMP_SR register." />
      <BitField start="21" size="1" name="CITAMP6F" description="Clear ITAMP6 detection flag Writing 1 in this bit clears the ITAMP6F bit in the TAMP_SR register." />
    </Register>
    <Register start="+0x100" size="0" name="TAMP_BKP0R" access="Read/Write" description="TAMP backup 0 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x104" size="0" name="TAMP_BKP1R" access="Read/Write" description="TAMP backup 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x108" size="0" name="TAMP_BKP2R" access="Read/Write" description="TAMP backup 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x10C" size="0" name="TAMP_BKP3R" access="Read/Write" description="TAMP backup 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
    <Register start="+0x110" size="0" name="TAMP_BKP4R" access="Read/Write" description="TAMP backup 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. In the default configuration this register is reset on a tamper detection event. It is forced to reset value as long as there is at least one internal or external tamper flag being set. This register is also reset when the readout protection (RDP) is disabled." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40005400" description="Inter-integrated circuit">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable" />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter" />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF" />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control" />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable" />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from STOP enable" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable" />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable" />
      <BitField start="22" size="1" name="ALERTEN" description="SMBUS alert enable" />
      <BitField start="23" size="1" name="PECEN" description="PEC enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SADD" description="Slave address bit (master mode)" />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode)" />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode)" />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode)" />
      <BitField start="13" size="1" name="START" description="Start generation" />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode)" />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode)" />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes" />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode" />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode)" />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte" />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Own address register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OA1_0" description="Interface address" />
      <BitField start="1" size="7" name="OA1_7_1" description="Interface address" />
      <BitField start="8" size="2" name="OA1_8_9" description="Interface address" />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode" />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Own address register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address" />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks" />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Timing register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode)" />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode)" />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time" />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time" />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Status register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus timeout A" />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection" />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B" />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Interrupt and Status register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters)" />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters)" />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers)" />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode)" />
      <BitField start="4" size="1" name="NACKF" description="Not acknowledge received flag" />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag" />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode)" />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload" />
      <BitField start="8" size="1" name="BERR" description="Bus error" />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost" />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode)" />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception" />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or t_low detection flag" />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert" />
      <BitField start="15" size="1" name="BUSY" description="Bus busy" />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode)" />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode)" />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address Matched flag clear" />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear" />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear" />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear" />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration lost flag clear" />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear" />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear" />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear" />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="PEC register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register" />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data" />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C2" start="0x40005800" description="Inter-integrated circuit">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable" />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter" />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF" />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control" />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable" />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from STOP enable" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable" />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable" />
      <BitField start="22" size="1" name="ALERTEN" description="SMBUS alert enable" />
      <BitField start="23" size="1" name="PECEN" description="PEC enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SADD" description="Slave address bit (master mode)" />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode)" />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode)" />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode)" />
      <BitField start="13" size="1" name="START" description="Start generation" />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode)" />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode)" />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes" />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode" />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode)" />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte" />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Own address register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OA1_0" description="Interface address" />
      <BitField start="1" size="7" name="OA1_7_1" description="Interface address" />
      <BitField start="8" size="2" name="OA1_8_9" description="Interface address" />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode" />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Own address register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address" />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks" />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Timing register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode)" />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode)" />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time" />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time" />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Status register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus timeout A" />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection" />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B" />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Interrupt and Status register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters)" />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters)" />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers)" />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode)" />
      <BitField start="4" size="1" name="NACKF" description="Not acknowledge received flag" />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag" />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode)" />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload" />
      <BitField start="8" size="1" name="BERR" description="Bus error" />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost" />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode)" />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception" />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or t_low detection flag" />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert" />
      <BitField start="15" size="1" name="BUSY" description="Bus busy" />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode)" />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode)" />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address Matched flag clear" />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear" />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear" />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear" />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration lost flag clear" />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear" />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear" />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear" />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="PEC register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register" />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data" />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x40002800" description="Real-time clock">
    <Register start="+0x0" size="0" name="RTC_TR" access="Read/Write" description="RTC time register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation">
        <Enum name="B_0x0" start="0x0" description="AM or 24-hour format" />
        <Enum name="B_0x1" start="0x1" description="PM" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="RTC_DR" access="Read/Write" description="RTC date register" reset_value="0x00002101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units ...">
        <Enum name="B_0x0" start="0x0" description="forbidden" />
        <Enum name="B_0x1" start="0x1" description="Monday" />
        <Enum name="B_0x7" start="0x7" description="Sunday" />
      </BitField>
      <BitField start="16" size="4" name="YU" description="Year units in BCD format" />
      <BitField start="20" size="4" name="YT" description="Year tens in BCD format" />
    </Register>
    <Register start="+0x8" size="0" name="RTC_SSR" access="Read/Write" description="RTC sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value SS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below: Second fraction = (PREDIV_S - SS) / (PREDIV_S + 1) Note: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by RTC_TR/RTC_DR." />
    </Register>
    <Register start="+0xC" size="0" name="RTC_ICSR" access="Read/Write" description="RTC initialization control and status register" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAWF" description="Alarm A write flag This bit is set by hardware when alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode.">
        <Enum name="B_0x0" start="0x0" description="Alarm A update not allowed" />
        <Enum name="B_0x1" start="0x1" description="Alarm A update allowed" />
      </BitField>
      <BitField start="1" size="1" name="ALRBWF" description="Alarm B write flag This bit is set by hardware when alarm B values can be changed, after the ALRBE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode.">
        <Enum name="B_0x0" start="0x0" description="Alarm B update not allowed" />
        <Enum name="B_0x1" start="0x1" description="Alarm B update allowed" />
      </BitField>
      <BitField start="2" size="1" name="WUTWF" description="Wakeup timer write flag This bit is set by hardware when WUT value can be changed, after the WUTE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode.">
        <Enum name="B_0x0" start="0x0" description="Wakeup timer configuration update not allowed except in initialization mode" />
        <Enum name="B_0x1" start="0x1" description="Wakeup timer configuration update allowed" />
      </BitField>
      <BitField start="3" size="1" name="SHPF" description="Shift operation pending This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect.">
        <Enum name="B_0x0" start="0x0" description="No shift operation is pending" />
        <Enum name="B_0x1" start="0x1" description="A shift operation is pending" />
      </BitField>
      <BitField start="4" size="1" name="INITS" description="Initialization status flag This bit is set by hardware when the calendar year field is different from 0 (Backup domain reset state).">
        <Enum name="B_0x0" start="0x0" description="Calendar has not been initialized" />
        <Enum name="B_0x1" start="0x1" description="Calendar has been initialized" />
      </BitField>
      <BitField start="5" size="1" name="RSF" description="Registers synchronization flag This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSR, RTC_TR and RTC_DR). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF = 1), or when in bypass shadow register mode (BYPSHAD = 1). This bit can also be cleared by software. It is cleared either by software or by hardware in initialization mode.">
        <Enum name="B_0x0" start="0x0" description="Calendar shadow registers not yet synchronized" />
        <Enum name="B_0x1" start="0x1" description="Calendar shadow registers synchronized" />
      </BitField>
      <BitField start="6" size="1" name="INITF" description="Initialization flag When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.">
        <Enum name="B_0x0" start="0x0" description="Calendar registers update is not allowed" />
        <Enum name="B_0x1" start="0x1" description="Calendar registers update is allowed" />
      </BitField>
      <BitField start="7" size="1" name="INIT" description="Initialization mode">
        <Enum name="B_0x0" start="0x0" description="Free running mode" />
        <Enum name="B_0x1" start="0x1" description="Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset." />
      </BitField>
      <BitField start="16" size="1" name="RECALPF" description="Recalibration pending Flag The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0. Refer to ." />
    </Register>
    <Register start="+0x10" size="0" name="RTC_PRER" access="Read/Write" description="RTC prescaler register" reset_value="0x007F00FF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="PREDIV_S" description="Synchronous prescaler factor This is the synchronous division factor: ck_spre frequency = ck_apre frequency/(PREDIV_S+1)" />
      <BitField start="16" size="7" name="PREDIV_A" description="Asynchronous prescaler factor This is the asynchronous division factor: ck_apre frequency = RTCCLK frequency/(PREDIV_A+1)" />
    </Register>
    <Register start="+0x14" size="0" name="RTC_WUTR" access="Read/Write" description="RTC wakeup timer register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WUT" description="Wakeup auto-reload value bits When the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0]+1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register. When WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer. The first assertion of WUTF occurs between WUT and (WUT + 1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] = 011 (RTCCLK/2) is forbidden." />
    </Register>
    <Register start="+0x18" size="0" name="RTC_CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="WUCKSEL" description="ck_wut wakeup clock selection 10x: ck_spre (usually 1Hz) clock is selected 11x: ck_spre (usually 1Hz) clock is selected and 216is added to the WUT counter value">
        <Enum name="B_0x0" start="0x0" description="RTC/16 clock is selected" />
        <Enum name="B_0x1" start="0x1" description="RTC/8 clock is selected" />
        <Enum name="B_0x2" start="0x2" description="RTC/4 clock is selected" />
        <Enum name="B_0x3" start="0x3" description="RTC/2 clock is selected" />
      </BitField>
      <BitField start="3" size="1" name="TSEDGE" description="Timestamp event active edge TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting.">
        <Enum name="B_0x0" start="0x0" description="RTC_TS input rising edge generates a timestamp event" />
        <Enum name="B_0x1" start="0x1" description="RTC_TS input falling edge generates a timestamp event" />
      </BitField>
      <BitField start="4" size="1" name="REFCKON" description="RTC_REFIN reference clock detection enable (50 or 60Hz) Note: PREDIV_S must be 0x00FF.">
        <Enum name="B_0x0" start="0x0" description="RTC_REFIN detection disabled" />
        <Enum name="B_0x1" start="0x1" description="RTC_REFIN detection enabled" />
      </BitField>
      <BitField start="5" size="1" name="BYPSHAD" description="Bypass the shadow registers Note: If the frequency of the APB1 clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to 1.">
        <Enum name="B_0x0" start="0x0" description="Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles." />
        <Enum name="B_0x1" start="0x1" description="Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters." />
      </BitField>
      <BitField start="6" size="1" name="FMT" description="Hour format">
        <Enum name="B_0x0" start="0x0" description="24 hour/day format" />
        <Enum name="B_0x1" start="0x1" description="AM/PM hour format" />
      </BitField>
      <BitField start="8" size="1" name="ALRAE" description="Alarm A enable">
        <Enum name="B_0x0" start="0x0" description="Alarm A disabled" />
        <Enum name="B_0x1" start="0x1" description="Alarm A enabled" />
      </BitField>
      <BitField start="9" size="1" name="ALRBE" description="Alarm B enable">
        <Enum name="B_0x0" start="0x0" description="Alarm B disabled" />
        <Enum name="B_0x1" start="0x1" description="Alarm B enabled" />
      </BitField>
      <BitField start="10" size="1" name="WUTE" description="Wakeup timer enable Note: When the wakeup timer is disabled, wait for WUTWF=1 before enabling it again.">
        <Enum name="B_0x0" start="0x0" description="Wakeup timer disabled" />
        <Enum name="B_0x1" start="0x1" description="Wakeup timer enabled" />
      </BitField>
      <BitField start="11" size="1" name="TSE" description="timestamp enable">
        <Enum name="B_0x0" start="0x0" description="timestamp disable" />
        <Enum name="B_0x1" start="0x1" description="timestamp enable" />
      </BitField>
      <BitField start="12" size="1" name="ALRAIE" description="Alarm A interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Alarm A interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Alarm A interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="ALRBIE" description="Alarm B interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Alarm B interrupt disable" />
        <Enum name="B_0x1" start="0x1" description="Alarm B interrupt enable" />
      </BitField>
      <BitField start="14" size="1" name="WUTIE" description="Wakeup timer interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Wakeup timer interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Wakeup timer interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="TSIE" description="Timestamp interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Timestamp interrupt disable" />
        <Enum name="B_0x1" start="0x1" description="Timestamp interrupt enable" />
      </BitField>
      <BitField start="16" size="1" name="ADD1H" description="Add 1 hour (summer time change) When this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0.">
        <Enum name="B_0x0" start="0x0" description="No effect" />
        <Enum name="B_0x1" start="0x1" description="Adds 1 hour to the current time. This can be used for summer time change" />
      </BitField>
      <BitField start="17" size="1" name="SUB1H" description="Subtract 1 hour (winter time change) When this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0. Setting this bit has no effect when current hour is 0.">
        <Enum name="B_0x0" start="0x0" description="No effect" />
        <Enum name="B_0x1" start="0x1" description="Subtracts 1 hour to the current time. This can be used for winter time change." />
      </BitField>
      <BitField start="18" size="1" name="BKP" description="Backup This bit can be written by the user to memorize whether the daylight saving time change has been performed or not." />
      <BitField start="19" size="1" name="COSEL" description="Calibration output selection When COE = 1, this bit selects which signal is output on CALIB. These frequencies are valid for RTCCLK at 32.768kHz and prescalers at their default values (PREDIV_A = 127 and PREDIV_S = 255). Refer to .">
        <Enum name="B_0x0" start="0x0" description="Calibration output is 512Hz" />
        <Enum name="B_0x1" start="0x1" description="Calibration output is 1Hz" />
      </BitField>
      <BitField start="20" size="1" name="POL" description="Output polarity This bit is used to configure the polarity of TAMPALRM output.">
        <Enum name="B_0x0" start="0x0" description="The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1)." />
        <Enum name="B_0x1" start="0x1" description="The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1)." />
      </BitField>
      <BitField start="21" size="2" name="OSEL" description="Output selection These bits are used to select the flag to be routed to TAMPALRM output.">
        <Enum name="B_0x0" start="0x0" description="Output disabled" />
        <Enum name="B_0x1" start="0x1" description="Alarm A output enabled" />
        <Enum name="B_0x2" start="0x2" description="Alarm B output enabled" />
        <Enum name="B_0x3" start="0x3" description="Wakeup output enabled" />
      </BitField>
      <BitField start="23" size="1" name="COE" description="Calibration output enable This bit enables the CALIB output">
        <Enum name="B_0x0" start="0x0" description="Calibration output disabled" />
        <Enum name="B_0x1" start="0x1" description="Calibration output enabled" />
      </BitField>
      <BitField start="24" size="1" name="ITSE" description="timestamp on internal event enable">
        <Enum name="B_0x0" start="0x0" description="internal event timestamp disabled" />
        <Enum name="B_0x1" start="0x1" description="internal event timestamp enabled" />
      </BitField>
      <BitField start="25" size="1" name="TAMPTS" description="Activate timestamp on tamper detection event TAMPTS is valid even if TSE = 0 in the RTC_CR register. Timestamp flag is set after the tamper flags, therefore if TAMPTS and TSIE are set, it is recommended to disable the tamper interrupts in order to avoid servicing 2 interrupts.">
        <Enum name="B_0x0" start="0x0" description="Tamper detection event does not cause a RTC timestamp to be saved" />
        <Enum name="B_0x1" start="0x1" description="Save RTC timestamp on tamper detection event" />
      </BitField>
      <BitField start="26" size="1" name="TAMPOE" description="Tamper detection output enable on TAMPALRM">
        <Enum name="B_0x0" start="0x0" description="The tamper flag is not routed on TAMPALRM" />
        <Enum name="B_0x1" start="0x1" description="The tamper flag is routed on TAMPALRM, combined with the signal provided by OSEL and with the polarity provided by POL." />
      </BitField>
      <BitField start="29" size="1" name="TAMPALRM_PU" description="TAMPALRM pull-up enable">
        <Enum name="B_0x0" start="0x0" description="No pull-up is applied on TAMPALRM output" />
        <Enum name="B_0x1" start="0x1" description="A pull-up is applied on TAMPALRM output" />
      </BitField>
      <BitField start="30" size="1" name="TAMPALRM_TYPE" description="TAMPALRM output type">
        <Enum name="B_0x0" start="0x0" description="TAMPALRM is push-pull output" />
        <Enum name="B_0x1" start="0x1" description="TAMPALRM is open-drain output" />
      </BitField>
      <BitField start="31" size="1" name="OUT2EN" description="RTC_OUT2 output enable Setting this bit allows to remap the RTC outputs on RTC_OUT2 as follows: OUT2EN = 0: RTC output 2 disable If OSEL &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 or TAMPOE = 1: TAMPALRM is output on RTC_OUT1 If OSEL = 00 and TAMPOE = 0 and COE = 1: CALIB is output on RTC_OUT1 OUT2EN = 1: RTC output 2 enable If (OSEL &#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 or TAMPOE = 1) and COE = 0: TAMPALRM is output on RTC_OUT2 If OSEL = 00 and TAMPOE = 0 and COE = 1: CALIB is output on RTC_OUT2 If (OSEL&#xc3;&#xa2;&#xc2;&#x89;&#xc2; 00 or TAMPOE = 1) and COE = 1: CALIB is output on RTC_OUT2 and TAMPALRM is output on RTC_OUT1." />
    </Register>
    <Register start="+0x24" size="0" name="RTC_WPR" access="Read/Write" description="write protection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="KEY" description="Write protection key This byte is written by software. Reading this byte always returns 0x00. Refer to for a description of how to unlock RTC register write protection." />
    </Register>
    <Register start="+0x28" size="0" name="RTC_CALR" access="Read/Write" description="RTC calibration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CALM" description="Calibration minus The frequency of the calendar is reduced by masking CALM out of 220 RTCCLK pulses (32 seconds if the input frequency is 32768Hz). This decreases the frequency of the calendar with a resolution of 0.9537ppm. To increase the frequency of the calendar, this feature should be used in conjunction with CALP. See ." />
      <BitField start="13" size="1" name="CALW16" description="Use a 16-second calibration cycle period When CALW16 is set to 1, the 16-second calibration cycle period is selected. This bit must not be set to 1 if CALW8 = 1. Note: CALM[0] is stuck at 0 when CALW16 = 1. Refer to calibration." />
      <BitField start="14" size="1" name="CALW8" description="Use an 8-second calibration cycle period When CALW8 is set to 1, the 8-second calibration cycle period is selected. Note: CALM[1:0] are stuck at 00 when CALW8 = 1. Refer to digital calibration." />
      <BitField start="15" size="1" name="CALP" description="Increase frequency of RTC by 488.5ppm This feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512 &#xc3;&#x83;&#xc2;&#x97; CALP) - CALM. Refer to .">
        <Enum name="B_0x0" start="0x0" description="No RTCCLK pulses are added." />
        <Enum name="B_0x1" start="0x1" description="One RTCCLK pulse is effectively inserted every 211 pulses (frequency increased by 488.5ppm)." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="0" name="RTC_SHIFTR" access="Read/Write" description="RTC shift control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SUBFS" description="Subtract a fraction of a second These bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR). The value which is written to SUBFS is added to the synchronous prescaler counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by: Delay (seconds) = SUBFS / (PREDIV_S + 1) A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by: Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))). Note: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF = 1 to be sure that the shadow registers have been updated with the shifted time." />
      <BitField start="31" size="1" name="ADD1S" description="Add one second This bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in RTC_ICSR). This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation.">
        <Enum name="B_0x0" start="0x0" description="No effect" />
        <Enum name="B_0x1" start="0x1" description="Add one second to the clock/calendar" />
      </BitField>
    </Register>
    <Register start="+0x30" size="0" name="RTC_TSTR" access="Read/Write" description="RTC timestamp time register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format." />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format." />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format." />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format." />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format." />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format." />
      <BitField start="22" size="1" name="PM" description="AM/PM notation">
        <Enum name="B_0x0" start="0x0" description="AM or 24-hour format" />
        <Enum name="B_0x1" start="0x1" description="PM" />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="RTC_TSDR" access="Read/Write" description="RTC timestamp date register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units" />
    </Register>
    <Register start="+0x38" size="0" name="RTC_TSSSR" access="Read/Write" description="RTC timestamp sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value SS[15:0] is the value of the synchronous prescaler counter when the timestamp event occurred." />
    </Register>
    <Register start="+0x40" size="0" name="RTC_ALRMAR" access="Read/Write" description="RTC alarm A register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format." />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format." />
      <BitField start="7" size="1" name="MSK1" description="Alarm A seconds mask">
        <Enum name="B_0x0" start="0x0" description="Alarm A set if the seconds match" />
        <Enum name="B_0x1" start="0x1" description="Seconds don't care in alarm A comparison" />
      </BitField>
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="15" size="1" name="MSK2" description="Alarm A minutes mask">
        <Enum name="B_0x0" start="0x0" description="Alarm A set if the minutes match" />
        <Enum name="B_0x1" start="0x1" description="Minutes don't care in alarm A comparison" />
      </BitField>
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation">
        <Enum name="B_0x0" start="0x0" description="AM or 24-hour format" />
        <Enum name="B_0x1" start="0x1" description="PM" />
      </BitField>
      <BitField start="23" size="1" name="MSK3" description="Alarm A hours mask">
        <Enum name="B_0x0" start="0x0" description="Alarm A set if the hours match" />
        <Enum name="B_0x1" start="0x1" description="Hours don't care in alarm A comparison" />
      </BitField>
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD format" />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection">
        <Enum name="B_0x0" start="0x0" description="DU[3:0] represents the date units" />
        <Enum name="B_0x1" start="0x1" description="DU[3:0] represents the week day. DT[1:0] is don't care." />
      </BitField>
      <BitField start="31" size="1" name="MSK4" description="Alarm A date mask">
        <Enum name="B_0x0" start="0x0" description="Alarm A set if the date/day match" />
        <Enum name="B_0x1" start="0x1" description="Date/day don't care in alarm A comparison" />
      </BitField>
    </Register>
    <Register start="+0x44" size="0" name="RTC_ALRMASSR" access="Read/Write" description="RTC alarm A sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value This value is compared with the contents of the synchronous prescaler counter to determine if alarm A is to be activated. Only bits 0 up MASKSS-1 are compared." />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting at this bit 2: SS[14:2] are don't care in alarm A comparison. Only SS[1:0] are compared. 3: SS[14:3] are don't care in alarm A comparison. Only SS[2:0] are compared. ... 12: SS[14:12] are don't care in alarm A comparison. SS[11:0] are compared. 13: SS[14:13] are don't care in alarm A comparison. SS[12:0] are compared. 14: SS[14] is don't care in alarm A comparison. SS[13:0] are compared. 15: All 15 SS bits are compared and must match to activate alarm. The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation. Note: The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.">
        <Enum name="B_0x0" start="0x0" description="No comparison on sub seconds for alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match)." />
        <Enum name="B_0x1" start="0x1" description="SS[14:1] are don't care in alarm A comparison. Only SS[0] is compared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="RTC_ALRMBR" access="Read/Write" description="RTC alarm B register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="7" size="1" name="MSK1" description="Alarm B seconds mask">
        <Enum name="B_0x0" start="0x0" description="Alarm B set if the seconds match" />
        <Enum name="B_0x1" start="0x1" description="Seconds don't care in alarm B comparison" />
      </BitField>
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="15" size="1" name="MSK2" description="Alarm B minutes mask">
        <Enum name="B_0x0" start="0x0" description="Alarm B set if the minutes match" />
        <Enum name="B_0x1" start="0x1" description="Minutes don't care in alarm B comparison" />
      </BitField>
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation">
        <Enum name="B_0x0" start="0x0" description="AM or 24-hour format" />
        <Enum name="B_0x1" start="0x1" description="PM" />
      </BitField>
      <BitField start="23" size="1" name="MSK3" description="Alarm B hours mask">
        <Enum name="B_0x0" start="0x0" description="Alarm B set if the hours match" />
        <Enum name="B_0x1" start="0x1" description="Hours don't care in alarm B comparison" />
      </BitField>
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD format" />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection">
        <Enum name="B_0x0" start="0x0" description="DU[3:0] represents the date units" />
        <Enum name="B_0x1" start="0x1" description="DU[3:0] represents the week day. DT[1:0] is don't care." />
      </BitField>
      <BitField start="31" size="1" name="MSK4" description="Alarm B date mask">
        <Enum name="B_0x0" start="0x0" description="Alarm B set if the date and day match" />
        <Enum name="B_0x1" start="0x1" description="Date and day don't care in alarm B comparison" />
      </BitField>
    </Register>
    <Register start="+0x4C" size="0" name="RTC_ALRMBSSR" access="Read/Write" description="RTC alarm B sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value This value is compared with the contents of the synchronous prescaler counter to determine if alarm B is to be activated. Only bits 0 up to MASKSS-1 are compared." />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting at this bit ... The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.">
        <Enum name="B_0x0" start="0x0" description="No comparison on sub seconds for alarm B. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match)." />
        <Enum name="B_0x1" start="0x1" description="SS[14:1] are don't care in alarm B comparison. Only SS[0] is compared." />
        <Enum name="B_0x2" start="0x2" description="SS[14:2] are don't care in alarm B comparison. Only SS[1:0] are compared." />
        <Enum name="B_0x3" start="0x3" description="SS[14:3] are don't care in alarm B comparison. Only SS[2:0] are compared." />
        <Enum name="B_0xC" start="0xC" description="SS[14:12] are don't care in alarm B comparison. SS[11:0] are compared." />
        <Enum name="B_0xD" start="0xD" description="SS[14:13] are don't care in alarm B comparison. SS[12:0] are compared." />
        <Enum name="B_0xE" start="0xE" description="SS[14] is don't care in alarm B comparison. SS[13:0] are compared." />
        <Enum name="B_0xF" start="0xF" description="All 15 SS bits are compared and must match to activate alarm." />
      </BitField>
    </Register>
    <Register start="+0x50" size="0" name="RTC_SR" access="Read/Write" description="RTC status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAF" description="Alarm A flag This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the alarm A register (RTC_ALRMAR)." />
      <BitField start="1" size="1" name="ALRBF" description="Alarm B flag This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the alarm B register (RTC_ALRMBR)." />
      <BitField start="2" size="1" name="WUTF" description="Wakeup timer flag This flag is set by hardware when the wakeup auto-reload counter reaches 0. This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again." />
      <BitField start="3" size="1" name="TSF" description="Timestamp flag This flag is set by hardware when a timestamp event occurs. If ITSF flag is set, TSF must be cleared together with ITSF." />
      <BitField start="4" size="1" name="TSOVF" description="Timestamp overflow flag This flag is set by hardware when a timestamp event occurs while TSF is already set. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared." />
      <BitField start="5" size="1" name="ITSF" description="Internal timestamp flag This flag is set by hardware when a timestamp on the internal event occurs." />
    </Register>
    <Register start="+0x54" size="0" name="RTC_MISR" access="Read/Write" description="RTC masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAMF" description="Alarm A masked flag This flag is set by hardware when the alarm A interrupt occurs." />
      <BitField start="1" size="1" name="ALRBMF" description="Alarm B masked flag This flag is set by hardware when the alarm B interrupt occurs." />
      <BitField start="2" size="1" name="WUTMF" description="Wakeup timer masked flag This flag is set by hardware when the wakeup timer interrupt occurs. This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again." />
      <BitField start="3" size="1" name="TSMF" description="Timestamp masked flag This flag is set by hardware when a timestamp interrupt occurs. If ITSF flag is set, TSF must be cleared together with ITSF." />
      <BitField start="4" size="1" name="TSOVMF" description="Timestamp overflow masked flag This flag is set by hardware when a timestamp interrupt occurs while TSMF is already set. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared." />
      <BitField start="5" size="1" name="ITSMF" description="Internal timestamp masked flag This flag is set by hardware when a timestamp on the internal event occurs and timestampinterrupt is raised." />
    </Register>
    <Register start="+0x5C" size="0" name="RTC_SCR" access="Read/Write" description="RTC status clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CALRAF" description="Clear alarm A flag Writing 1 in this bit clears the ALRAF bit in the RTC_SR register." />
      <BitField start="1" size="1" name="CALRBF" description="Clear alarm B flag Writing 1 in this bit clears the ALRBF bit in the RTC_SR register." />
      <BitField start="2" size="1" name="CWUTF" description="Clear wakeup timer flag Writing 1 in this bit clears the WUTF bit in the RTC_SR register." />
      <BitField start="3" size="1" name="CTSF" description="Clear timestamp flag Writing 1 in this bit clears the TSOVF bit in the RTC_SR register. If ITSF flag is set, TSF must be cleared together with ITSF by setting CRSF and CITSF." />
      <BitField start="4" size="1" name="CTSOVF" description="Clear timestamp overflow flag Writing 1 in this bit clears the TSOVF bit in the RTC_SR register. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp event occurs immediately before the TSF bit is cleared." />
      <BitField start="5" size="1" name="CITSF" description="Clear internal timestamp flag Writing 1 in this bit clears the ITSF bit in the RTC_SR register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM14" start="0x40002000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="low counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Low Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Low Capture/Compare 1 value" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TISEL" description="TI1[0] to TI1[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM2" start="0x40000000" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="3" size="1" name="OCCS" description="OCREF clear selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/compare 2 selection" />
      <BitField start="10" size="2" name="IC2PSC" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="Low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value (TIM2 only)" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value (TIM2 only)" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value (TIM2 only)" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value (TIM2 only)" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value (TIM2 only)" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value (TIM2 only)" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x50" size="0" name="OR1" access="Read/Write" description="TIM option register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IOCREF_CLR" description="IOCREF_CLR" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="External trigger source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1SEL" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2SEL" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM3" start="0x40000400" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="3" size="1" name="OCCS" description="OCREF clear selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/compare 2 selection" />
      <BitField start="10" size="2" name="IC2PSC" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="Low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value (TIM2 only)" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value (TIM2 only)" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value (TIM2 only)" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value (TIM2 only)" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value (TIM2 only)" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value (TIM2 only)" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x50" size="0" name="OR1" access="Read/Write" description="TIM option register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IOCREF_CLR" description="IOCREF_CLR" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="External trigger source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1SEL" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2SEL" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREFBUF" start="0x40010030" description="System configuration controller">
    <Register start="+0x0" size="0" name="CSR" access="Read/Write" description="VREFBUF control and status register" reset_value="0x00000002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENVR" description="Voltage reference buffer mode enable This bit is used to enable the voltage reference buffer mode." />
      <BitField start="1" size="1" name="HIZ" description="High impedance mode This bit controls the analog switch to connect or not the VREF+ pin. Refer to Table196: VREF buffer modes for the mode descriptions depending on ENVR bit configuration." />
      <BitField start="3" size="1" name="VRR" description="Voltage reference buffer ready" />
      <BitField start="4" size="3" name="VRS" description="Voltage reference scale These bits select the value generated by the voltage reference buffer. Other: Reserved" />
    </Register>
    <Register start="+0x4" size="0" name="CCR" access="Read/Write" description="VREFBUF calibration control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TRIM" description="Trimming code These bits are automatically initialized after reset with the trimming value stored in the Flash memory during the production test. Writing into these bits allows to tune the internal reference buffer voltage." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DBG" start="0x40015800" description="MCU debug component">
    <Register start="+0x0" size="0" name="IDCODE" access="ReadOnly" description="DBGMCU_IDCODE" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DEV_ID" description="Device identifier" />
      <BitField start="16" size="16" name="REV_ID" description="Revision identifie" />
    </Register>
    <Register start="+0x4" size="0" name="CR" access="Read/Write" description="Debug MCU configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DBG_STOP" description="Debug Stop mode" />
      <BitField start="2" size="1" name="DBG_STANDBY" description="Debug Standby mode" />
    </Register>
    <Register start="+0x8" size="0" name="APB_FZ1" access="Read/Write" description="Debug MCU APB1 freeze register1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBG_TIM2_STOP" description="TIM2 counter stopped when core is halted" />
      <BitField start="1" size="1" name="DBG_TIM3_STOP" description="TIM3 counter stopped when core is halted" />
      <BitField start="10" size="1" name="DBG_RTC_STOP" description="RTC counter stopped when core is halted" />
      <BitField start="11" size="1" name="DBG_WWDG_STOP" description="Window watchdog counter stopped when core is halted" />
      <BitField start="12" size="1" name="DBG_IWDG_STOP" description="Independent watchdog counter stopped when core is halted" />
      <BitField start="21" size="1" name="DBG_I2C1_STOP" description="I2C1 SMBUS timeout counter stopped when core is halted" />
    </Register>
    <Register start="+0xC" size="0" name="APB_FZ2" access="Read/Write" description="Debug MCU APB1 freeze register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="DBG_TIM1_STOP" description="TIM1 counter stopped when core is halted" />
      <BitField start="15" size="1" name="DBG_TIM14_STOP" description="DBG_TIM14_STOP" />
      <BitField start="17" size="1" name="DBG_TIM16_STOP" description="DBG_TIM16_STOP" />
      <BitField start="18" size="1" name="DBG_TIM17_STOP" description="DBG_TIM17_STOP" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="RTC_STAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="CEC" start="30" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="RTC_STAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="CEC" start="30" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="RTC_STAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="CEC" start="30" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="RTC_STAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="CEC" start="30" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="WWDG" start="0" size="1" />
      <BitField name="RTC_STAMP" start="2" size="1" />
      <BitField name="FLASH" start="3" size="1" />
      <BitField name="RCC" start="4" size="1" />
      <BitField name="EXTI0_1" start="5" size="1" />
      <BitField name="EXTI2_3" start="6" size="1" />
      <BitField name="EXTI4_15" start="7" size="1" />
      <BitField name="DMA1_Channel1" start="9" size="1" />
      <BitField name="DMA1_Channel2_3" start="10" size="1" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="11" size="1" />
      <BitField name="ADC" start="12" size="1" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="13" size="1" />
      <BitField name="TIM1_CC" start="14" size="1" />
      <BitField name="TIM2" start="15" size="1" />
      <BitField name="TIM3" start="16" size="1" />
      <BitField name="TIM14" start="19" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="I2C1" start="23" size="1" />
      <BitField name="I2C2" start="24" size="1" />
      <BitField name="SPI1" start="25" size="1" />
      <BitField name="SPI2" start="26" size="1" />
      <BitField name="USART1" start="27" size="1" />
      <BitField name="USART2" start="28" size="1" />
      <BitField name="CEC" start="30" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="WWDG" start="6" size="2" />
      <BitField name="RTC_STAMP" start="22" size="2" />
      <BitField name="FLASH" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="RCC" start="6" size="2" />
      <BitField name="EXTI0_1" start="14" size="2" />
      <BitField name="EXTI2_3" start="22" size="2" />
      <BitField name="EXTI4_15" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="DMA1_Channel1" start="14" size="2" />
      <BitField name="DMA1_Channel2_3" start="22" size="2" />
      <BitField name="DMA1_Channel4_5_6_7_DMAMUX_DMA2_Channel1_2_3_4_5" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="ADC" start="6" size="2" />
      <BitField name="TIM1_BRK_UP_TRG_COM" start="14" size="2" />
      <BitField name="TIM1_CC" start="22" size="2" />
      <BitField name="TIM2" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="TIM3" start="6" size="2" />
      <BitField name="TIM14" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="TIM16" start="14" size="2" />
      <BitField name="TIM17" start="22" size="2" />
      <BitField name="I2C1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="I2C2" start="6" size="2" />
      <BitField name="SPI1" start="14" size="2" />
      <BitField name="SPI2" start="22" size="2" />
      <BitField name="USART1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="USART2" start="6" size="2" />
      <BitField name="CEC" start="22" size="2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xe000e010" description="24-bit System Timer">
    <Register name="SYST_CSR" start="0xe000e010" description="SysTick Control and Status Register">
      <BitField name="COUNTFLAG" start="16" size="1" description="Counter Flag" />
      <BitField name="CLKSOURCE" start="2" size="1" description="Timer Clock Source" />
      <BitField name="TICKINT" start="1" size="1" description="Tick Interrupt Enable" />
      <BitField name="ENABLE" start="0" size="1" description="Enable SysTick Timer" />
    </Register>
    <Register name="SYST_RVR" start="0xe000e014" description="SysTick Reload Value Register">
      <BitField name="RELOAD" start="0" size="24" description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" />
    </Register>
    <Register name="SYST_CVR" start="0xe000e018" description="SysTick Current Value Register Register">
      <BitField name="CURRENT" start="0" size="24" description="The current value of the SysTick counter" />
    </Register>
    <Register name="SYST_CALIB" start="0xe000e01c" access="ReadOnly" description="SysTick Calibration Value Register">
      <BitField name="NOREF" start="31" size="1" description="Indicates whether the device provides a reference clock to the processor" />
      <BitField name="SKEW" start="30" size="1" description="Indicates whether the TENMS value is exact" />
      <BitField name="TENMS" start="0" size="24" description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="28" size="4" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="28" size="4" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="20" size="4" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0xe000ed90" description="Memory Protection Unit">
    <Register name="MPU_TYPE" start="0xe000ed90" access="ReadOnly" description="MPU Type Register">
      <BitField name="IREGION" start="16" size="8" description="Number of supported MPU instruction regions" />
      <BitField name="DREGION" start="8" size="8" description="Number of supported MPU data regions" />
      <BitField name="SEPARATE" start="0" size="1" description="Support for unified or separate instruction and date memory maps" />
    </Register>
    <Register name="MPU_CTRL" start="0xe000ed94" description="MPU Control Register">
      <BitField name="PRIVDEFENA" start="2" size="1" description="Enables privileged software access to the default memory map" />
      <BitField name="HFNMIENA" start="1" size="1" description="Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers" />
      <BitField name="ENABLE" start="0" size="1" description="Enable MPU" />
    </Register>
    <Register name="MPU_RNR" start="0xe000ed98" description="MPU Region Number Register">
      <BitField name="REGION" start="0" size="8" description="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers" />
    </Register>
    <Register name="MPU_RBAR" start="0xe000ed9c" description="MPU Region Base Address Register">
      <BitField name="ADDR" start="5" size="27" description="Region base address field" />
      <BitField name="VALID" start="4" size="1" description="MPU Region Number valid bit" />
      <BitField name="REGION" start="0" size="4" description="MPU region field" />
    </Register>
    <Register name="MPU_RASR" start="0xe000eda0" description="MPU Region Attribute and Size Register">
      <BitField name="XN" start="28" size="1" description="Instruction access disable bit" />
      <BitField name="AP" start="24" size="3" description="Access permission field" />
      <BitField name="TEX" start="19" size="3" description="Memory access attribute" />
      <BitField name="S" start="18" size="1" description="Shareable bit" />
      <BitField name="C" start="17" size="1" description="Memory access attribute" />
      <BitField name="B" start="16" size="1" description="Memory access attribute" />
      <BitField name="SRD" start="8" size="8" description="Subregion disable bits" />
      <BitField name="SIZE" start="1" size="5" description="MPU protection region size" />
      <BitField name="ENABLE" start="0" size="1" description="Region enable bit" />
    </Register>
  </RegisterGroup>
</Processor>
