;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; PWM_1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1

; mp_led
mp_led__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
mp_led__0__MASK EQU 0x02
mp_led__0__PC EQU CYREG_PRT2_PC1
mp_led__0__PORT EQU 2
mp_led__0__SHIFT EQU 1
mp_led__AG EQU CYREG_PRT2_AG
mp_led__AMUX EQU CYREG_PRT2_AMUX
mp_led__BIE EQU CYREG_PRT2_BIE
mp_led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
mp_led__BYP EQU CYREG_PRT2_BYP
mp_led__CTL EQU CYREG_PRT2_CTL
mp_led__DM0 EQU CYREG_PRT2_DM0
mp_led__DM1 EQU CYREG_PRT2_DM1
mp_led__DM2 EQU CYREG_PRT2_DM2
mp_led__DR EQU CYREG_PRT2_DR
mp_led__INP_DIS EQU CYREG_PRT2_INP_DIS
mp_led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
mp_led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
mp_led__LCD_EN EQU CYREG_PRT2_LCD_EN
mp_led__MASK EQU 0x02
mp_led__PORT EQU 2
mp_led__PRT EQU CYREG_PRT2_PRT
mp_led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
mp_led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
mp_led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
mp_led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
mp_led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
mp_led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
mp_led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
mp_led__PS EQU CYREG_PRT2_PS
mp_led__SHIFT EQU 1
mp_led__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

; Opamp_1
Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; pulse_out
pulse_out__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
pulse_out__0__MASK EQU 0x10
pulse_out__0__PC EQU CYREG_PRT2_PC4
pulse_out__0__PORT EQU 2
pulse_out__0__SHIFT EQU 4
pulse_out__AG EQU CYREG_PRT2_AG
pulse_out__AMUX EQU CYREG_PRT2_AMUX
pulse_out__BIE EQU CYREG_PRT2_BIE
pulse_out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pulse_out__BYP EQU CYREG_PRT2_BYP
pulse_out__CTL EQU CYREG_PRT2_CTL
pulse_out__DM0 EQU CYREG_PRT2_DM0
pulse_out__DM1 EQU CYREG_PRT2_DM1
pulse_out__DM2 EQU CYREG_PRT2_DM2
pulse_out__DR EQU CYREG_PRT2_DR
pulse_out__INP_DIS EQU CYREG_PRT2_INP_DIS
pulse_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pulse_out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pulse_out__LCD_EN EQU CYREG_PRT2_LCD_EN
pulse_out__MASK EQU 0x10
pulse_out__PORT EQU 2
pulse_out__PRT EQU CYREG_PRT2_PRT
pulse_out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pulse_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pulse_out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pulse_out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pulse_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pulse_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pulse_out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pulse_out__PS EQU CYREG_PRT2_PS
pulse_out__SHIFT EQU 4
pulse_out__SLW EQU CYREG_PRT2_SLW

; leds_enable
leds_enable__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
leds_enable__0__MASK EQU 0x20
leds_enable__0__PC EQU CYREG_PRT1_PC5
leds_enable__0__PORT EQU 1
leds_enable__0__SHIFT EQU 5
leds_enable__AG EQU CYREG_PRT1_AG
leds_enable__AMUX EQU CYREG_PRT1_AMUX
leds_enable__BIE EQU CYREG_PRT1_BIE
leds_enable__BIT_MASK EQU CYREG_PRT1_BIT_MASK
leds_enable__BYP EQU CYREG_PRT1_BYP
leds_enable__CTL EQU CYREG_PRT1_CTL
leds_enable__DM0 EQU CYREG_PRT1_DM0
leds_enable__DM1 EQU CYREG_PRT1_DM1
leds_enable__DM2 EQU CYREG_PRT1_DM2
leds_enable__DR EQU CYREG_PRT1_DR
leds_enable__INP_DIS EQU CYREG_PRT1_INP_DIS
leds_enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
leds_enable__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
leds_enable__LCD_EN EQU CYREG_PRT1_LCD_EN
leds_enable__MASK EQU 0x20
leds_enable__PORT EQU 1
leds_enable__PRT EQU CYREG_PRT1_PRT
leds_enable__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
leds_enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
leds_enable__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
leds_enable__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
leds_enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
leds_enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
leds_enable__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
leds_enable__PS EQU CYREG_PRT1_PS
leds_enable__SHIFT EQU 5
leds_enable__SLW EQU CYREG_PRT1_SLW

; sensor_left
sensor_left__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
sensor_left__0__MASK EQU 0x01
sensor_left__0__PC EQU CYREG_PRT2_PC0
sensor_left__0__PORT EQU 2
sensor_left__0__SHIFT EQU 0
sensor_left__AG EQU CYREG_PRT2_AG
sensor_left__AMUX EQU CYREG_PRT2_AMUX
sensor_left__BIE EQU CYREG_PRT2_BIE
sensor_left__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sensor_left__BYP EQU CYREG_PRT2_BYP
sensor_left__CTL EQU CYREG_PRT2_CTL
sensor_left__DM0 EQU CYREG_PRT2_DM0
sensor_left__DM1 EQU CYREG_PRT2_DM1
sensor_left__DM2 EQU CYREG_PRT2_DM2
sensor_left__DR EQU CYREG_PRT2_DR
sensor_left__INP_DIS EQU CYREG_PRT2_INP_DIS
sensor_left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sensor_left__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sensor_left__LCD_EN EQU CYREG_PRT2_LCD_EN
sensor_left__MASK EQU 0x01
sensor_left__PORT EQU 2
sensor_left__PRT EQU CYREG_PRT2_PRT
sensor_left__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sensor_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sensor_left__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sensor_left__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sensor_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sensor_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sensor_left__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sensor_left__PS EQU CYREG_PRT2_PS
sensor_left__SHIFT EQU 0
sensor_left__SLW EQU CYREG_PRT2_SLW

; leds_control
leds_control__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
leds_control__0__MASK EQU 0x40
leds_control__0__PC EQU CYREG_PRT1_PC6
leds_control__0__PORT EQU 1
leds_control__0__SHIFT EQU 6
leds_control__AG EQU CYREG_PRT1_AG
leds_control__AMUX EQU CYREG_PRT1_AMUX
leds_control__BIE EQU CYREG_PRT1_BIE
leds_control__BIT_MASK EQU CYREG_PRT1_BIT_MASK
leds_control__BYP EQU CYREG_PRT1_BYP
leds_control__CTL EQU CYREG_PRT1_CTL
leds_control__DM0 EQU CYREG_PRT1_DM0
leds_control__DM1 EQU CYREG_PRT1_DM1
leds_control__DM2 EQU CYREG_PRT1_DM2
leds_control__DR EQU CYREG_PRT1_DR
leds_control__INP_DIS EQU CYREG_PRT1_INP_DIS
leds_control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
leds_control__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
leds_control__LCD_EN EQU CYREG_PRT1_LCD_EN
leds_control__MASK EQU 0x40
leds_control__PORT EQU 1
leds_control__PRT EQU CYREG_PRT1_PRT
leds_control__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
leds_control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
leds_control__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
leds_control__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
leds_control__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
leds_control__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
leds_control__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
leds_control__PS EQU CYREG_PRT1_PS
leds_control__SHIFT EQU 6
leds_control__SLW EQU CYREG_PRT1_SLW

; sensor_right
sensor_right__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
sensor_right__0__MASK EQU 0x04
sensor_right__0__PC EQU CYREG_PRT2_PC2
sensor_right__0__PORT EQU 2
sensor_right__0__SHIFT EQU 2
sensor_right__AG EQU CYREG_PRT2_AG
sensor_right__AMUX EQU CYREG_PRT2_AMUX
sensor_right__BIE EQU CYREG_PRT2_BIE
sensor_right__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sensor_right__BYP EQU CYREG_PRT2_BYP
sensor_right__CTL EQU CYREG_PRT2_CTL
sensor_right__DM0 EQU CYREG_PRT2_DM0
sensor_right__DM1 EQU CYREG_PRT2_DM1
sensor_right__DM2 EQU CYREG_PRT2_DM2
sensor_right__DR EQU CYREG_PRT2_DR
sensor_right__INP_DIS EQU CYREG_PRT2_INP_DIS
sensor_right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sensor_right__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sensor_right__LCD_EN EQU CYREG_PRT2_LCD_EN
sensor_right__MASK EQU 0x04
sensor_right__PORT EQU 2
sensor_right__PRT EQU CYREG_PRT2_PRT
sensor_right__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sensor_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sensor_right__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sensor_right__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sensor_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sensor_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sensor_right__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sensor_right__PS EQU CYREG_PRT2_PS
sensor_right__SHIFT EQU 2
sensor_right__SLW EQU CYREG_PRT2_SLW

; direction_out
direction_out__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
direction_out__0__MASK EQU 0x20
direction_out__0__PC EQU CYREG_PRT2_PC5
direction_out__0__PORT EQU 2
direction_out__0__SHIFT EQU 5
direction_out__AG EQU CYREG_PRT2_AG
direction_out__AMUX EQU CYREG_PRT2_AMUX
direction_out__BIE EQU CYREG_PRT2_BIE
direction_out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
direction_out__BYP EQU CYREG_PRT2_BYP
direction_out__CTL EQU CYREG_PRT2_CTL
direction_out__DM0 EQU CYREG_PRT2_DM0
direction_out__DM1 EQU CYREG_PRT2_DM1
direction_out__DM2 EQU CYREG_PRT2_DM2
direction_out__DR EQU CYREG_PRT2_DR
direction_out__INP_DIS EQU CYREG_PRT2_INP_DIS
direction_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
direction_out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
direction_out__LCD_EN EQU CYREG_PRT2_LCD_EN
direction_out__MASK EQU 0x20
direction_out__PORT EQU 2
direction_out__PRT EQU CYREG_PRT2_PRT
direction_out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
direction_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
direction_out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
direction_out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
direction_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
direction_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
direction_out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
direction_out__PS EQU CYREG_PRT2_PS
direction_out__SHIFT EQU 5
direction_out__SLW EQU CYREG_PRT2_SLW

; operation_input
operation_input__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
operation_input__0__MASK EQU 0x01
operation_input__0__PC EQU CYREG_PRT0_PC0
operation_input__0__PORT EQU 0
operation_input__0__SHIFT EQU 0
operation_input__AG EQU CYREG_PRT0_AG
operation_input__AMUX EQU CYREG_PRT0_AMUX
operation_input__BIE EQU CYREG_PRT0_BIE
operation_input__BIT_MASK EQU CYREG_PRT0_BIT_MASK
operation_input__BYP EQU CYREG_PRT0_BYP
operation_input__CTL EQU CYREG_PRT0_CTL
operation_input__DM0 EQU CYREG_PRT0_DM0
operation_input__DM1 EQU CYREG_PRT0_DM1
operation_input__DM2 EQU CYREG_PRT0_DM2
operation_input__DR EQU CYREG_PRT0_DR
operation_input__INP_DIS EQU CYREG_PRT0_INP_DIS
operation_input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
operation_input__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
operation_input__LCD_EN EQU CYREG_PRT0_LCD_EN
operation_input__MASK EQU 0x01
operation_input__PORT EQU 0
operation_input__PRT EQU CYREG_PRT0_PRT
operation_input__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
operation_input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
operation_input__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
operation_input__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
operation_input__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
operation_input__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
operation_input__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
operation_input__PS EQU CYREG_PRT0_PS
operation_input__SHIFT EQU 0
operation_input__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
