$date
  Sat Feb 10 22:25:35 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fulladder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ s $end
$var reg 1 % cout $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( cin $end
$var reg 1 ) s $end
$var reg 1 * cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
0%
0&
0'
0(
0)
0*
#10000000
1!
1&
1)
#20000000
0!
1"
0&
1'
#30000000
1!
1%
1&
0)
1*
#40000000
0!
0"
1#
0%
0&
0'
1(
1)
0*
#50000000
1!
1%
1&
0)
1*
#60000000
0!
1"
0&
1'
#70000000
1!
1&
1)
#80000000
