{"vcs1":{"timestamp_begin":1698773106.972465350, "rt":0.32, "ut":0.14, "st":0.11}}
{"vcselab":{"timestamp_begin":1698773107.363711347, "rt":0.27, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1698773107.673576552, "rt":0.33, "ut":0.11, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698773106.637754312}
{"VCS_COMP_START_TIME": 1698773106.637754312}
{"VCS_COMP_END_TIME": 1698773108.060378626}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 338700}}
{"stitch_vcselab": {"peak_mem": 222620}}
