Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: SigGenSPIControl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SigGenSPIControl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SigGenSPIControl"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SigGenSPIControl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Register.vhd" in Library work.
Architecture behavioral of Entity std_8bit_reg is up to date.
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" in Library work.
Architecture behavioral of Entity protokolblok is up to date.
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd" in Library work.
Architecture behavioral of Entity skifte_reg_til_parallel is up to date.
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/TiminComponent.vhd" in Library work.
Architecture behavioral of Entity timingcomponent is up to date.
Compiling vhdl file "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/SigGenSPIControl.vhd" in Library work.
Entity <siggenspicontrol> compiled.
Entity <siggenspicontrol> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SigGenSPIControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProtokolBlok> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Skifte_reg_til_Parallel> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <TimingComponent> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <std_8bit_reg> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SigGenSPIControl> in library <work> (Architecture <behavioral>).
Entity <SigGenSPIControl> analyzed. Unit <SigGenSPIControl> generated.

Analyzing Entity <ProtokolBlok> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd" line 46: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ADDR>
INFO:Xst:2679 - Register <ADDREN> in unit <ProtokolBlok> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DataEN> in unit <ProtokolBlok> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ShapeEN> in unit <ProtokolBlok> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <AmpEN> in unit <ProtokolBlok> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FreqEN> in unit <ProtokolBlok> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <ProtokolBlok> analyzed. Unit <ProtokolBlok> generated.

Analyzing Entity <std_8bit_reg> in library <work> (Architecture <Behavioral>).
Entity <std_8bit_reg> analyzed. Unit <std_8bit_reg> generated.

Analyzing Entity <Skifte_reg_til_Parallel> in library <work> (Architecture <Behavioral>).
Entity <Skifte_reg_til_Parallel> analyzed. Unit <Skifte_reg_til_Parallel> generated.

Analyzing Entity <TimingComponent> in library <work> (Architecture <Behavioral>).
Entity <TimingComponent> analyzed. Unit <TimingComponent> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Skifte_reg_til_Parallel>.
    Related source file is "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Skifte_reg_til_Parallel.vhd".
    Found 8-bit tristate buffer for signal <SPIdat>.
    Found 8-bit register for signal <skift_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <Skifte_reg_til_Parallel> synthesized.


Synthesizing Unit <TimingComponent>.
    Related source file is "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/TiminComponent.vhd".
    Found 1-bit register for signal <SSnotOld>.
    Found 1-bit register for signal <SSnotSync>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <TimingComponent> synthesized.


Synthesizing Unit <std_8bit_reg>.
    Related source file is "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/Register.vhd".
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <std_8bit_reg> synthesized.


Synthesizing Unit <ProtokolBlok>.
    Related source file is "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/ProtokolBlok.vhd".
WARNING:Xst:653 - Signal <CheckSumEN> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <SigEN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit comparator equal for signal <Chk$cmp_eq0000> created at line 33.
    Found 1-bit xor2 for signal <Chk$xor0000> created at line 33.
    Found 1-bit xor2 for signal <Chk$xor0002> created at line 33.
    Found 1-bit xor2 for signal <Chk$xor0004> created at line 33.
    Found 1-bit xor2 for signal <Chk$xor0006> created at line 33.
    Found 1-bit xor2 for signal <Chk$xor0008> created at line 33.
    Found 1-bit xor2 for signal <Chk$xor0009> created at line 33.
    Found 1-bit xor2 for signal <Chk$xor0010> created at line 33.
    Found 1-bit xor2 for signal <Chk$xor0011> created at line 33.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Comparator(s).
Unit <ProtokolBlok> synthesized.


Synthesizing Unit <SigGenSPIControl>.
    Related source file is "C:/Users/s240324/Oscilloscope_Project/fpga/SPI_Test/SigGenSPIControl.vhd".
Unit <SigGenSPIControl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 1-bit register                                        : 2
 8-bit register                                        : 7
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U1/state/FSM> on signal <state[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 addrs     | 001
 datas     | 011
 checksums | 010
 amps      | 110
 shapes    | 101
 freqs     | 111
-----------------------
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <CheckSumReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <CheckSumReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <CheckSumReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <CheckSumReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <CheckSumReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <CheckSumReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <CheckSumReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <CheckSumReg>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <ProtokolBlok>: instances <ADDRReg>, <DataReg> of unit <std_8bit_reg> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ProtokolBlok>: instances <ADDRReg>, <ShapeReg> of unit <std_8bit_reg> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ProtokolBlok>: instances <ADDRReg>, <AmpReg> of unit <std_8bit_reg> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ProtokolBlok>: instances <ADDRReg>, <FreqReg> of unit <std_8bit_reg> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <CheckSumReg/data_out_7> (without init value) has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CheckSumReg/data_out_6> (without init value) has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CheckSumReg/data_out_5> (without init value) has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CheckSumReg/data_out_4> (without init value) has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CheckSumReg/data_out_3> (without init value) has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CheckSumReg/data_out_2> (without init value) has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CheckSumReg/data_out_1> (without init value) has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CheckSumReg/data_out_0> (without init value) has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SigEN> (without init value) has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_FSM_FFd1> has a constant value of 0 in block <ProtokolBlok>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <state_FSM_FFd3> of sequential type is unconnected in block <ProtokolBlok>.
WARNING:Xst:2677 - Node <state_FSM_FFd2> of sequential type is unconnected in block <ProtokolBlok>.
WARNING:Xst:2042 - Unit Skifte_reg_til_Parallel: 8 internal tristates are replaced by logic (pull-up yes): SPIdat<0>, SPIdat<1>, SPIdat<2>, SPIdat<3>, SPIdat<4>, SPIdat<5>, SPIdat<6>, SPIdat<7>.

Optimizing unit <SigGenSPIControl> ...

Optimizing unit <Skifte_reg_til_Parallel> ...

Optimizing unit <ProtokolBlok> ...
WARNING:Xst:2677 - Node <U3/SSnotOld> of sequential type is unconnected in block <SigGenSPIControl>.
WARNING:Xst:2677 - Node <U3/SSnotSync> of sequential type is unconnected in block <SigGenSPIControl>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SigGenSPIControl, actual ratio is 0.
FlipFlop U1/ADDRReg/data_out_7 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop U1/ADDRReg/data_out_6 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop U1/ADDRReg/data_out_5 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop U1/ADDRReg/data_out_4 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop U1/ADDRReg/data_out_3 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop U1/ADDRReg/data_out_2 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop U1/ADDRReg/data_out_1 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop U1/ADDRReg/data_out_0 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SigGenSPIControl.ngr
Top Level Output File Name         : SigGenSPIControl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 10
#      GND                         : 1
#      LUT2                        : 8
#      VCC                         : 1
# FlipFlops/Latches                : 32
#      FDC                         : 8
#      FDCE                        : 24
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 28
#      IBUF                        : 3
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        4  out of    960     0%  
 Number of Slice Flip Flops:              8  out of   1920     0%  
 Number of 4 input LUTs:                  8  out of   1920     0%  
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of     83    36%  
    IOB Flip Flops:                      24
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SClk                               | BUFGP                  | 8     |
CLK                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 1.346ns (Maximum Frequency: 742.942MHz)
   Minimum input arrival time before clock: 3.162ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SClk'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            U2/skift_reg_7 (FF)
  Destination:       U2/skift_reg_6 (FF)
  Source Clock:      SClk rising
  Destination Clock: SClk rising

  Data Path: U2/skift_reg_7 to U2/skift_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  U2/skift_reg_7 (U2/skift_reg_7)
     FDC:D                     0.308          U2/skift_reg_6
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SClk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            MOSI (PAD)
  Destination:       U2/skift_reg_7 (FF)
  Destination Clock: SClk rising

  Data Path: MOSI to U2/skift_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  MOSI_IBUF (MOSI_IBUF)
     FDC:D                     0.308          U2/skift_reg_7
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.162ns (Levels of Logic = 2)
  Source:            SSnot (PAD)
  Destination:       U1/ADDRReg/data_out_0 (FF)
  Destination Clock: CLK rising

  Data Path: SSnot to U1/ADDRReg/data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  SSnot_IBUF (SSnot_IBUF)
     LUT2:I0->O            3   0.704   0.000  U2/SPIdat<7>LogicTrst1 (SPIdat<7>)
     FDCE:D                    0.308          U1/ADDRReg/data_out_7
    ----------------------------------------
    Total                      3.162ns (2.230ns logic, 0.932ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            U1/ADDRReg/data_out_7_1 (FF)
  Destination:       Freq<7> (PAD)
  Source Clock:      CLK rising

  Data Path: U1/ADDRReg/data_out_7_1 to Freq<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  U1/ADDRReg/data_out_7_1 (U1/ADDRReg/data_out_7_1)
     OBUF:I->O                 3.272          Freq_7_OBUF (Freq<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.98 secs
 
--> 

Total memory usage is 4511012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    6 (   0 filtered)

