-- Puertas logicas para las funciones:
-- F = abc+cd
-- G = abc'

-- Puerta AND de dos entradas
library IEEE;
use IEEE.std_logic_1164.all;

entity AND2 is port
	(out_0      : out std_logic;
	 in_0, in_1 : in  std_logic);
end entity AND2;

architecture AND2 of AND2 is
begin
	out_0 <= (in_0 and in_1);
end architecture AND2;

-- Puerta OR de dos entradas
library IEEE;
use IEEE.std_logic_1164.all;

entity OR2 is port
	(out_0      : out std_logic;
	 in_0, in_1 : in  std_logic);
end entity OR2;

architecture OR2 of OR2 is
begin
	out_0 <= (in_0 or in_1);
end architecture OR2;

-- Puerta NOR
library IEEE;
use IEEE.std_logic_1164.all;

entity NOT1 is port
	(out_0 : out std_logic;
	 in_0  : in  std_logic);
end entity NOT1;

architecture NOT1 of NOR1 is
begin
	out_0 <= (not in_0);
end architecture NOT1;