                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       
    1:    4:-       |   4:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    4:-       |   4:-       |   4:-       |   0:-       |   0:-       
    3:    4:-       |   4:-       |   4:-       |   4:-       |   0:-       
    4:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    5:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    6:    4:lda     |   4:-       |   4:-       |   4:-       |   4:-       
    7:    8:-       |   4:lda     |   4:-       |   4:-       |   4:-       
    8:    8:-       |   8:-       |   4:lda     |   4:-       |   4:-       
    9:    8:-       |   8:-       |   8:-       |   4:lda     |   4:-       
   10:    8:-       |   8:-       |   8:-       |   8:-       |   4:lda     r5=0  
   11:    8:lda     |   8:-       |   8:-       |   8:-       |   8:-       
   12:   12:-       |   8:lda     |   8:-       |   8:-       |   8:-       
   13:   12:-       |  12:-       |   8:lda     |   8:-       |   8:-       BUS_LOAD  MEM[8] accepted 1
   14:   12:-       |  12:-       |  12:-       |   8:lda     |   8:-       
   15:   12:-       |  12:-       |  12:-       |  12:-       |   8:lda     r1=4096  
   16:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   17:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   18:   12:mulq    |  12:-       |  12:-       |  12:-       |  12:-       
   19:   16:-       |  12:mulq    |  12:-       |  12:-       |  12:-       
   20:   16:-       |  16:-       |  12:mulq    |  12:-       |  12:-       
   21:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
   22:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=0  
   23:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
   24:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
   25:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       BUS_LOAD  MEM[16] accepted 1
   26:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4096] = 0 accepted 2
   27:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
   28:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   29:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   30:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
   31:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
   32:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
   33:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4096] accepted 1
   34:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
   35:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
   36:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
   37:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
   38:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=0  
   39:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
   40:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
   41:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       BUS_LOAD  MEM[24] accepted 1
   42:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4352] = 0 accepted 2
   43:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
   44:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   45:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   46:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
   47:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
   48:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
   49:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
   50:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4104  
   51:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
   52:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
   53:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   54:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
   55:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=1  
   56:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
   57:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
   58:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
   59:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
   60:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
   61:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
   62:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
   63:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
   64:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
   65:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
   66:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
   67:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
   68:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
   69:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
   70:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
   71:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
   72:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=10  
   73:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
   74:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
   75:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
   76:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4104] = 10 accepted 1
   77:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
   78:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
   79:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
   80:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
   81:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4104] accepted 1
   82:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
   83:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
   84:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
   85:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
   86:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=10  
   87:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
   88:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
   89:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
   90:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4360] = 10 accepted 1
   91:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
   92:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
   93:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
   94:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
   95:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
   96:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4112  
   97:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
   98:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
   99:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  100:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  101:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=2  
  102:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  103:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  104:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  105:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  106:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  107:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  108:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  109:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  110:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  111:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  112:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  113:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  114:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  115:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  116:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=20  
  117:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  118:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  119:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  120:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4112] = 20 accepted 1
  121:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  122:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  123:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  124:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  125:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4112] accepted 1
  126:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  127:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  128:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  129:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  130:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=20  
  131:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  132:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  133:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  134:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4368] = 20 accepted 1
  135:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  136:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  137:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  138:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  139:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  140:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4120  
  141:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  142:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  143:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  144:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  145:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=3  
  146:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  147:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  148:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  149:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  150:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  151:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  152:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  153:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  154:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  155:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  156:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  157:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  158:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  159:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  160:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=30  
  161:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  162:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  163:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  164:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4120] = 30 accepted 1
  165:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  166:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  167:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  168:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  169:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4120] accepted 1
  170:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  171:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  172:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  173:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  174:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=30  
  175:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  176:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  177:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  178:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4376] = 30 accepted 1
  179:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  180:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  181:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  182:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  183:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  184:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4128  
  185:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  186:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  187:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  188:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  189:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=4  
  190:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  191:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  192:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  193:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  194:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  195:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  196:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  197:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  198:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  199:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  200:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  201:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  202:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  203:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  204:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=40  
  205:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  206:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  207:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  208:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4128] = 40 accepted 1
  209:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  210:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  211:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  212:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  213:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4128] accepted 1
  214:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  215:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  216:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  217:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  218:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=40  
  219:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  220:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  221:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  222:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4384] = 40 accepted 1
  223:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  224:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  225:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  226:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  227:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  228:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4136  
  229:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  230:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  231:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  232:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  233:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=5  
  234:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  235:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  236:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  237:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  238:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  239:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  240:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  241:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  242:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  243:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  244:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  245:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  246:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  247:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  248:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=50  
  249:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  250:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  251:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  252:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4136] = 50 accepted 1
  253:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  254:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  255:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  256:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  257:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4136] accepted 1
  258:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  259:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  260:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  261:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  262:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=50  
  263:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  264:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  265:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  266:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4392] = 50 accepted 1
  267:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  268:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  269:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  270:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  271:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  272:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4144  
  273:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  274:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  275:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  276:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  277:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=6  
  278:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  279:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  280:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  281:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  282:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  283:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  284:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  285:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  286:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  287:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  288:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  289:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  290:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  291:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  292:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=60  
  293:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  294:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  295:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  296:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4144] = 60 accepted 1
  297:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  298:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  299:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  300:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  301:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4144] accepted 1
  302:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  303:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  304:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  305:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  306:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=60  
  307:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  308:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  309:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  310:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4400] = 60 accepted 1
  311:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  312:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  313:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  314:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  315:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  316:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4152  
  317:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  318:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  319:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  320:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  321:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=7  
  322:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  323:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  324:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  325:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  326:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  327:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  328:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  329:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  330:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  331:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  332:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  333:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  334:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  335:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  336:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=70  
  337:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  338:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  339:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  340:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4152] = 70 accepted 1
  341:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  342:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  343:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  344:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  345:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4152] accepted 1
  346:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  347:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  348:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  349:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  350:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=70  
  351:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  352:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  353:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  354:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4408] = 70 accepted 1
  355:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  356:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  357:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  358:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  359:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  360:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4160  
  361:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  362:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  363:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  364:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  365:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=8  
  366:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  367:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  368:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  369:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  370:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  371:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  372:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  373:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  374:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  375:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  376:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  377:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  378:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  379:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  380:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=80  
  381:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  382:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  383:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  384:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4160] = 80 accepted 1
  385:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  386:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  387:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  388:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  389:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4160] accepted 1
  390:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  391:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  392:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  393:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  394:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=80  
  395:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  396:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  397:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  398:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4416] = 80 accepted 1
  399:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  400:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  401:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  402:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  403:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  404:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4168  
  405:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  406:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  407:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  408:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  409:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=9  
  410:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  411:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  412:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  413:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  414:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  415:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  416:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  417:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  418:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  419:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  420:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  421:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  422:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  423:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  424:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=90  
  425:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  426:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  427:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  428:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4168] = 90 accepted 1
  429:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  430:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  431:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  432:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  433:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4168] accepted 1
  434:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  435:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  436:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  437:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  438:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=90  
  439:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  440:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  441:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  442:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4424] = 90 accepted 1
  443:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  444:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  445:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  446:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  447:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  448:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4176  
  449:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  450:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  451:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  452:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  453:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=10  
  454:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  455:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  456:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  457:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  458:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  459:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  460:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  461:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  462:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  463:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  464:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  465:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  466:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  467:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  468:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=100  
  469:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  470:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  471:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  472:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4176] = 100 accepted 1
  473:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  474:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  475:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  476:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  477:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4176] accepted 1
  478:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  479:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  480:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  481:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  482:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=100  
  483:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  484:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  485:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  486:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4432] = 100 accepted 1
  487:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  488:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  489:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  490:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  491:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  492:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4184  
  493:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  494:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  495:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  496:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  497:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=11  
  498:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  499:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  500:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  501:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  502:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  503:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  504:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  505:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  506:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  507:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  508:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  509:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  510:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  511:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  512:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=110  
  513:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  514:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  515:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  516:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4184] = 110 accepted 1
  517:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  518:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  519:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  520:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  521:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4184] accepted 1
  522:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  523:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  524:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  525:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  526:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=110  
  527:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  528:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  529:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  530:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4440] = 110 accepted 1
  531:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  532:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  533:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  534:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  535:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  536:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4192  
  537:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  538:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  539:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  540:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  541:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=12  
  542:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  543:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  544:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  545:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  546:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  547:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  548:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  549:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  550:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  551:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  552:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  553:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  554:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  555:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  556:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=120  
  557:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  558:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  559:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  560:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4192] = 120 accepted 1
  561:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  562:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  563:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  564:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  565:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4192] accepted 1
  566:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  567:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  568:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  569:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  570:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=120  
  571:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  572:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  573:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  574:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4448] = 120 accepted 1
  575:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  576:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  577:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  578:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  579:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  580:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4200  
  581:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  582:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  583:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  584:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  585:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=13  
  586:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  587:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  588:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  589:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  590:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  591:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  592:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  593:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  594:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  595:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  596:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  597:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  598:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  599:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  600:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=130  
  601:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  602:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  603:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  604:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4200] = 130 accepted 1
  605:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  606:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  607:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  608:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  609:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4200] accepted 1
  610:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  611:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  612:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  613:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  614:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=130  
  615:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  616:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  617:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  618:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4456] = 130 accepted 1
  619:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  620:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  621:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  622:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  623:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  624:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4208  
  625:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  626:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  627:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  628:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  629:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=14  
  630:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  631:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  632:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  633:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  634:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  635:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  636:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  637:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  638:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  639:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  640:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  641:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  642:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  643:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  644:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=140  
  645:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  646:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  647:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  648:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4208] = 140 accepted 1
  649:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  650:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  651:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  652:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  653:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4208] accepted 1
  654:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  655:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  656:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  657:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  658:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=140  
  659:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  660:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  661:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  662:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4464] = 140 accepted 1
  663:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  664:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  665:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  666:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  667:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  668:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4216  
  669:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  670:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  671:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  672:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  673:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=15  
  674:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  675:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  676:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  677:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  678:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=1  
  679:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  680:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  681:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  682:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  683:   12:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  684:   12:mulq    |  12:-       |  44:-       |  44:-       |  44:-       
  685:   16:-       |  12:mulq    |  12:-       |  44:-       |  44:-       
  686:   16:-       |  16:-       |  12:mulq    |  12:-       |  44:-       
  687:   16:-       |  16:-       |  16:-       |  12:mulq    |  12:-       
  688:   16:-       |  16:-       |  16:-       |  16:-       |  12:mulq    r2=150  
  689:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  690:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  691:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  692:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4216] = 150 accepted 1
  693:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  694:   20:ldq     |  20:-       |  20:-       |  20:-       |  20:-       
  695:   24:-       |  20:ldq     |  20:-       |  20:-       |  20:-       
  696:   24:-       |  24:-       |  20:ldq     |  20:-       |  20:-       
  697:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       BUS_LOAD  MEM[4216] accepted 1
  698:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  699:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  700:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  701:   24:-       |  24:-       |  24:-       |  20:ldq     |  20:-       
  702:   24:-       |  24:-       |  24:-       |  24:-       |  20:ldq     r3=150  
  703:   24:stq     |  24:-       |  24:-       |  24:-       |  24:-       
  704:   28:-       |  24:stq     |  24:-       |  24:-       |  24:-       
  705:   28:-       |  28:-       |  24:stq     |  24:-       |  24:-       
  706:   28:-       |  28:-       |  28:-       |  24:stq     |  24:-       BUS_STORE MEM[4472] = 150 accepted 1
  707:   28:-       |  28:-       |  28:-       |  28:-       |  24:stq     
  708:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
  709:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
  710:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
  711:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
  712:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=4224  
  713:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  714:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  715:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  716:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  717:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r5=16  
  718:   36:cmple   |  36:-       |  36:-       |  36:-       |  36:-       
  719:   40:-       |  36:cmple   |  36:-       |  36:-       |  36:-       
  720:   40:-       |  40:-       |  36:cmple   |  36:-       |  36:-       
  721:   40:-       |  40:-       |  40:-       |  36:cmple   |  36:-       
  722:   40:-       |  40:-       |  40:-       |  40:-       |  36:cmple   r4=0  
  723:   40:bne     |  40:-       |  40:-       |  40:-       |  40:-       
  724:   44:-       |  40:bne     |  40:-       |  40:-       |  40:-       
  725:   44:-       |  44:-       |  40:bne     |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
  726:   44:-       |  44:-       |  44:-       |  40:bne     |  40:-       
  727:   44:-       |  44:-       |  44:-       |  44:-       |  40:bne     
  728:   44:-       |  44:-       |  44:-       |  44:-       |  44:-       
  729:   44:-       |  44:-       |  44:-       |  44:-       |  44:-       
  730:   44:halt    |  44:-       |  44:-       |  44:-       |  44:-       
  731:   48:-       |  44:halt    |  44:-       |  44:-       |  44:-       
  732:   48:-       |  48:-       |  44:halt    |  44:-       |  44:-       
  733:   48:-       |  48:-       |  48:-       |  44:halt    |  44:-       
  734:   48:-       |  48:-       |  48:-       |  48:-       |  44:halt    
