-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition"

-- DATE "08/10/2017 09:13:37"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	de0_nano IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	reset_reset_n : IN std_logic;
	sdram_addr : OUT std_logic_vector(12 DOWNTO 0);
	sdram_ba : OUT std_logic_vector(1 DOWNTO 0);
	sdram_cas_n : OUT std_logic;
	sdram_cke : OUT std_logic;
	sdram_cs_n : OUT std_logic;
	sdram_dq : INOUT std_logic_vector(15 DOWNTO 0);
	sdram_dqm : OUT std_logic_vector(1 DOWNTO 0);
	sdram_ras_n : OUT std_logic;
	sdram_we_n : OUT std_logic
	);
END de0_nano;

-- Design Ports Information
-- sdram_addr[0]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[1]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[2]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[3]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[7]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[8]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[9]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[10]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[11]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[12]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ba[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ba[1]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cas_n	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cke	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cs_n	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dqm[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dqm[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ras_n	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_we_n	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[3]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[8]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[9]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[10]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[11]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[12]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[13]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[14]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[15]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_reset_n	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF de0_nano IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_reset_reset_n : std_logic;
SIGNAL ww_sdram_addr : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_sdram_ba : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sdram_cas_n : std_logic;
SIGNAL ww_sdram_cke : std_logic;
SIGNAL ww_sdram_cs_n : std_logic;
SIGNAL ww_sdram_dqm : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sdram_ras_n : std_logic;
SIGNAL ww_sdram_we_n : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller_001|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset_reset_n~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \clk_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset_reset_n~input_o\ : std_logic;
SIGNAL \reset_reset_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal6~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \sdram_dq[5]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37feeder_combout\ : std_logic;
SIGNAL \sdram_0|i_next.000~0_combout\ : std_logic;
SIGNAL \sdram_0|i_next.000~q\ : std_logic;
SIGNAL \sdram_0|Add0~0_combout\ : std_logic;
SIGNAL \sdram_0|Add0~1\ : std_logic;
SIGNAL \sdram_0|Add0~2_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter~7_combout\ : std_logic;
SIGNAL \sdram_0|Add0~3\ : std_logic;
SIGNAL \sdram_0|Add0~4_combout\ : std_logic;
SIGNAL \sdram_0|Add0~5\ : std_logic;
SIGNAL \sdram_0|Add0~6_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter[3]~12_combout\ : std_logic;
SIGNAL \sdram_0|Add0~7\ : std_logic;
SIGNAL \sdram_0|Add0~8_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter~6_combout\ : std_logic;
SIGNAL \sdram_0|Equal0~2_combout\ : std_logic;
SIGNAL \sdram_0|Add0~9\ : std_logic;
SIGNAL \sdram_0|Add0~10_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter~5_combout\ : std_logic;
SIGNAL \sdram_0|Add0~11\ : std_logic;
SIGNAL \sdram_0|Add0~12_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter~4_combout\ : std_logic;
SIGNAL \sdram_0|Add0~13\ : std_logic;
SIGNAL \sdram_0|Add0~14_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter~3_combout\ : std_logic;
SIGNAL \sdram_0|Add0~15\ : std_logic;
SIGNAL \sdram_0|Add0~16_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter[8]~10_combout\ : std_logic;
SIGNAL \sdram_0|Equal0~1_combout\ : std_logic;
SIGNAL \sdram_0|Add0~17\ : std_logic;
SIGNAL \sdram_0|Add0~18_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter[9]~9_combout\ : std_logic;
SIGNAL \sdram_0|Add0~19\ : std_logic;
SIGNAL \sdram_0|Add0~20_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter~2_combout\ : std_logic;
SIGNAL \sdram_0|Add0~21\ : std_logic;
SIGNAL \sdram_0|Add0~22_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter~1_combout\ : std_logic;
SIGNAL \sdram_0|Add0~23\ : std_logic;
SIGNAL \sdram_0|Add0~24_combout\ : std_logic;
SIGNAL \sdram_0|refresh_counter~0_combout\ : std_logic;
SIGNAL \sdram_0|Equal0~0_combout\ : std_logic;
SIGNAL \sdram_0|Equal0~3_combout\ : std_logic;
SIGNAL \sdram_0|i_count[0]~4_combout\ : std_logic;
SIGNAL \sdram_0|i_count[1]~1_combout\ : std_logic;
SIGNAL \sdram_0|i_count[0]~5_combout\ : std_logic;
SIGNAL \sdram_0|i_count[1]~2_combout\ : std_logic;
SIGNAL \sdram_0|i_count[1]~3_combout\ : std_logic;
SIGNAL \sdram_0|Selector13~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector13~1_combout\ : std_logic;
SIGNAL \sdram_0|i_count[1]~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector7~0_combout\ : std_logic;
SIGNAL \sdram_0|i_state.000~q\ : std_logic;
SIGNAL \sdram_0|Selector16~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector8~0_combout\ : std_logic;
SIGNAL \sdram_0|i_state.001~q\ : std_logic;
SIGNAL \sdram_0|Selector6~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector5~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector4~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector4~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector18~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector16~1_combout\ : std_logic;
SIGNAL \sdram_0|i_next.010~q\ : std_logic;
SIGNAL \sdram_0|Selector9~0_combout\ : std_logic;
SIGNAL \sdram_0|i_state.010~q\ : std_logic;
SIGNAL \sdram_0|Selector10~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector10~1_combout\ : std_logic;
SIGNAL \sdram_0|i_state.011~q\ : std_logic;
SIGNAL \sdram_0|Selector18~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector18~2_combout\ : std_logic;
SIGNAL \sdram_0|i_next.111~q\ : std_logic;
SIGNAL \sdram_0|Selector12~0_combout\ : std_logic;
SIGNAL \sdram_0|i_state.111~q\ : std_logic;
SIGNAL \sdram_0|WideOr6~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector17~0_combout\ : std_logic;
SIGNAL \sdram_0|i_next.101~q\ : std_logic;
SIGNAL \sdram_0|i_state.101~0_combout\ : std_logic;
SIGNAL \sdram_0|i_state.101~q\ : std_logic;
SIGNAL \sdram_0|init_done~0_combout\ : std_logic;
SIGNAL \sdram_0|init_done~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|packet_in_progress~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr[1]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_empty~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|empty~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ : std_logic;
SIGNAL \sdram_dq[4]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~84_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~116_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~68_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~148_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~149_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~36_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~52_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~4_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~150_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~151_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~152_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[7]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~49_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~47_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~40_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~33_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \sdram_0|Selector25~4_combout\ : std_logic;
SIGNAL \sdram_0|active_cs_n~0_combout\ : std_logic;
SIGNAL \sdram_0|active_cs_n~1_combout\ : std_logic;
SIGNAL \sdram_0|active_cs_n~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ : std_logic;
SIGNAL \sdram_dq[1]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~65_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~133_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~113_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~134_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~49_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~1_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~135_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~136_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~137_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_new_inst~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_new_inst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~2_combout\ : std_logic;
SIGNAL \sdram_dq[15]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~111_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~79_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~186_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~127_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~187_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~63_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~31_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~15_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~188_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~189_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~190_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[15]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|always2~0_combout\ : std_logic;
SIGNAL \rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[21]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~7_combout\ : std_logic;
SIGNAL \sdram_dq[13]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~13_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~168_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~61_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~169_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~109_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~77_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~166_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~125_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~167_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~170_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[13]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1~14_combout\ : std_logic;
SIGNAL \sdram_dq[6]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~86_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~118_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~102_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~70_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~191_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~192_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~22_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~6_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~193_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~54_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~38_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~194_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~195_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[6]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \sdram_dq[3]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~83_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~99_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~67_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~143_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~115_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~144_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~19_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~3_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~145_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~51_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~35_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~146_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~147_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \sdram_dq[11]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~43_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~59_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~11_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~27_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~163_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~164_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~91_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~123_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~75_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~161_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~162_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~165_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \sdram_dq[14]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~110_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~78_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~181_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~126_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~94_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~182_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~46_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~62_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~30_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~14_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~183_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~184_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~185_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[14]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[2]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1~15_combout\ : std_logic;
SIGNAL \sdram_dq[10]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~10_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~208_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~58_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~209_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~74_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~206_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~122_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~207_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~210_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_rdctl~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[0]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[0]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[5]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[5]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[5]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|endofpacket_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~45_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~38_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[7]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~22_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|read_0~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[9]~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \jtag_uart_0|t_dav~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~22_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[7]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~q\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[8]~43_combout\ : std_logic;
SIGNAL \sdram_dq[8]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~24_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~8_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~203_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~56_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~204_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~72_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~201_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~120_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~202_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~205_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[8]~45_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[8]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[10]~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[11]~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[11]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[11]~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[15]~24_combout\ : std_logic;
SIGNAL \sdram_dq[12]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~60_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~28_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~12_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~173_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~174_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~108_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~76_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~171_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~124_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~172_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~175_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[12]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[13]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[17]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[17]~60_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[17]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[1]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[18]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[20]~54_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[22]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~63_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[25]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \sdram_dq[2]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~82_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~66_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~98_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~138_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~114_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~139_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~34_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~18_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~2_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~140_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~50_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~141_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~142_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[2]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_mem_byte_en[2]~3_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[18]~56_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[23]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[18]~57_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[18]~58_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[18]~59_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[12]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[31]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~83_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[30]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~84_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[29]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[28]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[28]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~86_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[27]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[26]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~59_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[25]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~60_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[25]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[24]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[21]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~64_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[21]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[17]~9_combout\ : std_logic;
SIGNAL \sdram_dq[7]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~119_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~71_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~196_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~197_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~55_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~23_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~7_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~198_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~199_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~200_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[7]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[7]~38_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[7]~39_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[17]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[15]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[14]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[14]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[13]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[11]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[10]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[9]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[8]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~36\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~38\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~40\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~42\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~44\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~46\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~48\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~50\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~51_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[16]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~52\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~53_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~54\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~55_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~97\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~98_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[21]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[20]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[20]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[10]~66_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[10]~64_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[10]~65_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[10]~67_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[20]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[22]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[24]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[23]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[23]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[12]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[14]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[11]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[3]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[1]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[27]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[28]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[9]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[8]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[29]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_cmp_result~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[19]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~66_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[18]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~56\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~58\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~67_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~65_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~68\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~69_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[18]~37\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[19]~38_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~70\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~71_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[19]~39\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[20]~40_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[20]~41\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[21]~42_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[21]~43\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[22]~44_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~72\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~74\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~76\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~78\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~79_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[22]~45\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[23]~46_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~80\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~82\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~89\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~91\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~93\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~95\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~96_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[31]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[30]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[30]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~94_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[30]~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[25]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[30]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[29]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~85_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~92_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[29]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[29]~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[12]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~45_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[12]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~90_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[28]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[27]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~87_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~88_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[27]~27_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[26]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~81_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[23]~47\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[24]~48_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[26]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[26]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[26]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[24]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~61_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~77_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[24]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[23]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~62_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~75_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[23]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[23]~45_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[23]~46_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[7]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[23]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[22]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~73_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[22]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[22]~48_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[22]~47_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[22]~49_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[6]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[22]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[16]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[21]~50_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[21]~51_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[21]~52_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[5]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[21]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[21]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[20]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[20]~53_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[20]~55_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[4]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[20]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[20]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[19]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[19]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[19]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[19]~57_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[19]~56_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[19]~58_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[3]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[19]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[11]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~41_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~43_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[11]~15_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[8]~43_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[8]~44_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[8]~46_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[18]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~57_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[18]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[18]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[18]~59_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[18]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[2]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[18]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \sdram_dq[9]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~121_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~73_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~105_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~211_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~212_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~9_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~25_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~213_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~57_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~214_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~215_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[17]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[17]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[16]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[16]~10_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[16]~20_combout\ : std_logic;
SIGNAL \sdram_dq[0]~input_o\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~0_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~130_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~32_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~48_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~131_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~64_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~96_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~128_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~112_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~80_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~129_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~132_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[16]~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[16]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[16]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[15]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[15]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[15]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[14]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[14]~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[14]~61_combout\ : std_logic;
SIGNAL \jtag_uart_0|always2~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[14]~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[14]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[6]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[10]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[10]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[10]~16_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[13]~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[13]~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[13]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[5]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[12]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[12]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[12]~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[12]~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[4]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[15]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[15]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[15]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[7]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[3]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[11]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~83_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[10]~37_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[10]~36_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[10]~38_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[2]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[9]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[9]~39_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[9]~40_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[9]~70_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[9]~41_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[1]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[9]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~39_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[9]~17_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[8]~42_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[8]~44_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[18]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~50_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[7]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[3]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~2_cout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~4\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~7\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~26\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~28\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~30\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~32\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~34\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~30_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[6]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~51_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[6]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[7]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[7]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[7]~19_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[5]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~52_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[5]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[4]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~39_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~53_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[4]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[31]~89_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[31]~90_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[6]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~42_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[3]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~43_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~54_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[3]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[30]~72_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[30]~73_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[31]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[1]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[2]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~46_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~47_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~55_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[2]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[4]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[4]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[4]~22_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~49_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[26]~80_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[26]~81_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[29]~74_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[29]~75_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[0]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_mem_byte_en[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[28]~76_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[28]~77_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[8]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~37_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[8]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~57_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[14]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[14]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[14]~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[9]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[6]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[6]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[6]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[27]~78_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[27]~79_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[5]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[25]~82_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[25]~83_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[24]~84_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[24]~85_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[21]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[21]~40_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[21]~41_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[21]~42_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[4]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[9]~68_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[9]~69_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[9]~71_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[3]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[3]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[20]~50_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[20]~51_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[20]~52_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[19]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[19]~53_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[19]~54_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[19]~55_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[2]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[23]~86_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[23]~87_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[23]~88_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[1]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[1]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[22]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[22]~47_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[22]~48_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[22]~49_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[6]~36_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[6]~37_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[2]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[2]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[2]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[13]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[13]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[13]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_wrctl~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_wrctl_status~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_eret~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~48_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[17]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[17]~60_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[17]~61_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[17]~62_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[17]~63_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[13]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~47_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~49_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[15]~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[15]~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[15]~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[13]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[13]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal3~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal3~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal3~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src3_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \jtag_uart_0|always2~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[3]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[3]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[3]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_read~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[1]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[1]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[14]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~43_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~36_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][48]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~42_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~35_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[16]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[16]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[16]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[25]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[25]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[11]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[11]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[11]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[30]~4_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[29]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~q\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[29]~5_combout\ : std_logic;
SIGNAL \sdram_0|Selector25~5_combout\ : std_logic;
SIGNAL \sdram_0|Selector32~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector27~1_combout\ : std_logic;
SIGNAL \sdram_0|m_next~17_combout\ : std_logic;
SIGNAL \sdram_0|m_next~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_valid~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_valid~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|m0_write~1_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\ : std_logic;
SIGNAL \sdram_0|active_rnw~q\ : std_logic;
SIGNAL \sdram_0|Selector34~0_combout\ : std_logic;
SIGNAL \sdram_0|m_next~19_combout\ : std_logic;
SIGNAL \sdram_0|Selector35~4_combout\ : std_logic;
SIGNAL \sdram_0|Selector35~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector34~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector34~2_combout\ : std_logic;
SIGNAL \sdram_0|m_next.000001000~q\ : std_logic;
SIGNAL \sdram_0|Selector27~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector27~5_combout\ : std_logic;
SIGNAL \sdram_0|Selector27~3_combout\ : std_logic;
SIGNAL \sdram_0|Selector27~4_combout\ : std_logic;
SIGNAL \sdram_0|Selector27~6_combout\ : std_logic;
SIGNAL \sdram_0|m_state.000001000~q\ : std_logic;
SIGNAL \sdram_0|Selector26~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector26~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector26~2_combout\ : std_logic;
SIGNAL \sdram_0|m_state.000000100~q\ : std_logic;
SIGNAL \sdram_0|Selector31~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector27~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector35~3_combout\ : std_logic;
SIGNAL \sdram_0|m_next.000010000~q\ : std_logic;
SIGNAL \sdram_0|Selector28~0_combout\ : std_logic;
SIGNAL \sdram_0|m_state.000010000~q\ : std_logic;
SIGNAL \sdram_0|WideOr9~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector32~1_combout\ : std_logic;
SIGNAL \sdram_0|m_state.100000000~q\ : std_logic;
SIGNAL \sdram_0|active_rnw~4_combout\ : std_logic;
SIGNAL \sdram_0|Selector29~0_combout\ : std_logic;
SIGNAL \sdram_0|active_rnw~2_combout\ : std_logic;
SIGNAL \sdram_0|active_rnw~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[31]~3_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[30]~4_combout\ : std_logic;
SIGNAL \sdram_0|pending~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[33]~5_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[32]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[32]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[32]~6_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[31]~7_combout\ : std_logic;
SIGNAL \sdram_0|pending~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[42]~1_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[29]~2_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[28]~3_combout\ : std_logic;
SIGNAL \sdram_0|pending~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[28]~0_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0_combout\ : std_logic;
SIGNAL \sdram_0|pending~0_combout\ : std_logic;
SIGNAL \sdram_0|pending~4_combout\ : std_logic;
SIGNAL \sdram_0|pending~combout\ : std_logic;
SIGNAL \sdram_0|Selector41~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector41~1_combout\ : std_logic;
SIGNAL \sdram_0|f_pop~q\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[37]~9_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[36]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[36]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[36]~10_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[35]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[35]~11_combout\ : std_logic;
SIGNAL \sdram_0|pending~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[35]~7_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[34]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[34]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[34]~8_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[33]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[33]~9_combout\ : std_logic;
SIGNAL \sdram_0|pending~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[41]~13_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[40]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[40]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[40]~14_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[39]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[39]~15_combout\ : std_logic;
SIGNAL \sdram_0|pending~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[38]~12_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[37]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[37]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[39]~11_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[38]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[38]~12_combout\ : std_logic;
SIGNAL \sdram_0|pending~7_combout\ : std_logic;
SIGNAL \sdram_0|pending~9_combout\ : std_logic;
SIGNAL \sdram_0|pending~10_combout\ : std_logic;
SIGNAL \sdram_0|f_select~combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[0]~1_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~48_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~41_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~1\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[4]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[4]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[4]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_iw[9]~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_write~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_valid~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][81]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~46_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~39_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][54]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][54]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][54]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][54]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][54]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[2]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[2]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[1]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_mem_byte_en[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|last_cycle~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~0_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[1]~0_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector38~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector29~1_combout\ : std_logic;
SIGNAL \sdram_0|m_state.000100000~q\ : std_logic;
SIGNAL \sdram_0|m_state~22_combout\ : std_logic;
SIGNAL \sdram_0|Selector30~0_combout\ : std_logic;
SIGNAL \sdram_0|m_state.001000000~q\ : std_logic;
SIGNAL \sdram_0|Selector38~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector38~2_combout\ : std_logic;
SIGNAL \sdram_0|m_addr[7]~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector39~3_combout\ : std_logic;
SIGNAL \sdram_0|Selector39~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector39~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector39~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector39~4_combout\ : std_logic;
SIGNAL \sdram_0|Selector38~3_combout\ : std_logic;
SIGNAL \sdram_0|Selector38~4_combout\ : std_logic;
SIGNAL \sdram_0|Selector38~5_combout\ : std_logic;
SIGNAL \sdram_0|Selector36~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector36~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector36~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector36~3_combout\ : std_logic;
SIGNAL \sdram_0|m_next.010000000~q\ : std_logic;
SIGNAL \sdram_0|Selector31~1_combout\ : std_logic;
SIGNAL \sdram_0|m_state.010000000~q\ : std_logic;
SIGNAL \sdram_0|Selector23~0_combout\ : std_logic;
SIGNAL \sdram_0|ack_refresh_request~q\ : std_logic;
SIGNAL \sdram_0|refresh_request~0_combout\ : std_logic;
SIGNAL \sdram_0|refresh_request~q\ : std_logic;
SIGNAL \sdram_0|Selector33~3_combout\ : std_logic;
SIGNAL \sdram_0|Selector33~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector33~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector33~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector33~4_combout\ : std_logic;
SIGNAL \sdram_0|m_next.000000001~q\ : std_logic;
SIGNAL \sdram_0|Selector24~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector24~1_combout\ : std_logic;
SIGNAL \sdram_0|m_state.000000001~q\ : std_logic;
SIGNAL \sdram_0|Selector25~6_combout\ : std_logic;
SIGNAL \sdram_0|m_state.000000010~q\ : std_logic;
SIGNAL \sdram_0|WideOr8~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector1~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector20~0_combout\ : std_logic;
SIGNAL \sdram_0|m_cmd[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector3~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector22~0_combout\ : std_logic;
SIGNAL \sdram_0|always5~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector22~1_combout\ : std_logic;
SIGNAL \sdram_0|m_cmd[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector2~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector21~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector21~1_combout\ : std_logic;
SIGNAL \sdram_0|m_cmd[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Equal4~0_combout\ : std_logic;
SIGNAL \sdram_0|rd_valid[2]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|za_valid~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|full~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~53_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~21_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~5_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~178_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~179_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~69_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~176_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~117_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~177_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~180_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[5]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[5]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[5]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tdo~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \rst_controller_001|merged_reset~0_combout\ : std_logic;
SIGNAL \rst_controller_001|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src3_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][83]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~44_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~37_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][83]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][83]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][83]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][83]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][83]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[12]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[12]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[12]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal2~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_valid~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_valid~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_valid~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_valid~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_ld_stall~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_ld_stall~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_ld_stall~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src3_valid~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|WideOr0~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_write_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_write_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_done~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_valid_from_R~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_valid_from_R~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_valid~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|i_read~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[0]~24_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[0]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[0]~27_combout\ : std_logic;
SIGNAL \sdram_0|m_data[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector115~0_combout\ : std_logic;
SIGNAL \sdram_0|m_data[14]~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector115~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[1]~25_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[1]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[1]~28_combout\ : std_logic;
SIGNAL \sdram_0|m_data[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector114~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector114~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_1_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[2]~26_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[2]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[2]~29_combout\ : std_logic;
SIGNAL \sdram_0|m_data[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector113~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector113~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_2_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[3]~27_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[3]~30_combout\ : std_logic;
SIGNAL \sdram_0|m_data[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector112~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector112~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_3_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[4]~28_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[4]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[4]~31_combout\ : std_logic;
SIGNAL \sdram_0|m_data[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector111~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector111~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_4_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[5]~29_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[5]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[5]~32_combout\ : std_logic;
SIGNAL \sdram_0|m_data[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector110~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector110~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_5_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[6]~30_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[6]~33_combout\ : std_logic;
SIGNAL \sdram_0|m_data[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector109~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector109~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_6_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[7]~31_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[7]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[7]~34_combout\ : std_logic;
SIGNAL \sdram_0|m_data[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector108~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector108~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_7_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[8]~32_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[8]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[8]~35_combout\ : std_logic;
SIGNAL \sdram_0|m_data[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector107~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector107~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_8_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[9]~33_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[9]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[9]~36_combout\ : std_logic;
SIGNAL \sdram_0|m_data[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector106~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector106~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_9_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[10]~34_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[10]~37_combout\ : std_logic;
SIGNAL \sdram_0|m_data[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector105~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector105~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_10_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[11]~35_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[11]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[11]~38_combout\ : std_logic;
SIGNAL \sdram_0|m_data[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector104~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector104~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_11_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[12]~36_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[12]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[12]~39_combout\ : std_logic;
SIGNAL \sdram_0|m_data[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector103~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector103~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_12_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[13]~37_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[13]~40_combout\ : std_logic;
SIGNAL \sdram_0|m_data[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector102~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector102~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_13_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[14]~38_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[14]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[14]~41_combout\ : std_logic;
SIGNAL \sdram_0|m_data[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector101~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector101~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_14_q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[15]~39_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[15]~42_combout\ : std_logic;
SIGNAL \sdram_0|m_data[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|Selector100~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector100~1_combout\ : std_logic;
SIGNAL \sdram_0|oe~_Duplicate_15_q\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[19]~15_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[18]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[18]~16_combout\ : std_logic;
SIGNAL \sdram_0|m_addr[7]~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector97~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector97~1_combout\ : std_logic;
SIGNAL \sdram_0|m_addr[7]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[20]~16_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[19]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[19]~17_combout\ : std_logic;
SIGNAL \sdram_0|Selector96~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector96~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[21]~17_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[20]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[20]~18_combout\ : std_logic;
SIGNAL \sdram_0|Selector95~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector95~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[22]~18_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[21]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[21]~19_combout\ : std_logic;
SIGNAL \sdram_0|Selector94~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector94~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[23]~19_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[22]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[22]~20_combout\ : std_logic;
SIGNAL \sdram_0|Selector93~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector93~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[24]~20_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[23]~21_combout\ : std_logic;
SIGNAL \sdram_0|Selector92~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector92~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[25]~21_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[24]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[24]~22_combout\ : std_logic;
SIGNAL \sdram_0|Selector91~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector91~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector90~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[26]~22_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[25]~23_combout\ : std_logic;
SIGNAL \sdram_0|Selector90~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[27]~23_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[26]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[26]~24_combout\ : std_logic;
SIGNAL \sdram_0|Selector89~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector89~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector88~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector88~3_combout\ : std_logic;
SIGNAL \sdram_0|Selector87~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector87~3_combout\ : std_logic;
SIGNAL \sdram_0|Selector86~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector86~3_combout\ : std_logic;
SIGNAL \sdram_0|Selector85~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector85~3_combout\ : std_logic;
SIGNAL \sdram_0|Selector99~0_combout\ : std_logic;
SIGNAL \sdram_0|WideOr16~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector98~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector19~1_combout\ : std_logic;
SIGNAL \sdram_0|Selector0~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector19~0_combout\ : std_logic;
SIGNAL \sdram_0|Selector19~2_combout\ : std_logic;
SIGNAL \sdram_0|Selector19~3_combout\ : std_logic;
SIGNAL \sdram_0|comb~0_combout\ : std_logic;
SIGNAL \sdram_0|comb~1_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[16]~25_combout\ : std_logic;
SIGNAL \sdram_0|Selector117~0_combout\ : std_logic;
SIGNAL \sdram_0|comb~2_combout\ : std_logic;
SIGNAL \sdram_0|comb~3_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[17]~feeder_combout\ : std_logic;
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[17]~26_combout\ : std_logic;
SIGNAL \sdram_0|Selector116~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \sdram_0|m_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sdram_0|m_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_003|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sdram_0|m_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\ : std_logic_vector(42 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sdram_0|active_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sdram_0|m_bank\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sdram_0|m_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sdram_0|active_addr\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\ : std_logic_vector(42 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sdram_0|i_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \sdram_0|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sdram_0|active_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sdram_0|i_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|F_pc\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_003|src_data\ : std_logic_vector(100 DOWNTO 0);
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sdram_0|refresh_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sdram_0|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(100 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_003|src_payload\ : std_logic_vector(106 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(100 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sdram_0|za_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sdram_0|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sdram_0|m_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_14_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_13_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_12_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_11_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_10_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_9_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_8_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_7_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_6_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_5_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_4_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_3_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_2_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_1_q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~q\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \sdram_0|ALT_INV_m_state.000010000~q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_m_state.000000010~q\ : std_logic;
SIGNAL \sdram_0|ALT_INV_oe~_Duplicate_15_q\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \nios2_gen2_0|cpu|ALT_INV_D_iw\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|ALT_INV_use_reg~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \sdram_0|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \sdram_0|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \sdram_0|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \sdram_0|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \sdram_0|ALT_INV_always5~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
ww_reset_reset_n <= reset_reset_n;
sdram_addr <= ww_sdram_addr;
sdram_ba <= ww_sdram_ba;
sdram_cas_n <= ww_sdram_cas_n;
sdram_cke <= ww_sdram_cke;
sdram_cs_n <= ww_sdram_cs_n;
sdram_dqm <= ww_sdram_dqm;
sdram_ras_n <= ww_sdram_ras_n;
sdram_we_n <= ww_sdram_we_n;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~30_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~16_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~5_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~19_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~20_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~8_combout\ & gnd & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~14_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~13_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\
& \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\
& \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\
);

\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~0_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~1_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~2_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~3_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[30]~31_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[29]~33_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[26]~21_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[25]~22_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[23]~24_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[22]~25_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[21]~26_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[20]~27_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[19]~28_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[18]~4_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[17]~5_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[16]~6_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[7]~15_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[6]~16_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[5]~17_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[4]~18_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[3]~19_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[2]~20_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_gen2_0|cpu|R_dst_regnum\(4) & \nios2_gen2_0|cpu|R_dst_regnum\(3) & \nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\nios2_gen2_0|cpu|R_dst_regnum\(1) & \nios2_gen2_0|cpu|R_dst_regnum\(0));

\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_gen2_0|cpu|D_iw\(26) & \nios2_gen2_0|cpu|D_iw\(25) & \nios2_gen2_0|cpu|D_iw\(24) & \nios2_gen2_0|cpu|D_iw\(23) & 
\nios2_gen2_0|cpu|D_iw\(22));

\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[30]~31_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[29]~33_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[26]~21_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[25]~22_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[23]~24_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[22]~25_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[21]~26_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[20]~27_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[19]~28_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[18]~4_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[17]~5_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[16]~6_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[7]~15_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[6]~16_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[5]~17_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[4]~18_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[3]~19_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[2]~20_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_gen2_0|cpu|R_dst_regnum\(4) & \nios2_gen2_0|cpu|R_dst_regnum\(3) & \nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\nios2_gen2_0|cpu|R_dst_regnum\(1) & \nios2_gen2_0|cpu|R_dst_regnum\(0));

\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_gen2_0|cpu|D_iw\(31) & \nios2_gen2_0|cpu|D_iw\(30) & \nios2_gen2_0|cpu|D_iw\(29) & \nios2_gen2_0|cpu|D_iw\(28) & 
\nios2_gen2_0|cpu|D_iw\(27));

\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~6_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~7_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~9_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~10_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~11_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~12_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~13_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~14_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~15_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~16_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~18_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~19_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~20_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~21_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~23_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~25_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~26_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~27_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~28_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & 
\mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & 
\mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~30_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & \nios2_gen2_0|cpu|d_writedata\(7) & \nios2_gen2_0|cpu|d_writedata\(6) & \nios2_gen2_0|cpu|d_writedata\(5) & \nios2_gen2_0|cpu|d_writedata\(4) & \nios2_gen2_0|cpu|d_writedata\(3) & 
\nios2_gen2_0|cpu|d_writedata\(2) & \nios2_gen2_0|cpu|d_writedata\(1) & \nios2_gen2_0|cpu|d_writedata\(0));

\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~31_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & 
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & 
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~24_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~25_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~26_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~27_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~28_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~29_combout\ & gnd & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15_combout\);

\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\
& \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\
& \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\
);

\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ & 
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\);

\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\rst_controller_001|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller_001|merged_reset~0_combout\);

\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\reset_reset_n~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset_reset_n~input_o\);

\clk_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_clk~input_o\);
\sdram_0|ALT_INV_oe~_Duplicate_14_q\ <= NOT \sdram_0|oe~_Duplicate_14_q\;
\sdram_0|ALT_INV_oe~_Duplicate_13_q\ <= NOT \sdram_0|oe~_Duplicate_13_q\;
\sdram_0|ALT_INV_oe~_Duplicate_12_q\ <= NOT \sdram_0|oe~_Duplicate_12_q\;
\sdram_0|ALT_INV_oe~_Duplicate_11_q\ <= NOT \sdram_0|oe~_Duplicate_11_q\;
\sdram_0|ALT_INV_oe~_Duplicate_10_q\ <= NOT \sdram_0|oe~_Duplicate_10_q\;
\sdram_0|ALT_INV_oe~_Duplicate_9_q\ <= NOT \sdram_0|oe~_Duplicate_9_q\;
\sdram_0|ALT_INV_oe~_Duplicate_8_q\ <= NOT \sdram_0|oe~_Duplicate_8_q\;
\sdram_0|ALT_INV_oe~_Duplicate_7_q\ <= NOT \sdram_0|oe~_Duplicate_7_q\;
\sdram_0|ALT_INV_oe~_Duplicate_6_q\ <= NOT \sdram_0|oe~_Duplicate_6_q\;
\sdram_0|ALT_INV_oe~_Duplicate_5_q\ <= NOT \sdram_0|oe~_Duplicate_5_q\;
\sdram_0|ALT_INV_oe~_Duplicate_4_q\ <= NOT \sdram_0|oe~_Duplicate_4_q\;
\sdram_0|ALT_INV_oe~_Duplicate_3_q\ <= NOT \sdram_0|oe~_Duplicate_3_q\;
\sdram_0|ALT_INV_oe~_Duplicate_2_q\ <= NOT \sdram_0|oe~_Duplicate_2_q\;
\sdram_0|ALT_INV_oe~_Duplicate_1_q\ <= NOT \sdram_0|oe~_Duplicate_1_q\;
\sdram_0|ALT_INV_oe~q\ <= NOT \sdram_0|oe~q\;
\rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \rst_controller_001|merged_reset~0clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \rst_controller|r_sync_rst~clkctrl_outclk\;
\sdram_0|ALT_INV_m_state.000010000~q\ <= NOT \sdram_0|m_state.000010000~q\;
\sdram_0|ALT_INV_m_state.000000010~q\ <= NOT \sdram_0|m_state.000000010~q\;
\sdram_0|ALT_INV_oe~_Duplicate_15_q\ <= NOT \sdram_0|oe~_Duplicate_15_q\;
\rst_controller|ALT_INV_r_early_rst~q\ <= NOT \rst_controller|r_early_rst~q\;
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8);
\nios2_gen2_0|cpu|ALT_INV_D_iw\(2) <= NOT \nios2_gen2_0|cpu|D_iw\(2);
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|ALT_INV_use_reg~q\ <= NOT \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\;
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;
\sdram_0|ALT_INV_Selector22~1_combout\ <= NOT \sdram_0|Selector22~1_combout\;
\sdram_0|ALT_INV_Selector20~0_combout\ <= NOT \sdram_0|Selector20~0_combout\;
\sdram_0|ALT_INV_Selector19~3_combout\ <= NOT \sdram_0|Selector19~3_combout\;
\sdram_0|ALT_INV_Selector21~1_combout\ <= NOT \sdram_0|Selector21~1_combout\;
\sdram_0|ALT_INV_always5~0_combout\ <= NOT \sdram_0|always5~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\;

-- Location: IOOBUF_X45_Y0_N23
\sdram_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(0),
	devoe => ww_devoe,
	o => ww_sdram_addr(0));

-- Location: IOOBUF_X43_Y0_N16
\sdram_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(1),
	devoe => ww_devoe,
	o => ww_sdram_addr(1));

-- Location: IOOBUF_X40_Y0_N23
\sdram_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(2),
	devoe => ww_devoe,
	o => ww_sdram_addr(2));

-- Location: IOOBUF_X43_Y0_N23
\sdram_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(3),
	devoe => ww_devoe,
	o => ww_sdram_addr(3));

-- Location: IOOBUF_X43_Y34_N16
\sdram_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(4),
	devoe => ww_devoe,
	o => ww_sdram_addr(4));

-- Location: IOOBUF_X34_Y34_N9
\sdram_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(5),
	devoe => ww_devoe,
	o => ww_sdram_addr(5));

-- Location: IOOBUF_X36_Y0_N23
\sdram_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(6),
	devoe => ww_devoe,
	o => ww_sdram_addr(6));

-- Location: IOOBUF_X36_Y0_N9
\sdram_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(7),
	devoe => ww_devoe,
	o => ww_sdram_addr(7));

-- Location: IOOBUF_X36_Y0_N16
\sdram_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(8),
	devoe => ww_devoe,
	o => ww_sdram_addr(8));

-- Location: IOOBUF_X53_Y9_N9
\sdram_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(9),
	devoe => ww_devoe,
	o => ww_sdram_addr(9));

-- Location: IOOBUF_X53_Y11_N9
\sdram_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(10),
	devoe => ww_devoe,
	o => ww_sdram_addr(10));

-- Location: IOOBUF_X34_Y34_N16
\sdram_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(11),
	devoe => ww_devoe,
	o => ww_sdram_addr(11));

-- Location: IOOBUF_X53_Y9_N16
\sdram_addr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_addr\(12),
	devoe => ww_devoe,
	o => ww_sdram_addr(12));

-- Location: IOOBUF_X51_Y34_N9
\sdram_ba[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_bank\(0),
	devoe => ww_devoe,
	o => ww_sdram_ba(0));

-- Location: IOOBUF_X47_Y34_N23
\sdram_ba[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_bank\(1),
	devoe => ww_devoe,
	o => ww_sdram_ba(1));

-- Location: IOOBUF_X40_Y34_N2
\sdram_cas_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_cmd\(1),
	devoe => ww_devoe,
	o => ww_sdram_cas_n);

-- Location: IOOBUF_X18_Y0_N23
\sdram_cke~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_sdram_cke);

-- Location: IOOBUF_X53_Y24_N23
\sdram_cs_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_cmd\(3),
	devoe => ww_devoe,
	o => ww_sdram_cs_n);

-- Location: IOOBUF_X49_Y34_N2
\sdram_dqm[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_dqm\(0),
	devoe => ww_devoe,
	o => ww_sdram_dqm(0));

-- Location: IOOBUF_X43_Y34_N23
\sdram_dqm[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_dqm\(1),
	devoe => ww_devoe,
	o => ww_sdram_dqm(1));

-- Location: IOOBUF_X53_Y30_N2
\sdram_ras_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_cmd\(2),
	devoe => ww_devoe,
	o => ww_sdram_ras_n);

-- Location: IOOBUF_X53_Y13_N9
\sdram_we_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_cmd\(0),
	devoe => ww_devoe,
	o => ww_sdram_we_n);

-- Location: IOOBUF_X38_Y34_N16
\sdram_dq[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(0),
	oe => \sdram_0|ALT_INV_oe~q\,
	devoe => ww_devoe,
	o => sdram_dq(0));

-- Location: IOOBUF_X45_Y34_N16
\sdram_dq[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(1),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => sdram_dq(1));

-- Location: IOOBUF_X53_Y22_N2
\sdram_dq[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(2),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_2_q\,
	devoe => ww_devoe,
	o => sdram_dq(2));

-- Location: IOOBUF_X38_Y0_N2
\sdram_dq[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(3),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => sdram_dq(3));

-- Location: IOOBUF_X53_Y22_N9
\sdram_dq[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(4),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_4_q\,
	devoe => ww_devoe,
	o => sdram_dq(4));

-- Location: IOOBUF_X53_Y15_N9
\sdram_dq[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(5),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_5_q\,
	devoe => ww_devoe,
	o => sdram_dq(5));

-- Location: IOOBUF_X53_Y20_N16
\sdram_dq[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(6),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_6_q\,
	devoe => ww_devoe,
	o => sdram_dq(6));

-- Location: IOOBUF_X53_Y20_N23
\sdram_dq[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(7),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_7_q\,
	devoe => ww_devoe,
	o => sdram_dq(7));

-- Location: IOOBUF_X53_Y14_N9
\sdram_dq[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(8),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_8_q\,
	devoe => ww_devoe,
	o => sdram_dq(8));

-- Location: IOOBUF_X38_Y34_N2
\sdram_dq[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(9),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_9_q\,
	devoe => ww_devoe,
	o => sdram_dq(9));

-- Location: IOOBUF_X40_Y34_N9
\sdram_dq[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(10),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_10_q\,
	devoe => ww_devoe,
	o => sdram_dq(10));

-- Location: IOOBUF_X45_Y34_N9
\sdram_dq[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(11),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_11_q\,
	devoe => ww_devoe,
	o => sdram_dq(11));

-- Location: IOOBUF_X53_Y21_N23
\sdram_dq[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(12),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_12_q\,
	devoe => ww_devoe,
	o => sdram_dq(12));

-- Location: IOOBUF_X45_Y34_N2
\sdram_dq[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(13),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_13_q\,
	devoe => ww_devoe,
	o => sdram_dq(13));

-- Location: IOOBUF_X53_Y16_N9
\sdram_dq[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(14),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_14_q\,
	devoe => ww_devoe,
	o => sdram_dq(14));

-- Location: IOOBUF_X53_Y14_N2
\sdram_dq[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram_0|m_data\(15),
	oe => \sdram_0|ALT_INV_oe~_Duplicate_15_q\,
	devoe => ww_devoe,
	o => sdram_dq(15));

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X27_Y0_N22
\clk_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: CLKCTRL_G18
\clk_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X23_Y17_N16
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LCCOMB_X24_Y28_N30
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y16_N8
\reset_reset_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_reset_n,
	o => \reset_reset_n~input_o\);

-- Location: CLKCTRL_G2
\reset_reset_n~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_reset_n~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_reset_n~inputclkctrl_outclk\);

-- Location: FF_X24_Y28_N31
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \reset_reset_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X24_Y28_N21
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \reset_reset_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X24_Y28_N2
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X24_Y28_N3
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \reset_reset_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X24_Y28_N14
\rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X24_Y28_N15
\rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X24_Y28_N1
\rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X24_Y28_N26
\rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X24_Y28_N27
\rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: FF_X24_Y28_N19
\rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X24_Y28_N12
\rst_controller|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~1_combout\ = (\rst_controller|r_sync_rst_chain\(3) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst_chain\(3),
	datac => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X24_Y28_N13
\rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X24_Y28_N4
\rst_controller|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~0_combout\ = (\rst_controller|r_sync_rst_chain\(2) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst_chain\(2),
	datac => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X24_Y28_N5
\rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(1));

-- Location: FF_X24_Y28_N25
\rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X24_Y28_N10
\rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X24_Y28_N11
\rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X24_Y28_N8
\rst_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|WideOr0~0_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\rst_controller|r_sync_rst_chain\(1) & \rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst_chain\(1),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \rst_controller|WideOr0~0_combout\);

-- Location: FF_X24_Y28_N9
\rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G14
\rst_controller|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X23_Y17_N17
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X41_Y22_N12
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X29_Y27_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X29_Y27_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X29_Y27_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X29_Y27_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X28_Y27_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X28_Y27_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X29_Y27_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X29_Y27_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\);

-- Location: FF_X29_Y27_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X28_Y27_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X28_Y27_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X28_Y27_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X28_Y27_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X29_Y27_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X29_Y27_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X29_Y27_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X29_Y27_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X28_Y27_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X28_Y27_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X28_Y27_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X28_Y27_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X28_Y27_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X28_Y27_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X27_Y27_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X27_Y27_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X27_Y27_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X27_Y27_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X27_Y27_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X27_Y27_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X29_Y27_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X29_Y27_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X28_Y27_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X28_Y27_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X28_Y27_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X28_Y27_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X29_Y27_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X29_Y27_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X29_Y27_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X29_Y27_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X30_Y27_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1_combout\);

-- Location: LCCOMB_X30_Y27_N8
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X24_Y28_N16
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X30_Y27_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \~GND~combout\,
	datac => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal6~0_combout\);

-- Location: LCCOMB_X27_Y28_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: FF_X27_Y28_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X27_Y28_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X27_Y28_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X27_Y28_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X27_Y28_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: FF_X27_Y28_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X27_Y28_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X27_Y28_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X27_Y28_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X27_Y28_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X27_Y28_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X27_Y28_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X27_Y28_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: FF_X27_Y28_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X27_Y28_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y28_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X27_Y28_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X27_Y28_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y28_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X28_Y28_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X29_Y27_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X29_Y27_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: IOIBUF_X53_Y15_N8
\sdram_dq[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(5),
	o => \sdram_dq[5]~input_o\);

-- Location: FF_X53_Y15_N10
\sdram_0|za_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[5]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(5));

-- Location: LCCOMB_X40_Y20_N14
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37feeder_combout\ = \sdram_0|za_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(5),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37feeder_combout\);

-- Location: LCCOMB_X41_Y23_N12
\sdram_0|i_next.000~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|i_next.000~0_combout\ = (\sdram_0|i_next.000~q\) # ((\sdram_0|i_state.000~q\ & (!\sdram_0|i_state.101~q\ & !\sdram_0|i_state.011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.000~q\,
	datab => \sdram_0|i_state.101~q\,
	datac => \sdram_0|i_next.000~q\,
	datad => \sdram_0|i_state.011~q\,
	combout => \sdram_0|i_next.000~0_combout\);

-- Location: FF_X41_Y23_N13
\sdram_0|i_next.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|i_next.000~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_next.000~q\);

-- Location: LCCOMB_X39_Y21_N2
\sdram_0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~0_combout\ = \sdram_0|refresh_counter\(0) $ (VCC)
-- \sdram_0|Add0~1\ = CARRY(\sdram_0|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(0),
	datad => VCC,
	combout => \sdram_0|Add0~0_combout\,
	cout => \sdram_0|Add0~1\);

-- Location: FF_X39_Y21_N3
\sdram_0|refresh_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Add0~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(0));

-- Location: LCCOMB_X39_Y21_N4
\sdram_0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~2_combout\ = (\sdram_0|refresh_counter\(1) & (\sdram_0|Add0~1\ & VCC)) # (!\sdram_0|refresh_counter\(1) & (!\sdram_0|Add0~1\))
-- \sdram_0|Add0~3\ = CARRY((!\sdram_0|refresh_counter\(1) & !\sdram_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(1),
	datad => VCC,
	cin => \sdram_0|Add0~1\,
	combout => \sdram_0|Add0~2_combout\,
	cout => \sdram_0|Add0~3\);

-- Location: LCCOMB_X40_Y21_N24
\sdram_0|refresh_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter~7_combout\ = (!\sdram_0|Equal0~3_combout\ & \sdram_0|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Equal0~3_combout\,
	datac => \sdram_0|Add0~2_combout\,
	combout => \sdram_0|refresh_counter~7_combout\);

-- Location: FF_X40_Y21_N25
\sdram_0|refresh_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter~7_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(1));

-- Location: LCCOMB_X39_Y21_N6
\sdram_0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~4_combout\ = (\sdram_0|refresh_counter\(2) & ((GND) # (!\sdram_0|Add0~3\))) # (!\sdram_0|refresh_counter\(2) & (\sdram_0|Add0~3\ $ (GND)))
-- \sdram_0|Add0~5\ = CARRY((\sdram_0|refresh_counter\(2)) # (!\sdram_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|refresh_counter\(2),
	datad => VCC,
	cin => \sdram_0|Add0~3\,
	combout => \sdram_0|Add0~4_combout\,
	cout => \sdram_0|Add0~5\);

-- Location: FF_X39_Y21_N7
\sdram_0|refresh_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Add0~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(2));

-- Location: LCCOMB_X39_Y21_N8
\sdram_0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~6_combout\ = (\sdram_0|refresh_counter\(3) & (!\sdram_0|Add0~5\)) # (!\sdram_0|refresh_counter\(3) & (\sdram_0|Add0~5\ & VCC))
-- \sdram_0|Add0~7\ = CARRY((\sdram_0|refresh_counter\(3) & !\sdram_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(3),
	datad => VCC,
	cin => \sdram_0|Add0~5\,
	combout => \sdram_0|Add0~6_combout\,
	cout => \sdram_0|Add0~7\);

-- Location: LCCOMB_X39_Y22_N16
\sdram_0|refresh_counter[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter[3]~12_combout\ = !\sdram_0|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_0|Add0~6_combout\,
	combout => \sdram_0|refresh_counter[3]~12_combout\);

-- Location: FF_X39_Y22_N17
\sdram_0|refresh_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter[3]~12_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(3));

-- Location: LCCOMB_X39_Y21_N10
\sdram_0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~8_combout\ = (\sdram_0|refresh_counter\(4) & ((GND) # (!\sdram_0|Add0~7\))) # (!\sdram_0|refresh_counter\(4) & (\sdram_0|Add0~7\ $ (GND)))
-- \sdram_0|Add0~9\ = CARRY((\sdram_0|refresh_counter\(4)) # (!\sdram_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(4),
	datad => VCC,
	cin => \sdram_0|Add0~7\,
	combout => \sdram_0|Add0~8_combout\,
	cout => \sdram_0|Add0~9\);

-- Location: LCCOMB_X40_Y21_N22
\sdram_0|refresh_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter~6_combout\ = (\sdram_0|Add0~8_combout\ & !\sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Add0~8_combout\,
	datac => \sdram_0|Equal0~3_combout\,
	combout => \sdram_0|refresh_counter~6_combout\);

-- Location: FF_X40_Y21_N23
\sdram_0|refresh_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter~6_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(4));

-- Location: LCCOMB_X39_Y21_N30
\sdram_0|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Equal0~2_combout\ = (!\sdram_0|refresh_counter\(2) & (!\sdram_0|refresh_counter\(4) & (\sdram_0|refresh_counter\(3) & !\sdram_0|refresh_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|refresh_counter\(2),
	datab => \sdram_0|refresh_counter\(4),
	datac => \sdram_0|refresh_counter\(3),
	datad => \sdram_0|refresh_counter\(1),
	combout => \sdram_0|Equal0~2_combout\);

-- Location: LCCOMB_X39_Y21_N12
\sdram_0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~10_combout\ = (\sdram_0|refresh_counter\(5) & (\sdram_0|Add0~9\ & VCC)) # (!\sdram_0|refresh_counter\(5) & (!\sdram_0|Add0~9\))
-- \sdram_0|Add0~11\ = CARRY((!\sdram_0|refresh_counter\(5) & !\sdram_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|refresh_counter\(5),
	datad => VCC,
	cin => \sdram_0|Add0~9\,
	combout => \sdram_0|Add0~10_combout\,
	cout => \sdram_0|Add0~11\);

-- Location: LCCOMB_X40_Y21_N2
\sdram_0|refresh_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter~5_combout\ = (!\sdram_0|Equal0~3_combout\ & \sdram_0|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Equal0~3_combout\,
	datac => \sdram_0|Add0~10_combout\,
	combout => \sdram_0|refresh_counter~5_combout\);

-- Location: FF_X40_Y21_N3
\sdram_0|refresh_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(5));

-- Location: LCCOMB_X39_Y21_N14
\sdram_0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~12_combout\ = (\sdram_0|refresh_counter\(6) & ((GND) # (!\sdram_0|Add0~11\))) # (!\sdram_0|refresh_counter\(6) & (\sdram_0|Add0~11\ $ (GND)))
-- \sdram_0|Add0~13\ = CARRY((\sdram_0|refresh_counter\(6)) # (!\sdram_0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(6),
	datad => VCC,
	cin => \sdram_0|Add0~11\,
	combout => \sdram_0|Add0~12_combout\,
	cout => \sdram_0|Add0~13\);

-- Location: LCCOMB_X40_Y21_N0
\sdram_0|refresh_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter~4_combout\ = (\sdram_0|Add0~12_combout\ & !\sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Add0~12_combout\,
	datac => \sdram_0|Equal0~3_combout\,
	combout => \sdram_0|refresh_counter~4_combout\);

-- Location: FF_X40_Y21_N1
\sdram_0|refresh_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(6));

-- Location: LCCOMB_X39_Y21_N16
\sdram_0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~14_combout\ = (\sdram_0|refresh_counter\(7) & (!\sdram_0|Add0~13\)) # (!\sdram_0|refresh_counter\(7) & (\sdram_0|Add0~13\ & VCC))
-- \sdram_0|Add0~15\ = CARRY((\sdram_0|refresh_counter\(7) & !\sdram_0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(7),
	datad => VCC,
	cin => \sdram_0|Add0~13\,
	combout => \sdram_0|Add0~14_combout\,
	cout => \sdram_0|Add0~15\);

-- Location: LCCOMB_X40_Y21_N14
\sdram_0|refresh_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter~3_combout\ = (\sdram_0|Equal0~3_combout\) # (!\sdram_0|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Equal0~3_combout\,
	datac => \sdram_0|Add0~14_combout\,
	combout => \sdram_0|refresh_counter~3_combout\);

-- Location: FF_X40_Y21_N15
\sdram_0|refresh_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(7));

-- Location: LCCOMB_X39_Y21_N18
\sdram_0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~16_combout\ = (\sdram_0|refresh_counter\(8) & (\sdram_0|Add0~15\ $ (GND))) # (!\sdram_0|refresh_counter\(8) & ((GND) # (!\sdram_0|Add0~15\)))
-- \sdram_0|Add0~17\ = CARRY((!\sdram_0|Add0~15\) # (!\sdram_0|refresh_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(8),
	datad => VCC,
	cin => \sdram_0|Add0~15\,
	combout => \sdram_0|Add0~16_combout\,
	cout => \sdram_0|Add0~17\);

-- Location: LCCOMB_X39_Y21_N28
\sdram_0|refresh_counter[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter[8]~10_combout\ = !\sdram_0|Add0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|Add0~16_combout\,
	combout => \sdram_0|refresh_counter[8]~10_combout\);

-- Location: FF_X39_Y21_N29
\sdram_0|refresh_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter[8]~10_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(8));

-- Location: LCCOMB_X40_Y21_N4
\sdram_0|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Equal0~1_combout\ = (\sdram_0|refresh_counter\(8) & (!\sdram_0|refresh_counter\(6) & (\sdram_0|refresh_counter\(7) & !\sdram_0|refresh_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|refresh_counter\(8),
	datab => \sdram_0|refresh_counter\(6),
	datac => \sdram_0|refresh_counter\(7),
	datad => \sdram_0|refresh_counter\(5),
	combout => \sdram_0|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y21_N20
\sdram_0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~18_combout\ = (\sdram_0|refresh_counter\(9) & (!\sdram_0|Add0~17\)) # (!\sdram_0|refresh_counter\(9) & (\sdram_0|Add0~17\ & VCC))
-- \sdram_0|Add0~19\ = CARRY((\sdram_0|refresh_counter\(9) & !\sdram_0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(9),
	datad => VCC,
	cin => \sdram_0|Add0~17\,
	combout => \sdram_0|Add0~18_combout\,
	cout => \sdram_0|Add0~19\);

-- Location: LCCOMB_X39_Y21_N0
\sdram_0|refresh_counter[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter[9]~9_combout\ = !\sdram_0|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|Add0~18_combout\,
	combout => \sdram_0|refresh_counter[9]~9_combout\);

-- Location: FF_X39_Y21_N1
\sdram_0|refresh_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter[9]~9_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(9));

-- Location: LCCOMB_X39_Y21_N22
\sdram_0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~20_combout\ = (\sdram_0|refresh_counter\(10) & ((GND) # (!\sdram_0|Add0~19\))) # (!\sdram_0|refresh_counter\(10) & (\sdram_0|Add0~19\ $ (GND)))
-- \sdram_0|Add0~21\ = CARRY((\sdram_0|refresh_counter\(10)) # (!\sdram_0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(10),
	datad => VCC,
	cin => \sdram_0|Add0~19\,
	combout => \sdram_0|Add0~20_combout\,
	cout => \sdram_0|Add0~21\);

-- Location: LCCOMB_X40_Y21_N10
\sdram_0|refresh_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter~2_combout\ = (\sdram_0|Add0~20_combout\ & !\sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|Add0~20_combout\,
	datac => \sdram_0|Equal0~3_combout\,
	combout => \sdram_0|refresh_counter~2_combout\);

-- Location: FF_X40_Y21_N11
\sdram_0|refresh_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(10));

-- Location: LCCOMB_X39_Y21_N24
\sdram_0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~22_combout\ = (\sdram_0|refresh_counter\(11) & (\sdram_0|Add0~21\ & VCC)) # (!\sdram_0|refresh_counter\(11) & (!\sdram_0|Add0~21\))
-- \sdram_0|Add0~23\ = CARRY((!\sdram_0|refresh_counter\(11) & !\sdram_0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_counter\(11),
	datad => VCC,
	cin => \sdram_0|Add0~21\,
	combout => \sdram_0|Add0~22_combout\,
	cout => \sdram_0|Add0~23\);

-- Location: LCCOMB_X40_Y21_N16
\sdram_0|refresh_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter~1_combout\ = (\sdram_0|Add0~22_combout\ & !\sdram_0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|Add0~22_combout\,
	datac => \sdram_0|Equal0~3_combout\,
	combout => \sdram_0|refresh_counter~1_combout\);

-- Location: FF_X40_Y21_N17
\sdram_0|refresh_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(11));

-- Location: LCCOMB_X39_Y21_N26
\sdram_0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Add0~24_combout\ = \sdram_0|refresh_counter\(12) $ (!\sdram_0|Add0~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|refresh_counter\(12),
	cin => \sdram_0|Add0~23\,
	combout => \sdram_0|Add0~24_combout\);

-- Location: LCCOMB_X40_Y21_N30
\sdram_0|refresh_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_counter~0_combout\ = (\sdram_0|Equal0~3_combout\) # (!\sdram_0|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Equal0~3_combout\,
	datac => \sdram_0|Add0~24_combout\,
	combout => \sdram_0|refresh_counter~0_combout\);

-- Location: FF_X40_Y21_N31
\sdram_0|refresh_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_counter~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_counter\(12));

-- Location: LCCOMB_X40_Y21_N12
\sdram_0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Equal0~0_combout\ = (\sdram_0|refresh_counter\(12) & (!\sdram_0|refresh_counter\(11) & (\sdram_0|refresh_counter\(9) & !\sdram_0|refresh_counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|refresh_counter\(12),
	datab => \sdram_0|refresh_counter\(11),
	datac => \sdram_0|refresh_counter\(9),
	datad => \sdram_0|refresh_counter\(10),
	combout => \sdram_0|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y21_N26
\sdram_0|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Equal0~3_combout\ = (!\sdram_0|refresh_counter\(0) & (\sdram_0|Equal0~2_combout\ & (\sdram_0|Equal0~1_combout\ & \sdram_0|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|refresh_counter\(0),
	datab => \sdram_0|Equal0~2_combout\,
	datac => \sdram_0|Equal0~1_combout\,
	datad => \sdram_0|Equal0~0_combout\,
	combout => \sdram_0|Equal0~3_combout\);

-- Location: LCCOMB_X43_Y23_N6
\sdram_0|i_count[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|i_count[0]~4_combout\ = (\sdram_0|i_state.011~q\ & ((!\sdram_0|i_count\(0)))) # (!\sdram_0|i_state.011~q\ & (\sdram_0|i_state.010~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.010~q\,
	datab => \sdram_0|i_count\(0),
	datad => \sdram_0|i_state.011~q\,
	combout => \sdram_0|i_count[0]~4_combout\);

-- Location: LCCOMB_X43_Y23_N16
\sdram_0|i_count[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|i_count[1]~1_combout\ = (!\sdram_0|i_state.101~q\ & \sdram_0|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|i_state.101~q\,
	datac => \sdram_0|i_state.000~q\,
	combout => \sdram_0|i_count[1]~1_combout\);

-- Location: LCCOMB_X43_Y23_N20
\sdram_0|i_count[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|i_count[0]~5_combout\ = (\sdram_0|i_count[1]~1_combout\ & ((\sdram_0|i_count[1]~0_combout\ & ((\sdram_0|i_count\(0)))) # (!\sdram_0|i_count[1]~0_combout\ & (\sdram_0|i_count[0]~4_combout\)))) # (!\sdram_0|i_count[1]~1_combout\ & 
-- (((\sdram_0|i_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_count[0]~4_combout\,
	datab => \sdram_0|i_count[1]~1_combout\,
	datac => \sdram_0|i_count\(0),
	datad => \sdram_0|i_count[1]~0_combout\,
	combout => \sdram_0|i_count[0]~5_combout\);

-- Location: FF_X43_Y23_N21
\sdram_0|i_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|i_count[0]~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_count\(0));

-- Location: LCCOMB_X43_Y23_N26
\sdram_0|i_count[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|i_count[1]~2_combout\ = (\sdram_0|i_state.011~q\ & ((\sdram_0|i_count\(1) $ (!\sdram_0|i_count\(0))))) # (!\sdram_0|i_state.011~q\ & (\sdram_0|i_state.010~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.010~q\,
	datab => \sdram_0|i_count\(1),
	datac => \sdram_0|i_count\(0),
	datad => \sdram_0|i_state.011~q\,
	combout => \sdram_0|i_count[1]~2_combout\);

-- Location: LCCOMB_X43_Y23_N2
\sdram_0|i_count[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|i_count[1]~3_combout\ = (\sdram_0|i_count[1]~1_combout\ & ((\sdram_0|i_count[1]~0_combout\ & ((\sdram_0|i_count\(1)))) # (!\sdram_0|i_count[1]~0_combout\ & (\sdram_0|i_count[1]~2_combout\)))) # (!\sdram_0|i_count[1]~1_combout\ & 
-- (((\sdram_0|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_count[1]~2_combout\,
	datab => \sdram_0|i_count[1]~1_combout\,
	datac => \sdram_0|i_count\(1),
	datad => \sdram_0|i_count[1]~0_combout\,
	combout => \sdram_0|i_count[1]~3_combout\);

-- Location: FF_X43_Y23_N3
\sdram_0|i_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|i_count[1]~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_count\(1));

-- Location: LCCOMB_X43_Y23_N22
\sdram_0|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector13~0_combout\ = (\sdram_0|i_state.011~q\ & ((\sdram_0|i_count\(0)) # (\sdram_0|i_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.011~q\,
	datab => \sdram_0|i_count\(0),
	datad => \sdram_0|i_count\(1),
	combout => \sdram_0|Selector13~0_combout\);

-- Location: LCCOMB_X43_Y23_N8
\sdram_0|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector13~1_combout\ = (\sdram_0|i_state.111~q\) # ((\sdram_0|i_count\(2) & ((\sdram_0|Selector13~0_combout\) # (!\sdram_0|i_count[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector13~0_combout\,
	datab => \sdram_0|i_count[1]~1_combout\,
	datac => \sdram_0|i_count\(2),
	datad => \sdram_0|i_state.111~q\,
	combout => \sdram_0|Selector13~1_combout\);

-- Location: FF_X43_Y23_N9
\sdram_0|i_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector13~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_count\(2));

-- Location: LCCOMB_X43_Y23_N4
\sdram_0|i_count[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|i_count[1]~0_combout\ = (!\sdram_0|i_count\(1) & (!\sdram_0|i_count\(2) & \sdram_0|i_state.011~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|i_count\(1),
	datac => \sdram_0|i_count\(2),
	datad => \sdram_0|i_state.011~q\,
	combout => \sdram_0|i_count[1]~0_combout\);

-- Location: LCCOMB_X41_Y23_N6
\sdram_0|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector7~0_combout\ = (\sdram_0|i_next.000~q\ & ((\sdram_0|Equal0~3_combout\) # ((\sdram_0|i_state.000~q\)))) # (!\sdram_0|i_next.000~q\ & (!\sdram_0|i_count[1]~0_combout\ & ((\sdram_0|Equal0~3_combout\) # (\sdram_0|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_next.000~q\,
	datab => \sdram_0|Equal0~3_combout\,
	datac => \sdram_0|i_state.000~q\,
	datad => \sdram_0|i_count[1]~0_combout\,
	combout => \sdram_0|Selector7~0_combout\);

-- Location: FF_X41_Y23_N7
\sdram_0|i_state.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector7~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_state.000~q\);

-- Location: LCCOMB_X43_Y23_N28
\sdram_0|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector16~0_combout\ = (\sdram_0|i_next.010~q\ & ((\sdram_0|i_state.011~q\) # ((\sdram_0|i_state.101~q\) # (!\sdram_0|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.011~q\,
	datab => \sdram_0|i_state.101~q\,
	datac => \sdram_0|i_state.000~q\,
	datad => \sdram_0|i_next.010~q\,
	combout => \sdram_0|Selector16~0_combout\);

-- Location: LCCOMB_X41_Y23_N24
\sdram_0|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector8~0_combout\ = (\sdram_0|Equal0~3_combout\ & !\sdram_0|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_0|Equal0~3_combout\,
	datad => \sdram_0|i_state.000~q\,
	combout => \sdram_0|Selector8~0_combout\);

-- Location: FF_X41_Y23_N25
\sdram_0|i_state.001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector8~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_state.001~q\);

-- Location: LCCOMB_X44_Y23_N24
\sdram_0|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector6~0_combout\ = (\sdram_0|i_refs\(0) & (\sdram_0|i_state.000~q\ & !\sdram_0|i_state.010~q\)) # (!\sdram_0|i_refs\(0) & ((\sdram_0|i_state.010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.000~q\,
	datac => \sdram_0|i_refs\(0),
	datad => \sdram_0|i_state.010~q\,
	combout => \sdram_0|Selector6~0_combout\);

-- Location: FF_X44_Y23_N25
\sdram_0|i_refs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector6~0_combout\,
	ena => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_refs\(0));

-- Location: LCCOMB_X44_Y23_N12
\sdram_0|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector5~0_combout\ = (\sdram_0|i_state.010~q\ & ((\sdram_0|i_refs\(0) $ (\sdram_0|i_refs\(1))))) # (!\sdram_0|i_state.010~q\ & (\sdram_0|i_state.000~q\ & ((\sdram_0|i_refs\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.000~q\,
	datab => \sdram_0|i_refs\(0),
	datac => \sdram_0|i_refs\(1),
	datad => \sdram_0|i_state.010~q\,
	combout => \sdram_0|Selector5~0_combout\);

-- Location: FF_X44_Y23_N13
\sdram_0|i_refs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector5~0_combout\,
	ena => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_refs\(1));

-- Location: LCCOMB_X44_Y23_N0
\sdram_0|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector4~0_combout\ = (\sdram_0|i_state.010~q\ & (\sdram_0|i_refs\(2) $ (((\sdram_0|i_refs\(1) & \sdram_0|i_refs\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_refs\(1),
	datab => \sdram_0|i_refs\(0),
	datac => \sdram_0|i_refs\(2),
	datad => \sdram_0|i_state.010~q\,
	combout => \sdram_0|Selector4~0_combout\);

-- Location: LCCOMB_X44_Y23_N26
\sdram_0|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector4~1_combout\ = (\sdram_0|Selector4~0_combout\) # ((\sdram_0|i_state.000~q\ & (\sdram_0|i_refs\(2) & !\sdram_0|i_state.010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.000~q\,
	datab => \sdram_0|Selector4~0_combout\,
	datac => \sdram_0|i_refs\(2),
	datad => \sdram_0|i_state.010~q\,
	combout => \sdram_0|Selector4~1_combout\);

-- Location: FF_X44_Y23_N27
\sdram_0|i_refs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector4~1_combout\,
	ena => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_refs\(2));

-- Location: LCCOMB_X44_Y23_N22
\sdram_0|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector18~1_combout\ = (!\sdram_0|i_refs\(1) & (!\sdram_0|i_refs\(2) & \sdram_0|i_refs\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_refs\(1),
	datac => \sdram_0|i_refs\(2),
	datad => \sdram_0|i_refs\(0),
	combout => \sdram_0|Selector18~1_combout\);

-- Location: LCCOMB_X43_Y23_N24
\sdram_0|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector16~1_combout\ = (\sdram_0|Selector16~0_combout\) # ((\sdram_0|i_state.001~q\) # ((\sdram_0|i_state.010~q\ & !\sdram_0|Selector18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.010~q\,
	datab => \sdram_0|Selector16~0_combout\,
	datac => \sdram_0|i_state.001~q\,
	datad => \sdram_0|Selector18~1_combout\,
	combout => \sdram_0|Selector16~1_combout\);

-- Location: FF_X43_Y23_N25
\sdram_0|i_next.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector16~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_next.010~q\);

-- Location: LCCOMB_X43_Y23_N12
\sdram_0|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector9~0_combout\ = (\sdram_0|i_state.011~q\ & (\sdram_0|i_next.010~q\ & (!\sdram_0|i_count\(2) & !\sdram_0|i_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.011~q\,
	datab => \sdram_0|i_next.010~q\,
	datac => \sdram_0|i_count\(2),
	datad => \sdram_0|i_count\(1),
	combout => \sdram_0|Selector9~0_combout\);

-- Location: FF_X43_Y23_N13
\sdram_0|i_state.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector9~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_state.010~q\);

-- Location: LCCOMB_X43_Y23_N14
\sdram_0|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector10~0_combout\ = (\sdram_0|i_state.001~q\) # ((\sdram_0|i_state.011~q\ & ((\sdram_0|i_count\(2)) # (\sdram_0|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.011~q\,
	datab => \sdram_0|i_count\(2),
	datac => \sdram_0|i_state.001~q\,
	datad => \sdram_0|i_count\(1),
	combout => \sdram_0|Selector10~0_combout\);

-- Location: LCCOMB_X43_Y23_N10
\sdram_0|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector10~1_combout\ = (\sdram_0|i_state.010~q\) # ((\sdram_0|Selector10~0_combout\) # (\sdram_0|i_state.111~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.010~q\,
	datac => \sdram_0|Selector10~0_combout\,
	datad => \sdram_0|i_state.111~q\,
	combout => \sdram_0|Selector10~1_combout\);

-- Location: FF_X43_Y23_N11
\sdram_0|i_state.011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector10~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_state.011~q\);

-- Location: LCCOMB_X43_Y23_N18
\sdram_0|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector18~0_combout\ = (\sdram_0|i_next.111~q\ & ((\sdram_0|i_state.101~q\) # ((\sdram_0|i_state.011~q\) # (!\sdram_0|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_next.111~q\,
	datab => \sdram_0|i_state.101~q\,
	datac => \sdram_0|i_state.000~q\,
	datad => \sdram_0|i_state.011~q\,
	combout => \sdram_0|Selector18~0_combout\);

-- Location: LCCOMB_X43_Y23_N30
\sdram_0|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector18~2_combout\ = (\sdram_0|Selector18~0_combout\) # ((\sdram_0|i_state.010~q\ & \sdram_0|Selector18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.010~q\,
	datab => \sdram_0|Selector18~0_combout\,
	datad => \sdram_0|Selector18~1_combout\,
	combout => \sdram_0|Selector18~2_combout\);

-- Location: FF_X43_Y23_N31
\sdram_0|i_next.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector18~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_next.111~q\);

-- Location: LCCOMB_X43_Y23_N0
\sdram_0|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector12~0_combout\ = (\sdram_0|i_state.011~q\ & (!\sdram_0|i_count\(2) & (\sdram_0|i_next.111~q\ & !\sdram_0|i_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.011~q\,
	datab => \sdram_0|i_count\(2),
	datac => \sdram_0|i_next.111~q\,
	datad => \sdram_0|i_count\(1),
	combout => \sdram_0|Selector12~0_combout\);

-- Location: FF_X43_Y23_N1
\sdram_0|i_state.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector12~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_state.111~q\);

-- Location: LCCOMB_X41_Y23_N28
\sdram_0|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|WideOr6~0_combout\ = (\sdram_0|i_state.000~q\ & !\sdram_0|i_state.011~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.000~q\,
	datad => \sdram_0|i_state.011~q\,
	combout => \sdram_0|WideOr6~0_combout\);

-- Location: LCCOMB_X41_Y23_N16
\sdram_0|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector17~0_combout\ = (\sdram_0|i_state.111~q\) # ((\sdram_0|i_next.101~q\ & ((\sdram_0|i_state.101~q\) # (!\sdram_0|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.111~q\,
	datab => \sdram_0|i_state.101~q\,
	datac => \sdram_0|i_next.101~q\,
	datad => \sdram_0|WideOr6~0_combout\,
	combout => \sdram_0|Selector17~0_combout\);

-- Location: FF_X41_Y23_N17
\sdram_0|i_next.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector17~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_next.101~q\);

-- Location: LCCOMB_X41_Y23_N0
\sdram_0|i_state.101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|i_state.101~0_combout\ = (\sdram_0|i_state.101~q\) # ((\sdram_0|i_next.101~q\ & \sdram_0|i_count[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|i_next.101~q\,
	datac => \sdram_0|i_state.101~q\,
	datad => \sdram_0|i_count[1]~0_combout\,
	combout => \sdram_0|i_state.101~0_combout\);

-- Location: FF_X41_Y23_N1
\sdram_0|i_state.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|i_state.101~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_state.101~q\);

-- Location: LCCOMB_X41_Y23_N26
\sdram_0|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|init_done~0_combout\ = (\sdram_0|init_done~q\) # (\sdram_0|i_state.101~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_0|init_done~q\,
	datad => \sdram_0|i_state.101~q\,
	combout => \sdram_0|init_done~0_combout\);

-- Location: FF_X41_Y23_N27
\sdram_0|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|init_done~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|init_done~q\);

-- Location: LCCOMB_X31_Y22_N10
\mm_interconnect_0|cmd_mux_003|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_mux_003|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_003|update_grant~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\);

-- Location: FF_X31_Y22_N11
\mm_interconnect_0|cmd_mux_003|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_003|packet_in_progress~q\);

-- Location: LCCOMB_X20_Y25_N26
\nios2_gen2_0|cpu|hbreak_pending_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ = (!\nios2_gen2_0|cpu|hbreak_enabled~q\ & ((\nios2_gen2_0|cpu|hbreak_req~0_combout\) # (\nios2_gen2_0|cpu|hbreak_pending~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datab => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \nios2_gen2_0|cpu|hbreak_pending~q\,
	combout => \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X20_Y25_N27
\nios2_gen2_0|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X21_Y25_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X30_Y27_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~10_combout\);

-- Location: LCCOMB_X30_Y27_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~11_combout\);

-- Location: FF_X30_Y27_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X30_Y27_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X35_Y27_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: LCCOMB_X30_Y27_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X35_Y27_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X34_Y27_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X35_Y27_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout\);

-- Location: LCCOMB_X34_Y27_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout\);

-- Location: LCCOMB_X35_Y27_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout\);

-- Location: FF_X35_Y27_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X35_Y27_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: LCCOMB_X30_Y27_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: FF_X30_Y27_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X31_Y24_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\ = ((!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\);

-- Location: LCCOMB_X38_Y21_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0) $ (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\);

-- Location: FF_X38_Y21_N31
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0));

-- Location: LCCOMB_X38_Y21_N16
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1) $ (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0) & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\);

-- Location: LCCOMB_X38_Y21_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr[1]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr[1]~feeder_combout\);

-- Location: FF_X38_Y21_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr[1]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1));

-- Location: FF_X38_Y21_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(2));

-- Location: LCCOMB_X39_Y23_N24
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr[0]~0_combout\ = !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr[0]~0_combout\);

-- Location: FF_X39_Y23_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr[0]~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0));

-- Location: LCCOMB_X38_Y21_N12
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~0_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1) $ (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~0_combout\);

-- Location: FF_X38_Y21_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1));

-- Location: LCCOMB_X39_Y23_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~1_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) $ (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1) & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~1_combout\);

-- Location: FF_X39_Y23_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2));

-- Location: LCCOMB_X38_Y21_N20
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Equal0~0_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(2) $ (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) $ (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1) & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(2),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X38_Y21_N8
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0) & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1) $ (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0) & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1) $ (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\);

-- Location: LCCOMB_X38_Y21_N0
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\ = (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Equal0~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Equal0~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\);

-- Location: LCCOMB_X38_Y21_N22
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_empty~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|empty~q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|empty~q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|empty~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_empty~0_combout\);

-- Location: FF_X38_Y21_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_empty~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|empty~q\);

-- Location: LCCOMB_X38_Y21_N24
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~1_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|empty~q\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Equal0~0_combout\) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|empty~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Equal0~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~1_combout\);

-- Location: FF_X38_Y21_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\);

-- Location: FF_X36_Y23_N17
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\);

-- Location: LCCOMB_X32_Y24_N16
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1)) # ((!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\ 
-- & !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X31_Y26_N8
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\) # (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X31_Y26_N9
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X36_Y22_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\ & (((!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\);

-- Location: LCCOMB_X38_Y21_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(2) $ (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0) & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(2),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\);

-- Location: IOIBUF_X53_Y22_N8
\sdram_dq[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(4),
	o => \sdram_dq[4]~input_o\);

-- Location: FF_X53_Y22_N10
\sdram_0|za_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[4]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(4));

-- Location: LCCOMB_X39_Y23_N20
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\);

-- Location: FF_X39_Y25_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(4),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~84_q\);

-- Location: LCCOMB_X39_Y23_N26
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\);

-- Location: FF_X38_Y25_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(4),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~116_q\);

-- Location: LCCOMB_X39_Y23_N16
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\);

-- Location: FF_X38_Y25_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(4),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~68_q\);

-- Location: LCCOMB_X38_Y22_N26
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100feeder_combout\ = \sdram_0|za_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(4),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100feeder_combout\);

-- Location: LCCOMB_X39_Y23_N14
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\);

-- Location: FF_X38_Y22_N27
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100_q\);

-- Location: LCCOMB_X38_Y25_N0
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~148_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~68_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~100_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~148_combout\);

-- Location: LCCOMB_X38_Y25_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~149_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~148_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~116_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~148_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~84_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~84_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~116_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~148_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~149_combout\);

-- Location: FF_X39_Y25_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(4),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~36_q\);

-- Location: LCCOMB_X39_Y23_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\);

-- Location: FF_X38_Y24_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(4),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~52_q\);

-- Location: LCCOMB_X39_Y23_N8
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\);

-- Location: FF_X39_Y24_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(4),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~4_q\);

-- Location: LCCOMB_X39_Y24_N0
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20feeder_combout\ = \sdram_0|za_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(4),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20feeder_combout\);

-- Location: LCCOMB_X39_Y23_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\);

-- Location: FF_X39_Y24_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20_q\);

-- Location: LCCOMB_X39_Y24_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~150_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~4_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~4_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~20_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~150_combout\);

-- Location: LCCOMB_X38_Y24_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~151_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~150_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~52_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~150_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~36_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~36_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~52_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~150_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~151_combout\);

-- Location: LCCOMB_X38_Y24_N16
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~152_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~149_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~151_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~149_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~151_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~152_combout\);

-- Location: FF_X38_Y24_N17
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(4));

-- Location: FF_X28_Y22_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(4),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4));

-- Location: LCCOMB_X31_Y24_N14
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~8_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~8_combout\);

-- Location: LCCOMB_X31_Y24_N30
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ $ (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\) # (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11_combout\);

-- Location: FF_X31_Y24_N15
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~8_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X32_Y24_N18
\mm_interconnect_0|sdram_0_s1_agent|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\) # (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\);

-- Location: LCCOMB_X30_Y24_N16
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[7]~2_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6))))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & 
-- !\mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datad => \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[7]~2_combout\);

-- Location: FF_X30_Y24_N17
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[7]~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X31_Y24_N0
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~5_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7)) # ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~5_combout\);

-- Location: FF_X31_Y24_N1
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6));

-- Location: LCCOMB_X31_Y24_N12
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~7_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~7_combout\);

-- Location: FF_X31_Y24_N13
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~7_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5));

-- Location: LCCOMB_X31_Y24_N20
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~9_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~9_combout\);

-- Location: FF_X31_Y24_N21
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~9_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4));

-- Location: LCCOMB_X31_Y24_N6
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~10_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~10_combout\);

-- Location: FF_X31_Y24_N7
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~10_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3));

-- Location: FF_X30_Y24_N23
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~49_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][57]~q\);

-- Location: LCCOMB_X30_Y24_N22
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~49_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][57]~q\) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][57]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~49_combout\);

-- Location: LCCOMB_X30_Y24_N8
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\ = ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\);

-- Location: FF_X30_Y24_N11
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~49_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][57]~q\);

-- Location: LCCOMB_X30_Y25_N6
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~47_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][57]~q\) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][57]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~47_combout\);

-- Location: LCCOMB_X30_Y25_N4
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\ = ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\);

-- Location: FF_X30_Y25_N7
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~47_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][57]~q\);

-- Location: LCCOMB_X30_Y25_N18
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~40_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][57]~q\) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][57]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~40_combout\);

-- Location: LCCOMB_X30_Y25_N28
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\ = ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\);

-- Location: FF_X30_Y25_N19
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~40_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][57]~q\);

-- Location: LCCOMB_X29_Y25_N2
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~33_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][57]~q\) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][57]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~33_combout\);

-- Location: LCCOMB_X30_Y25_N22
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\ = ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\);

-- Location: FF_X29_Y25_N3
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~33_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][57]~q\);

-- Location: LCCOMB_X29_Y25_N22
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~26_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][57]~q\) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][57]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~26_combout\);

-- Location: LCCOMB_X30_Y25_N2
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\ = ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\);

-- Location: FF_X29_Y25_N23
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~26_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][57]~q\);

-- Location: LCCOMB_X31_Y25_N14
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~19_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][57]~q\) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][57]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~19_combout\);

-- Location: LCCOMB_X32_Y24_N14
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\ = ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\);

-- Location: FF_X31_Y25_N15
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~19_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X32_Y24_N20
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~12_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][57]~q\) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][57]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~12_combout\);

-- Location: LCCOMB_X32_Y24_N6
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\ = ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\) # (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X32_Y24_N21
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~12_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X40_Y22_N2
\sdram_0|Selector25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector25~4_combout\ = (!\sdram_0|m_state.000000001~q\ & \sdram_0|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000001~q\,
	datac => \sdram_0|init_done~q\,
	combout => \sdram_0|Selector25~4_combout\);

-- Location: LCCOMB_X40_Y22_N10
\sdram_0|active_cs_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|active_cs_n~0_combout\ = (\sdram_0|active_cs_n~q\ & (((!\sdram_0|Selector25~4_combout\) # (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\)) # 
-- (!\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datab => \sdram_0|active_cs_n~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\,
	datad => \sdram_0|Selector25~4_combout\,
	combout => \sdram_0|active_cs_n~0_combout\);

-- Location: LCCOMB_X40_Y22_N0
\sdram_0|active_cs_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|active_cs_n~1_combout\ = (\sdram_0|active_cs_n~0_combout\) # ((\sdram_0|refresh_request~q\ & (\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \sdram_0|Selector25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_cs_n~0_combout\,
	datab => \sdram_0|refresh_request~q\,
	datac => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \sdram_0|Selector25~4_combout\,
	combout => \sdram_0|active_cs_n~1_combout\);

-- Location: FF_X40_Y22_N1
\sdram_0|active_cs_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|active_cs_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_cs_n~q\);

-- Location: LCCOMB_X28_Y21_N0
\mm_interconnect_0|cmd_mux_003|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ = (!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & !\nios2_gen2_0|cpu|i_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|i_read~q\,
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\);

-- Location: IOIBUF_X45_Y34_N15
\sdram_dq[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(1),
	o => \sdram_dq[1]~input_o\);

-- Location: FF_X45_Y34_N17
\sdram_0|za_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[1]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(1));

-- Location: FF_X38_Y25_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(1),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~65_q\);

-- Location: LCCOMB_X39_Y22_N20
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97feeder_combout\ = \sdram_0|za_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97feeder_combout\);

-- Location: FF_X39_Y22_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97_q\);

-- Location: LCCOMB_X38_Y25_N12
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~133_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~65_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~65_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~97_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~133_combout\);

-- Location: FF_X38_Y25_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(1),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~113_q\);

-- Location: LCCOMB_X39_Y25_N4
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81feeder_combout\ = \sdram_0|za_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81feeder_combout\);

-- Location: FF_X39_Y25_N5
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81_q\);

-- Location: LCCOMB_X38_Y25_N14
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~134_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~133_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~113_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~133_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~133_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~113_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~81_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~134_combout\);

-- Location: LCCOMB_X39_Y25_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33feeder_combout\ = \sdram_0|za_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33feeder_combout\);

-- Location: FF_X39_Y25_N31
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33_q\);

-- Location: FF_X38_Y24_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(1),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~49_q\);

-- Location: FF_X39_Y24_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(1),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~1_q\);

-- Location: LCCOMB_X39_Y24_N12
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17feeder_combout\ = \sdram_0|za_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17feeder_combout\);

-- Location: FF_X39_Y24_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17_q\);

-- Location: LCCOMB_X39_Y24_N22
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~135_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~1_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~17_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~135_combout\);

-- Location: LCCOMB_X38_Y24_N12
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~136_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~135_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~49_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~135_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~33_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~49_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~135_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~136_combout\);

-- Location: LCCOMB_X38_Y24_N26
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~137_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~134_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~134_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~136_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~137_combout\);

-- Location: FF_X38_Y24_N27
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(1));

-- Location: FF_X29_Y20_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(1),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1));

-- Location: LCCOMB_X32_Y24_N2
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout\ = (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: FF_X32_Y24_N3
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCCOMB_X32_Y24_N4
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1)) # ((\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\);

-- Location: LCCOMB_X29_Y20_N0
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~1_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(1)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1),
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~1_combout\);

-- Location: FF_X29_Y20_N1
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(1));

-- Location: LCCOMB_X29_Y20_N20
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(1))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(1),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\);

-- Location: LCCOMB_X21_Y17_N28
\nios2_gen2_0|cpu|E_new_inst~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_new_inst~feeder_combout\ = \nios2_gen2_0|cpu|R_valid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|R_valid~q\,
	combout => \nios2_gen2_0|cpu|E_new_inst~feeder_combout\);

-- Location: FF_X21_Y17_N29
\nios2_gen2_0|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_new_inst~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_new_inst~q\);

-- Location: LCCOMB_X24_Y19_N12
\nios2_gen2_0|cpu|D_ctrl_ld~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ = (!\nios2_gen2_0|cpu|D_iw\(2) & (\nios2_gen2_0|cpu|D_iw\(1) & !\nios2_gen2_0|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw\(2),
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_ld~2_combout\);

-- Location: LCCOMB_X31_Y25_N20
\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ = (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & !\nios2_gen2_0|cpu|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \nios2_gen2_0|cpu|d_read~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X35_Y22_N4
\mm_interconnect_0|sdram_0_s1_agent|cp_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|cp_ready~0_combout\ = (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1) & ((\mm_interconnect_0|sdram_0_s1_agent|WideOr0~1_combout\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~0_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X31_Y22_N30
\mm_interconnect_0|cmd_demux|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~2_combout\ = (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & (!\mm_interconnect_0|sdram_0_s1_agent|cp_ready~0_combout\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0) & 
-- \mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datab => \mm_interconnect_0|sdram_0_s1_agent|cp_ready~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_demux|sink_ready~2_combout\);

-- Location: IOIBUF_X53_Y14_N1
\sdram_dq[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(15),
	o => \sdram_dq[15]~input_o\);

-- Location: FF_X53_Y14_N3
\sdram_0|za_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[15]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(15));

-- Location: LCCOMB_X40_Y20_N20
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95feeder_combout\ = \sdram_0|za_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(15),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95feeder_combout\);

-- Location: FF_X40_Y20_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95_q\);

-- Location: FF_X38_Y20_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(15),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~111_q\);

-- Location: FF_X39_Y20_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(15),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~79_q\);

-- Location: LCCOMB_X39_Y20_N28
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~186_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~111_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~79_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~111_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~79_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~186_combout\);

-- Location: FF_X39_Y20_N31
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(15),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~127_q\);

-- Location: LCCOMB_X39_Y20_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~187_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~186_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~127_q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~186_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95_q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~95_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~186_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~127_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~187_combout\);

-- Location: LCCOMB_X40_Y20_N6
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47feeder_combout\ = \sdram_0|za_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(15),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47feeder_combout\);

-- Location: FF_X40_Y20_N7
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47_q\);

-- Location: FF_X41_Y20_N7
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(15),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~63_q\);

-- Location: FF_X44_Y20_N5
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(15),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~31_q\);

-- Location: FF_X44_Y20_N31
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(15),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~15_q\);

-- Location: LCCOMB_X44_Y20_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~188_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~31_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~15_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~31_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~15_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~188_combout\);

-- Location: LCCOMB_X41_Y20_N6
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~189_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~188_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~63_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~188_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~47_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~63_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~188_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~189_combout\);

-- Location: LCCOMB_X41_Y20_N14
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~190_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~187_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~187_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~189_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~190_combout\);

-- Location: FF_X41_Y20_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(15));

-- Location: FF_X29_Y20_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(15),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15));

-- Location: LCCOMB_X29_Y20_N12
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~10_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(15)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(15),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15),
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~10_combout\);

-- Location: FF_X29_Y20_N13
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~10_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(15));

-- Location: LCCOMB_X29_Y20_N8
\mm_interconnect_0|rsp_mux|src_data[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[15]~15_combout\ = (\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(15) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15))))) # (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(15) & 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(15),
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15),
	combout => \mm_interconnect_0|rsp_mux|src_data[15]~15_combout\);

-- Location: LCCOMB_X28_Y18_N28
\nios2_gen2_0|cpu|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ = (\nios2_gen2_0|cpu|F_pc\(10) & (\nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(10) & (!\nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ = CARRY((\nios2_gen2_0|cpu|F_pc\(10) & !\nios2_gen2_0|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(10),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[9]~19\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X28_Y18_N30
\nios2_gen2_0|cpu|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ = (\nios2_gen2_0|cpu|F_pc\(11) & (!\nios2_gen2_0|cpu|F_pc_plus_one[10]~21\)) # (!\nios2_gen2_0|cpu|F_pc\(11) & ((\nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (!\nios2_gen2_0|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(11),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[10]~21\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[11]~23\);

-- Location: FF_X24_Y28_N17
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X24_Y28_N28
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X24_Y28_N29
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X24_Y28_N6
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X24_Y28_N7
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X24_Y28_N22
\rst_controller|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|always2~0_combout\ = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|always2~0_combout\);

-- Location: FF_X24_Y28_N23
\rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X18_Y19_N0
\nios2_gen2_0|cpu|D_ctrl_mem16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(3) & (\nios2_gen2_0|cpu|D_iw\(0) & ((\nios2_gen2_0|cpu|D_iw\(1)) # (\nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\);

-- Location: LCCOMB_X18_Y19_N2
\nios2_gen2_0|cpu|D_ctrl_mem8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(3) & (\nios2_gen2_0|cpu|D_iw\(0) & ((\nios2_gen2_0|cpu|D_iw\(1)) # (\nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\);

-- Location: LCCOMB_X20_Y16_N0
\nios2_gen2_0|cpu|d_writedata[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[21]~8_combout\ = (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\) # (\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \nios2_gen2_0|cpu|d_writedata[21]~8_combout\);

-- Location: LCCOMB_X18_Y19_N28
\nios2_gen2_0|cpu|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~2_combout\ = (\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & (!\nios2_gen2_0|cpu|D_iw\(2) & !\nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y18_N24
\nios2_gen2_0|cpu|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~7_combout\ = (\nios2_gen2_0|cpu|Equal0~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|Equal0~7_combout\);

-- Location: IOIBUF_X45_Y34_N1
\sdram_dq[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(13),
	o => \sdram_dq[13]~input_o\);

-- Location: FF_X45_Y34_N3
\sdram_0|za_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[13]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(13));

-- Location: LCCOMB_X39_Y25_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45feeder_combout\ = \sdram_0|za_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(13),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45feeder_combout\);

-- Location: FF_X39_Y25_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45_q\);

-- Location: FF_X39_Y24_N27
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(13),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~13_q\);

-- Location: LCCOMB_X39_Y24_N16
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29feeder_combout\ = \sdram_0|za_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(13),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29feeder_combout\);

-- Location: FF_X39_Y24_N17
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29_q\);

-- Location: LCCOMB_X39_Y24_N26
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~168_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~13_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~13_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~29_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~168_combout\);

-- Location: FF_X38_Y24_N5
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(13),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~61_q\);

-- Location: LCCOMB_X38_Y24_N4
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~169_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~168_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~61_q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~168_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45_q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~45_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~168_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~61_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~169_combout\);

-- Location: LCCOMB_X39_Y25_N8
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93feeder_combout\ = \sdram_0|za_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(13),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93feeder_combout\);

-- Location: FF_X39_Y25_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93_q\);

-- Location: FF_X39_Y23_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(13),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~109_q\);

-- Location: FF_X38_Y25_N17
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(13),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~77_q\);

-- Location: LCCOMB_X38_Y25_N16
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~166_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~109_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~77_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~109_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~77_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~166_combout\);

-- Location: FF_X38_Y25_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(13),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~125_q\);

-- Location: LCCOMB_X38_Y25_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~167_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~166_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~125_q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~166_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93_q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~93_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~166_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~125_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~167_combout\);

-- Location: LCCOMB_X38_Y24_N14
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~170_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~167_combout\))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~169_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~167_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~170_combout\);

-- Location: FF_X38_Y24_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(13));

-- Location: FF_X31_Y20_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(13),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(13));

-- Location: LCCOMB_X27_Y20_N4
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~6_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(13)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(13),
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(13),
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~6_combout\);

-- Location: FF_X27_Y20_N5
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~6_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(13));

-- Location: LCCOMB_X27_Y20_N22
\mm_interconnect_0|rsp_mux|src_data[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[13]~14_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(13) & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(13)) # 
-- ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(13) & \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(13),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(13),
	combout => \mm_interconnect_0|rsp_mux|src_data[13]~14_combout\);

-- Location: LCCOMB_X23_Y25_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N6
\nios2_gen2_0|cpu|R_src1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1~14_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # (!\nios2_gen2_0|cpu|E_valid_from_R~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \nios2_gen2_0|cpu|R_src1~14_combout\);

-- Location: IOIBUF_X53_Y20_N15
\sdram_dq[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(6),
	o => \sdram_dq[6]~input_o\);

-- Location: FF_X53_Y20_N17
\sdram_0|za_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[6]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(6));

-- Location: FF_X40_Y20_N17
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(6),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~86_q\);

-- Location: FF_X39_Y20_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(6),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~118_q\);

-- Location: FF_X38_Y20_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(6),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~102_q\);

-- Location: FF_X39_Y20_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(6),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~70_q\);

-- Location: LCCOMB_X39_Y20_N0
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~191_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~102_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~70_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~102_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~70_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~191_combout\);

-- Location: LCCOMB_X39_Y20_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~192_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~191_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~118_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~191_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~86_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~86_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~118_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~191_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~192_combout\);

-- Location: FF_X44_Y20_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(6),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~22_q\);

-- Location: FF_X44_Y20_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(6),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~6_q\);

-- Location: LCCOMB_X44_Y20_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~193_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~22_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~6_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~22_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~6_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~193_combout\);

-- Location: FF_X41_Y20_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(6),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~54_q\);

-- Location: FF_X40_Y20_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(6),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~38_q\);

-- Location: LCCOMB_X41_Y20_N24
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~194_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~193_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~54_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~193_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~38_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~193_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~54_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~38_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~194_combout\);

-- Location: LCCOMB_X41_Y20_N0
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~195_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~192_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~192_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~194_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~195_combout\);

-- Location: FF_X41_Y20_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(6));

-- Location: LCCOMB_X34_Y22_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[6]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(6),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[6]~feeder_combout\);

-- Location: FF_X34_Y22_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[6]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6));

-- Location: LCCOMB_X28_Y22_N2
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~11_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(6)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(6),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6),
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~11_combout\);

-- Location: FF_X28_Y22_N3
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~11_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(6));

-- Location: LCCOMB_X28_Y22_N28
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(6)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6))))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(6),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22_combout\);

-- Location: LCCOMB_X24_Y19_N26
\nios2_gen2_0|cpu|D_ctrl_b_is_dst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(3) & ((\nios2_gen2_0|cpu|D_iw\(2)) # (\nios2_gen2_0|cpu|D_iw\(5))))) # (!\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(2) & 
-- (\nios2_gen2_0|cpu|D_iw\(5) & !\nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(2),
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(3),
	combout => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X24_Y19_N16
\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_iw\(2)) # ((!\nios2_gen2_0|cpu|D_iw\(3)) # (!\nios2_gen2_0|cpu|D_iw\(5))))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_iw\(3)) # 
-- (\nios2_gen2_0|cpu|D_iw\(2) $ (\nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(2),
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(3),
	combout => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X24_Y19_N4
\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ = (\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(0) & ((!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\)))) # (!\nios2_gen2_0|cpu|D_iw\(1) & 
-- ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & (!\nios2_gen2_0|cpu|D_iw\(0))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & ((!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: LCCOMB_X29_Y21_N14
\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\ & \mm_interconnect_0|cmd_mux_002|src_data\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	datad => \mm_interconnect_0|cmd_mux_002|src_data\(51),
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\);

-- Location: LCCOMB_X28_Y18_N8
\nios2_gen2_0|cpu|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ = \nios2_gen2_0|cpu|F_pc\(0) $ (VCC)
-- \nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ = CARRY(\nios2_gen2_0|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(0),
	datad => VCC,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[0]~1\);

-- Location: IOIBUF_X38_Y0_N1
\sdram_dq[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(3),
	o => \sdram_dq[3]~input_o\);

-- Location: FF_X38_Y0_N3
\sdram_0|za_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[3]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(3));

-- Location: FF_X39_Y25_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(3),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~83_q\);

-- Location: FF_X39_Y21_N5
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(3),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~99_q\);

-- Location: FF_X38_Y25_N5
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(3),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~67_q\);

-- Location: LCCOMB_X38_Y25_N4
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~143_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~99_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~67_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~99_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~67_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~143_combout\);

-- Location: FF_X38_Y25_N31
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(3),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~115_q\);

-- Location: LCCOMB_X38_Y25_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~144_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~143_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~115_q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~143_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~83_q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~83_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~143_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~115_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~144_combout\);

-- Location: FF_X39_Y24_N5
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(3),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~19_q\);

-- Location: FF_X39_Y24_N7
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(3),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~3_q\);

-- Location: LCCOMB_X39_Y24_N6
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~145_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~19_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~3_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~19_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~3_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~145_combout\);

-- Location: FF_X38_Y24_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(3),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~51_q\);

-- Location: FF_X39_Y25_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(3),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~35_q\);

-- Location: LCCOMB_X38_Y24_N24
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~146_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~145_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~51_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~145_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~35_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~145_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~51_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~35_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~146_combout\);

-- Location: LCCOMB_X38_Y24_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~147_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~144_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~144_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~146_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~147_combout\);

-- Location: FF_X38_Y24_N31
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(3));

-- Location: FF_X31_Y24_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(3),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(3));

-- Location: LCCOMB_X28_Y27_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X28_Y27_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X28_Y27_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\);

-- Location: LCCOMB_X28_Y27_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\);

-- Location: LCCOMB_X28_Y28_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X28_Y28_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X28_Y27_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: LCCOMB_X29_Y27_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\);

-- Location: FF_X28_Y27_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X17_Y27_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X17_Y27_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & (\altera_internal_jtag~TDIUTAP\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\);

-- Location: LCCOMB_X34_Y27_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X34_Y27_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4_combout\);

-- Location: LCCOMB_X34_Y27_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\);

-- Location: FF_X34_Y27_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X34_Y27_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\);

-- Location: LCCOMB_X34_Y27_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\);

-- Location: LCCOMB_X34_Y27_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout\);

-- Location: FF_X34_Y27_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X17_Y27_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ = 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X18_Y27_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ $ 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29_combout\);

-- Location: FF_X17_Y27_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(37));

-- Location: LCCOMB_X17_Y27_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(37) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\);

-- Location: FF_X17_Y27_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(36));

-- Location: LCCOMB_X17_Y26_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\);

-- Location: LCCOMB_X23_Y26_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X23_Y26_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: FF_X23_Y26_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X23_Y26_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X23_Y26_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0) & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X23_Y26_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: FF_X17_Y26_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36));

-- Location: LCCOMB_X17_Y26_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X17_Y26_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37));

-- Location: LCCOMB_X24_Y27_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\);

-- Location: LCCOMB_X19_Y27_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\);

-- Location: FF_X19_Y27_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X19_Y27_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X19_Y27_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X19_Y27_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X19_Y27_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0) & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X19_Y27_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X18_Y25_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1));

-- Location: FF_X18_Y25_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0));

-- Location: LCCOMB_X23_Y26_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\);

-- Location: FF_X23_Y26_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X18_Y25_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X19_Y27_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: LCCOMB_X19_Y27_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\);

-- Location: FF_X19_Y27_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LCCOMB_X18_Y27_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X18_Y27_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(35) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\);

-- Location: LCCOMB_X17_Y27_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\);

-- Location: LCCOMB_X18_Y27_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\);

-- Location: FF_X18_Y27_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\,
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(35));

-- Location: FF_X18_Y25_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35));

-- Location: LCCOMB_X17_Y17_N10
\nios2_gen2_0|cpu|d_writedata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[1]~feeder_combout\ = \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \nios2_gen2_0|cpu|d_writedata[1]~feeder_combout\);

-- Location: FF_X17_Y17_N11
\nios2_gen2_0|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(1));

-- Location: LCCOMB_X19_Y24_N22
\mm_interconnect_0|cmd_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: FF_X19_Y24_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(1));

-- Location: FF_X19_Y25_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29));

-- Location: LCCOMB_X18_Y25_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X19_Y26_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X19_Y26_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X21_Y25_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) 
-- # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X23_Y26_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X21_Y25_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X21_Y25_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X19_Y25_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X19_Y25_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28));

-- Location: LCCOMB_X21_Y25_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X24_Y24_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X24_Y24_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X24_Y24_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X18_Y25_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X20_Y24_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ & 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X20_Y24_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X24_Y24_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\);

-- Location: LCCOMB_X24_Y24_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X28_Y18_N10
\nios2_gen2_0|cpu|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ = (\nios2_gen2_0|cpu|F_pc\(1) & (!\nios2_gen2_0|cpu|F_pc_plus_one[0]~1\)) # (!\nios2_gen2_0|cpu|F_pc\(1) & ((\nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (!\nios2_gen2_0|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(1),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[0]~1\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X28_Y18_N4
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~25_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~27_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|Add1~27_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~25_combout\);

-- Location: FF_X28_Y18_N5
\nios2_gen2_0|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(1));

-- Location: LCCOMB_X28_Y18_N12
\nios2_gen2_0|cpu|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ = (\nios2_gen2_0|cpu|F_pc\(2) & (\nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(2) & (!\nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ = CARRY((\nios2_gen2_0|cpu|F_pc\(2) & !\nios2_gen2_0|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(2),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[1]~3\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X20_Y16_N16
\nios2_gen2_0|cpu|D_ctrl_mem16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ & !\nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\);

-- Location: LCCOMB_X28_Y18_N14
\nios2_gen2_0|cpu|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ = (\nios2_gen2_0|cpu|F_pc\(3) & (!\nios2_gen2_0|cpu|F_pc_plus_one[2]~5\)) # (!\nios2_gen2_0|cpu|F_pc\(3) & ((\nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (!\nios2_gen2_0|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(3),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[2]~5\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[3]~7\);

-- Location: IOIBUF_X45_Y34_N8
\sdram_dq[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(11),
	o => \sdram_dq[11]~input_o\);

-- Location: FF_X45_Y34_N10
\sdram_0|za_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[11]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(11));

-- Location: FF_X39_Y25_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(11),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~43_q\);

-- Location: FF_X38_Y24_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(11),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~59_q\);

-- Location: FF_X39_Y24_N31
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(11),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~11_q\);

-- Location: FF_X39_Y24_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(11),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~27_q\);

-- Location: LCCOMB_X39_Y24_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~163_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~27_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~11_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~11_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~27_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~163_combout\);

-- Location: LCCOMB_X38_Y24_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~164_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~163_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~59_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~163_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~43_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~43_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~59_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~163_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~164_combout\);

-- Location: FF_X39_Y25_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(11),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~91_q\);

-- Location: FF_X38_Y25_N7
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(11),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~123_q\);

-- Location: FF_X38_Y25_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(11),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~75_q\);

-- Location: LCCOMB_X39_Y23_N28
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107feeder_combout\ = \sdram_0|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(11),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107feeder_combout\);

-- Location: FF_X39_Y23_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107_q\);

-- Location: LCCOMB_X38_Y25_N20
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~161_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~75_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~75_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~107_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~161_combout\);

-- Location: LCCOMB_X38_Y25_N6
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~162_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~161_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~123_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~161_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~91_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~91_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~123_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~161_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~162_combout\);

-- Location: LCCOMB_X38_Y24_N20
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~165_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~162_combout\))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~164_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~162_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~165_combout\);

-- Location: FF_X38_Y24_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(11));

-- Location: FF_X29_Y20_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(11),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11));

-- Location: LCCOMB_X18_Y25_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X18_Y25_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30));

-- Location: LCCOMB_X21_Y25_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) 
-- # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X21_Y25_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X21_Y25_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X21_Y25_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X21_Y25_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X21_Y25_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X24_Y19_N30
\nios2_gen2_0|cpu|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & ((\nios2_gen2_0|cpu|D_iw\(3)) # (\nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X18_Y19_N10
\nios2_gen2_0|cpu|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ & (\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X18_Y19_N11
\nios2_gen2_0|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\);

-- Location: IOIBUF_X53_Y16_N8
\sdram_dq[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(14),
	o => \sdram_dq[14]~input_o\);

-- Location: FF_X53_Y16_N10
\sdram_0|za_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[14]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(14));

-- Location: FF_X38_Y20_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(14),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~110_q\);

-- Location: FF_X39_Y20_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(14),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~78_q\);

-- Location: LCCOMB_X39_Y20_N8
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~181_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~110_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~78_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~110_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~78_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~181_combout\);

-- Location: FF_X39_Y20_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(14),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~126_q\);

-- Location: FF_X40_Y20_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(14),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~94_q\);

-- Location: LCCOMB_X39_Y20_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~182_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~181_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~126_q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~181_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~94_q\))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~181_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~126_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~94_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~182_combout\);

-- Location: FF_X40_Y20_N27
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(14),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~46_q\);

-- Location: FF_X41_Y20_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(14),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~62_q\);

-- Location: FF_X44_Y20_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(14),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~30_q\);

-- Location: FF_X44_Y20_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(14),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~14_q\);

-- Location: LCCOMB_X44_Y20_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~183_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~30_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~14_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~30_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~14_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~183_combout\);

-- Location: LCCOMB_X41_Y20_N28
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~184_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~183_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~62_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~183_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~46_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~46_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~62_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~183_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~184_combout\);

-- Location: LCCOMB_X41_Y20_N4
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~185_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~182_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~182_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~184_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~185_combout\);

-- Location: FF_X41_Y20_N5
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(14));

-- Location: FF_X31_Y20_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(14),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(14));

-- Location: LCCOMB_X27_Y20_N28
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~9_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(14)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(14),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(14),
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~9_combout\);

-- Location: FF_X27_Y20_N29
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~9_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(14));

-- Location: LCCOMB_X27_Y20_N14
\nios2_gen2_0|cpu|F_iw[14]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[14]~30_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(14))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(14)) # ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & 
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(14),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(14),
	combout => \nios2_gen2_0|cpu|F_iw[14]~30_combout\);

-- Location: LCCOMB_X20_Y25_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|r_sync_rst~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X20_Y25_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X20_Y25_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X20_Y25_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X24_Y24_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y16_N16
\nios2_gen2_0|cpu|D_ctrl_mem8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & !\nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\);

-- Location: LCCOMB_X18_Y17_N18
\nios2_gen2_0|cpu|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~5_combout\ = (!\nios2_gen2_0|cpu|D_iw\(3) & (!\nios2_gen2_0|cpu|D_iw\(0) & (\nios2_gen2_0|cpu|D_iw\(1) & \nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(3),
	datab => \nios2_gen2_0|cpu|D_iw\(0),
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~5_combout\);

-- Location: LCCOMB_X18_Y19_N30
\nios2_gen2_0|cpu|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~4_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & (!\nios2_gen2_0|cpu|D_iw\(2) & !\nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y19_N6
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ = (\nios2_gen2_0|cpu|D_iw\(3) & (!\nios2_gen2_0|cpu|D_iw\(0) & (\nios2_gen2_0|cpu|D_iw\(1) $ (!\nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\);

-- Location: LCCOMB_X19_Y19_N4
\nios2_gen2_0|cpu|D_ctrl_alu_subtract~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (!\nios2_gen2_0|cpu|Equal0~5_combout\ & (!\nios2_gen2_0|cpu|Equal0~4_combout\))) # (!\nios2_gen2_0|cpu|D_iw\(4) & (((!\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~5_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\);

-- Location: LCCOMB_X19_Y19_N22
\nios2_gen2_0|cpu|D_ctrl_alu_subtract~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\ = ((\nios2_gen2_0|cpu|Equal62~0_combout\ & \nios2_gen2_0|cpu|D_op_cmpge~0_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\,
	datad => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\);

-- Location: LCCOMB_X20_Y17_N28
\nios2_gen2_0|cpu|D_ctrl_alu_subtract~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|D_iw\(16) & (\nios2_gen2_0|cpu|D_iw\(11) $ (!\nios2_gen2_0|cpu|D_iw\(15))))) # (!\nios2_gen2_0|cpu|D_iw\(14) & (!\nios2_gen2_0|cpu|D_iw\(11) & 
-- (\nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X20_Y17_N22
\nios2_gen2_0|cpu|D_ctrl_alu_subtract~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\ = (\nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\ & (!\nios2_gen2_0|cpu|D_iw\(12) & !\nios2_gen2_0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(12),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\);

-- Location: LCCOMB_X19_Y17_N8
\nios2_gen2_0|cpu|E_alu_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_alu_sub~0_combout\ = (\nios2_gen2_0|cpu|R_valid~q\ & ((\nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\) # ((\nios2_gen2_0|cpu|Equal0~7_combout\ & \nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_valid~q\,
	datab => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\,
	combout => \nios2_gen2_0|cpu|E_alu_sub~0_combout\);

-- Location: FF_X19_Y17_N9
\nios2_gen2_0|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_alu_sub~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X18_Y18_N26
\nios2_gen2_0|cpu|Equal62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~4_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(13) & !\nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|Equal62~4_combout\);

-- Location: LCCOMB_X20_Y17_N4
\nios2_gen2_0|cpu|D_dst_regnum[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~13_combout\ = (!\nios2_gen2_0|cpu|D_iw\(15) & \nios2_gen2_0|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~13_combout\);

-- Location: LCCOMB_X19_Y18_N6
\nios2_gen2_0|cpu|Equal62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~5_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & (!\nios2_gen2_0|cpu|D_iw\(13) & !\nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|Equal62~5_combout\);

-- Location: LCCOMB_X20_Y18_N18
\nios2_gen2_0|cpu|D_op_opx_rsv63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & \nios2_gen2_0|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\);

-- Location: LCCOMB_X20_Y18_N14
\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ = (\nios2_gen2_0|cpu|Equal62~4_combout\ & (((\nios2_gen2_0|cpu|Equal62~5_combout\ & \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\)) # (!\nios2_gen2_0|cpu|D_dst_regnum[2]~13_combout\))) # 
-- (!\nios2_gen2_0|cpu|Equal62~4_combout\ & (((\nios2_gen2_0|cpu|Equal62~5_combout\ & \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~4_combout\,
	datab => \nios2_gen2_0|cpu|D_dst_regnum[2]~13_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~5_combout\,
	datad => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X23_Y19_N6
\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ = (\nios2_gen2_0|cpu|Equal0~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(5) & (\nios2_gen2_0|cpu|D_iw\(4) & \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\);

-- Location: LCCOMB_X24_Y19_N6
\nios2_gen2_0|cpu|R_ctrl_br_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(0)) # ((\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(0),
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(3),
	combout => \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X24_Y19_N8
\nios2_gen2_0|cpu|R_ctrl_br_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(2) & (\nios2_gen2_0|cpu|D_iw\(1) & !\nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw\(2),
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\);

-- Location: LCCOMB_X18_Y19_N20
\nios2_gen2_0|cpu|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~16_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & (\nios2_gen2_0|cpu|D_iw\(2) & \nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~16_combout\);

-- Location: LCCOMB_X18_Y19_N16
\nios2_gen2_0|cpu|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~15_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & (\nios2_gen2_0|cpu|D_iw\(2) & \nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~15_combout\);

-- Location: LCCOMB_X23_Y19_N20
\nios2_gen2_0|cpu|R_src2_use_imm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ = (\nios2_gen2_0|cpu|Equal0~16_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\) # ((!\nios2_gen2_0|cpu|D_iw\(4) & \nios2_gen2_0|cpu|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|Equal0~16_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~15_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X24_Y19_N14
\nios2_gen2_0|cpu|R_src2_use_imm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((\nios2_gen2_0|cpu|R_src2_use_imm~0_combout\) # ((\nios2_gen2_0|cpu|R_valid~q\ & \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_valid~q\,
	datab => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	datac => \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~0_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X24_Y19_N15
\nios2_gen2_0|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_use_imm~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X21_Y17_N2
\nios2_gen2_0|cpu|E_src2[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[2]~15_combout\ = (\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # (\nios2_gen2_0|cpu|R_src2_use_imm~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[2]~15_combout\);

-- Location: LCCOMB_X18_Y19_N12
\nios2_gen2_0|cpu|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~13_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & (!\nios2_gen2_0|cpu|D_iw\(2) & \nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~13_combout\);

-- Location: LCCOMB_X19_Y18_N24
\nios2_gen2_0|cpu|Equal62~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~10_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & (\nios2_gen2_0|cpu|D_iw\(13) & \nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|Equal62~10_combout\);

-- Location: LCCOMB_X20_Y18_N26
\nios2_gen2_0|cpu|D_ctrl_exception~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~9_combout\ = ((!\nios2_gen2_0|cpu|Equal62~4_combout\ & !\nios2_gen2_0|cpu|Equal62~10_combout\)) # (!\nios2_gen2_0|cpu|D_op_cmpge~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|Equal62~4_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~10_combout\,
	datad => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~9_combout\);

-- Location: LCCOMB_X18_Y18_N10
\nios2_gen2_0|cpu|D_ctrl_exception~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~22_combout\ = (\nios2_gen2_0|cpu|D_iw\(14)) # (((\nios2_gen2_0|cpu|D_iw\(15)) # (!\nios2_gen2_0|cpu|D_iw\(5))) # (!\nios2_gen2_0|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~22_combout\);

-- Location: LCCOMB_X18_Y18_N24
\nios2_gen2_0|cpu|Equal62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~2_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(13) & \nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|Equal62~2_combout\);

-- Location: LCCOMB_X19_Y18_N0
\nios2_gen2_0|cpu|Equal62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~6_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & (!\nios2_gen2_0|cpu|D_iw\(13) & \nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|Equal62~6_combout\);

-- Location: LCCOMB_X19_Y18_N14
\nios2_gen2_0|cpu|D_ctrl_exception~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~11_combout\ = (!\nios2_gen2_0|cpu|Equal62~0_combout\ & (!\nios2_gen2_0|cpu|Equal62~2_combout\ & !\nios2_gen2_0|cpu|Equal62~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~2_combout\,
	datad => \nios2_gen2_0|cpu|Equal62~6_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~11_combout\);

-- Location: LCCOMB_X19_Y18_N8
\nios2_gen2_0|cpu|D_ctrl_exception~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~12_combout\ = (\nios2_gen2_0|cpu|D_ctrl_exception~22_combout\) # (((\nios2_gen2_0|cpu|D_ctrl_exception~11_combout\ & !\nios2_gen2_0|cpu|Equal62~5_combout\)) # (!\nios2_gen2_0|cpu|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_exception~22_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_exception~11_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|Equal62~5_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~12_combout\);

-- Location: LCCOMB_X19_Y19_N26
\nios2_gen2_0|cpu|D_op_opx_rsv17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ = (\nios2_gen2_0|cpu|Equal0~3_combout\ & (\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal0~2_combout\ & !\nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\);

-- Location: LCCOMB_X20_Y18_N12
\nios2_gen2_0|cpu|D_ctrl_exception~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~13_combout\ = (\nios2_gen2_0|cpu|Equal62~6_combout\ & (((!\nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ & !\nios2_gen2_0|cpu|D_op_cmpge~0_combout\)))) # (!\nios2_gen2_0|cpu|Equal62~6_combout\ & 
-- (((!\nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ & !\nios2_gen2_0|cpu|D_op_cmpge~0_combout\)) # (!\nios2_gen2_0|cpu|Equal62~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~6_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~5_combout\,
	datac => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datad => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~13_combout\);

-- Location: LCCOMB_X20_Y17_N12
\nios2_gen2_0|cpu|Equal62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & (!\nios2_gen2_0|cpu|D_iw\(11) & \nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(11),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~3_combout\);

-- Location: LCCOMB_X18_Y18_N6
\nios2_gen2_0|cpu|Equal62~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~13_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(13) & \nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|Equal62~13_combout\);

-- Location: LCCOMB_X19_Y18_N12
\nios2_gen2_0|cpu|D_ctrl_exception~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~16_combout\ = ((!\nios2_gen2_0|cpu|Equal62~3_combout\ & (!\nios2_gen2_0|cpu|Equal62~1_combout\ & !\nios2_gen2_0|cpu|Equal62~13_combout\))) # (!\nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~3_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~1_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~13_combout\,
	datad => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~16_combout\);

-- Location: LCCOMB_X19_Y18_N2
\nios2_gen2_0|cpu|Equal62~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~12_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & (\nios2_gen2_0|cpu|D_iw\(13) & \nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|Equal62~12_combout\);

-- Location: LCCOMB_X20_Y18_N24
\nios2_gen2_0|cpu|D_ctrl_exception~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~15_combout\ = ((!\nios2_gen2_0|cpu|D_iw\(15) & !\nios2_gen2_0|cpu|D_iw\(14))) # (!\nios2_gen2_0|cpu|Equal62~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~12_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~15_combout\);

-- Location: LCCOMB_X19_Y18_N22
\nios2_gen2_0|cpu|Equal62~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~9_combout\ = (!\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & (!\nios2_gen2_0|cpu|D_iw\(13) & \nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|Equal62~9_combout\);

-- Location: LCCOMB_X20_Y18_N2
\nios2_gen2_0|cpu|D_ctrl_exception~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~17_combout\ = (\nios2_gen2_0|cpu|D_ctrl_exception~15_combout\ & ((\nios2_gen2_0|cpu|Equal62~9_combout\ & ((!\nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\))) # (!\nios2_gen2_0|cpu|Equal62~9_combout\ & 
-- (\nios2_gen2_0|cpu|D_ctrl_exception~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_exception~16_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_exception~15_combout\,
	datac => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal62~9_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~17_combout\);

-- Location: LCCOMB_X18_Y18_N4
\nios2_gen2_0|cpu|Equal62~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~8_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(13) & !\nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|Equal62~8_combout\);

-- Location: LCCOMB_X18_Y19_N24
\nios2_gen2_0|cpu|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~11_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & (!\nios2_gen2_0|cpu|D_iw\(2) & \nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~11_combout\);

-- Location: LCCOMB_X20_Y18_N22
\nios2_gen2_0|cpu|D_ctrl_exception~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~14_combout\ = (!\nios2_gen2_0|cpu|Equal0~11_combout\ & ((!\nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\) # (!\nios2_gen2_0|cpu|Equal62~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~8_combout\,
	datab => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~11_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~14_combout\);

-- Location: LCCOMB_X20_Y18_N4
\nios2_gen2_0|cpu|D_ctrl_exception~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~18_combout\ = (\nios2_gen2_0|cpu|D_ctrl_exception~13_combout\ & (\nios2_gen2_0|cpu|D_ctrl_exception~14_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_exception~17_combout\) # (!\nios2_gen2_0|cpu|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_exception~13_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_exception~17_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_exception~14_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~18_combout\);

-- Location: LCCOMB_X19_Y18_N18
\nios2_gen2_0|cpu|Equal62~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~11_combout\ = (!\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & (\nios2_gen2_0|cpu|D_iw\(13) & !\nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|Equal62~11_combout\);

-- Location: LCCOMB_X19_Y18_N28
\nios2_gen2_0|cpu|D_ctrl_exception~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~10_combout\ = ((!\nios2_gen2_0|cpu|Equal62~11_combout\ & !\nios2_gen2_0|cpu|Equal62~9_combout\)) # (!\nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~11_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~9_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~10_combout\);

-- Location: LCCOMB_X18_Y18_N8
\nios2_gen2_0|cpu|D_ctrl_exception~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~19_combout\ = (\nios2_gen2_0|cpu|D_ctrl_exception~9_combout\ & (\nios2_gen2_0|cpu|D_ctrl_exception~12_combout\ & (\nios2_gen2_0|cpu|D_ctrl_exception~18_combout\ & \nios2_gen2_0|cpu|D_ctrl_exception~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_exception~9_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_exception~12_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_exception~18_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_exception~10_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~19_combout\);

-- Location: LCCOMB_X18_Y19_N26
\nios2_gen2_0|cpu|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~12_combout\ = (\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & (!\nios2_gen2_0|cpu|D_iw\(2) & !\nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~12_combout\);

-- Location: LCCOMB_X18_Y17_N4
\nios2_gen2_0|cpu|D_ctrl_retaddr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\ = (!\nios2_gen2_0|cpu|D_iw\(5) & (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|Equal0~12_combout\) # (\nios2_gen2_0|cpu|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\);

-- Location: LCCOMB_X19_Y17_N6
\nios2_gen2_0|cpu|D_ctrl_retaddr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|Equal62~8_combout\) # (\nios2_gen2_0|cpu|Equal62~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|Equal62~8_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~11_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\);

-- Location: LCCOMB_X18_Y18_N12
\nios2_gen2_0|cpu|Equal62~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~14_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(13) & \nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|Equal62~14_combout\);

-- Location: LCCOMB_X18_Y18_N14
\nios2_gen2_0|cpu|D_ctrl_retaddr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ = (!\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|Equal62~14_combout\) # (\nios2_gen2_0|cpu|Equal62~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~14_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~13_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\);

-- Location: LCCOMB_X19_Y17_N24
\nios2_gen2_0|cpu|D_ctrl_retaddr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\ = (\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\) # (\nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\);

-- Location: LCCOMB_X18_Y17_N22
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ = (!\nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\ & (!\nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\ & ((\nios2_gen2_0|cpu|D_iw\(5)) # (!\nios2_gen2_0|cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\);

-- Location: LCCOMB_X18_Y18_N18
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|Equal62~14_combout\) # ((!\nios2_gen2_0|cpu|D_iw\(14) & \nios2_gen2_0|cpu|Equal62~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~14_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_iw\(14),
	datad => \nios2_gen2_0|cpu|Equal62~13_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X18_Y18_N28
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ = (\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\) # ((\nios2_gen2_0|cpu|Equal62~8_combout\ & !\nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~8_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X18_Y17_N24
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ = (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|Equal0~2_combout\) # ((\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|Equal0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X18_Y19_N22
\nios2_gen2_0|cpu|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~14_combout\ = (\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & (\nios2_gen2_0|cpu|D_iw\(2) & \nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~14_combout\);

-- Location: LCCOMB_X18_Y19_N18
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ = (!\nios2_gen2_0|cpu|Equal0~14_combout\ & (!\nios2_gen2_0|cpu|Equal0~15_combout\ & ((!\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\) # (!\nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~14_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~15_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X18_Y17_N30
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (((!\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|Equal0~12_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X19_Y17_N4
\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = ((\nios2_gen2_0|cpu|D_iw\(15)) # (!\nios2_gen2_0|cpu|Equal0~7_combout\)) # (!\nios2_gen2_0|cpu|Equal62~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~9_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: LCCOMB_X18_Y17_N26
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ = (\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\) # 
-- (!\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCCOMB_X18_Y17_N12
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ = (\nios2_gen2_0|cpu|Equal0~13_combout\) # (((\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\)) # 
-- (!\nios2_gen2_0|cpu|D_ctrl_exception~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~13_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_exception~19_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\);

-- Location: FF_X18_Y17_N13
\nios2_gen2_0|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X23_Y15_N6
\nios2_gen2_0|cpu|R_src2_lo[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & !\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\);

-- Location: LCCOMB_X21_Y15_N26
\nios2_gen2_0|cpu|R_src2_lo[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[0]~1_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\ & ((\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & (\nios2_gen2_0|cpu|D_iw\(6))) # (!\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \nios2_gen2_0|cpu|E_src2[2]~15_combout\,
	datad => \nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[0]~1_combout\);

-- Location: FF_X21_Y15_N27
\nios2_gen2_0|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(0));

-- Location: LCCOMB_X25_Y16_N16
\nios2_gen2_0|cpu|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~0_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \nios2_gen2_0|cpu|E_src2\(0),
	combout => \nios2_gen2_0|cpu|Add1~0_combout\);

-- Location: LCCOMB_X18_Y17_N10
\nios2_gen2_0|cpu|D_ctrl_retaddr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\ = (\nios2_gen2_0|cpu|Equal0~13_combout\) # (((!\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|Equal0~12_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~13_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|Equal0~12_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\);

-- Location: LCCOMB_X18_Y19_N4
\nios2_gen2_0|cpu|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~9_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & (\nios2_gen2_0|cpu|D_iw\(2) & !\nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~9_combout\);

-- Location: LCCOMB_X18_Y17_N20
\nios2_gen2_0|cpu|D_ctrl_retaddr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~13_combout\ = (\nios2_gen2_0|cpu|Equal0~2_combout\) # ((\nios2_gen2_0|cpu|D_iw\(5) & ((\nios2_gen2_0|cpu|Equal0~9_combout\) # (\nios2_gen2_0|cpu|Equal0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|Equal0~9_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~12_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~13_combout\);

-- Location: LCCOMB_X18_Y18_N30
\nios2_gen2_0|cpu|D_ctrl_retaddr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|D_iw\(16) $ (\nios2_gen2_0|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(16),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(11),
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X19_Y18_N30
\nios2_gen2_0|cpu|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(11) & ((!\nios2_gen2_0|cpu|D_iw\(16)) # (!\nios2_gen2_0|cpu|D_iw\(15))))) # (!\nios2_gen2_0|cpu|D_iw\(12) & (((\nios2_gen2_0|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_iw\(12),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X19_Y17_N18
\nios2_gen2_0|cpu|D_ctrl_retaddr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~16_combout\ = (\nios2_gen2_0|cpu|D_iw\(13) & ((\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\)) # (!\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~16_combout\);

-- Location: LCCOMB_X18_Y17_N8
\nios2_gen2_0|cpu|D_ctrl_retaddr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\ = (\nios2_gen2_0|cpu|Equal0~13_combout\ & ((\nios2_gen2_0|cpu|D_iw\(5)) # ((\nios2_gen2_0|cpu|Equal0~7_combout\ & \nios2_gen2_0|cpu|D_ctrl_retaddr~16_combout\)))) # (!\nios2_gen2_0|cpu|Equal0~13_combout\ & 
-- (\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_retaddr~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~13_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_ctrl_retaddr~16_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\);

-- Location: LCCOMB_X18_Y17_N14
\nios2_gen2_0|cpu|D_ctrl_retaddr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\ = (\nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\) # ((\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\)) # (!\nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\nios2_gen2_0|cpu|D_ctrl_retaddr~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_retaddr~13_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\);

-- Location: LCCOMB_X18_Y18_N16
\nios2_gen2_0|cpu|D_ctrl_exception~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~21_combout\ = (\nios2_gen2_0|cpu|D_ctrl_exception~9_combout\ & (\nios2_gen2_0|cpu|D_ctrl_exception~10_combout\ & \nios2_gen2_0|cpu|D_ctrl_exception~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_exception~9_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_exception~10_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_exception~12_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~21_combout\);

-- Location: LCCOMB_X18_Y17_N6
\nios2_gen2_0|cpu|D_ctrl_retaddr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~15_combout\ = ((\nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\) # ((!\nios2_gen2_0|cpu|D_ctrl_exception~18_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_exception~21_combout\))) # 
-- (!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_exception~21_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_exception~18_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~15_combout\);

-- Location: FF_X18_Y17_N7
\nios2_gen2_0|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_retaddr~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X24_Y19_N28
\nios2_gen2_0|cpu|R_ctrl_br~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_ctrl_br~feeder_combout\ = \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	combout => \nios2_gen2_0|cpu|R_ctrl_br~feeder_combout\);

-- Location: FF_X24_Y19_N29
\nios2_gen2_0|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_ctrl_br~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X21_Y17_N24
\nios2_gen2_0|cpu|R_src1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1~15_combout\ = (\nios2_gen2_0|cpu|R_ctrl_retaddr~q\ & ((\nios2_gen2_0|cpu|R_valid~q\) # ((\nios2_gen2_0|cpu|R_ctrl_br~q\ & \nios2_gen2_0|cpu|E_valid_from_R~q\)))) # (!\nios2_gen2_0|cpu|R_ctrl_retaddr~q\ & 
-- (((\nios2_gen2_0|cpu|R_ctrl_br~q\ & \nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_retaddr~q\,
	datab => \nios2_gen2_0|cpu|R_valid~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_br~q\,
	datad => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \nios2_gen2_0|cpu|R_src1~15_combout\);

-- Location: IOIBUF_X40_Y34_N8
\sdram_dq[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(10),
	o => \sdram_dq[10]~input_o\);

-- Location: FF_X40_Y34_N10
\sdram_0|za_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[10]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(10));

-- Location: LCCOMB_X44_Y20_N28
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26feeder_combout\ = \sdram_0|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(10),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26feeder_combout\);

-- Location: FF_X44_Y20_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26_q\);

-- Location: FF_X44_Y20_N7
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(10),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~10_q\);

-- Location: LCCOMB_X44_Y20_N6
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~208_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~10_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~26_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~10_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~208_combout\);

-- Location: FF_X41_Y20_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(10),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~58_q\);

-- Location: LCCOMB_X40_Y20_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42feeder_combout\ = \sdram_0|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(10),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42feeder_combout\);

-- Location: FF_X40_Y20_N31
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42_q\);

-- Location: LCCOMB_X41_Y20_N22
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~209_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~208_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~58_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~208_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~208_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~58_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~42_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~209_combout\);

-- Location: FF_X39_Y20_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(10),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~74_q\);

-- Location: LCCOMB_X38_Y20_N28
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106feeder_combout\ = \sdram_0|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(10),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106feeder_combout\);

-- Location: FF_X38_Y20_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106_q\);

-- Location: LCCOMB_X39_Y20_N12
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~206_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106_q\))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~74_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~74_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~106_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~206_combout\);

-- Location: FF_X39_Y20_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(10),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~122_q\);

-- Location: LCCOMB_X40_Y20_N28
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90feeder_combout\ = \sdram_0|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(10),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90feeder_combout\);

-- Location: FF_X40_Y20_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90_q\);

-- Location: LCCOMB_X39_Y20_N22
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~207_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~206_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~122_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~206_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~206_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~122_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~90_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~207_combout\);

-- Location: LCCOMB_X41_Y20_N30
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~210_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~207_combout\))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~209_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~207_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~210_combout\);

-- Location: FF_X41_Y20_N31
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(10));

-- Location: FF_X31_Y20_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(10),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10));

-- Location: LCCOMB_X17_Y17_N20
\mm_interconnect_0|cmd_mux_002|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = (\nios2_gen2_0|cpu|d_writedata\(1) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(1),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: LCCOMB_X30_Y21_N10
\mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X30_Y21_N11
\mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X30_Y21_N0
\mm_interconnect_0|cmd_mux_002|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # 
-- (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X30_Y21_N28
\mm_interconnect_0|cmd_mux_002|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ = (\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & ((\mm_interconnect_0|cmd_mux_002|update_grant~0_combout\))) # (!\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- (!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|packet_in_progress~q\,
	datac => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datad => \mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\);

-- Location: FF_X29_Y19_N11
\mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: LCCOMB_X32_Y21_N28
\mm_interconnect_0|cmd_mux_002|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(39) = (\nios2_gen2_0|cpu|W_alu_result\(3) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(3) & (((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|F_pc\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(39));

-- Location: LCCOMB_X20_Y17_N18
\nios2_gen2_0|cpu|D_op_rdctl\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_rdctl~combout\ = (\nios2_gen2_0|cpu|Equal62~3_combout\ & (!\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal0~7_combout\ & !\nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_op_rdctl~combout\);

-- Location: FF_X20_Y17_N19
\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_op_rdctl~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\);

-- Location: LCCOMB_X28_Y19_N8
\nios2_gen2_0|cpu|E_alu_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_alu_result~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_br_cmp~q\) # (\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \nios2_gen2_0|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X27_Y19_N22
\nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\nios2_gen2_0|cpu|av_ld_align_cycle\(0) & ((\mm_interconnect_0|rsp_mux|WideOr1~combout\) # (!\nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_read~q\,
	datac => \nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datad => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	combout => \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X27_Y19_N23
\nios2_gen2_0|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X27_Y19_N8
\nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (\nios2_gen2_0|cpu|d_read~q\ & (\mm_interconnect_0|rsp_mux|WideOr1~combout\ & (\nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ (\nios2_gen2_0|cpu|av_ld_align_cycle\(1))))) # (!\nios2_gen2_0|cpu|d_read~q\ & 
-- (\nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ ((\nios2_gen2_0|cpu|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datab => \nios2_gen2_0|cpu|d_read~q\,
	datac => \nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datad => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	combout => \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X27_Y19_N9
\nios2_gen2_0|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X28_Y19_N18
\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ $ (!\nios2_gen2_0|cpu|av_ld_align_cycle\(0))) # (!\nios2_gen2_0|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	combout => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X24_Y19_N20
\nios2_gen2_0|cpu|D_ctrl_mem32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(2) & (\nios2_gen2_0|cpu|D_iw\(0) & !\nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(2),
	datac => \nios2_gen2_0|cpu|D_iw\(0),
	datad => \nios2_gen2_0|cpu|D_iw\(3),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\);

-- Location: LCCOMB_X27_Y19_N18
\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ = (!\nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ & !\nios2_gen2_0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X27_Y19_N20
\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\) # ((\nios2_gen2_0|cpu|d_read~q\ & (\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ & !\mm_interconnect_0|rsp_mux|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_read~q\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\,
	datad => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	combout => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X27_Y19_N21
\nios2_gen2_0|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_aligning_data~q\);

-- Location: LCCOMB_X25_Y16_N22
\nios2_gen2_0|cpu|E_logic_result[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[0]~31_combout\ = (\nios2_gen2_0|cpu|E_src2\(0) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(0)))))) # (!\nios2_gen2_0|cpu|E_src2\(0) & ((\nios2_gen2_0|cpu|E_src1\(0) 
-- & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src1\(0) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(0),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src1\(0),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[0]~31_combout\);

-- Location: LCCOMB_X27_Y14_N28
\nios2_gen2_0|cpu|W_alu_result[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[0]~26_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[0]~31_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[0]~31_combout\,
	datad => \nios2_gen2_0|cpu|Add1~3_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[0]~26_combout\);

-- Location: LCCOMB_X20_Y17_N10
\nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & ((\nios2_gen2_0|cpu|D_iw\(15)) # ((\nios2_gen2_0|cpu|D_iw\(11) & !\nios2_gen2_0|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_iw\(11),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCCOMB_X20_Y17_N2
\nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ & (!\nios2_gen2_0|cpu|D_iw\(13) & (\nios2_gen2_0|cpu|Equal0~7_combout\ & \nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(13),
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\);

-- Location: FF_X20_Y17_N3
\nios2_gen2_0|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X19_Y18_N26
\nios2_gen2_0|cpu|Equal62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~7_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & (!\nios2_gen2_0|cpu|D_iw\(13) & \nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|Equal62~7_combout\);

-- Location: LCCOMB_X20_Y18_N10
\nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|Equal62~7_combout\ & \nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(15),
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\);

-- Location: FF_X20_Y18_N11
\nios2_gen2_0|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X19_Y18_N4
\nios2_gen2_0|cpu|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(13) & (\nios2_gen2_0|cpu|D_iw\(12) & !\nios2_gen2_0|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(13),
	datac => \nios2_gen2_0|cpu|D_iw\(12),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X20_Y18_N6
\nios2_gen2_0|cpu|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|Equal62~7_combout\) # ((\nios2_gen2_0|cpu|Equal62~4_combout\)))) # (!\nios2_gen2_0|cpu|D_iw\(14) & 
-- (((\nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~7_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~4_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: LCCOMB_X20_Y18_N20
\nios2_gen2_0|cpu|D_ctrl_shift_logical~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\ = (\nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ & (\nios2_gen2_0|cpu|Equal0~7_combout\ & \nios2_gen2_0|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\);

-- Location: FF_X20_Y18_N21
\nios2_gen2_0|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X27_Y14_N20
\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ & ((\nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(0))) # (!\nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & 
-- ((\nios2_gen2_0|cpu|E_shift_rot_result\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(0),
	datac => \nios2_gen2_0|cpu|E_shift_rot_result\(31),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_logical~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X27_Y13_N4
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(30),
	datab => \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30_combout\);

-- Location: LCCOMB_X27_Y20_N16
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~3_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(3)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(3),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(3),
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~3_combout\);

-- Location: FF_X27_Y20_N17
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(3));

-- Location: LCCOMB_X27_Y20_N10
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & 
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(3))))) # (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(3)) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(3),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(3),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\);

-- Location: LCCOMB_X29_Y21_N8
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X29_Y21_N9
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X29_Y21_N5
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]~q\);

-- Location: LCCOMB_X29_Y21_N4
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]~q\))) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X29_Y21_N6
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X29_Y21_N7
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X29_Y21_N24
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X29_Y21_N3
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\);

-- Location: LCCOMB_X29_Y21_N30
\mm_interconnect_0|rsp_demux_002|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\,
	combout => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: FF_X21_Y13_N1
\nios2_gen2_0|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(2));

-- Location: LCCOMB_X21_Y18_N18
\mm_interconnect_0|cmd_mux_002|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(2),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: LCCOMB_X24_Y16_N16
\nios2_gen2_0|cpu|R_src2_lo[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[5]~13_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(11))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(11),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[5]~13_combout\);

-- Location: FF_X24_Y16_N17
\nios2_gen2_0|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[5]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(5));

-- Location: LCCOMB_X26_Y16_N4
\nios2_gen2_0|cpu|E_logic_result[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[5]~19_combout\ = (\nios2_gen2_0|cpu|E_src2\(5) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(5)))))) # (!\nios2_gen2_0|cpu|E_src2\(5) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(5)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(5),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src1\(5),
	combout => \nios2_gen2_0|cpu|E_logic_result[5]~19_combout\);

-- Location: LCCOMB_X27_Y16_N26
\nios2_gen2_0|cpu|W_alu_result[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[5]~21_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[5]~19_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~31_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[5]~19_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[5]~21_combout\);

-- Location: LCCOMB_X20_Y18_N0
\nios2_gen2_0|cpu|D_ctrl_shift_rot~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\ = (!\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\))) # (!\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(15),
	datab => \nios2_gen2_0|cpu|Equal62~4_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\);

-- Location: LCCOMB_X20_Y18_N28
\nios2_gen2_0|cpu|D_ctrl_shift_rot~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\ = (\nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & ((\nios2_gen2_0|cpu|Equal62~6_combout\) # ((\nios2_gen2_0|cpu|Equal62~4_combout\) # (\nios2_gen2_0|cpu|Equal62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~6_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~4_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~5_combout\,
	datad => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\);

-- Location: LCCOMB_X20_Y18_N30
\nios2_gen2_0|cpu|D_ctrl_shift_rot~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\ = (\nios2_gen2_0|cpu|Equal62~7_combout\ & ((\nios2_gen2_0|cpu|D_iw\(14)) # (!\nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal62~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\);

-- Location: LCCOMB_X20_Y18_N8
\nios2_gen2_0|cpu|D_ctrl_shift_rot~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ = (\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\) # (\nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\);

-- Location: FF_X20_Y18_N9
\nios2_gen2_0|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\);

-- Location: FF_X27_Y16_N27
\nios2_gen2_0|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[5]~21_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(5));

-- Location: LCCOMB_X32_Y21_N0
\mm_interconnect_0|cmd_mux_002|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(41) = (\nios2_gen2_0|cpu|F_pc\(3) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(5))))) # (!\nios2_gen2_0|cpu|F_pc\(3) & 
-- (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(3),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(41));

-- Location: LCCOMB_X28_Y18_N16
\nios2_gen2_0|cpu|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ = (\nios2_gen2_0|cpu|F_pc\(4) & (\nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(4) & (!\nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ = CARRY((\nios2_gen2_0|cpu|F_pc\(4) & !\nios2_gen2_0|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(4),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[3]~7\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X23_Y24_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (\nios
-- 2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\);

-- Location: FF_X23_Y24_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(31));

-- Location: FF_X30_Y20_N9
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X31_Y22_N0
\mm_interconnect_0|cmd_mux_003|src_payload[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload\(0) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # (\mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload\(0));

-- Location: FF_X31_Y22_N1
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|endofpacket_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload\(0),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|endofpacket_reg~q\);

-- Location: LCCOMB_X31_Y22_N18
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0) & 
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|endofpacket_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|endofpacket_reg~q\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\);

-- Location: FF_X30_Y24_N31
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~45_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][84]~q\);

-- Location: LCCOMB_X30_Y24_N30
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~45_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][84]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & 
-- (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][84]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~45_combout\);

-- Location: FF_X30_Y24_N1
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~45_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][84]~q\);

-- Location: LCCOMB_X30_Y25_N0
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~38_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][84]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & 
-- (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][84]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~38_combout\);

-- Location: FF_X30_Y25_N1
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~38_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][84]~q\);

-- Location: LCCOMB_X30_Y25_N20
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~31_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][84]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & 
-- ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][84]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~31_combout\);

-- Location: FF_X30_Y25_N21
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~31_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][84]~q\);

-- Location: LCCOMB_X29_Y25_N18
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~24_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][84]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & 
-- (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][84]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~24_combout\);

-- Location: FF_X29_Y25_N19
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~24_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][84]~q\);

-- Location: LCCOMB_X29_Y25_N6
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~17_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][84]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & 
-- (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][84]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~17_combout\);

-- Location: FF_X29_Y25_N7
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~17_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][84]~q\);

-- Location: LCCOMB_X31_Y25_N6
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~10_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][84]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & 
-- ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][84]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~10_combout\);

-- Location: FF_X31_Y25_N7
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~10_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][84]~q\);

-- Location: LCCOMB_X30_Y22_N6
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~4_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][84]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][84]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~4_combout\);

-- Location: FF_X30_Y22_N7
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][84]~q\);

-- Location: LCCOMB_X29_Y23_N10
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][84]~q\) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][84]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~0_combout\);

-- Location: LCCOMB_X29_Y23_N16
\mm_interconnect_0|rsp_demux_003|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\ & (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~0_combout\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\);

-- Location: FF_X28_Y24_N9
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]~q\);

-- Location: LCCOMB_X28_Y24_N8
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]~q\)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]~q\,
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X28_Y24_N17
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\);

-- Location: LCCOMB_X28_Y24_N28
\mm_interconnect_0|rsp_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X25_Y24_N12
\mm_interconnect_0|cmd_mux_001|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(32) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\nios2_gen2_0|cpu|d_byteenable\(0) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|d_byteenable\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(32));

-- Location: FF_X25_Y24_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X25_Y24_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X20_Y15_N16
\nios2_gen2_0|cpu|d_writedata[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[3]~feeder_combout\ = \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_gen2_0|cpu|d_writedata[3]~feeder_combout\);

-- Location: FF_X20_Y15_N17
\nios2_gen2_0|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[3]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(3));

-- Location: LCCOMB_X17_Y17_N0
\mm_interconnect_0|cmd_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = (\nios2_gen2_0|cpu|d_writedata\(3) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(3),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: FF_X17_Y17_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X18_Y24_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: FF_X17_Y17_N29
\nios2_gen2_0|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(4));

-- Location: LCCOMB_X17_Y17_N12
\mm_interconnect_0|cmd_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = (\nios2_gen2_0|cpu|d_writedata\(4) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(4),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: FF_X17_Y17_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X19_Y28_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3_combout\);

-- Location: LCCOMB_X19_Y26_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X19_Y26_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5));

-- Location: FF_X17_Y17_N7
\nios2_gen2_0|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(5));

-- Location: LCCOMB_X17_Y17_N22
\mm_interconnect_0|cmd_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = (\nios2_gen2_0|cpu|d_writedata\(5) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(5),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: FF_X17_Y17_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X18_Y24_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(5),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10_combout\);

-- Location: LCCOMB_X17_Y17_N24
\mm_interconnect_0|cmd_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\nios2_gen2_0|cpu|d_writedata\(6) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(6),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: FF_X17_Y17_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X17_Y17_N6
\mm_interconnect_0|cmd_mux_002|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ = (\nios2_gen2_0|cpu|d_writedata\(5) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(5),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

-- Location: LCCOMB_X24_Y16_N12
\nios2_gen2_0|cpu|R_src2_lo[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[7]~11_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(13)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[7]~11_combout\);

-- Location: FF_X24_Y16_N13
\nios2_gen2_0|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[7]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(7));

-- Location: LCCOMB_X28_Y18_N18
\nios2_gen2_0|cpu|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ = (\nios2_gen2_0|cpu|F_pc\(5) & (!\nios2_gen2_0|cpu|F_pc_plus_one[4]~9\)) # (!\nios2_gen2_0|cpu|F_pc\(5) & ((\nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (!\nios2_gen2_0|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(5),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[4]~9\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X26_Y16_N10
\nios2_gen2_0|cpu|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~19_combout\ = \nios2_gen2_0|cpu|E_src2\(7) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_src2\(7),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~19_combout\);

-- Location: LCCOMB_X25_Y16_N28
\nios2_gen2_0|cpu|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~20_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(6),
	combout => \nios2_gen2_0|cpu|Add1~20_combout\);

-- Location: LCCOMB_X26_Y16_N12
\nios2_gen2_0|cpu|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~21_combout\ = \nios2_gen2_0|cpu|E_src2\(5) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(5),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~21_combout\);

-- Location: LCCOMB_X25_Y16_N6
\nios2_gen2_0|cpu|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~22_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(4),
	combout => \nios2_gen2_0|cpu|Add1~22_combout\);

-- Location: LCCOMB_X25_Y21_N2
\jtag_uart_0|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_rd~0_combout\ = (!\jtag_uart_0|av_waitrequest~q\ & (\mm_interconnect_0|cmd_demux|sink_ready~3_combout\ & (!\nios2_gen2_0|cpu|W_alu_result\(2) & \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_waitrequest~q\,
	datab => \mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	combout => \jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCCOMB_X25_Y21_N28
\jtag_uart_0|read_0~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|read_0~feeder_combout\ = \jtag_uart_0|fifo_rd~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|fifo_rd~0_combout\,
	combout => \jtag_uart_0|read_0~feeder_combout\);

-- Location: FF_X25_Y21_N29
\jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|read_0~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|read_0~q\);

-- Location: LCCOMB_X21_Y20_N18
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) 
-- # (!\jtag_uart_0|wr_rfifo~combout\)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (!\jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X23_Y17_N22
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X23_Y17_N23
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X23_Y14_N4
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~2_combout\);

-- Location: LCCOMB_X28_Y27_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X28_Y27_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X28_Y27_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X23_Y17_N2
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|always0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\);

-- Location: LCCOMB_X24_Y14_N22
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X25_Y14_N24
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X24_Y14_N8
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X24_Y14_N9
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X24_Y14_N20
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCCOMB_X24_Y14_N2
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[9]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[9]~2_combout\);

-- Location: LCCOMB_X24_Y14_N4
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X24_Y14_N3
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[9]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X23_Y11_N24
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X23_Y11_N25
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X23_Y11_N2
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~0_combout\);

-- Location: FF_X23_Y11_N3
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X24_Y14_N6
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: FF_X24_Y14_N7
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X24_Y14_N10
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X24_Y14_N11
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X24_Y14_N24
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X24_Y14_N25
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X24_Y14_N14
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X24_Y14_N15
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X24_Y14_N12
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X24_Y14_N13
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X24_Y14_N18
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X24_Y14_N19
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X24_Y14_N26
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X24_Y14_N27
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X24_Y14_N30
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: LCCOMB_X24_Y14_N28
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\);

-- Location: FF_X23_Y14_N17
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: FF_X23_Y17_N31
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X23_Y17_N25
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X23_Y17_N12
\jtag_uart_0|t_dav~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|t_dav~feeder_combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \jtag_uart_0|t_dav~feeder_combout\);

-- Location: FF_X23_Y17_N13
\jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|t_dav~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X23_Y11_N20
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|t_dav~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X23_Y11_N21
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X23_Y12_N14
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X23_Y12_N15
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X23_Y14_N8
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCCOMB_X24_Y14_N0
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\);

-- Location: FF_X23_Y14_N9
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X23_Y14_N14
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: FF_X23_Y14_N15
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X23_Y17_N20
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datad => \jtag_uart_0|t_dav~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X23_Y17_N0
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X23_Y17_N1
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\);

-- Location: LCCOMB_X21_Y20_N22
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) 
-- # (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X21_Y20_N24
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((GND))))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\jtag_uart_0|wr_rfifo~combout\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y20_N25
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X21_Y20_N26
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) 
-- # (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y20_N27
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X21_Y20_N28
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X21_Y20_N29
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X21_Y21_N24
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X21_Y21_N2
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # ((\jtag_uart_0|wr_rfifo~combout\) # 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \jtag_uart_0|wr_rfifo~combout\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X21_Y21_N28
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X21_Y21_N10
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\jtag_uart_0|fifo_rd~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \jtag_uart_0|fifo_rd~0_combout\,
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X21_Y21_N11
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X21_Y21_N30
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\ & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ $ (((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) # (!\jtag_uart_0|fifo_rd~0_combout\))))) # 
-- (!\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\ & (((\jtag_uart_0|fifo_rd~0_combout\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|fifo_rd~0_combout\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X21_Y20_N19
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X21_Y20_N20
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((GND))))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (\jtag_uart_0|wr_rfifo~combout\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y20_N21
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: FF_X21_Y20_N23
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y21_N22
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\ & 
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X21_Y21_N8
\jtag_uart_0|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|rvalid~0_combout\ = (\jtag_uart_0|fifo_rd~0_combout\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|fifo_rd~0_combout\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart_0|rvalid~0_combout\);

-- Location: LCCOMB_X21_Y21_N12
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X21_Y21_N0
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|rvalid~0_combout\ & ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \jtag_uart_0|rvalid~0_combout\,
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X21_Y21_N1
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X21_Y21_N14
\jtag_uart_0|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|wr_rfifo~combout\ = (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	combout => \jtag_uart_0|wr_rfifo~combout\);

-- Location: FF_X23_Y14_N27
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X23_Y18_N18
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X23_Y18_N19
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X23_Y18_N20
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y18_N21
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X23_Y18_N22
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y18_N23
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X23_Y18_N24
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y18_N25
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X23_Y18_N26
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y18_N27
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X23_Y18_N28
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X23_Y18_N29
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X21_Y19_N8
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X21_Y19_N9
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X21_Y19_N10
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y19_N11
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X21_Y19_N12
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X21_Y19_N13
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y19_N14
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y19_N15
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X21_Y19_N16
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y19_N17
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X21_Y19_N18
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X21_Y19_N19
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X23_Y14_N10
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X23_Y14_N28
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\);

-- Location: FF_X23_Y14_N29
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X23_Y13_N2
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X23_Y13_N3
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: FF_X23_Y13_N13
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: FF_X23_Y13_N5
\jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|r_val~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X23_Y13_N30
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|r_val~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X23_Y13_N31
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X23_Y13_N8
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|r_val~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X23_Y18_N4
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X23_Y18_N5
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X23_Y18_N6
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y18_N7
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X23_Y18_N8
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y18_N9
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X23_Y18_N10
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y18_N11
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X23_Y18_N12
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y18_N13
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X23_Y18_N14
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X23_Y18_N15
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X23_Y13_N18
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X23_Y13_N19
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X23_Y13_N20
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y13_N21
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X23_Y13_N22
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y13_N23
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X23_Y13_N24
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y13_N25
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X23_Y13_N26
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y13_N27
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X23_Y13_N28
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X23_Y13_N29
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: M9K_X22_Y14_N0
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "de0_nano_jtag_uart_0:jtag_uart_0|de0_nano_jtag_uart_0_scfifo_w:the_de0_nano_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \jtag_uart_0|r_val~0_combout\,
	ena2 => \jtag_uart_0|fifo_wr~q\,
	clr0 => \rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y12_N24
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: FF_X23_Y12_N25
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: FF_X23_Y14_N19
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X23_Y13_N12
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X23_Y13_N10
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X23_Y13_N11
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X20_Y20_N4
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) 
-- # (!\jtag_uart_0|fifo_wr~q\)))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|fifo_wr~q\ $ 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X20_Y20_N24
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \jtag_uart_0|r_val~0_combout\ $ (\jtag_uart_0|fifo_wr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|r_val~0_combout\,
	datac => \jtag_uart_0|fifo_wr~q\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X20_Y20_N5
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X20_Y20_N6
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (GND))))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|fifo_wr~q\ $ 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X20_Y20_N7
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X20_Y20_N8
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) 
-- # (!\jtag_uart_0|fifo_wr~q\)))))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\jtag_uart_0|fifo_wr~q\ $ (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X20_Y20_N9
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X20_Y20_N10
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (GND))))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|fifo_wr~q\ $ 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X20_Y20_N11
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X20_Y20_N12
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) 
-- # (!\jtag_uart_0|fifo_wr~q\)))))
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\jtag_uart_0|fifo_wr~q\ $ (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X20_Y20_N13
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X20_Y20_N14
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X20_Y20_N15
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X20_Y20_N28
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X20_Y20_N30
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))) # 
-- (!\jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|r_val~0_combout\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X20_Y20_N26
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\jtag_uart_0|fifo_wr~q\) # ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X20_Y20_N27
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X23_Y13_N14
\jtag_uart_0|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|r_val~0_combout\ = (!\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- ((!\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\) # (!\jtag_uart_0|r_val~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|r_val~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X20_Y20_N20
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X20_Y20_N2
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|fifo_wr~q\ & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X20_Y20_N18
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|r_val~0_combout\ & ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|r_val~0_combout\,
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X20_Y20_N19
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X25_Y21_N0
\jtag_uart_0|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_wr~0_combout\ = (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\jtag_uart_0|always2~0_combout\ & (!\nios2_gen2_0|cpu|W_alu_result\(2) & \jtag_uart_0|av_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \jtag_uart_0|always2~0_combout\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \jtag_uart_0|av_waitrequest~0_combout\,
	combout => \jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X25_Y21_N1
\jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|fifo_wr~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_wr~q\);

-- Location: LCCOMB_X23_Y12_N20
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCCOMB_X23_Y12_N22
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: FF_X23_Y12_N23
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X23_Y12_N16
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCCOMB_X23_Y12_N10
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: FF_X23_Y12_N11
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X23_Y12_N12
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCCOMB_X23_Y12_N8
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: FF_X23_Y12_N9
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X23_Y11_N28
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X23_Y11_N16
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X23_Y11_N17
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X23_Y13_N16
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\);

-- Location: FF_X23_Y13_N17
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X23_Y11_N26
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X23_Y11_N14
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X23_Y11_N22
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X23_Y11_N0
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X23_Y11_N1
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X23_Y11_N10
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X24_Y14_N16
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X23_Y11_N4
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X23_Y11_N5
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X23_Y11_N6
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCCOMB_X23_Y12_N26
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~22_combout\);

-- Location: FF_X23_Y12_N27
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~22_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X23_Y12_N30
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: LCCOMB_X23_Y12_N18
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X23_Y12_N19
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X23_Y12_N4
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCCOMB_X23_Y12_N6
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: FF_X23_Y12_N7
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X23_Y12_N0
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCCOMB_X23_Y12_N2
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X23_Y12_N3
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: FF_X23_Y14_N21
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X23_Y14_N0
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X23_Y14_N1
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: FF_X23_Y14_N23
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: FF_X23_Y14_N13
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: FF_X23_Y14_N3
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X23_Y14_N24
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X23_Y14_N25
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: FF_X23_Y14_N7
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X22_Y18_N0
\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "de0_nano_jtag_uart_0:jtag_uart_0|de0_nano_jtag_uart_0_scfifo_r:the_de0_nano_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart_0|wr_rfifo~combout\,
	ena1 => \jtag_uart_0|rvalid~0_combout\,
	portadatain => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y21_N8
\jtag_uart_0|av_readdata[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[7]~3_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~q\,
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \jtag_uart_0|av_readdata[7]~3_combout\);

-- Location: FF_X26_Y21_N9
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[7]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X18_Y25_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X18_Y25_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LCCOMB_X18_Y25_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ = 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X19_Y24_N14
\mm_interconnect_0|cmd_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = (\nios2_gen2_0|cpu|d_writedata\(17) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(17),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: FF_X19_Y24_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X23_Y17_N24
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X23_Y17_N26
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datad => \jtag_uart_0|t_dav~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X23_Y17_N10
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X23_Y17_N8
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\);

-- Location: FF_X23_Y17_N9
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X23_Y17_N29
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X23_Y17_N14
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X23_Y17_N15
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X23_Y17_N18
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X23_Y17_N19
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~q\);

-- Location: LCCOMB_X24_Y21_N18
\jtag_uart_0|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|pause_irq~0_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~q\) # ((!\jtag_uart_0|read_0~q\ & 
-- \jtag_uart_0|pause_irq~q\)))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\jtag_uart_0|read_0~q\ & (\jtag_uart_0|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \jtag_uart_0|read_0~q\,
	datac => \jtag_uart_0|pause_irq~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~q\,
	combout => \jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X24_Y21_N19
\jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|pause_irq~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X25_Y21_N18
\jtag_uart_0|ien_AE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AE~2_combout\ = (\nios2_gen2_0|cpu|d_write~q\ & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (\nios2_gen2_0|cpu|W_alu_result\(2) & \jtag_uart_0|av_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_write~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \jtag_uart_0|av_waitrequest~0_combout\,
	combout => \jtag_uart_0|ien_AE~2_combout\);

-- Location: FF_X24_Y21_N25
\jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X20_Y21_N4
\jtag_uart_0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~0_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (GND)))
-- \jtag_uart_0|Add0~1\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \jtag_uart_0|Add0~0_combout\,
	cout => \jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X20_Y21_N6
\jtag_uart_0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~2_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\jtag_uart_0|Add0~1\))
-- \jtag_uart_0|Add0~3\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|Add0~1\,
	combout => \jtag_uart_0|Add0~2_combout\,
	cout => \jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X20_Y21_N8
\jtag_uart_0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~4_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\jtag_uart_0|Add0~3\ $ (GND)))
-- \jtag_uart_0|Add0~5\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|Add0~3\,
	combout => \jtag_uart_0|Add0~4_combout\,
	cout => \jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X20_Y21_N26
\jtag_uart_0|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~0_combout\ = (\jtag_uart_0|Add0~4_combout\ & ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\jtag_uart_0|Add0~0_combout\) # 
-- (\jtag_uart_0|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|Add0~4_combout\,
	datac => \jtag_uart_0|Add0~0_combout\,
	datad => \jtag_uart_0|Add0~2_combout\,
	combout => \jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X20_Y21_N10
\jtag_uart_0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~6_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\jtag_uart_0|Add0~5\))
-- \jtag_uart_0|Add0~7\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|Add0~5\,
	combout => \jtag_uart_0|Add0~6_combout\,
	cout => \jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X20_Y21_N12
\jtag_uart_0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~8_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\jtag_uart_0|Add0~7\ $ (GND)))
-- \jtag_uart_0|Add0~9\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \jtag_uart_0|Add0~7\,
	combout => \jtag_uart_0|Add0~8_combout\,
	cout => \jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X20_Y21_N2
\jtag_uart_0|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~1_combout\ = (\jtag_uart_0|Add0~8_combout\) # (\jtag_uart_0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Add0~8_combout\,
	datad => \jtag_uart_0|Add0~6_combout\,
	combout => \jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X20_Y21_N14
\jtag_uart_0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~10_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\jtag_uart_0|Add0~9\)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ 
-- & (\jtag_uart_0|Add0~9\ & VCC))
-- \jtag_uart_0|Add0~11\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \jtag_uart_0|Add0~9\,
	combout => \jtag_uart_0|Add0~10_combout\,
	cout => \jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X20_Y21_N16
\jtag_uart_0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~12_combout\ = \jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \jtag_uart_0|Add0~11\,
	combout => \jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X20_Y21_N24
\jtag_uart_0|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~2_combout\ = (!\jtag_uart_0|LessThan1~0_combout\ & (!\jtag_uart_0|LessThan1~1_combout\ & (!\jtag_uart_0|Add0~10_combout\ & !\jtag_uart_0|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|LessThan1~0_combout\,
	datab => \jtag_uart_0|LessThan1~1_combout\,
	datac => \jtag_uart_0|Add0~10_combout\,
	datad => \jtag_uart_0|Add0~12_combout\,
	combout => \jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X20_Y21_N25
\jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|LessThan1~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X24_Y21_N12
\jtag_uart_0|av_readdata[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[8]~0_combout\ = (\jtag_uart_0|ien_AF~q\ & ((\jtag_uart_0|pause_irq~q\) # (\jtag_uart_0|fifo_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|pause_irq~q\,
	datac => \jtag_uart_0|ien_AF~q\,
	datad => \jtag_uart_0|fifo_AF~q\,
	combout => \jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: FF_X24_Y21_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[8]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X23_Y24_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X23_Y24_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(8));

-- Location: FF_X27_Y21_N19
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X27_Y21_N18
\mm_interconnect_0|rsp_mux|src_data[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[8]~43_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[8]~43_combout\);

-- Location: IOIBUF_X53_Y14_N8
\sdram_dq[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(8),
	o => \sdram_dq[8]~input_o\);

-- Location: FF_X53_Y14_N10
\sdram_0|za_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[8]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(8));

-- Location: FF_X44_Y20_N17
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(8),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~24_q\);

-- Location: FF_X44_Y20_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(8),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~8_q\);

-- Location: LCCOMB_X44_Y20_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~203_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~24_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~8_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~24_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~8_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~203_combout\);

-- Location: FF_X41_Y20_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(8),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~56_q\);

-- Location: LCCOMB_X40_Y20_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40feeder_combout\ = \sdram_0|za_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(8),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40feeder_combout\);

-- Location: FF_X40_Y20_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40_q\);

-- Location: LCCOMB_X41_Y20_N12
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~204_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~203_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~56_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~203_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~203_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~56_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~40_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~204_combout\);

-- Location: LCCOMB_X40_Y20_N0
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88feeder_combout\ = \sdram_0|za_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(8),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88feeder_combout\);

-- Location: FF_X40_Y20_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88_q\);

-- Location: LCCOMB_X38_Y20_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104feeder_combout\ = \sdram_0|za_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(8),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104feeder_combout\);

-- Location: FF_X38_Y20_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104_q\);

-- Location: FF_X39_Y20_N17
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(8),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~72_q\);

-- Location: LCCOMB_X39_Y20_N16
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~201_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~72_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~104_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~72_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~201_combout\);

-- Location: FF_X39_Y20_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(8),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~120_q\);

-- Location: LCCOMB_X39_Y20_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~202_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~201_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~120_q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~201_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88_q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~88_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~201_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~120_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~202_combout\);

-- Location: LCCOMB_X41_Y20_N20
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~205_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~202_combout\))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~204_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~202_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~205_combout\);

-- Location: FF_X41_Y20_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(8));

-- Location: FF_X31_Y20_N7
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(8),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8));

-- Location: LCCOMB_X29_Y20_N2
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~13_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(8)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(8),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8),
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~13_combout\);

-- Location: FF_X29_Y20_N3
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~13_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(8));

-- Location: LCCOMB_X29_Y20_N4
\nios2_gen2_0|cpu|F_iw[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[8]~45_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(8))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(8),
	combout => \nios2_gen2_0|cpu|F_iw[8]~45_combout\);

-- Location: LCCOMB_X23_Y16_N22
\nios2_gen2_0|cpu|E_st_data[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[8]~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \nios2_gen2_0|cpu|E_st_data[8]~0_combout\);

-- Location: FF_X23_Y16_N23
\nios2_gen2_0|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[8]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(8));

-- Location: LCCOMB_X23_Y23_N22
\mm_interconnect_0|cmd_mux_002|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ = (\nios2_gen2_0|cpu|d_writedata\(8) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(8),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

-- Location: LCCOMB_X23_Y16_N24
\nios2_gen2_0|cpu|E_st_data[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[10]~2_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \nios2_gen2_0|cpu|E_st_data[10]~2_combout\);

-- Location: FF_X23_Y16_N25
\nios2_gen2_0|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[10]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(10));

-- Location: LCCOMB_X24_Y21_N24
\jtag_uart_0|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~0_combout\ = (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\) # (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_ena~q\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|t_pause~q\,
	combout => \jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X24_Y21_N22
\jtag_uart_0|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~1_combout\ = (\jtag_uart_0|ac~0_combout\) # ((\jtag_uart_0|ac~q\ & ((!\jtag_uart_0|ien_AE~2_combout\) # (!\nios2_gen2_0|cpu|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(10),
	datab => \jtag_uart_0|ac~0_combout\,
	datac => \jtag_uart_0|ac~q\,
	datad => \jtag_uart_0|ien_AE~2_combout\,
	combout => \jtag_uart_0|ac~1_combout\);

-- Location: FF_X24_Y21_N23
\jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|ac~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ac~q\);

-- Location: FF_X24_Y21_N21
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|ac~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X17_Y17_N2
\mm_interconnect_0|cmd_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = (\nios2_gen2_0|cpu|d_writedata\(9) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(9),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: FF_X17_Y17_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X19_Y28_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10_combout\);

-- Location: LCCOMB_X19_Y26_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X19_Y26_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X20_Y24_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X20_Y24_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(11));

-- Location: FF_X28_Y24_N13
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X28_Y24_N12
\mm_interconnect_0|rsp_mux|src_data[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[11]~34_combout\ = (\mm_interconnect_0|rsp_mux|src_data[11]~12_combout\ & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))))) # (!\mm_interconnect_0|rsp_mux|src_data[11]~12_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[11]~12_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[11]~34_combout\);

-- Location: LCCOMB_X29_Y20_N22
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~5_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(11)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(11),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11),
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~5_combout\);

-- Location: FF_X29_Y20_N23
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(11));

-- Location: LCCOMB_X29_Y20_N26
\mm_interconnect_0|rsp_mux|src_data[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[11]~13_combout\ = (\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(11) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11))))) # (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(11) & 
-- (((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(11),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11),
	combout => \mm_interconnect_0|rsp_mux|src_data[11]~13_combout\);

-- Location: LCCOMB_X29_Y20_N28
\mm_interconnect_0|rsp_mux|src_data[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[11]~35_combout\ = (\mm_interconnect_0|rsp_mux|src_data[11]~34_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[11]~13_combout\ & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[11]~34_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_data[11]~13_combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[11]~35_combout\);

-- Location: LCCOMB_X24_Y19_N18
\nios2_gen2_0|cpu|D_ctrl_ld_signed~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(2) & \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\);

-- Location: FF_X24_Y19_N19
\nios2_gen2_0|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X21_Y21_N4
\jtag_uart_0|rvalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|rvalid~1_combout\ = (\jtag_uart_0|fifo_rd~0_combout\ & ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))) # (!\jtag_uart_0|fifo_rd~0_combout\ & (\jtag_uart_0|rvalid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|fifo_rd~0_combout\,
	datac => \jtag_uart_0|rvalid~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart_0|rvalid~1_combout\);

-- Location: FF_X21_Y21_N5
\jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|rvalid~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|rvalid~q\);

-- Location: FF_X21_Y21_N27
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|rvalid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X21_Y21_N26
\mm_interconnect_0|rsp_mux|src_data[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[15]~24_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	combout => \mm_interconnect_0|rsp_mux|src_data[15]~24_combout\);

-- Location: IOIBUF_X53_Y21_N22
\sdram_dq[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(12),
	o => \sdram_dq[12]~input_o\);

-- Location: FF_X53_Y21_N24
\sdram_0|za_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[12]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(12));

-- Location: LCCOMB_X40_Y20_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44feeder_combout\ = \sdram_0|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(12),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44feeder_combout\);

-- Location: FF_X40_Y20_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44_q\);

-- Location: FF_X41_Y20_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(12),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~60_q\);

-- Location: FF_X44_Y20_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(12),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~28_q\);

-- Location: FF_X44_Y20_N27
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(12),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~12_q\);

-- Location: LCCOMB_X44_Y20_N26
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~173_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~28_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~12_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~28_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~12_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~173_combout\);

-- Location: LCCOMB_X41_Y20_N8
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~174_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~173_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~60_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~173_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~44_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~60_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~173_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~174_combout\);

-- Location: FF_X39_Y21_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(12),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~108_q\);

-- Location: FF_X39_Y20_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(12),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~76_q\);

-- Location: LCCOMB_X39_Y20_N24
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~171_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~108_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~76_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~108_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~76_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~171_combout\);

-- Location: FF_X39_Y20_N27
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(12),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~124_q\);

-- Location: LCCOMB_X40_Y20_N24
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92feeder_combout\ = \sdram_0|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(12),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92feeder_combout\);

-- Location: FF_X40_Y20_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92_q\);

-- Location: LCCOMB_X39_Y20_N26
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~172_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~171_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~124_q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~171_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92_q\))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~171_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~124_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~92_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~172_combout\);

-- Location: LCCOMB_X41_Y20_N16
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~175_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~172_combout\))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~174_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~172_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~175_combout\);

-- Location: FF_X41_Y20_N17
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(12));

-- Location: FF_X31_Y20_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(12),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12));

-- Location: LCCOMB_X27_Y20_N0
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~7_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(12)) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12) & !\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12),
	datab => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(12),
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~7_combout\);

-- Location: FF_X27_Y20_N1
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~7_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(12));

-- Location: LCCOMB_X27_Y20_N26
\nios2_gen2_0|cpu|F_iw[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[12]~23_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12) & (((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(12) & \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12) & (\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(12) & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12),
	datab => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(12),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[12]~23_combout\);

-- Location: LCCOMB_X24_Y16_N26
\nios2_gen2_0|cpu|E_st_data[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[13]~5_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))) # (!\nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|E_st_data[13]~5_combout\);

-- Location: FF_X24_Y16_N27
\nios2_gen2_0|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[13]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(13));

-- Location: LCCOMB_X23_Y23_N24
\mm_interconnect_0|cmd_mux_002|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = (\nios2_gen2_0|cpu|d_writedata\(13) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(13),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: LCCOMB_X21_Y24_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X21_Y24_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(17));

-- Location: FF_X25_Y20_N17
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X21_Y20_N0
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X21_Y20_N2
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: FF_X21_Y20_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X25_Y20_N16
\mm_interconnect_0|rsp_mux|src_data[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[17]~18_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	combout => \mm_interconnect_0|rsp_mux|src_data[17]~18_combout\);

-- Location: LCCOMB_X29_Y23_N4
\mm_interconnect_0|rsp_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\ & (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: LCCOMB_X29_Y21_N2
\mm_interconnect_0|rsp_mux|src_data[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[17]~60_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & (\nios2_gen2_0|cpu|F_iw[17]~60_combout\ & ((!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \nios2_gen2_0|cpu|F_iw[17]~60_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\,
	combout => \mm_interconnect_0|rsp_mux|src_data[17]~60_combout\);

-- Location: LCCOMB_X29_Y20_N18
\mm_interconnect_0|rsp_mux|src_data[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[17]~19_combout\ = (\mm_interconnect_0|rsp_mux|src_data[17]~18_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[17]~60_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[17]~18_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1),
	datad => \mm_interconnect_0|rsp_mux|src_data[17]~60_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[17]~19_combout\);

-- Location: LCCOMB_X28_Y20_N30
\nios2_gen2_0|cpu|av_ld_byte2_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[1]~6_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[17]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[17]~19_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[1]~6_combout\);

-- Location: LCCOMB_X21_Y16_N8
\nios2_gen2_0|cpu|E_src2[18]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[18]~8_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[18]~8_combout\);

-- Location: LCCOMB_X21_Y20_N4
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X21_Y20_N6
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X21_Y20_N8
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: FF_X21_Y20_N9
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X27_Y22_N10
\mm_interconnect_0|rsp_mux|src_data[20]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[20]~54_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \mm_interconnect_0|rsp_mux|src_data[20]~54_combout\);

-- Location: LCCOMB_X21_Y16_N6
\nios2_gen2_0|cpu|E_src2[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[22]~4_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \nios2_gen2_0|cpu|E_src2[22]~4_combout\);

-- Location: LCCOMB_X18_Y19_N8
\nios2_gen2_0|cpu|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~6_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & (!\nios2_gen2_0|cpu|D_iw\(2) & !\nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~6_combout\);

-- Location: LCCOMB_X19_Y19_N24
\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(5) & ((\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|Equal0~4_combout\))) # (!\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~6_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\);

-- Location: LCCOMB_X23_Y19_N16
\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ = (\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\) # ((!\nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ & !\nios2_gen2_0|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(5),
	combout => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\);

-- Location: FF_X23_Y19_N17
\nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X23_Y15_N8
\nios2_gen2_0|cpu|R_src2_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_hi~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) # (\nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \nios2_gen2_0|cpu|R_src2_hi~0_combout\);

-- Location: FF_X21_Y16_N7
\nios2_gen2_0|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[22]~4_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(22));

-- Location: LCCOMB_X28_Y14_N0
\nios2_gen2_0|cpu|Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~63_combout\ = \nios2_gen2_0|cpu|E_src2\(22) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(22),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~63_combout\);

-- Location: LCCOMB_X28_Y16_N6
\nios2_gen2_0|cpu|W_rf_wr_data[25]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[25]~22_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(1))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(25) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(25),
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	datad => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[25]~22_combout\);

-- Location: LCCOMB_X23_Y16_N4
\nios2_gen2_0|cpu|d_writedata[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[27]~3_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \nios2_gen2_0|cpu|d_writedata[27]~3_combout\);

-- Location: FF_X23_Y16_N5
\nios2_gen2_0|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[27]~3_combout\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(27));

-- Location: LCCOMB_X30_Y21_N6
\mm_interconnect_0|cmd_mux_002|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ = (\nios2_gen2_0|cpu|d_writedata\(27) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(27),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

-- Location: IOIBUF_X53_Y22_N1
\sdram_dq[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(2),
	o => \sdram_dq[2]~input_o\);

-- Location: FF_X53_Y22_N3
\sdram_0|za_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[2]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(2));

-- Location: FF_X39_Y25_N17
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(2),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~82_q\);

-- Location: FF_X38_Y25_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(2),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~66_q\);

-- Location: FF_X39_Y21_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(2),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~98_q\);

-- Location: LCCOMB_X38_Y25_N8
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~138_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~98_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~66_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~66_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~98_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~138_combout\);

-- Location: FF_X38_Y25_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(2),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~114_q\);

-- Location: LCCOMB_X38_Y25_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~139_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~138_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~114_q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~138_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~82_q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~82_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~138_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~114_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~139_combout\);

-- Location: FF_X39_Y25_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(2),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~34_q\);

-- Location: FF_X39_Y24_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(2),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~18_q\);

-- Location: FF_X39_Y24_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(2),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~2_q\);

-- Location: LCCOMB_X39_Y24_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~140_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~18_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~2_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~18_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~2_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~140_combout\);

-- Location: FF_X38_Y24_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(2),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~50_q\);

-- Location: LCCOMB_X38_Y24_N22
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~141_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~140_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~50_q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~140_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~34_q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~34_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~140_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~50_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~141_combout\);

-- Location: LCCOMB_X38_Y24_N28
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~142_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~139_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~139_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~141_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~142_combout\);

-- Location: FF_X38_Y24_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(2));

-- Location: LCCOMB_X28_Y22_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[2]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(2),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[2]~feeder_combout\);

-- Location: FF_X28_Y22_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[2]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2));

-- Location: LCCOMB_X20_Y25_N20
\mm_interconnect_0|cmd_mux_002|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

-- Location: LCCOMB_X32_Y17_N22
\mm_interconnect_0|cmd_mux_002|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(49) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(13)) # ((\nios2_gen2_0|cpu|F_pc\(11) & \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\nios2_gen2_0|cpu|F_pc\(11) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|F_pc\(11),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(13),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(49));

-- Location: LCCOMB_X34_Y17_N10
\mm_interconnect_0|cmd_mux_002|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(50) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(12)) # ((\nios2_gen2_0|cpu|W_alu_result\(14) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\nios2_gen2_0|cpu|W_alu_result\(14) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \nios2_gen2_0|cpu|W_alu_result\(14),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|F_pc\(12),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(50));

-- Location: LCCOMB_X23_Y16_N20
\nios2_gen2_0|cpu|E_mem_byte_en[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_mem_byte_en[2]~3_combout\ = (\nios2_gen2_0|cpu|Add1~6_combout\ & (((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # (!\nios2_gen2_0|cpu|Add1~3_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\))) # 
-- (!\nios2_gen2_0|cpu|Add1~6_combout\ & (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ $ ((!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~6_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \nios2_gen2_0|cpu|Add1~3_combout\,
	combout => \nios2_gen2_0|cpu|E_mem_byte_en[2]~3_combout\);

-- Location: FF_X23_Y16_N21
\nios2_gen2_0|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_mem_byte_en[2]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_byteenable\(2));

-- Location: LCCOMB_X30_Y21_N16
\mm_interconnect_0|cmd_mux_002|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(34) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_byteenable\(2),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(34));

-- Location: M9K_X22_Y22_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y26_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y22_N8
\nios2_gen2_0|cpu|F_iw[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[18]~56_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[18]~56_combout\);

-- Location: LCCOMB_X23_Y22_N12
\mm_interconnect_0|cmd_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = (\nios2_gen2_0|cpu|d_writedata\(20) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(20),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: FF_X23_Y22_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X21_Y26_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X21_Y26_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X25_Y22_N18
\mm_interconnect_0|cmd_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = (\nios2_gen2_0|cpu|d_writedata\(22) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(22),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: FF_X25_Y22_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X21_Y26_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~16_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(22),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~16_combout\);

-- Location: LCCOMB_X20_Y16_N4
\nios2_gen2_0|cpu|E_st_data[23]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[23]~15_combout\ = (\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_gen2_0|cpu|d_writedata[21]~8_combout\,
	combout => \nios2_gen2_0|cpu|E_st_data[23]~15_combout\);

-- Location: FF_X20_Y16_N5
\nios2_gen2_0|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[23]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(23));

-- Location: LCCOMB_X25_Y22_N4
\mm_interconnect_0|cmd_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: FF_X25_Y22_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X25_Y22_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~30_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(23),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~30_combout\);

-- Location: LCCOMB_X25_Y24_N30
\mm_interconnect_0|cmd_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(34) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\nios2_gen2_0|cpu|d_byteenable\(2) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_byteenable\(2),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: FF_X25_Y24_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X25_Y24_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(2)) # 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(2),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X22_Y24_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "de0_nano_nios2_gen2_0:nios2_gen2_0|de0_nano_nios2_gen2_0_cpu:cpu|de0_nano_nios2_gen2_0_cpu_nios2_oci:the_de0_nano_nios2_gen2_0_cpu_nios2_oci|de0_nano_nios2_gen2_0_cpu_nios2_ocimem:the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram_module:de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y24_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCCOMB_X23_Y26_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X23_Y26_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X23_Y26_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X23_Y26_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\);

-- Location: FF_X20_Y24_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X25_Y22_N30
\mm_interconnect_0|cmd_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = (\nios2_gen2_0|cpu|d_writedata\(21) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(21),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: FF_X25_Y22_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X25_Y22_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~5_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(21),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~5_combout\);

-- Location: LCCOMB_X21_Y26_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X21_Y26_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X21_Y26_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\);

-- Location: LCCOMB_X18_Y26_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(24) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(24) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\);

-- Location: LCCOMB_X17_Y26_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\);

-- Location: FF_X18_Y26_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(23));

-- Location: FF_X18_Y26_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23));

-- Location: LCCOMB_X20_Y24_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X20_Y24_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X23_Y22_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(20),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\);

-- Location: LCCOMB_X21_Y26_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X21_Y26_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X23_Y22_N0
\mm_interconnect_0|cmd_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = (\nios2_gen2_0|cpu|d_writedata\(19) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(19),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: FF_X23_Y22_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X23_Y22_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(19),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\);

-- Location: LCCOMB_X21_Y24_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X21_Y24_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(18));

-- Location: FF_X25_Y20_N29
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X25_Y20_N14
\nios2_gen2_0|cpu|F_iw[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[18]~57_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[18]~56_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18))))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[18]~56_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	combout => \nios2_gen2_0|cpu|F_iw[18]~57_combout\);

-- Location: LCCOMB_X26_Y20_N24
\nios2_gen2_0|cpu|F_iw[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[18]~58_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[18]~57_combout\) # ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2) & \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2),
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[18]~57_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[18]~58_combout\);

-- Location: LCCOMB_X26_Y20_N28
\nios2_gen2_0|cpu|F_iw[18]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[18]~59_combout\ = (\nios2_gen2_0|cpu|F_iw[18]~58_combout\) # ((!\nios2_gen2_0|cpu|hbreak_enabled~q\ & \nios2_gen2_0|cpu|hbreak_req~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[18]~58_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[18]~59_combout\);

-- Location: FF_X26_Y20_N29
\nios2_gen2_0|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[18]~59_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(18));

-- Location: LCCOMB_X24_Y16_N18
\nios2_gen2_0|cpu|R_src2_lo[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[12]~6_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(18)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(18),
	combout => \nios2_gen2_0|cpu|R_src2_lo[12]~6_combout\);

-- Location: FF_X24_Y16_N19
\nios2_gen2_0|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[12]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(12));

-- Location: LCCOMB_X25_Y15_N12
\nios2_gen2_0|cpu|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~14_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(12),
	combout => \nios2_gen2_0|cpu|Add1~14_combout\);

-- Location: LCCOMB_X29_Y20_N14
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15) & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15),
	datad => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\);

-- Location: LCCOMB_X30_Y20_N8
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\ & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\ & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X31_Y20_N26
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\) # 
-- ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: LCCOMB_X28_Y19_N10
\nios2_gen2_0|cpu|av_ld_rshift8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\);

-- Location: FF_X31_Y20_N27
\nios2_gen2_0|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(7));

-- Location: LCCOMB_X21_Y16_N30
\nios2_gen2_0|cpu|R_src2_hi[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X23_Y15_N20
\nios2_gen2_0|cpu|R_src2_hi[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ = (\nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & !\nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X23_Y15_N21
\nios2_gen2_0|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(31));

-- Location: LCCOMB_X23_Y15_N14
\nios2_gen2_0|cpu|E_logic_result[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[31]~29_combout\ = (\nios2_gen2_0|cpu|E_src1\(31) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(31)))))) # (!\nios2_gen2_0|cpu|E_src1\(31) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(31)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|E_src1\(31),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src2\(31),
	combout => \nios2_gen2_0|cpu|E_logic_result[31]~29_combout\);

-- Location: LCCOMB_X19_Y19_N10
\nios2_gen2_0|cpu|E_invert_arith_src_msb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ = (\nios2_gen2_0|cpu|Equal62~0_combout\ & (\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|D_iw\(15) $ (\nios2_gen2_0|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X19_Y19_N6
\nios2_gen2_0|cpu|E_invert_arith_src_msb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ = (\nios2_gen2_0|cpu|R_valid~q\ & ((\nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\) # ((!\nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\ & !\nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|R_valid~q\,
	combout => \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X19_Y19_N7
\nios2_gen2_0|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X23_Y15_N12
\nios2_gen2_0|cpu|E_arith_src1[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_arith_src1\(31) = \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\nios2_gen2_0|cpu|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	datad => \nios2_gen2_0|cpu|E_src1\(31),
	combout => \nios2_gen2_0|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X23_Y15_N2
\nios2_gen2_0|cpu|Add1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~83_combout\ = \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(31),
	combout => \nios2_gen2_0|cpu|Add1~83_combout\);

-- Location: LCCOMB_X23_Y15_N16
\nios2_gen2_0|cpu|E_src2[30]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[30]~13_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios2_gen2_0|cpu|D_iw\(21),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[30]~13_combout\);

-- Location: FF_X23_Y15_N17
\nios2_gen2_0|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[30]~13_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(30));

-- Location: LCCOMB_X23_Y15_N30
\nios2_gen2_0|cpu|Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~84_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(30),
	combout => \nios2_gen2_0|cpu|Add1~84_combout\);

-- Location: M9K_X22_Y17_N0
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "de0_nano_nios2_gen2_0:nios2_gen2_0|de0_nano_nios2_gen2_0_cpu:cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a_module:de0_nano_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y17_N18
\nios2_gen2_0|cpu|R_src1[29]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[29]~22_combout\ = (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\nios2_gen2_0|cpu|R_src1~15_combout\ & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datad => \nios2_gen2_0|cpu|R_src1~15_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[29]~22_combout\);

-- Location: FF_X21_Y17_N19
\nios2_gen2_0|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[29]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(29));

-- Location: LCCOMB_X21_Y17_N4
\nios2_gen2_0|cpu|R_src1[28]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[28]~19_combout\ = (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\nios2_gen2_0|cpu|R_src1~15_combout\ & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios2_gen2_0|cpu|R_src1~15_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[28]~19_combout\);

-- Location: FF_X21_Y17_N5
\nios2_gen2_0|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[28]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(28));

-- Location: M9K_X22_Y16_N0
\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "de0_nano_nios2_gen2_0:nios2_gen2_0|de0_nano_nios2_gen2_0_cpu:cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b_module:de0_nano_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y16_N0
\nios2_gen2_0|cpu|E_src2[28]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[28]~12_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[28]~12_combout\);

-- Location: FF_X21_Y16_N1
\nios2_gen2_0|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[28]~12_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(28));

-- Location: LCCOMB_X28_Y14_N22
\nios2_gen2_0|cpu|Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~86_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(28),
	combout => \nios2_gen2_0|cpu|Add1~86_combout\);

-- Location: LCCOMB_X21_Y17_N26
\nios2_gen2_0|cpu|R_src1[27]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[27]~18_combout\ = (!\nios2_gen2_0|cpu|R_src1~15_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_src1~15_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \nios2_gen2_0|cpu|R_src1[27]~18_combout\);

-- Location: FF_X21_Y17_N27
\nios2_gen2_0|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[27]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(27));

-- Location: LCCOMB_X21_Y16_N22
\nios2_gen2_0|cpu|E_src2[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[26]~0_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[26]~0_combout\);

-- Location: FF_X21_Y16_N23
\nios2_gen2_0|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[26]~0_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(26));

-- Location: LCCOMB_X26_Y14_N26
\nios2_gen2_0|cpu|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~59_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(26),
	combout => \nios2_gen2_0|cpu|Add1~59_combout\);

-- Location: LCCOMB_X21_Y16_N24
\nios2_gen2_0|cpu|E_src2[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[25]~1_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[25]~1_combout\);

-- Location: FF_X21_Y16_N25
\nios2_gen2_0|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[25]~1_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(25));

-- Location: LCCOMB_X26_Y14_N20
\nios2_gen2_0|cpu|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~60_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \nios2_gen2_0|cpu|E_src2\(25),
	combout => \nios2_gen2_0|cpu|Add1~60_combout\);

-- Location: LCCOMB_X25_Y17_N30
\nios2_gen2_0|cpu|E_src1[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[25]~1_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(29),
	datab => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	combout => \nios2_gen2_0|cpu|E_src1[25]~1_combout\);

-- Location: LCCOMB_X24_Y17_N4
\nios2_gen2_0|cpu|E_src1[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[24]~2_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(28),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \nios2_gen2_0|cpu|E_src1[24]~2_combout\);

-- Location: LCCOMB_X28_Y17_N26
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~9_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~77_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[22]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|Add1~77_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_plus_one[22]~44_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~9_combout\);

-- Location: FF_X28_Y17_N27
\nios2_gen2_0|cpu|F_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(22));

-- Location: LCCOMB_X21_Y16_N16
\nios2_gen2_0|cpu|E_src2[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[21]~5_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[21]~5_combout\);

-- Location: FF_X21_Y16_N17
\nios2_gen2_0|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[21]~5_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(21));

-- Location: LCCOMB_X25_Y15_N26
\nios2_gen2_0|cpu|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~64_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \nios2_gen2_0|cpu|E_src2\(21),
	combout => \nios2_gen2_0|cpu|Add1~64_combout\);

-- Location: LCCOMB_X26_Y17_N6
\nios2_gen2_0|cpu|E_src1[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[21]~5_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(25),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datad => \nios2_gen2_0|cpu|R_src1~14_combout\,
	combout => \nios2_gen2_0|cpu|E_src1[21]~5_combout\);

-- Location: LCCOMB_X21_Y16_N26
\nios2_gen2_0|cpu|E_src2[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[17]~9_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[17]~9_combout\);

-- Location: IOIBUF_X53_Y20_N22
\sdram_dq[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(7),
	o => \sdram_dq[7]~input_o\);

-- Location: FF_X53_Y20_N24
\sdram_0|za_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[7]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(7));

-- Location: LCCOMB_X40_Y20_N12
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87feeder_combout\ = \sdram_0|za_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(7),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87feeder_combout\);

-- Location: FF_X40_Y20_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87_q\);

-- Location: FF_X39_Y20_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(7),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~119_q\);

-- Location: LCCOMB_X38_Y20_N24
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103feeder_combout\ = \sdram_0|za_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(7),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103feeder_combout\);

-- Location: FF_X38_Y20_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103_q\);

-- Location: FF_X39_Y20_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(7),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~71_q\);

-- Location: LCCOMB_X39_Y20_N20
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~196_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~71_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~103_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~71_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~196_combout\);

-- Location: LCCOMB_X39_Y20_N14
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~197_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~196_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~119_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~196_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~87_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~119_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~196_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~197_combout\);

-- Location: LCCOMB_X40_Y20_N22
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39feeder_combout\ = \sdram_0|za_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(7),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39feeder_combout\);

-- Location: FF_X40_Y20_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39_q\);

-- Location: FF_X41_Y20_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(7),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~55_q\);

-- Location: FF_X44_Y20_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(7),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~23_q\);

-- Location: FF_X44_Y20_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(7),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~7_q\);

-- Location: LCCOMB_X44_Y20_N22
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~198_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~23_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~7_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~23_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~7_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~198_combout\);

-- Location: LCCOMB_X41_Y20_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~199_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~198_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~55_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~198_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~39_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~55_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~198_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~199_combout\);

-- Location: LCCOMB_X41_Y20_N2
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~200_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~197_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~199_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~197_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~199_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~200_combout\);

-- Location: FF_X41_Y20_N3
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(7));

-- Location: LCCOMB_X34_Y21_N0
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[7]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(7),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[7]~feeder_combout\);

-- Location: FF_X34_Y21_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[7]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7));

-- Location: LCCOMB_X28_Y22_N30
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~12_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(7)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(7),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7),
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~12_combout\);

-- Location: FF_X28_Y22_N31
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~12_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(7));

-- Location: LCCOMB_X28_Y22_N8
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(7)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7))))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(7),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23_combout\);

-- Location: LCCOMB_X32_Y16_N24
\mm_interconnect_0|cmd_mux_002|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ = (\nios2_gen2_0|cpu|d_writedata\(7) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(7),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~13_combout\);

-- Location: LCCOMB_X30_Y21_N18
\mm_interconnect_0|cmd_mux_002|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(32) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_byteenable\(0),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(32));

-- Location: M9K_X33_Y13_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y20_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N28
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\);

-- Location: LCCOMB_X27_Y21_N24
\nios2_gen2_0|cpu|F_iw[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[7]~38_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\ & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[7]~38_combout\);

-- Location: LCCOMB_X27_Y21_N4
\nios2_gen2_0|cpu|F_iw[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[7]~39_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[7]~38_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23_combout\ & \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[7]~38_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[7]~39_combout\);

-- Location: FF_X27_Y21_N5
\nios2_gen2_0|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[7]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(7));

-- Location: FF_X21_Y16_N27
\nios2_gen2_0|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[17]~9_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(17));

-- Location: LCCOMB_X25_Y16_N20
\nios2_gen2_0|cpu|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~9_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(17),
	combout => \nios2_gen2_0|cpu|Add1~9_combout\);

-- Location: LCCOMB_X25_Y17_N8
\nios2_gen2_0|cpu|E_src1[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[17]~9_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(21),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \nios2_gen2_0|cpu|E_src1[17]~9_combout\);

-- Location: LCCOMB_X28_Y17_N0
\nios2_gen2_0|cpu|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ = (\nios2_gen2_0|cpu|F_pc\(12) & (\nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(12) & (!\nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ = CARRY((\nios2_gen2_0|cpu|F_pc\(12) & !\nios2_gen2_0|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(12),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[11]~23\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X28_Y17_N2
\nios2_gen2_0|cpu|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ = (\nios2_gen2_0|cpu|F_pc\(13) & (!\nios2_gen2_0|cpu|F_pc_plus_one[12]~25\)) # (!\nios2_gen2_0|cpu|F_pc\(13) & ((\nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (!\nios2_gen2_0|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(13),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[12]~25\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X24_Y16_N28
\nios2_gen2_0|cpu|R_src2_lo[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[15]~3_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \nios2_gen2_0|cpu|D_iw\(21),
	datac => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[15]~3_combout\);

-- Location: FF_X24_Y16_N29
\nios2_gen2_0|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[15]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(15));

-- Location: LCCOMB_X23_Y15_N4
\nios2_gen2_0|cpu|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~11_combout\ = \nios2_gen2_0|cpu|E_src2\(15) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_src2\(15),
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~11_combout\);

-- Location: LCCOMB_X24_Y16_N22
\nios2_gen2_0|cpu|R_src2_lo[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[14]~4_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(20))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(20),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[14]~4_combout\);

-- Location: FF_X24_Y16_N23
\nios2_gen2_0|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[14]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(14));

-- Location: LCCOMB_X25_Y15_N16
\nios2_gen2_0|cpu|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~12_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(14),
	combout => \nios2_gen2_0|cpu|Add1~12_combout\);

-- Location: LCCOMB_X26_Y17_N28
\nios2_gen2_0|cpu|E_src1[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[14]~12_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \nios2_gen2_0|cpu|D_iw\(18),
	datad => \nios2_gen2_0|cpu|R_src1~14_combout\,
	combout => \nios2_gen2_0|cpu|E_src1[14]~12_combout\);

-- Location: FF_X26_Y17_N29
\nios2_gen2_0|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[14]~12_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(14));

-- Location: LCCOMB_X24_Y16_N0
\nios2_gen2_0|cpu|R_src2_lo[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[13]~5_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(19))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(19),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[13]~5_combout\);

-- Location: FF_X24_Y16_N1
\nios2_gen2_0|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[13]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(13));

-- Location: LCCOMB_X25_Y15_N2
\nios2_gen2_0|cpu|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~13_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \nios2_gen2_0|cpu|E_src2\(13),
	combout => \nios2_gen2_0|cpu|Add1~13_combout\);

-- Location: LCCOMB_X24_Y16_N20
\nios2_gen2_0|cpu|R_src2_lo[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[11]~7_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(17)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(17),
	datac => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[11]~7_combout\);

-- Location: FF_X24_Y16_N21
\nios2_gen2_0|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[11]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(11));

-- Location: LCCOMB_X25_Y15_N6
\nios2_gen2_0|cpu|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~15_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(11),
	combout => \nios2_gen2_0|cpu|Add1~15_combout\);

-- Location: LCCOMB_X24_Y16_N30
\nios2_gen2_0|cpu|R_src2_lo[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[10]~8_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(16)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[10]~8_combout\);

-- Location: FF_X24_Y16_N31
\nios2_gen2_0|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[10]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(10));

-- Location: LCCOMB_X25_Y16_N30
\nios2_gen2_0|cpu|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~16_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(10),
	combout => \nios2_gen2_0|cpu|Add1~16_combout\);

-- Location: LCCOMB_X24_Y16_N8
\nios2_gen2_0|cpu|R_src2_lo[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[9]~9_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(15))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[9]~9_combout\);

-- Location: FF_X24_Y16_N9
\nios2_gen2_0|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[9]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(9));

-- Location: LCCOMB_X25_Y16_N24
\nios2_gen2_0|cpu|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~17_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(9),
	combout => \nios2_gen2_0|cpu|Add1~17_combout\);

-- Location: LCCOMB_X24_Y16_N2
\nios2_gen2_0|cpu|R_src2_lo[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[8]~10_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(14)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \nios2_gen2_0|cpu|D_iw\(14),
	datac => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[8]~10_combout\);

-- Location: FF_X24_Y16_N3
\nios2_gen2_0|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[8]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(8));

-- Location: LCCOMB_X25_Y16_N2
\nios2_gen2_0|cpu|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~18_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(8),
	combout => \nios2_gen2_0|cpu|Add1~18_combout\);

-- Location: LCCOMB_X26_Y16_N30
\nios2_gen2_0|cpu|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~35_combout\ = ((\nios2_gen2_0|cpu|Add1~19_combout\ $ (\nios2_gen2_0|cpu|E_src1\(7) $ (!\nios2_gen2_0|cpu|Add1~34\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~36\ = CARRY((\nios2_gen2_0|cpu|Add1~19_combout\ & ((\nios2_gen2_0|cpu|E_src1\(7)) # (!\nios2_gen2_0|cpu|Add1~34\))) # (!\nios2_gen2_0|cpu|Add1~19_combout\ & (\nios2_gen2_0|cpu|E_src1\(7) & !\nios2_gen2_0|cpu|Add1~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~19_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(7),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~34\,
	combout => \nios2_gen2_0|cpu|Add1~35_combout\,
	cout => \nios2_gen2_0|cpu|Add1~36\);

-- Location: LCCOMB_X26_Y15_N0
\nios2_gen2_0|cpu|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~37_combout\ = (\nios2_gen2_0|cpu|E_src1\(8) & ((\nios2_gen2_0|cpu|Add1~18_combout\ & (\nios2_gen2_0|cpu|Add1~36\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~18_combout\ & (!\nios2_gen2_0|cpu|Add1~36\)))) # (!\nios2_gen2_0|cpu|E_src1\(8) & 
-- ((\nios2_gen2_0|cpu|Add1~18_combout\ & (!\nios2_gen2_0|cpu|Add1~36\)) # (!\nios2_gen2_0|cpu|Add1~18_combout\ & ((\nios2_gen2_0|cpu|Add1~36\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~38\ = CARRY((\nios2_gen2_0|cpu|E_src1\(8) & (!\nios2_gen2_0|cpu|Add1~18_combout\ & !\nios2_gen2_0|cpu|Add1~36\)) # (!\nios2_gen2_0|cpu|E_src1\(8) & ((!\nios2_gen2_0|cpu|Add1~36\) # (!\nios2_gen2_0|cpu|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(8),
	datab => \nios2_gen2_0|cpu|Add1~18_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~36\,
	combout => \nios2_gen2_0|cpu|Add1~37_combout\,
	cout => \nios2_gen2_0|cpu|Add1~38\);

-- Location: LCCOMB_X26_Y15_N2
\nios2_gen2_0|cpu|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~39_combout\ = ((\nios2_gen2_0|cpu|E_src1\(9) $ (\nios2_gen2_0|cpu|Add1~17_combout\ $ (!\nios2_gen2_0|cpu|Add1~38\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~40\ = CARRY((\nios2_gen2_0|cpu|E_src1\(9) & ((\nios2_gen2_0|cpu|Add1~17_combout\) # (!\nios2_gen2_0|cpu|Add1~38\))) # (!\nios2_gen2_0|cpu|E_src1\(9) & (\nios2_gen2_0|cpu|Add1~17_combout\ & !\nios2_gen2_0|cpu|Add1~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(9),
	datab => \nios2_gen2_0|cpu|Add1~17_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~38\,
	combout => \nios2_gen2_0|cpu|Add1~39_combout\,
	cout => \nios2_gen2_0|cpu|Add1~40\);

-- Location: LCCOMB_X26_Y15_N4
\nios2_gen2_0|cpu|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~41_combout\ = (\nios2_gen2_0|cpu|E_src1\(10) & ((\nios2_gen2_0|cpu|Add1~16_combout\ & (\nios2_gen2_0|cpu|Add1~40\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~16_combout\ & (!\nios2_gen2_0|cpu|Add1~40\)))) # (!\nios2_gen2_0|cpu|E_src1\(10) & 
-- ((\nios2_gen2_0|cpu|Add1~16_combout\ & (!\nios2_gen2_0|cpu|Add1~40\)) # (!\nios2_gen2_0|cpu|Add1~16_combout\ & ((\nios2_gen2_0|cpu|Add1~40\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~42\ = CARRY((\nios2_gen2_0|cpu|E_src1\(10) & (!\nios2_gen2_0|cpu|Add1~16_combout\ & !\nios2_gen2_0|cpu|Add1~40\)) # (!\nios2_gen2_0|cpu|E_src1\(10) & ((!\nios2_gen2_0|cpu|Add1~40\) # (!\nios2_gen2_0|cpu|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(10),
	datab => \nios2_gen2_0|cpu|Add1~16_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~40\,
	combout => \nios2_gen2_0|cpu|Add1~41_combout\,
	cout => \nios2_gen2_0|cpu|Add1~42\);

-- Location: LCCOMB_X26_Y15_N6
\nios2_gen2_0|cpu|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~43_combout\ = ((\nios2_gen2_0|cpu|E_src1\(11) $ (\nios2_gen2_0|cpu|Add1~15_combout\ $ (!\nios2_gen2_0|cpu|Add1~42\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~44\ = CARRY((\nios2_gen2_0|cpu|E_src1\(11) & ((\nios2_gen2_0|cpu|Add1~15_combout\) # (!\nios2_gen2_0|cpu|Add1~42\))) # (!\nios2_gen2_0|cpu|E_src1\(11) & (\nios2_gen2_0|cpu|Add1~15_combout\ & !\nios2_gen2_0|cpu|Add1~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(11),
	datab => \nios2_gen2_0|cpu|Add1~15_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~42\,
	combout => \nios2_gen2_0|cpu|Add1~43_combout\,
	cout => \nios2_gen2_0|cpu|Add1~44\);

-- Location: LCCOMB_X26_Y15_N8
\nios2_gen2_0|cpu|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~45_combout\ = (\nios2_gen2_0|cpu|Add1~14_combout\ & ((\nios2_gen2_0|cpu|E_src1\(12) & (\nios2_gen2_0|cpu|Add1~44\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(12) & (!\nios2_gen2_0|cpu|Add1~44\)))) # (!\nios2_gen2_0|cpu|Add1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(12) & (!\nios2_gen2_0|cpu|Add1~44\)) # (!\nios2_gen2_0|cpu|E_src1\(12) & ((\nios2_gen2_0|cpu|Add1~44\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~46\ = CARRY((\nios2_gen2_0|cpu|Add1~14_combout\ & (!\nios2_gen2_0|cpu|E_src1\(12) & !\nios2_gen2_0|cpu|Add1~44\)) # (!\nios2_gen2_0|cpu|Add1~14_combout\ & ((!\nios2_gen2_0|cpu|Add1~44\) # (!\nios2_gen2_0|cpu|E_src1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~14_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(12),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~44\,
	combout => \nios2_gen2_0|cpu|Add1~45_combout\,
	cout => \nios2_gen2_0|cpu|Add1~46\);

-- Location: LCCOMB_X26_Y15_N10
\nios2_gen2_0|cpu|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~47_combout\ = ((\nios2_gen2_0|cpu|E_src1\(13) $ (\nios2_gen2_0|cpu|Add1~13_combout\ $ (!\nios2_gen2_0|cpu|Add1~46\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~48\ = CARRY((\nios2_gen2_0|cpu|E_src1\(13) & ((\nios2_gen2_0|cpu|Add1~13_combout\) # (!\nios2_gen2_0|cpu|Add1~46\))) # (!\nios2_gen2_0|cpu|E_src1\(13) & (\nios2_gen2_0|cpu|Add1~13_combout\ & !\nios2_gen2_0|cpu|Add1~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(13),
	datab => \nios2_gen2_0|cpu|Add1~13_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~46\,
	combout => \nios2_gen2_0|cpu|Add1~47_combout\,
	cout => \nios2_gen2_0|cpu|Add1~48\);

-- Location: LCCOMB_X26_Y15_N12
\nios2_gen2_0|cpu|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~49_combout\ = (\nios2_gen2_0|cpu|Add1~12_combout\ & ((\nios2_gen2_0|cpu|E_src1\(14) & (\nios2_gen2_0|cpu|Add1~48\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(14) & (!\nios2_gen2_0|cpu|Add1~48\)))) # (!\nios2_gen2_0|cpu|Add1~12_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(14) & (!\nios2_gen2_0|cpu|Add1~48\)) # (!\nios2_gen2_0|cpu|E_src1\(14) & ((\nios2_gen2_0|cpu|Add1~48\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~50\ = CARRY((\nios2_gen2_0|cpu|Add1~12_combout\ & (!\nios2_gen2_0|cpu|E_src1\(14) & !\nios2_gen2_0|cpu|Add1~48\)) # (!\nios2_gen2_0|cpu|Add1~12_combout\ & ((!\nios2_gen2_0|cpu|Add1~48\) # (!\nios2_gen2_0|cpu|E_src1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~12_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(14),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~48\,
	combout => \nios2_gen2_0|cpu|Add1~49_combout\,
	cout => \nios2_gen2_0|cpu|Add1~50\);

-- Location: LCCOMB_X26_Y15_N14
\nios2_gen2_0|cpu|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~51_combout\ = ((\nios2_gen2_0|cpu|Add1~11_combout\ $ (\nios2_gen2_0|cpu|E_src1\(15) $ (!\nios2_gen2_0|cpu|Add1~50\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~52\ = CARRY((\nios2_gen2_0|cpu|Add1~11_combout\ & ((\nios2_gen2_0|cpu|E_src1\(15)) # (!\nios2_gen2_0|cpu|Add1~50\))) # (!\nios2_gen2_0|cpu|Add1~11_combout\ & (\nios2_gen2_0|cpu|E_src1\(15) & !\nios2_gen2_0|cpu|Add1~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~11_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(15),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~50\,
	combout => \nios2_gen2_0|cpu|Add1~51_combout\,
	cout => \nios2_gen2_0|cpu|Add1~52\);

-- Location: LCCOMB_X26_Y17_N4
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~21_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~51_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	datad => \nios2_gen2_0|cpu|Add1~51_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~21_combout\);

-- Location: FF_X26_Y17_N5
\nios2_gen2_0|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(13));

-- Location: LCCOMB_X28_Y17_N4
\nios2_gen2_0|cpu|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ = (\nios2_gen2_0|cpu|F_pc\(14) & (\nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(14) & (!\nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ = CARRY((\nios2_gen2_0|cpu|F_pc\(14) & !\nios2_gen2_0|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(14),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[13]~27\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X21_Y16_N4
\nios2_gen2_0|cpu|E_src2[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[16]~10_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[16]~10_combout\);

-- Location: FF_X21_Y16_N5
\nios2_gen2_0|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[16]~10_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(16));

-- Location: LCCOMB_X23_Y15_N10
\nios2_gen2_0|cpu|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~10_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(16),
	combout => \nios2_gen2_0|cpu|Add1~10_combout\);

-- Location: LCCOMB_X26_Y15_N16
\nios2_gen2_0|cpu|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~53_combout\ = (\nios2_gen2_0|cpu|Add1~10_combout\ & ((\nios2_gen2_0|cpu|E_src1\(16) & (\nios2_gen2_0|cpu|Add1~52\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(16) & (!\nios2_gen2_0|cpu|Add1~52\)))) # (!\nios2_gen2_0|cpu|Add1~10_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(16) & (!\nios2_gen2_0|cpu|Add1~52\)) # (!\nios2_gen2_0|cpu|E_src1\(16) & ((\nios2_gen2_0|cpu|Add1~52\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~54\ = CARRY((\nios2_gen2_0|cpu|Add1~10_combout\ & (!\nios2_gen2_0|cpu|E_src1\(16) & !\nios2_gen2_0|cpu|Add1~52\)) # (!\nios2_gen2_0|cpu|Add1~10_combout\ & ((!\nios2_gen2_0|cpu|Add1~52\) # (!\nios2_gen2_0|cpu|E_src1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~10_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(16),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~52\,
	combout => \nios2_gen2_0|cpu|Add1~53_combout\,
	cout => \nios2_gen2_0|cpu|Add1~54\);

-- Location: LCCOMB_X28_Y17_N28
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~20_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~53_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	datad => \nios2_gen2_0|cpu|Add1~53_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~20_combout\);

-- Location: FF_X28_Y17_N29
\nios2_gen2_0|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(14));

-- Location: LCCOMB_X28_Y17_N6
\nios2_gen2_0|cpu|F_pc_plus_one[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ = (\nios2_gen2_0|cpu|F_pc\(15) & (!\nios2_gen2_0|cpu|F_pc_plus_one[14]~29\)) # (!\nios2_gen2_0|cpu|F_pc\(15) & ((\nios2_gen2_0|cpu|F_pc_plus_one[14]~29\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[15]~31\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[14]~29\) # (!\nios2_gen2_0|cpu|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(15),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[14]~29\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[15]~31\);

-- Location: FF_X25_Y17_N9
\nios2_gen2_0|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[17]~9_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(17));

-- Location: LCCOMB_X26_Y15_N18
\nios2_gen2_0|cpu|Add1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~55_combout\ = ((\nios2_gen2_0|cpu|Add1~9_combout\ $ (\nios2_gen2_0|cpu|E_src1\(17) $ (!\nios2_gen2_0|cpu|Add1~54\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~56\ = CARRY((\nios2_gen2_0|cpu|Add1~9_combout\ & ((\nios2_gen2_0|cpu|E_src1\(17)) # (!\nios2_gen2_0|cpu|Add1~54\))) # (!\nios2_gen2_0|cpu|Add1~9_combout\ & (\nios2_gen2_0|cpu|E_src1\(17) & !\nios2_gen2_0|cpu|Add1~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~9_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(17),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~54\,
	combout => \nios2_gen2_0|cpu|Add1~55_combout\,
	cout => \nios2_gen2_0|cpu|Add1~56\);

-- Location: LCCOMB_X24_Y20_N16
\nios2_gen2_0|cpu|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~19_combout\ = (\nios2_gen2_0|cpu|Equal0~5_combout\ & (!\nios2_gen2_0|cpu|D_iw\(5) & !\nios2_gen2_0|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|Equal0~5_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|Equal0~19_combout\);

-- Location: FF_X24_Y20_N17
\nios2_gen2_0|cpu|R_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|Equal0~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_br_uncond~q\);

-- Location: LCCOMB_X19_Y17_N10
\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (\nios2_gen2_0|cpu|Equal62~8_combout\ & (\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_iw\(14)) # (!\nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(15),
	datab => \nios2_gen2_0|cpu|Equal62~8_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X19_Y17_N22
\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2_combout\ = (\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2_combout\);

-- Location: FF_X19_Y17_N23
\nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X19_Y19_N28
\nios2_gen2_0|cpu|D_logic_op_raw[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ = (\nios2_gen2_0|cpu|Equal0~3_combout\ & ((\nios2_gen2_0|cpu|Equal0~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(14)))) # (!\nios2_gen2_0|cpu|Equal0~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(3))))) # 
-- (!\nios2_gen2_0|cpu|Equal0~3_combout\ & (\nios2_gen2_0|cpu|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X19_Y19_N29
\nios2_gen2_0|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_compare_op\(0));

-- Location: LCCOMB_X26_Y14_N14
\nios2_gen2_0|cpu|Add1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~96_combout\ = ((\nios2_gen2_0|cpu|E_arith_src1\(31) $ (\nios2_gen2_0|cpu|Add1~83_combout\ $ (!\nios2_gen2_0|cpu|Add1~95\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~97\ = CARRY((\nios2_gen2_0|cpu|E_arith_src1\(31) & ((\nios2_gen2_0|cpu|Add1~83_combout\) # (!\nios2_gen2_0|cpu|Add1~95\))) # (!\nios2_gen2_0|cpu|E_arith_src1\(31) & (\nios2_gen2_0|cpu|Add1~83_combout\ & 
-- !\nios2_gen2_0|cpu|Add1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_arith_src1\(31),
	datab => \nios2_gen2_0|cpu|Add1~83_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~95\,
	combout => \nios2_gen2_0|cpu|Add1~96_combout\,
	cout => \nios2_gen2_0|cpu|Add1~97\);

-- Location: LCCOMB_X26_Y14_N16
\nios2_gen2_0|cpu|Add1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~98_combout\ = \nios2_gen2_0|cpu|Add1~97\ $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	cin => \nios2_gen2_0|cpu|Add1~97\,
	combout => \nios2_gen2_0|cpu|Add1~98_combout\);

-- Location: FF_X24_Y20_N27
\nios2_gen2_0|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_compare_op\(1));

-- Location: LCCOMB_X28_Y14_N30
\nios2_gen2_0|cpu|E_logic_result[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[21]~8_combout\ = (\nios2_gen2_0|cpu|E_src2\(21) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src1\(21) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src2\(21) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & (\nios2_gen2_0|cpu|E_src1\(21))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|E_src1\(21) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(21),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|E_src1\(21),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[21]~8_combout\);

-- Location: LCCOMB_X27_Y17_N8
\nios2_gen2_0|cpu|E_src1[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[20]~6_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(24),
	datab => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	combout => \nios2_gen2_0|cpu|E_src1[20]~6_combout\);

-- Location: FF_X27_Y17_N9
\nios2_gen2_0|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[20]~6_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[18]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(20));

-- Location: LCCOMB_X21_Y16_N18
\nios2_gen2_0|cpu|E_src2[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[20]~6_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \nios2_gen2_0|cpu|E_src2[20]~6_combout\);

-- Location: LCCOMB_X29_Y20_N30
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~14_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(10)) # 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(10),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10),
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~14_combout\);

-- Location: FF_X29_Y20_N31
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~14_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(10));

-- Location: LCCOMB_X29_Y20_N16
\nios2_gen2_0|cpu|F_iw[10]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[10]~66_combout\ = (\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(10) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\) # ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10))))) # (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(10) & (((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(10),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10),
	combout => \nios2_gen2_0|cpu|F_iw[10]~66_combout\);

-- Location: LCCOMB_X31_Y18_N8
\mm_interconnect_0|cmd_mux_002|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ = (\nios2_gen2_0|cpu|d_writedata\(10) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(10),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~21_combout\);

-- Location: LCCOMB_X30_Y21_N30
\mm_interconnect_0|cmd_mux_002|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(33) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_byteenable\(1),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(33));

-- Location: M9K_X33_Y8_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y17_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y20_N24
\nios2_gen2_0|cpu|F_iw[10]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[10]~64_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\,
	combout => \nios2_gen2_0|cpu|F_iw[10]~64_combout\);

-- Location: LCCOMB_X24_Y20_N2
\nios2_gen2_0|cpu|F_iw[10]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[10]~65_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10)) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|F_iw[10]~64_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[10]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \nios2_gen2_0|cpu|F_iw[10]~64_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[10]~65_combout\);

-- Location: LCCOMB_X24_Y20_N30
\nios2_gen2_0|cpu|F_iw[10]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[10]~67_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[10]~65_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & \nios2_gen2_0|cpu|F_iw[10]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[10]~66_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[10]~65_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[10]~67_combout\);

-- Location: FF_X24_Y20_N31
\nios2_gen2_0|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[10]~67_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(10));

-- Location: FF_X21_Y16_N19
\nios2_gen2_0|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[20]~6_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(20));

-- Location: LCCOMB_X28_Y14_N8
\nios2_gen2_0|cpu|E_logic_result[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[20]~9_combout\ = (\nios2_gen2_0|cpu|E_src1\(20) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(20)))))) # (!\nios2_gen2_0|cpu|E_src1\(20) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(20)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(20),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src2\(20),
	combout => \nios2_gen2_0|cpu|E_logic_result[20]~9_combout\);

-- Location: LCCOMB_X28_Y14_N4
\nios2_gen2_0|cpu|E_logic_result[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[22]~7_combout\ = (\nios2_gen2_0|cpu|E_src1\(22) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(22)))))) # (!\nios2_gen2_0|cpu|E_src1\(22) & 
-- ((\nios2_gen2_0|cpu|E_src2\(22) & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src2\(22) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(22),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(22),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[22]~7_combout\);

-- Location: LCCOMB_X28_Y15_N22
\nios2_gen2_0|cpu|Equal127~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~1_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[21]~8_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[20]~9_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[22]~7_combout\ & !\nios2_gen2_0|cpu|E_logic_result[19]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[21]~8_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[20]~9_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[22]~7_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[19]~10_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~1_combout\);

-- Location: LCCOMB_X25_Y16_N10
\nios2_gen2_0|cpu|E_logic_result[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\ = (\nios2_gen2_0|cpu|E_src1\(17) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(17)))))) # (!\nios2_gen2_0|cpu|E_src1\(17) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(17)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(17),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src2\(17),
	combout => \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\);

-- Location: LCCOMB_X28_Y15_N8
\nios2_gen2_0|cpu|Equal127~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~2_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[17]~1_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[16]~2_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[18]~0_combout\ & !\nios2_gen2_0|cpu|E_logic_result[15]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[18]~0_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[15]~22_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~2_combout\);

-- Location: LCCOMB_X26_Y14_N28
\nios2_gen2_0|cpu|E_logic_result[24]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[24]~5_combout\ = (\nios2_gen2_0|cpu|E_src2\(24) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(24)))))) # (!\nios2_gen2_0|cpu|E_src2\(24) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(24)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(24),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src1\(24),
	combout => \nios2_gen2_0|cpu|E_logic_result[24]~5_combout\);

-- Location: LCCOMB_X26_Y17_N12
\nios2_gen2_0|cpu|E_src1[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[23]~3_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \nios2_gen2_0|cpu|D_iw\(27),
	combout => \nios2_gen2_0|cpu|E_src1[23]~3_combout\);

-- Location: FF_X26_Y17_N13
\nios2_gen2_0|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[23]~3_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[21]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(23));

-- Location: LCCOMB_X23_Y15_N18
\nios2_gen2_0|cpu|E_logic_result[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[23]~6_combout\ = (\nios2_gen2_0|cpu|E_src2\(23) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(23)))))) # (!\nios2_gen2_0|cpu|E_src2\(23) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(23)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(23),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src1\(23),
	combout => \nios2_gen2_0|cpu|E_logic_result[23]~6_combout\);

-- Location: LCCOMB_X28_Y16_N30
\nios2_gen2_0|cpu|Equal127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~0_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[25]~4_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[24]~5_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[26]~3_combout\ & !\nios2_gen2_0|cpu|E_logic_result[23]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[25]~4_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[24]~5_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[26]~3_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[23]~6_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~0_combout\);

-- Location: LCCOMB_X25_Y15_N10
\nios2_gen2_0|cpu|E_logic_result[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[12]~13_combout\ = (\nios2_gen2_0|cpu|E_src2\(12) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(12)))))) # (!\nios2_gen2_0|cpu|E_src2\(12) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(12)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|E_src2\(12),
	datad => \nios2_gen2_0|cpu|E_src1\(12),
	combout => \nios2_gen2_0|cpu|E_logic_result[12]~13_combout\);

-- Location: LCCOMB_X25_Y15_N28
\nios2_gen2_0|cpu|E_logic_result[14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[14]~23_combout\ = (\nios2_gen2_0|cpu|E_src1\(14) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(14)))))) # (!\nios2_gen2_0|cpu|E_src1\(14) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(14)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|E_src1\(14),
	datad => \nios2_gen2_0|cpu|E_src2\(14),
	combout => \nios2_gen2_0|cpu|E_logic_result[14]~23_combout\);

-- Location: LCCOMB_X25_Y15_N24
\nios2_gen2_0|cpu|E_logic_result[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[11]~12_combout\ = (\nios2_gen2_0|cpu|E_src2\(11) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(11)))))) # (!\nios2_gen2_0|cpu|E_src2\(11) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(11)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|E_src2\(11),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src1\(11),
	combout => \nios2_gen2_0|cpu|E_logic_result[11]~12_combout\);

-- Location: LCCOMB_X25_Y15_N22
\nios2_gen2_0|cpu|Equal127~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~3_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[12]~13_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[14]~23_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[13]~11_combout\ & !\nios2_gen2_0|cpu|E_logic_result[11]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[12]~13_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[14]~23_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[13]~11_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[11]~12_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~3_combout\);

-- Location: LCCOMB_X28_Y15_N10
\nios2_gen2_0|cpu|Equal127~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~4_combout\ = (\nios2_gen2_0|cpu|Equal127~1_combout\ & (\nios2_gen2_0|cpu|Equal127~2_combout\ & (\nios2_gen2_0|cpu|Equal127~0_combout\ & \nios2_gen2_0|cpu|Equal127~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal127~1_combout\,
	datab => \nios2_gen2_0|cpu|Equal127~2_combout\,
	datac => \nios2_gen2_0|cpu|Equal127~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal127~3_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~4_combout\);

-- Location: LCCOMB_X28_Y14_N10
\nios2_gen2_0|cpu|E_logic_result[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[3]~21_combout\ = (\nios2_gen2_0|cpu|E_src1\(3) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(3)))))) # (!\nios2_gen2_0|cpu|E_src1\(3) & ((\nios2_gen2_0|cpu|E_src2\(3) 
-- & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src2\(3) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(3),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(3),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[3]~21_combout\);

-- Location: LCCOMB_X27_Y16_N6
\nios2_gen2_0|cpu|Equal127~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~6_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[6]~18_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[5]~19_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[4]~20_combout\ & !\nios2_gen2_0|cpu|E_logic_result[3]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[6]~18_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[5]~19_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[4]~20_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[3]~21_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~6_combout\);

-- Location: LCCOMB_X21_Y15_N8
\nios2_gen2_0|cpu|R_src2_lo[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[1]~2_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\ & ((\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & (\nios2_gen2_0|cpu|D_iw\(7))) # (!\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(7),
	datab => \nios2_gen2_0|cpu|E_src2[2]~15_combout\,
	datac => \nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \nios2_gen2_0|cpu|R_src2_lo[1]~2_combout\);

-- Location: FF_X21_Y15_N9
\nios2_gen2_0|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(1));

-- Location: LCCOMB_X28_Y14_N6
\nios2_gen2_0|cpu|E_logic_result[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[1]~25_combout\ = (\nios2_gen2_0|cpu|E_src2\(1) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(1)))))) # (!\nios2_gen2_0|cpu|E_src2\(1) & ((\nios2_gen2_0|cpu|E_src1\(1) 
-- & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src1\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src1\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[1]~25_combout\);

-- Location: LCCOMB_X28_Y14_N24
\nios2_gen2_0|cpu|E_logic_result[27]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[27]~26_combout\ = (\nios2_gen2_0|cpu|E_src1\(27) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(27)))))) # (!\nios2_gen2_0|cpu|E_src1\(27) & 
-- ((\nios2_gen2_0|cpu|E_src2\(27) & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src2\(27) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(27),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(27),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[27]~26_combout\);

-- Location: LCCOMB_X28_Y14_N18
\nios2_gen2_0|cpu|E_logic_result[28]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[28]~27_combout\ = (\nios2_gen2_0|cpu|E_src2\(28) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(28)))))) # (!\nios2_gen2_0|cpu|E_src2\(28) & 
-- ((\nios2_gen2_0|cpu|E_src1\(28) & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src1\(28) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(28),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src1\(28),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[28]~27_combout\);

-- Location: LCCOMB_X28_Y14_N12
\nios2_gen2_0|cpu|Equal127~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~7_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[1]~25_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[27]~26_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[28]~27_combout\ & !\nios2_gen2_0|cpu|E_logic_result[2]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[1]~25_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[27]~26_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[28]~27_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[2]~24_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~7_combout\);

-- Location: LCCOMB_X25_Y16_N14
\nios2_gen2_0|cpu|E_logic_result[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[9]~15_combout\ = (\nios2_gen2_0|cpu|E_src1\(9) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(9)))))) # (!\nios2_gen2_0|cpu|E_src1\(9) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(9)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(9),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src2\(9),
	combout => \nios2_gen2_0|cpu|E_logic_result[9]~15_combout\);

-- Location: LCCOMB_X25_Y16_N0
\nios2_gen2_0|cpu|E_logic_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[8]~16_combout\ = (\nios2_gen2_0|cpu|E_src2\(8) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(8)))))) # (!\nios2_gen2_0|cpu|E_src2\(8) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(8)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(8),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src1\(8),
	combout => \nios2_gen2_0|cpu|E_logic_result[8]~16_combout\);

-- Location: LCCOMB_X27_Y16_N4
\nios2_gen2_0|cpu|Equal127~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~5_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[10]~14_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[9]~15_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[8]~16_combout\ & !\nios2_gen2_0|cpu|E_logic_result[7]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[10]~14_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[9]~15_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[8]~16_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[7]~17_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~5_combout\);

-- Location: LCCOMB_X23_Y15_N0
\nios2_gen2_0|cpu|E_logic_result[29]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[29]~30_combout\ = (\nios2_gen2_0|cpu|E_src1\(29) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(29)))))) # (!\nios2_gen2_0|cpu|E_src1\(29) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(29)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(29),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src2\(29),
	combout => \nios2_gen2_0|cpu|E_logic_result[29]~30_combout\);

-- Location: LCCOMB_X27_Y14_N0
\nios2_gen2_0|cpu|Equal127~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~8_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[30]~28_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[29]~30_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[0]~31_combout\ & !\nios2_gen2_0|cpu|E_logic_result[31]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[30]~28_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[29]~30_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[0]~31_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[31]~29_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~8_combout\);

-- Location: LCCOMB_X27_Y16_N24
\nios2_gen2_0|cpu|Equal127~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~9_combout\ = (\nios2_gen2_0|cpu|Equal127~6_combout\ & (\nios2_gen2_0|cpu|Equal127~7_combout\ & (\nios2_gen2_0|cpu|Equal127~5_combout\ & \nios2_gen2_0|cpu|Equal127~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal127~6_combout\,
	datab => \nios2_gen2_0|cpu|Equal127~7_combout\,
	datac => \nios2_gen2_0|cpu|Equal127~5_combout\,
	datad => \nios2_gen2_0|cpu|Equal127~8_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~9_combout\);

-- Location: LCCOMB_X24_Y20_N6
\nios2_gen2_0|cpu|E_cmp_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_cmp_result~0_combout\ = (\nios2_gen2_0|cpu|R_compare_op\(0) & (\nios2_gen2_0|cpu|R_compare_op\(1) & ((!\nios2_gen2_0|cpu|Equal127~9_combout\) # (!\nios2_gen2_0|cpu|Equal127~4_combout\)))) # (!\nios2_gen2_0|cpu|R_compare_op\(0) & 
-- (\nios2_gen2_0|cpu|Equal127~4_combout\ & (!\nios2_gen2_0|cpu|R_compare_op\(1) & \nios2_gen2_0|cpu|Equal127~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_compare_op\(0),
	datab => \nios2_gen2_0|cpu|Equal127~4_combout\,
	datac => \nios2_gen2_0|cpu|R_compare_op\(1),
	datad => \nios2_gen2_0|cpu|Equal127~9_combout\,
	combout => \nios2_gen2_0|cpu|E_cmp_result~0_combout\);

-- Location: LCCOMB_X24_Y20_N10
\nios2_gen2_0|cpu|E_cmp_result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_cmp_result~1_combout\ = (\nios2_gen2_0|cpu|E_cmp_result~0_combout\) # ((\nios2_gen2_0|cpu|R_compare_op\(0) & (!\nios2_gen2_0|cpu|Add1~98_combout\ & !\nios2_gen2_0|cpu|R_compare_op\(1))) # (!\nios2_gen2_0|cpu|R_compare_op\(0) & 
-- (\nios2_gen2_0|cpu|Add1~98_combout\ & \nios2_gen2_0|cpu|R_compare_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_compare_op\(0),
	datab => \nios2_gen2_0|cpu|Add1~98_combout\,
	datac => \nios2_gen2_0|cpu|R_compare_op\(1),
	datad => \nios2_gen2_0|cpu|E_cmp_result~0_combout\,
	combout => \nios2_gen2_0|cpu|E_cmp_result~1_combout\);

-- Location: FF_X24_Y20_N11
\nios2_gen2_0|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_cmp_result~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X24_Y20_N28
\nios2_gen2_0|cpu|F_pc_sel_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_br_uncond~q\) # ((\nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\) # ((\nios2_gen2_0|cpu|R_ctrl_br~q\ & \nios2_gen2_0|cpu|W_cmp_result~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_br~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_br_uncond~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\,
	datad => \nios2_gen2_0|cpu|W_cmp_result~q\,
	combout => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X25_Y17_N26
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~34_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\) # ((\nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\) # (\nios2_gen2_0|cpu|R_ctrl_break~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~34_combout\);

-- Location: LCCOMB_X25_Y17_N22
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~19_combout\ = (\nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~34_combout\ & ((\nios2_gen2_0|cpu|Add1~55_combout\) # ((\nios2_gen2_0|cpu|R_ctrl_break~q\) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~55_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~34_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~19_combout\);

-- Location: FF_X25_Y17_N23
\nios2_gen2_0|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(15));

-- Location: LCCOMB_X28_Y17_N8
\nios2_gen2_0|cpu|F_pc_plus_one[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[16]~32_combout\ = (\nios2_gen2_0|cpu|F_pc\(16) & (\nios2_gen2_0|cpu|F_pc_plus_one[15]~31\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(16) & (!\nios2_gen2_0|cpu|F_pc_plus_one[15]~31\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[16]~33\ = CARRY((\nios2_gen2_0|cpu|F_pc\(16) & !\nios2_gen2_0|cpu|F_pc_plus_one[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(16),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[15]~31\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[16]~32_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[16]~33\);

-- Location: LCCOMB_X28_Y17_N10
\nios2_gen2_0|cpu|F_pc_plus_one[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[17]~34_combout\ = (\nios2_gen2_0|cpu|F_pc\(17) & (!\nios2_gen2_0|cpu|F_pc_plus_one[16]~33\)) # (!\nios2_gen2_0|cpu|F_pc\(17) & ((\nios2_gen2_0|cpu|F_pc_plus_one[16]~33\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[17]~35\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[16]~33\) # (!\nios2_gen2_0|cpu|F_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(17),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[16]~33\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[17]~34_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[17]~35\);

-- Location: LCCOMB_X21_Y16_N12
\nios2_gen2_0|cpu|E_src2[19]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[19]~7_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[19]~7_combout\);

-- Location: FF_X21_Y16_N13
\nios2_gen2_0|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[19]~7_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(19));

-- Location: LCCOMB_X23_Y15_N24
\nios2_gen2_0|cpu|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~66_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(19),
	combout => \nios2_gen2_0|cpu|Add1~66_combout\);

-- Location: LCCOMB_X26_Y17_N0
\nios2_gen2_0|cpu|E_src1[18]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[18]~8_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios2_gen2_0|cpu|D_iw\(22),
	datad => \nios2_gen2_0|cpu|R_src1~14_combout\,
	combout => \nios2_gen2_0|cpu|E_src1[18]~8_combout\);

-- Location: FF_X26_Y17_N1
\nios2_gen2_0|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[18]~8_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[16]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(18));

-- Location: LCCOMB_X25_Y16_N18
\nios2_gen2_0|cpu|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~8_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(18),
	combout => \nios2_gen2_0|cpu|Add1~8_combout\);

-- Location: LCCOMB_X26_Y15_N20
\nios2_gen2_0|cpu|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~57_combout\ = (\nios2_gen2_0|cpu|E_src1\(18) & ((\nios2_gen2_0|cpu|Add1~8_combout\ & (\nios2_gen2_0|cpu|Add1~56\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~8_combout\ & (!\nios2_gen2_0|cpu|Add1~56\)))) # (!\nios2_gen2_0|cpu|E_src1\(18) & 
-- ((\nios2_gen2_0|cpu|Add1~8_combout\ & (!\nios2_gen2_0|cpu|Add1~56\)) # (!\nios2_gen2_0|cpu|Add1~8_combout\ & ((\nios2_gen2_0|cpu|Add1~56\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~58\ = CARRY((\nios2_gen2_0|cpu|E_src1\(18) & (!\nios2_gen2_0|cpu|Add1~8_combout\ & !\nios2_gen2_0|cpu|Add1~56\)) # (!\nios2_gen2_0|cpu|E_src1\(18) & ((!\nios2_gen2_0|cpu|Add1~56\) # (!\nios2_gen2_0|cpu|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(18),
	datab => \nios2_gen2_0|cpu|Add1~8_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~56\,
	combout => \nios2_gen2_0|cpu|Add1~57_combout\,
	cout => \nios2_gen2_0|cpu|Add1~58\);

-- Location: LCCOMB_X26_Y15_N22
\nios2_gen2_0|cpu|Add1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~67_combout\ = ((\nios2_gen2_0|cpu|E_src1\(19) $ (\nios2_gen2_0|cpu|Add1~66_combout\ $ (!\nios2_gen2_0|cpu|Add1~58\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~68\ = CARRY((\nios2_gen2_0|cpu|E_src1\(19) & ((\nios2_gen2_0|cpu|Add1~66_combout\) # (!\nios2_gen2_0|cpu|Add1~58\))) # (!\nios2_gen2_0|cpu|E_src1\(19) & (\nios2_gen2_0|cpu|Add1~66_combout\ & !\nios2_gen2_0|cpu|Add1~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(19),
	datab => \nios2_gen2_0|cpu|Add1~66_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~58\,
	combout => \nios2_gen2_0|cpu|Add1~67_combout\,
	cout => \nios2_gen2_0|cpu|Add1~68\);

-- Location: LCCOMB_X27_Y17_N30
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~14_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~67_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[17]~34_combout\,
	datad => \nios2_gen2_0|cpu|Add1~67_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~14_combout\);

-- Location: FF_X27_Y17_N31
\nios2_gen2_0|cpu|F_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(17));

-- Location: LCCOMB_X28_Y17_N12
\nios2_gen2_0|cpu|F_pc_plus_one[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[18]~36_combout\ = (\nios2_gen2_0|cpu|F_pc\(18) & (\nios2_gen2_0|cpu|F_pc_plus_one[17]~35\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(18) & (!\nios2_gen2_0|cpu|F_pc_plus_one[17]~35\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[18]~37\ = CARRY((\nios2_gen2_0|cpu|F_pc\(18) & !\nios2_gen2_0|cpu|F_pc_plus_one[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(18),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[17]~35\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[18]~36_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[18]~37\);

-- Location: LCCOMB_X28_Y14_N2
\nios2_gen2_0|cpu|Add1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~65_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(20),
	combout => \nios2_gen2_0|cpu|Add1~65_combout\);

-- Location: LCCOMB_X26_Y15_N24
\nios2_gen2_0|cpu|Add1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~69_combout\ = (\nios2_gen2_0|cpu|Add1~65_combout\ & ((\nios2_gen2_0|cpu|E_src1\(20) & (\nios2_gen2_0|cpu|Add1~68\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(20) & (!\nios2_gen2_0|cpu|Add1~68\)))) # (!\nios2_gen2_0|cpu|Add1~65_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(20) & (!\nios2_gen2_0|cpu|Add1~68\)) # (!\nios2_gen2_0|cpu|E_src1\(20) & ((\nios2_gen2_0|cpu|Add1~68\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~70\ = CARRY((\nios2_gen2_0|cpu|Add1~65_combout\ & (!\nios2_gen2_0|cpu|E_src1\(20) & !\nios2_gen2_0|cpu|Add1~68\)) # (!\nios2_gen2_0|cpu|Add1~65_combout\ & ((!\nios2_gen2_0|cpu|Add1~68\) # (!\nios2_gen2_0|cpu|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~65_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(20),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~68\,
	combout => \nios2_gen2_0|cpu|Add1~69_combout\,
	cout => \nios2_gen2_0|cpu|Add1~70\);

-- Location: LCCOMB_X27_Y17_N20
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~13_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~69_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[18]~36_combout\,
	datad => \nios2_gen2_0|cpu|Add1~69_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~13_combout\);

-- Location: FF_X27_Y17_N21
\nios2_gen2_0|cpu|F_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(18));

-- Location: LCCOMB_X28_Y17_N14
\nios2_gen2_0|cpu|F_pc_plus_one[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[19]~38_combout\ = (\nios2_gen2_0|cpu|F_pc\(19) & (!\nios2_gen2_0|cpu|F_pc_plus_one[18]~37\)) # (!\nios2_gen2_0|cpu|F_pc\(19) & ((\nios2_gen2_0|cpu|F_pc_plus_one[18]~37\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[19]~39\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[18]~37\) # (!\nios2_gen2_0|cpu|F_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(19),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[18]~37\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[19]~38_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[19]~39\);

-- Location: FF_X26_Y17_N7
\nios2_gen2_0|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[21]~5_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[19]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(21));

-- Location: LCCOMB_X26_Y15_N26
\nios2_gen2_0|cpu|Add1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~71_combout\ = ((\nios2_gen2_0|cpu|Add1~64_combout\ $ (\nios2_gen2_0|cpu|E_src1\(21) $ (!\nios2_gen2_0|cpu|Add1~70\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~72\ = CARRY((\nios2_gen2_0|cpu|Add1~64_combout\ & ((\nios2_gen2_0|cpu|E_src1\(21)) # (!\nios2_gen2_0|cpu|Add1~70\))) # (!\nios2_gen2_0|cpu|Add1~64_combout\ & (\nios2_gen2_0|cpu|E_src1\(21) & !\nios2_gen2_0|cpu|Add1~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~64_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(21),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~70\,
	combout => \nios2_gen2_0|cpu|Add1~71_combout\,
	cout => \nios2_gen2_0|cpu|Add1~72\);

-- Location: LCCOMB_X27_Y17_N10
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~12_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~71_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[19]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|Add1~71_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_plus_one[19]~38_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~12_combout\);

-- Location: FF_X27_Y17_N11
\nios2_gen2_0|cpu|F_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(19));

-- Location: LCCOMB_X28_Y17_N16
\nios2_gen2_0|cpu|F_pc_plus_one[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[20]~40_combout\ = (\nios2_gen2_0|cpu|F_pc\(20) & (\nios2_gen2_0|cpu|F_pc_plus_one[19]~39\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(20) & (!\nios2_gen2_0|cpu|F_pc_plus_one[19]~39\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[20]~41\ = CARRY((\nios2_gen2_0|cpu|F_pc\(20) & !\nios2_gen2_0|cpu|F_pc_plus_one[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(20),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[19]~39\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[20]~40_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[20]~41\);

-- Location: LCCOMB_X27_Y17_N24
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~11_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~73_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[20]~40_combout\,
	datad => \nios2_gen2_0|cpu|Add1~73_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~11_combout\);

-- Location: FF_X27_Y17_N25
\nios2_gen2_0|cpu|F_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(20));

-- Location: LCCOMB_X28_Y17_N18
\nios2_gen2_0|cpu|F_pc_plus_one[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[21]~42_combout\ = (\nios2_gen2_0|cpu|F_pc\(21) & (!\nios2_gen2_0|cpu|F_pc_plus_one[20]~41\)) # (!\nios2_gen2_0|cpu|F_pc\(21) & ((\nios2_gen2_0|cpu|F_pc_plus_one[20]~41\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[21]~43\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[20]~41\) # (!\nios2_gen2_0|cpu|F_pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(21),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[20]~41\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[21]~42_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[21]~43\);

-- Location: LCCOMB_X27_Y17_N4
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~10_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~75_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[21]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|Add1~75_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_plus_one[21]~42_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~10_combout\);

-- Location: FF_X27_Y17_N5
\nios2_gen2_0|cpu|F_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(21));

-- Location: LCCOMB_X28_Y17_N20
\nios2_gen2_0|cpu|F_pc_plus_one[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[22]~44_combout\ = (\nios2_gen2_0|cpu|F_pc\(22) & (\nios2_gen2_0|cpu|F_pc_plus_one[21]~43\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(22) & (!\nios2_gen2_0|cpu|F_pc_plus_one[21]~43\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[22]~45\ = CARRY((\nios2_gen2_0|cpu|F_pc\(22) & !\nios2_gen2_0|cpu|F_pc_plus_one[21]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(22),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[21]~43\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[22]~44_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[22]~45\);

-- Location: FF_X24_Y17_N5
\nios2_gen2_0|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[24]~2_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[22]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(24));

-- Location: LCCOMB_X26_Y15_N28
\nios2_gen2_0|cpu|Add1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~73_combout\ = (\nios2_gen2_0|cpu|Add1~63_combout\ & ((\nios2_gen2_0|cpu|E_src1\(22) & (\nios2_gen2_0|cpu|Add1~72\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(22) & (!\nios2_gen2_0|cpu|Add1~72\)))) # (!\nios2_gen2_0|cpu|Add1~63_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(22) & (!\nios2_gen2_0|cpu|Add1~72\)) # (!\nios2_gen2_0|cpu|E_src1\(22) & ((\nios2_gen2_0|cpu|Add1~72\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~74\ = CARRY((\nios2_gen2_0|cpu|Add1~63_combout\ & (!\nios2_gen2_0|cpu|E_src1\(22) & !\nios2_gen2_0|cpu|Add1~72\)) # (!\nios2_gen2_0|cpu|Add1~63_combout\ & ((!\nios2_gen2_0|cpu|Add1~72\) # (!\nios2_gen2_0|cpu|E_src1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~63_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(22),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~72\,
	combout => \nios2_gen2_0|cpu|Add1~73_combout\,
	cout => \nios2_gen2_0|cpu|Add1~74\);

-- Location: LCCOMB_X26_Y15_N30
\nios2_gen2_0|cpu|Add1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~75_combout\ = ((\nios2_gen2_0|cpu|Add1~62_combout\ $ (\nios2_gen2_0|cpu|E_src1\(23) $ (!\nios2_gen2_0|cpu|Add1~74\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~76\ = CARRY((\nios2_gen2_0|cpu|Add1~62_combout\ & ((\nios2_gen2_0|cpu|E_src1\(23)) # (!\nios2_gen2_0|cpu|Add1~74\))) # (!\nios2_gen2_0|cpu|Add1~62_combout\ & (\nios2_gen2_0|cpu|E_src1\(23) & !\nios2_gen2_0|cpu|Add1~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~62_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(23),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~74\,
	combout => \nios2_gen2_0|cpu|Add1~75_combout\,
	cout => \nios2_gen2_0|cpu|Add1~76\);

-- Location: LCCOMB_X26_Y14_N0
\nios2_gen2_0|cpu|Add1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~77_combout\ = (\nios2_gen2_0|cpu|Add1~61_combout\ & ((\nios2_gen2_0|cpu|E_src1\(24) & (\nios2_gen2_0|cpu|Add1~76\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(24) & (!\nios2_gen2_0|cpu|Add1~76\)))) # (!\nios2_gen2_0|cpu|Add1~61_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(24) & (!\nios2_gen2_0|cpu|Add1~76\)) # (!\nios2_gen2_0|cpu|E_src1\(24) & ((\nios2_gen2_0|cpu|Add1~76\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~78\ = CARRY((\nios2_gen2_0|cpu|Add1~61_combout\ & (!\nios2_gen2_0|cpu|E_src1\(24) & !\nios2_gen2_0|cpu|Add1~76\)) # (!\nios2_gen2_0|cpu|Add1~61_combout\ & ((!\nios2_gen2_0|cpu|Add1~76\) # (!\nios2_gen2_0|cpu|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~61_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(24),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~76\,
	combout => \nios2_gen2_0|cpu|Add1~77_combout\,
	cout => \nios2_gen2_0|cpu|Add1~78\);

-- Location: LCCOMB_X26_Y14_N2
\nios2_gen2_0|cpu|Add1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~79_combout\ = ((\nios2_gen2_0|cpu|Add1~60_combout\ $ (\nios2_gen2_0|cpu|E_src1\(25) $ (!\nios2_gen2_0|cpu|Add1~78\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~80\ = CARRY((\nios2_gen2_0|cpu|Add1~60_combout\ & ((\nios2_gen2_0|cpu|E_src1\(25)) # (!\nios2_gen2_0|cpu|Add1~78\))) # (!\nios2_gen2_0|cpu|Add1~60_combout\ & (\nios2_gen2_0|cpu|E_src1\(25) & !\nios2_gen2_0|cpu|Add1~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~60_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(25),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~78\,
	combout => \nios2_gen2_0|cpu|Add1~79_combout\,
	cout => \nios2_gen2_0|cpu|Add1~80\);

-- Location: LCCOMB_X25_Y17_N14
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~32_combout\ = (\nios2_gen2_0|cpu|F_pc_plus_one[23]~46_combout\ & (!\nios2_gen2_0|cpu|R_ctrl_break~q\ & ((\nios2_gen2_0|cpu|R_ctrl_exception~q\) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[23]~46_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~32_combout\);

-- Location: LCCOMB_X25_Y17_N10
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8_combout\ = (!\nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~32_combout\ & (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\) # (!\nios2_gen2_0|cpu|Add1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~79_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~32_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8_combout\);

-- Location: FF_X25_Y17_N11
\nios2_gen2_0|cpu|F_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(23));

-- Location: LCCOMB_X28_Y17_N22
\nios2_gen2_0|cpu|F_pc_plus_one[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[23]~46_combout\ = (\nios2_gen2_0|cpu|F_pc\(23) & ((\nios2_gen2_0|cpu|F_pc_plus_one[22]~45\) # (GND))) # (!\nios2_gen2_0|cpu|F_pc\(23) & (!\nios2_gen2_0|cpu|F_pc_plus_one[22]~45\))
-- \nios2_gen2_0|cpu|F_pc_plus_one[23]~47\ = CARRY((\nios2_gen2_0|cpu|F_pc\(23)) # (!\nios2_gen2_0|cpu|F_pc_plus_one[22]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(23),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[22]~45\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[23]~46_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[23]~47\);

-- Location: FF_X25_Y17_N31
\nios2_gen2_0|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[25]~1_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[23]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(25));

-- Location: LCCOMB_X26_Y14_N4
\nios2_gen2_0|cpu|Add1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~81_combout\ = (\nios2_gen2_0|cpu|Add1~59_combout\ & ((\nios2_gen2_0|cpu|E_src1\(26) & (\nios2_gen2_0|cpu|Add1~80\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(26) & (!\nios2_gen2_0|cpu|Add1~80\)))) # (!\nios2_gen2_0|cpu|Add1~59_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(26) & (!\nios2_gen2_0|cpu|Add1~80\)) # (!\nios2_gen2_0|cpu|E_src1\(26) & ((\nios2_gen2_0|cpu|Add1~80\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~82\ = CARRY((\nios2_gen2_0|cpu|Add1~59_combout\ & (!\nios2_gen2_0|cpu|E_src1\(26) & !\nios2_gen2_0|cpu|Add1~80\)) # (!\nios2_gen2_0|cpu|Add1~59_combout\ & ((!\nios2_gen2_0|cpu|Add1~80\) # (!\nios2_gen2_0|cpu|E_src1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~59_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(26),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~80\,
	combout => \nios2_gen2_0|cpu|Add1~81_combout\,
	cout => \nios2_gen2_0|cpu|Add1~82\);

-- Location: LCCOMB_X26_Y14_N6
\nios2_gen2_0|cpu|Add1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~88_combout\ = ((\nios2_gen2_0|cpu|Add1~87_combout\ $ (\nios2_gen2_0|cpu|E_src1\(27) $ (!\nios2_gen2_0|cpu|Add1~82\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~89\ = CARRY((\nios2_gen2_0|cpu|Add1~87_combout\ & ((\nios2_gen2_0|cpu|E_src1\(27)) # (!\nios2_gen2_0|cpu|Add1~82\))) # (!\nios2_gen2_0|cpu|Add1~87_combout\ & (\nios2_gen2_0|cpu|E_src1\(27) & !\nios2_gen2_0|cpu|Add1~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~87_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(27),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~82\,
	combout => \nios2_gen2_0|cpu|Add1~88_combout\,
	cout => \nios2_gen2_0|cpu|Add1~89\);

-- Location: LCCOMB_X26_Y14_N8
\nios2_gen2_0|cpu|Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~90_combout\ = (\nios2_gen2_0|cpu|E_src1\(28) & ((\nios2_gen2_0|cpu|Add1~86_combout\ & (\nios2_gen2_0|cpu|Add1~89\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~86_combout\ & (!\nios2_gen2_0|cpu|Add1~89\)))) # (!\nios2_gen2_0|cpu|E_src1\(28) & 
-- ((\nios2_gen2_0|cpu|Add1~86_combout\ & (!\nios2_gen2_0|cpu|Add1~89\)) # (!\nios2_gen2_0|cpu|Add1~86_combout\ & ((\nios2_gen2_0|cpu|Add1~89\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~91\ = CARRY((\nios2_gen2_0|cpu|E_src1\(28) & (!\nios2_gen2_0|cpu|Add1~86_combout\ & !\nios2_gen2_0|cpu|Add1~89\)) # (!\nios2_gen2_0|cpu|E_src1\(28) & ((!\nios2_gen2_0|cpu|Add1~89\) # (!\nios2_gen2_0|cpu|Add1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(28),
	datab => \nios2_gen2_0|cpu|Add1~86_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~89\,
	combout => \nios2_gen2_0|cpu|Add1~90_combout\,
	cout => \nios2_gen2_0|cpu|Add1~91\);

-- Location: LCCOMB_X26_Y14_N10
\nios2_gen2_0|cpu|Add1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~92_combout\ = ((\nios2_gen2_0|cpu|Add1~85_combout\ $ (\nios2_gen2_0|cpu|E_src1\(29) $ (!\nios2_gen2_0|cpu|Add1~91\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~93\ = CARRY((\nios2_gen2_0|cpu|Add1~85_combout\ & ((\nios2_gen2_0|cpu|E_src1\(29)) # (!\nios2_gen2_0|cpu|Add1~91\))) # (!\nios2_gen2_0|cpu|Add1~85_combout\ & (\nios2_gen2_0|cpu|E_src1\(29) & !\nios2_gen2_0|cpu|Add1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~85_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(29),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~91\,
	combout => \nios2_gen2_0|cpu|Add1~92_combout\,
	cout => \nios2_gen2_0|cpu|Add1~93\);

-- Location: LCCOMB_X26_Y14_N12
\nios2_gen2_0|cpu|Add1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~94_combout\ = (\nios2_gen2_0|cpu|Add1~84_combout\ & ((\nios2_gen2_0|cpu|E_src1\(30) & (\nios2_gen2_0|cpu|Add1~93\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(30) & (!\nios2_gen2_0|cpu|Add1~93\)))) # (!\nios2_gen2_0|cpu|Add1~84_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(30) & (!\nios2_gen2_0|cpu|Add1~93\)) # (!\nios2_gen2_0|cpu|E_src1\(30) & ((\nios2_gen2_0|cpu|Add1~93\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~95\ = CARRY((\nios2_gen2_0|cpu|Add1~84_combout\ & (!\nios2_gen2_0|cpu|E_src1\(30) & !\nios2_gen2_0|cpu|Add1~93\)) # (!\nios2_gen2_0|cpu|Add1~84_combout\ & ((!\nios2_gen2_0|cpu|Add1~93\) # (!\nios2_gen2_0|cpu|E_src1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~84_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(30),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~93\,
	combout => \nios2_gen2_0|cpu|Add1~94_combout\,
	cout => \nios2_gen2_0|cpu|Add1~95\);

-- Location: LCCOMB_X27_Y14_N12
\nios2_gen2_0|cpu|W_alu_result[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[31]~30_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[31]~29_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[31]~29_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~96_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[31]~30_combout\);

-- Location: FF_X27_Y14_N13
\nios2_gen2_0|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[31]~30_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(31));

-- Location: LCCOMB_X27_Y14_N16
\nios2_gen2_0|cpu|W_rf_wr_data[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte3_data\(7))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(31),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[31]~32_combout\);

-- Location: LCCOMB_X21_Y17_N14
\nios2_gen2_0|cpu|R_src1[30]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[30]~20_combout\ = (!\nios2_gen2_0|cpu|R_src1~15_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_src1~15_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \nios2_gen2_0|cpu|R_src1[30]~20_combout\);

-- Location: FF_X21_Y17_N15
\nios2_gen2_0|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[30]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(30));

-- Location: LCCOMB_X23_Y15_N26
\nios2_gen2_0|cpu|E_logic_result[30]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[30]~28_combout\ = (\nios2_gen2_0|cpu|E_src1\(30) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(30)))))) # (!\nios2_gen2_0|cpu|E_src1\(30) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(30)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(30),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src2\(30),
	combout => \nios2_gen2_0|cpu|E_logic_result[30]~28_combout\);

-- Location: LCCOMB_X27_Y14_N26
\nios2_gen2_0|cpu|W_alu_result[30]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[30]~29_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[30]~28_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[30]~28_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~94_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[30]~29_combout\);

-- Location: FF_X27_Y14_N27
\nios2_gen2_0|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[30]~29_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(30));

-- Location: LCCOMB_X23_Y23_N18
\mm_interconnect_0|cmd_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\nios2_gen2_0|cpu|d_writedata\(12) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(12),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: FF_X23_Y23_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X23_Y23_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(12),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout\);

-- Location: LCCOMB_X19_Y24_N26
\mm_interconnect_0|cmd_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: FF_X19_Y24_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X20_Y24_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X20_Y24_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X19_Y24_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(14),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout\);

-- Location: LCCOMB_X23_Y23_N6
\mm_interconnect_0|cmd_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\nios2_gen2_0|cpu|d_writedata\(15) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(15),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: FF_X23_Y23_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X23_Y23_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(15),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12_combout\);

-- Location: LCCOMB_X25_Y22_N24
\mm_interconnect_0|cmd_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: FF_X25_Y22_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X25_Y22_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~29_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(24),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~29_combout\);

-- Location: LCCOMB_X24_Y24_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[25]~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)) # 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) $ (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[25]~0_combout\);

-- Location: LCCOMB_X24_Y24_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~4_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[25]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[25]~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~4_combout\);

-- Location: LCCOMB_X23_Y26_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~16_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\) # 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~16_combout\);

-- Location: FF_X24_Y24_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~4_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X25_Y22_N12
\mm_interconnect_0|cmd_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = (\nios2_gen2_0|cpu|d_writedata\(25) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(25),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: FF_X25_Y22_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X25_Y22_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~28_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(25),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~28_combout\);

-- Location: LCCOMB_X29_Y26_N16
\mm_interconnect_0|cmd_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = (\nios2_gen2_0|cpu|d_writedata\(26) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(26),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: FF_X29_Y26_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X19_Y24_N10
\mm_interconnect_0|cmd_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(27),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: FF_X19_Y24_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X19_Y28_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X19_Y28_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X19_Y24_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~26_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(27),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~26_combout\);

-- Location: LCCOMB_X23_Y16_N30
\nios2_gen2_0|cpu|d_writedata[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[28]~4_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \nios2_gen2_0|cpu|d_writedata[28]~4_combout\);

-- Location: FF_X23_Y16_N31
\nios2_gen2_0|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[28]~4_combout\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(28));

-- Location: LCCOMB_X29_Y26_N22
\mm_interconnect_0|cmd_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = (\nios2_gen2_0|cpu|d_writedata\(28) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(28),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: FF_X29_Y26_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X21_Y24_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X21_Y24_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X23_Y26_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~25_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(28),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~25_combout\);

-- Location: LCCOMB_X29_Y26_N20
\mm_interconnect_0|cmd_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = (\nios2_gen2_0|cpu|d_writedata\(29) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(29),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: FF_X29_Y26_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X17_Y25_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~24_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(29),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~24_combout\);

-- Location: LCCOMB_X29_Y26_N24
\mm_interconnect_0|cmd_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = (\nios2_gen2_0|cpu|d_writedata\(30) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(30),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: FF_X29_Y26_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X29_Y26_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(30),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23_combout\);

-- Location: LCCOMB_X21_Y23_N24
\mm_interconnect_0|cmd_mux_001|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ = (\nios2_gen2_0|cpu|d_writedata\(31) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(31),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\);

-- Location: FF_X21_Y23_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X21_Y23_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(31),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X23_Y16_N2
\nios2_gen2_0|cpu|E_mem_byte_en[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ = (\nios2_gen2_0|cpu|Add1~6_combout\ & (((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # (\nios2_gen2_0|cpu|Add1~3_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\))) # (!\nios2_gen2_0|cpu|Add1~6_combout\ 
-- & (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ $ ((!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~6_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \nios2_gen2_0|cpu|Add1~3_combout\,
	combout => \nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\);

-- Location: FF_X23_Y16_N3
\nios2_gen2_0|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_byteenable\(3));

-- Location: LCCOMB_X32_Y21_N4
\mm_interconnect_0|cmd_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(35) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\nios2_gen2_0|cpu|d_byteenable\(3) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_byteenable\(3),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: FF_X32_Y21_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X29_Y22_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(3),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: M9K_X22_Y24_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "de0_nano_nios2_gen2_0:nios2_gen2_0|de0_nano_nios2_gen2_0_cpu:cpu|de0_nano_nios2_gen2_0_cpu_nios2_oci:the_de0_nano_nios2_gen2_0_cpu_nios2_oci|de0_nano_nios2_gen2_0_cpu_nios2_ocimem:the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram_module:de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y24_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X21_Y24_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X23_Y26_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~27_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(26),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~27_combout\);

-- Location: LCCOMB_X21_Y26_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X21_Y26_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X23_Y23_N16
\mm_interconnect_0|cmd_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(13),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: FF_X23_Y23_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X21_Y26_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(13),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7_combout\);

-- Location: LCCOMB_X21_Y24_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X21_Y24_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(30));

-- Location: FF_X29_Y24_N3
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X29_Y24_N2
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~4_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~4_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: LCCOMB_X31_Y20_N12
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(14) & \mm_interconnect_0|rsp_mux|src_payload~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(14),
	datad => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X31_Y20_N4
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\) # 
-- (\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: FF_X31_Y20_N5
\nios2_gen2_0|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(6));

-- Location: LCCOMB_X27_Y14_N14
\nios2_gen2_0|cpu|W_rf_wr_data[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[30]~31_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(6))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(30) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(30),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[30]~31_combout\);

-- Location: LCCOMB_X21_Y16_N2
\nios2_gen2_0|cpu|E_src2[29]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[29]~14_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[29]~14_combout\);

-- Location: FF_X21_Y16_N3
\nios2_gen2_0|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[29]~14_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(29));

-- Location: LCCOMB_X26_Y14_N30
\nios2_gen2_0|cpu|Add1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~85_combout\ = \nios2_gen2_0|cpu|E_src2\(29) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(29),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~85_combout\);

-- Location: LCCOMB_X27_Y14_N6
\nios2_gen2_0|cpu|W_alu_result[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[29]~31_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[29]~30_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~92_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|E_logic_result[29]~30_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[29]~31_combout\);

-- Location: FF_X27_Y14_N7
\nios2_gen2_0|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[29]~31_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(29));

-- Location: LCCOMB_X21_Y24_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X21_Y24_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(29));

-- Location: FF_X29_Y24_N9
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X29_Y24_N8
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCCOMB_X31_Y20_N28
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(13) & \mm_interconnect_0|rsp_mux|src_payload~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(13),
	datad => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: LCCOMB_X31_Y20_N14
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16_combout\) # 
-- ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17_combout\);

-- Location: FF_X31_Y20_N15
\nios2_gen2_0|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(5));

-- Location: LCCOMB_X27_Y14_N10
\nios2_gen2_0|cpu|W_rf_wr_data[29]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[29]~33_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(5))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(29) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(29),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[29]~33_combout\);

-- Location: LCCOMB_X27_Y17_N0
\nios2_gen2_0|cpu|E_src1[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[12]~14_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|E_src1[12]~14_combout\);

-- Location: FF_X27_Y17_N1
\nios2_gen2_0|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[12]~14_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(12));

-- Location: LCCOMB_X25_Y15_N4
\nios2_gen2_0|cpu|W_alu_result[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[12]~14_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[12]~13_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~45_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|E_logic_result[12]~13_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[12]~14_combout\);

-- Location: FF_X25_Y15_N5
\nios2_gen2_0|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[12]~14_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(12));

-- Location: LCCOMB_X28_Y18_N6
\mm_interconnect_0|cmd_mux_002|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(48) = (\nios2_gen2_0|cpu|F_pc\(10) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(12))))) # (!\nios2_gen2_0|cpu|F_pc\(10) & 
-- (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\nios2_gen2_0|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(10),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|W_alu_result\(12),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(48));

-- Location: LCCOMB_X30_Y21_N12
\mm_interconnect_0|cmd_mux_002|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(35) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_byteenable\(3),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(35));

-- Location: LCCOMB_X29_Y26_N28
\mm_interconnect_0|cmd_mux_002|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ = (\nios2_gen2_0|cpu|d_writedata\(28) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(28),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~25_combout\);

-- Location: M9K_X33_Y25_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y29_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y24_N12
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\);

-- Location: LCCOMB_X29_Y24_N22
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCCOMB_X31_Y20_N30
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19_combout\ = (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12),
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCCOMB_X31_Y20_N0
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20_combout\ = (\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19_combout\) # ((\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & \nios2_gen2_0|cpu|av_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20_combout\);

-- Location: FF_X31_Y20_N1
\nios2_gen2_0|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(4));

-- Location: LCCOMB_X27_Y14_N24
\nios2_gen2_0|cpu|W_alu_result[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[28]~28_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[28]~27_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~90_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|E_logic_result[28]~27_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[28]~28_combout\);

-- Location: FF_X27_Y14_N25
\nios2_gen2_0|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[28]~28_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(28));

-- Location: LCCOMB_X27_Y14_N4
\nios2_gen2_0|cpu|W_rf_wr_data[28]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte3_data\(4))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(28),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[28]~30_combout\);

-- Location: LCCOMB_X21_Y16_N14
\nios2_gen2_0|cpu|E_src2[27]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[27]~11_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[27]~11_combout\);

-- Location: FF_X21_Y16_N15
\nios2_gen2_0|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[27]~11_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(27));

-- Location: LCCOMB_X28_Y14_N16
\nios2_gen2_0|cpu|Add1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~87_combout\ = \nios2_gen2_0|cpu|E_src2\(27) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(27),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~87_combout\);

-- Location: LCCOMB_X27_Y14_N30
\nios2_gen2_0|cpu|W_alu_result[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[27]~27_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[27]~26_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~88_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[27]~26_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[27]~27_combout\);

-- Location: FF_X27_Y14_N31
\nios2_gen2_0|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[27]~27_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(27));

-- Location: M9K_X33_Y21_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y24_N20
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\);

-- Location: LCCOMB_X28_Y24_N22
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\ & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\ & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCCOMB_X29_Y20_N24
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11) & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11),
	datad => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21_combout\);

-- Location: LCCOMB_X31_Y20_N18
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22_combout\) # 
-- ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23_combout\);

-- Location: FF_X31_Y20_N19
\nios2_gen2_0|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X27_Y14_N2
\nios2_gen2_0|cpu|W_rf_wr_data[27]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(3))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(27) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(27),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\);

-- Location: LCCOMB_X25_Y17_N28
\nios2_gen2_0|cpu|E_src1[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[26]~0_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datab => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(30),
	combout => \nios2_gen2_0|cpu|E_src1[26]~0_combout\);

-- Location: LCCOMB_X25_Y17_N24
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\nios2_gen2_0|cpu|R_ctrl_break~q\) # ((!\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ & \nios2_gen2_0|cpu|F_pc_plus_one[24]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[24]~48_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6_combout\);

-- Location: LCCOMB_X25_Y17_N16
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~7_combout\ = (\nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6_combout\) # ((!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & (\nios2_gen2_0|cpu|Add1~81_combout\ & \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datab => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6_combout\,
	datac => \nios2_gen2_0|cpu|Add1~81_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~7_combout\);

-- Location: FF_X25_Y17_N17
\nios2_gen2_0|cpu|F_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(24));

-- Location: LCCOMB_X28_Y17_N24
\nios2_gen2_0|cpu|F_pc_plus_one[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[24]~48_combout\ = \nios2_gen2_0|cpu|F_pc_plus_one[23]~47\ $ (!\nios2_gen2_0|cpu|F_pc\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|F_pc\(24),
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[23]~47\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[24]~48_combout\);

-- Location: FF_X25_Y17_N29
\nios2_gen2_0|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[26]~0_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[24]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(26));

-- Location: LCCOMB_X26_Y14_N24
\nios2_gen2_0|cpu|E_logic_result[26]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[26]~3_combout\ = (\nios2_gen2_0|cpu|E_src1\(26) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(26)))))) # (!\nios2_gen2_0|cpu|E_src1\(26) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(26)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|E_src1\(26),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src2\(26),
	combout => \nios2_gen2_0|cpu|E_logic_result[26]~3_combout\);

-- Location: LCCOMB_X28_Y16_N16
\nios2_gen2_0|cpu|W_alu_result[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[26]~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[26]~3_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[26]~3_combout\,
	datab => \nios2_gen2_0|cpu|Add1~81_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[26]~0_combout\);

-- Location: FF_X28_Y16_N17
\nios2_gen2_0|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[26]~0_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(26));

-- Location: LCCOMB_X23_Y24_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X23_Y24_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(26));

-- Location: FF_X30_Y20_N13
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X30_Y20_N12
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26)) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~8_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~8_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\);

-- Location: LCCOMB_X31_Y20_N24
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ = (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10) & \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10),
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X31_Y20_N20
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\nios2_gen2_0|cpu|av_fill_bit~0_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\) # 
-- ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\);

-- Location: FF_X31_Y20_N21
\nios2_gen2_0|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(2));

-- Location: LCCOMB_X28_Y16_N4
\nios2_gen2_0|cpu|W_rf_wr_data[26]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[26]~21_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(2))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(26),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[26]~21_combout\);

-- Location: LCCOMB_X21_Y16_N10
\nios2_gen2_0|cpu|E_src2[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[24]~2_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[24]~2_combout\);

-- Location: FF_X21_Y16_N11
\nios2_gen2_0|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[24]~2_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(24));

-- Location: LCCOMB_X26_Y14_N22
\nios2_gen2_0|cpu|Add1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~61_combout\ = \nios2_gen2_0|cpu|E_src2\(24) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(24),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~61_combout\);

-- Location: LCCOMB_X28_Y16_N12
\nios2_gen2_0|cpu|W_alu_result[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[24]~2_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[24]~5_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~77_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|E_logic_result[24]~5_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[24]~2_combout\);

-- Location: FF_X28_Y16_N13
\nios2_gen2_0|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[24]~2_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(24));

-- Location: LCCOMB_X23_Y24_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X23_Y24_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(24));

-- Location: FF_X30_Y20_N3
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X30_Y20_N2
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24)) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~10_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~10_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X31_Y20_N6
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ = (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8),
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\);

-- Location: LCCOMB_X31_Y20_N16
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ = (\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\) # ((\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & \nios2_gen2_0|cpu|av_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\);

-- Location: FF_X31_Y20_N17
\nios2_gen2_0|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(0));

-- Location: LCCOMB_X28_Y16_N24
\nios2_gen2_0|cpu|W_rf_wr_data[24]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(0))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(24) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(24),
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout\);

-- Location: LCCOMB_X21_Y16_N20
\nios2_gen2_0|cpu|E_src2[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[23]~3_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|E_src2[23]~3_combout\);

-- Location: FF_X21_Y16_N21
\nios2_gen2_0|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[23]~3_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(23));

-- Location: LCCOMB_X23_Y15_N22
\nios2_gen2_0|cpu|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~62_combout\ = \nios2_gen2_0|cpu|E_src2\(23) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(23),
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~62_combout\);

-- Location: LCCOMB_X28_Y16_N22
\nios2_gen2_0|cpu|W_alu_result[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[23]~3_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[23]~6_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~75_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|E_logic_result[23]~6_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[23]~3_combout\);

-- Location: FF_X28_Y16_N23
\nios2_gen2_0|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[23]~3_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(23));

-- Location: LCCOMB_X20_Y24_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X20_Y24_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(23));

-- Location: FF_X28_Y24_N11
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X28_Y24_N10
\mm_interconnect_0|rsp_mux|src_data[23]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[23]~45_combout\ = (\nios2_gen2_0|cpu|F_iw[23]~86_combout\ & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & 
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\nios2_gen2_0|cpu|F_iw[23]~86_combout\ & (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[23]~86_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[23]~45_combout\);

-- Location: LCCOMB_X28_Y22_N12
\mm_interconnect_0|rsp_mux|src_data[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[23]~46_combout\ = (\mm_interconnect_0|rsp_mux|src_data[23]~45_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_data[23]~45_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7),
	combout => \mm_interconnect_0|rsp_mux|src_data[23]~46_combout\);

-- Location: LCCOMB_X28_Y20_N22
\nios2_gen2_0|cpu|av_ld_byte2_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[7]~0_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[23]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[23]~46_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[7]~0_combout\);

-- Location: FF_X28_Y20_N23
\nios2_gen2_0|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[7]~0_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X28_Y16_N26
\nios2_gen2_0|cpu|W_rf_wr_data[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[23]~24_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(7))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(23) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(23),
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[23]~24_combout\);

-- Location: LCCOMB_X27_Y17_N14
\nios2_gen2_0|cpu|E_src1[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[22]~4_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(26),
	datab => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \nios2_gen2_0|cpu|E_src1[22]~4_combout\);

-- Location: FF_X27_Y17_N15
\nios2_gen2_0|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[22]~4_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[20]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(22));

-- Location: LCCOMB_X28_Y15_N6
\nios2_gen2_0|cpu|W_alu_result[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[22]~4_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[22]~7_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~73_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[22]~7_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[22]~4_combout\);

-- Location: FF_X28_Y15_N7
\nios2_gen2_0|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[22]~4_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(22));

-- Location: LCCOMB_X23_Y24_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (\nios
-- 2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X23_Y24_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(22));

-- Location: FF_X25_Y20_N11
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X21_Y20_N10
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X21_Y20_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X21_Y20_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X25_Y20_N10
\mm_interconnect_0|rsp_mux|src_data[22]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[22]~48_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \mm_interconnect_0|rsp_mux|src_data[22]~48_combout\);

-- Location: M9K_X33_Y26_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N4
\mm_interconnect_0|rsp_mux|src_data[22]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[22]~47_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\,
	combout => \mm_interconnect_0|rsp_mux|src_data[22]~47_combout\);

-- Location: LCCOMB_X29_Y21_N18
\mm_interconnect_0|rsp_mux|src_data[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[22]~49_combout\ = (\mm_interconnect_0|rsp_mux|src_data[22]~48_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[22]~47_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[22]~48_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6),
	datad => \mm_interconnect_0|rsp_mux|src_data[22]~47_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[22]~49_combout\);

-- Location: LCCOMB_X28_Y20_N4
\nios2_gen2_0|cpu|av_ld_byte2_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[6]~1_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[22]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[22]~49_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[6]~1_combout\);

-- Location: FF_X28_Y20_N5
\nios2_gen2_0|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[6]~1_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X28_Y16_N20
\nios2_gen2_0|cpu|W_rf_wr_data[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[22]~25_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(6))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(22) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(22),
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[22]~25_combout\);

-- Location: LCCOMB_X20_Y16_N14
\nios2_gen2_0|cpu|E_st_data[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[16]~8_combout\ = (\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (!\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata[21]~8_combout\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios2_gen2_0|cpu|E_st_data[16]~8_combout\);

-- Location: FF_X20_Y16_N15
\nios2_gen2_0|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[16]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(16));

-- Location: LCCOMB_X23_Y22_N2
\mm_interconnect_0|cmd_mux_002|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(16),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: M9K_X22_Y28_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y22_N28
\mm_interconnect_0|rsp_mux|src_data[21]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[21]~50_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\,
	combout => \mm_interconnect_0|rsp_mux|src_data[21]~50_combout\);

-- Location: LCCOMB_X23_Y24_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (\nios
-- 2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X23_Y24_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(21));

-- Location: FF_X27_Y22_N21
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: FF_X21_Y20_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X27_Y22_N20
\mm_interconnect_0|rsp_mux|src_data[21]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[21]~51_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \mm_interconnect_0|rsp_mux|src_data[21]~51_combout\);

-- Location: LCCOMB_X28_Y22_N22
\mm_interconnect_0|rsp_mux|src_data[21]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[21]~52_combout\ = (\mm_interconnect_0|rsp_mux|src_data[21]~50_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[21]~51_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_data[21]~50_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5),
	datad => \mm_interconnect_0|rsp_mux|src_data[21]~51_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[21]~52_combout\);

-- Location: LCCOMB_X28_Y20_N8
\nios2_gen2_0|cpu|av_ld_byte2_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[5]~2_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[21]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[21]~52_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[5]~2_combout\);

-- Location: FF_X28_Y20_N9
\nios2_gen2_0|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[5]~2_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X28_Y15_N16
\nios2_gen2_0|cpu|W_alu_result[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[21]~5_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[21]~8_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[21]~8_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~71_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[21]~5_combout\);

-- Location: FF_X28_Y15_N17
\nios2_gen2_0|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[21]~5_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(21));

-- Location: LCCOMB_X28_Y16_N14
\nios2_gen2_0|cpu|W_rf_wr_data[21]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[21]~26_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte2_data\(5))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(21),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[21]~26_combout\);

-- Location: LCCOMB_X20_Y16_N22
\nios2_gen2_0|cpu|E_st_data[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[20]~12_combout\ = (\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata[21]~8_combout\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \nios2_gen2_0|cpu|E_st_data[20]~12_combout\);

-- Location: FF_X20_Y16_N23
\nios2_gen2_0|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[20]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(20));

-- Location: LCCOMB_X23_Y22_N28
\mm_interconnect_0|cmd_mux_002|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ = (\nios2_gen2_0|cpu|d_writedata\(20) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(20),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

-- Location: M9K_X33_Y22_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y22_N14
\mm_interconnect_0|rsp_mux|src_data[20]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[20]~53_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[20]~53_combout\);

-- Location: LCCOMB_X28_Y22_N0
\mm_interconnect_0|rsp_mux|src_data[20]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[20]~55_combout\ = (\mm_interconnect_0|rsp_mux|src_data[20]~54_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[20]~53_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_data[20]~54_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4),
	datad => \mm_interconnect_0|rsp_mux|src_data[20]~53_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[20]~55_combout\);

-- Location: LCCOMB_X28_Y20_N10
\nios2_gen2_0|cpu|av_ld_byte2_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[4]~3_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_data[20]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_mux|src_data[20]~55_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[4]~3_combout\);

-- Location: FF_X28_Y20_N11
\nios2_gen2_0|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[4]~3_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X28_Y15_N26
\nios2_gen2_0|cpu|W_alu_result[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[20]~6_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[20]~9_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[20]~9_combout\,
	datad => \nios2_gen2_0|cpu|Add1~69_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[20]~6_combout\);

-- Location: FF_X28_Y15_N27
\nios2_gen2_0|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[20]~6_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(20));

-- Location: LCCOMB_X32_Y17_N28
\nios2_gen2_0|cpu|W_rf_wr_data[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[20]~27_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(4))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	datac => \nios2_gen2_0|cpu|W_alu_result\(20),
	datad => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[20]~27_combout\);

-- Location: LCCOMB_X27_Y17_N2
\nios2_gen2_0|cpu|E_src1[19]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[19]~7_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datab => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(23),
	combout => \nios2_gen2_0|cpu|E_src1[19]~7_combout\);

-- Location: FF_X27_Y17_N3
\nios2_gen2_0|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[19]~7_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[17]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(19));

-- Location: LCCOMB_X25_Y15_N20
\nios2_gen2_0|cpu|E_logic_result[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[19]~10_combout\ = (\nios2_gen2_0|cpu|E_src1\(19) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(19)))))) # (!\nios2_gen2_0|cpu|E_src1\(19) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(19)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|E_src1\(19),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src2\(19),
	combout => \nios2_gen2_0|cpu|E_logic_result[19]~10_combout\);

-- Location: LCCOMB_X28_Y15_N12
\nios2_gen2_0|cpu|W_alu_result[19]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[19]~7_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[19]~10_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[19]~10_combout\,
	datad => \nios2_gen2_0|cpu|Add1~67_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[19]~7_combout\);

-- Location: FF_X28_Y15_N13
\nios2_gen2_0|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[19]~7_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(19));

-- Location: LCCOMB_X23_Y24_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X23_Y24_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(19));

-- Location: FF_X23_Y20_N1
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: FF_X21_Y20_N7
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X23_Y20_N0
\mm_interconnect_0|rsp_mux|src_data[19]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[19]~57_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19)) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \mm_interconnect_0|rsp_mux|src_data[19]~57_combout\);

-- Location: LCCOMB_X31_Y24_N28
\mm_interconnect_0|rsp_mux|src_data[19]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[19]~56_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \mm_interconnect_0|rsp_mux|src_data[19]~56_combout\);

-- Location: LCCOMB_X31_Y24_N22
\mm_interconnect_0|rsp_mux|src_data[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[19]~58_combout\ = (\mm_interconnect_0|rsp_mux|src_data[19]~57_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[19]~56_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[19]~57_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(3),
	datad => \mm_interconnect_0|rsp_mux|src_data[19]~56_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[19]~58_combout\);

-- Location: LCCOMB_X28_Y20_N16
\nios2_gen2_0|cpu|av_ld_byte2_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[3]~4_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[19]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[19]~58_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[3]~4_combout\);

-- Location: FF_X28_Y20_N17
\nios2_gen2_0|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[3]~4_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X32_Y17_N30
\nios2_gen2_0|cpu|W_rf_wr_data[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[19]~28_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(3))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(19),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[19]~28_combout\);

-- Location: LCCOMB_X25_Y17_N2
\nios2_gen2_0|cpu|E_src1[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[11]~15_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|E_src1[11]~15_combout\);

-- Location: LCCOMB_X28_Y18_N20
\nios2_gen2_0|cpu|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ = (\nios2_gen2_0|cpu|F_pc\(6) & (\nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(6) & (!\nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ = CARRY((\nios2_gen2_0|cpu|F_pc\(6) & !\nios2_gen2_0|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(6),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[5]~11\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X28_Y18_N22
\nios2_gen2_0|cpu|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ = (\nios2_gen2_0|cpu|F_pc\(7) & (!\nios2_gen2_0|cpu|F_pc_plus_one[6]~13\)) # (!\nios2_gen2_0|cpu|F_pc\(7) & ((\nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (!\nios2_gen2_0|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(7),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[6]~13\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X24_Y17_N0
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~31_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~39_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~39_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~31_combout\);

-- Location: FF_X24_Y17_N1
\nios2_gen2_0|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(7));

-- Location: LCCOMB_X28_Y18_N24
\nios2_gen2_0|cpu|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ = (\nios2_gen2_0|cpu|F_pc\(8) & (\nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(8) & (!\nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ = CARRY((\nios2_gen2_0|cpu|F_pc\(8) & !\nios2_gen2_0|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(8),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[7]~15\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X26_Y18_N8
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~41_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|Add1~41_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23_combout\);

-- Location: FF_X26_Y18_N9
\nios2_gen2_0|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(8));

-- Location: LCCOMB_X28_Y18_N26
\nios2_gen2_0|cpu|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ = (\nios2_gen2_0|cpu|F_pc\(9) & (!\nios2_gen2_0|cpu|F_pc_plus_one[8]~17\)) # (!\nios2_gen2_0|cpu|F_pc\(9) & ((\nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (!\nios2_gen2_0|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(9),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[8]~17\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[9]~19\);

-- Location: FF_X25_Y17_N3
\nios2_gen2_0|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[11]~15_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(11));

-- Location: LCCOMB_X25_Y15_N18
\nios2_gen2_0|cpu|W_alu_result[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[11]~15_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[11]~12_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~43_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|E_logic_result[11]~12_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[11]~15_combout\);

-- Location: FF_X25_Y15_N19
\nios2_gen2_0|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[11]~15_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(11));

-- Location: LCCOMB_X27_Y18_N22
\mm_interconnect_0|cmd_mux_002|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(47) = (\nios2_gen2_0|cpu|W_alu_result\(11) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(9) & \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(11) & (\nios2_gen2_0|cpu|F_pc\(9) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(11),
	datab => \nios2_gen2_0|cpu|F_pc\(9),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(47));

-- Location: M9K_X33_Y32_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y24_N24
\nios2_gen2_0|cpu|F_iw[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[8]~43_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[8]~43_combout\);

-- Location: LCCOMB_X27_Y21_N20
\nios2_gen2_0|cpu|F_iw[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[8]~44_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8)) # ((\nios2_gen2_0|cpu|F_iw[8]~43_combout\ & 
-- \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (((\nios2_gen2_0|cpu|F_iw[8]~43_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datac => \nios2_gen2_0|cpu|F_iw[8]~43_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[8]~44_combout\);

-- Location: LCCOMB_X27_Y21_N22
\nios2_gen2_0|cpu|F_iw[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[8]~46_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[8]~44_combout\) # ((\nios2_gen2_0|cpu|F_iw[8]~45_combout\ & \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[8]~45_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[8]~44_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[8]~46_combout\);

-- Location: FF_X27_Y21_N23
\nios2_gen2_0|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[8]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(8));

-- Location: FF_X21_Y16_N9
\nios2_gen2_0|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[18]~8_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(18));

-- Location: LCCOMB_X25_Y16_N8
\nios2_gen2_0|cpu|E_logic_result[18]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[18]~0_combout\ = (\nios2_gen2_0|cpu|E_src2\(18) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(18)))))) # (!\nios2_gen2_0|cpu|E_src2\(18) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(18)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(18),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src1\(18),
	combout => \nios2_gen2_0|cpu|E_logic_result[18]~0_combout\);

-- Location: LCCOMB_X28_Y15_N24
\nios2_gen2_0|cpu|W_alu_result[18]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[18]~8_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[18]~0_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[18]~0_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~57_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[18]~8_combout\);

-- Location: FF_X28_Y15_N25
\nios2_gen2_0|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[18]~8_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(18));

-- Location: FF_X21_Y20_N5
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X25_Y20_N28
\mm_interconnect_0|rsp_mux|src_data[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[18]~16_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux|src_data[18]~16_combout\);

-- Location: LCCOMB_X29_Y21_N20
\mm_interconnect_0|rsp_mux|src_data[18]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[18]~59_combout\ = (\nios2_gen2_0|cpu|F_iw[18]~56_combout\ & (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[18]~56_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\,
	combout => \mm_interconnect_0|rsp_mux|src_data[18]~59_combout\);

-- Location: LCCOMB_X28_Y22_N26
\mm_interconnect_0|rsp_mux|src_data[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[18]~17_combout\ = (\mm_interconnect_0|rsp_mux|src_data[18]~16_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[18]~59_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2),
	datac => \mm_interconnect_0|rsp_mux|src_data[18]~16_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_data[18]~59_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[18]~17_combout\);

-- Location: LCCOMB_X28_Y20_N26
\nios2_gen2_0|cpu|av_ld_byte2_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[2]~5_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[18]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[18]~17_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[2]~5_combout\);

-- Location: FF_X28_Y20_N27
\nios2_gen2_0|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[2]~5_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X32_Y17_N8
\nios2_gen2_0|cpu|W_rf_wr_data[18]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[18]~4_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(2))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(18) & ((!\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(18),
	datab => \nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[18]~4_combout\);

-- Location: LCCOMB_X24_Y16_N24
\nios2_gen2_0|cpu|d_writedata[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[25]~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \nios2_gen2_0|cpu|d_writedata[25]~1_combout\);

-- Location: FF_X24_Y16_N25
\nios2_gen2_0|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[25]~1_combout\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(25));

-- Location: LCCOMB_X25_Y22_N28
\mm_interconnect_0|cmd_mux_002|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ = (\nios2_gen2_0|cpu|d_writedata\(25) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(25),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

-- Location: M9K_X33_Y23_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y30_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y24_N4
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~9_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~9_combout\);

-- Location: LCCOMB_X29_Y24_N14
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~9_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~9_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\);

-- Location: IOIBUF_X38_Y34_N1
\sdram_dq[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(9),
	o => \sdram_dq[9]~input_o\);

-- Location: FF_X38_Y34_N3
\sdram_0|za_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[9]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(9));

-- Location: LCCOMB_X39_Y25_N20
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89feeder_combout\ = \sdram_0|za_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(9),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89feeder_combout\);

-- Location: FF_X39_Y25_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89_q\);

-- Location: FF_X38_Y25_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(9),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~121_q\);

-- Location: FF_X38_Y25_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(9),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~73_q\);

-- Location: FF_X38_Y22_N21
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(9),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~105_q\);

-- Location: LCCOMB_X38_Y25_N28
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~211_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~105_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~73_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~73_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~105_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~211_combout\);

-- Location: LCCOMB_X38_Y25_N22
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~212_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~211_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~121_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~211_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~89_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~121_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~211_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~212_combout\);

-- Location: LCCOMB_X39_Y25_N6
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41feeder_combout\ = \sdram_0|za_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(9),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41feeder_combout\);

-- Location: FF_X39_Y25_N7
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41_q\);

-- Location: FF_X39_Y24_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(9),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~9_q\);

-- Location: FF_X39_Y24_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(9),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~25_q\);

-- Location: LCCOMB_X39_Y24_N14
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~213_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~25_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~9_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~9_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~25_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~213_combout\);

-- Location: FF_X38_Y24_N7
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(9),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~57_q\);

-- Location: LCCOMB_X38_Y24_N6
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~214_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~213_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~57_q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~213_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41_q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~41_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~213_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~57_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~214_combout\);

-- Location: LCCOMB_X38_Y24_N0
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~215_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~212_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~214_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~212_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~214_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~215_combout\);

-- Location: FF_X38_Y24_N1
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(9));

-- Location: FF_X31_Y20_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(9),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9));

-- Location: LCCOMB_X31_Y20_N10
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ = (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9) & \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9),
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\);

-- Location: LCCOMB_X31_Y20_N22
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\) # 
-- (\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\);

-- Location: FF_X31_Y20_N23
\nios2_gen2_0|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(1));

-- Location: FF_X28_Y20_N31
\nios2_gen2_0|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[1]~6_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X28_Y15_N2
\nios2_gen2_0|cpu|W_alu_result[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[17]~9_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[17]~1_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~55_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[17]~9_combout\);

-- Location: FF_X28_Y15_N3
\nios2_gen2_0|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[17]~9_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(17));

-- Location: LCCOMB_X32_Y19_N0
\nios2_gen2_0|cpu|W_rf_wr_data[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[17]~5_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(1))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(17),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[17]~5_combout\);

-- Location: LCCOMB_X24_Y17_N8
\nios2_gen2_0|cpu|E_src1[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[16]~10_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(20),
	combout => \nios2_gen2_0|cpu|E_src1[16]~10_combout\);

-- Location: FF_X24_Y17_N9
\nios2_gen2_0|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[16]~10_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(16));

-- Location: LCCOMB_X25_Y15_N8
\nios2_gen2_0|cpu|E_logic_result[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\ = (\nios2_gen2_0|cpu|E_src1\(16) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(16)))))) # (!\nios2_gen2_0|cpu|E_src1\(16) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(16)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|E_src1\(16),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src2\(16),
	combout => \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\);

-- Location: LCCOMB_X28_Y15_N20
\nios2_gen2_0|cpu|W_alu_result[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[16]~10_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[16]~2_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\,
	datad => \nios2_gen2_0|cpu|Add1~53_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[16]~10_combout\);

-- Location: FF_X28_Y15_N21
\nios2_gen2_0|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[16]~10_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(16));

-- Location: M9K_X22_Y23_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y23_N22
\mm_interconnect_0|rsp_mux|src_data[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[16]~20_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[16]~20_combout\);

-- Location: IOIBUF_X38_Y34_N15
\sdram_dq[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(0),
	o => \sdram_dq[0]~input_o\);

-- Location: FF_X38_Y34_N17
\sdram_0|za_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_dq[0]~input_o\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_data\(0));

-- Location: FF_X39_Y24_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(0),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~0_q\);

-- Location: LCCOMB_X39_Y24_N24
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16feeder_combout\ = \sdram_0|za_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16feeder_combout\);

-- Location: FF_X39_Y24_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16_q\);

-- Location: LCCOMB_X39_Y24_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~130_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~0_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~16_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~130_combout\);

-- Location: FF_X39_Y25_N27
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(0),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~32_q\);

-- Location: FF_X38_Y24_N11
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(0),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~48_q\);

-- Location: LCCOMB_X38_Y24_N10
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~131_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~130_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~48_q\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~130_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~32_q\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~130_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~32_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~48_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~131_combout\);

-- Location: FF_X38_Y25_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(0),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~64_q\);

-- Location: FF_X38_Y22_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(0),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~96_q\);

-- Location: LCCOMB_X38_Y25_N24
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~128_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~96_q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~64_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~64_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~96_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~128_combout\);

-- Location: FF_X38_Y25_N27
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(0),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~112_q\);

-- Location: FF_X39_Y25_N25
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(0),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~80_q\);

-- Location: LCCOMB_X38_Y25_N26
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~129_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~128_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~112_q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~128_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~80_q\))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~128_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~112_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~80_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~129_combout\);

-- Location: LCCOMB_X38_Y24_N8
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~132_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~129_combout\))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~131_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~129_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~132_combout\);

-- Location: FF_X38_Y24_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(0));

-- Location: FF_X29_Y23_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(0),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0));

-- Location: LCCOMB_X21_Y24_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X21_Y24_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(16));

-- Location: FF_X25_Y20_N23
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: FF_X21_Y20_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X25_Y20_N22
\mm_interconnect_0|rsp_mux|src_data[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[16]~21_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \mm_interconnect_0|rsp_mux|src_data[16]~21_combout\);

-- Location: LCCOMB_X29_Y23_N14
\mm_interconnect_0|rsp_mux|src_data[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[16]~22_combout\ = (\mm_interconnect_0|rsp_mux|src_data[16]~20_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[16]~21_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[16]~20_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0),
	datad => \mm_interconnect_0|rsp_mux|src_data[16]~21_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[16]~22_combout\);

-- Location: LCCOMB_X28_Y20_N14
\nios2_gen2_0|cpu|av_ld_byte2_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[0]~7_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[16]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[16]~22_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[0]~7_combout\);

-- Location: FF_X28_Y20_N15
\nios2_gen2_0|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[0]~7_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X32_Y19_N18
\nios2_gen2_0|cpu|W_rf_wr_data[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[16]~6_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(0))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(16) & ((!\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(16),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[16]~6_combout\);

-- Location: LCCOMB_X26_Y17_N18
\nios2_gen2_0|cpu|E_src1[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[15]~11_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \nios2_gen2_0|cpu|D_iw\(19),
	datad => \nios2_gen2_0|cpu|R_src1~14_combout\,
	combout => \nios2_gen2_0|cpu|E_src1[15]~11_combout\);

-- Location: FF_X26_Y17_N19
\nios2_gen2_0|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[15]~11_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(15));

-- Location: LCCOMB_X23_Y15_N28
\nios2_gen2_0|cpu|E_logic_result[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[15]~22_combout\ = (\nios2_gen2_0|cpu|E_src1\(15) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(15)))))) # (!\nios2_gen2_0|cpu|E_src1\(15) & 
-- ((\nios2_gen2_0|cpu|E_src2\(15) & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src2\(15) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(15),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(15),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[15]~22_combout\);

-- Location: LCCOMB_X27_Y14_N8
\nios2_gen2_0|cpu|W_alu_result[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[15]~11_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[15]~22_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[15]~22_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~51_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[15]~11_combout\);

-- Location: FF_X27_Y14_N9
\nios2_gen2_0|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[15]~11_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(15));

-- Location: LCCOMB_X32_Y19_N28
\nios2_gen2_0|cpu|W_rf_wr_data[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(7))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(15),
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[15]~7_combout\);

-- Location: LCCOMB_X23_Y16_N6
\nios2_gen2_0|cpu|E_st_data[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[14]~6_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \nios2_gen2_0|cpu|E_st_data[14]~6_combout\);

-- Location: FF_X23_Y16_N7
\nios2_gen2_0|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[14]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(14));

-- Location: LCCOMB_X30_Y21_N26
\mm_interconnect_0|cmd_mux_002|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ = (\nios2_gen2_0|cpu|d_writedata\(14) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(14),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

-- Location: M9K_X33_Y4_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y21_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y21_N0
\nios2_gen2_0|cpu|F_iw[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[14]~28_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\,
	combout => \nios2_gen2_0|cpu|F_iw[14]~28_combout\);

-- Location: LCCOMB_X29_Y21_N28
\mm_interconnect_0|rsp_mux|src_data[14]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[14]~61_combout\ = (\nios2_gen2_0|cpu|F_iw[14]~28_combout\ & (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[14]~28_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\,
	combout => \mm_interconnect_0|rsp_mux|src_data[14]~61_combout\);

-- Location: LCCOMB_X25_Y21_N24
\jtag_uart_0|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|always2~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\ & (\jtag_uart_0|always2~0_combout\ & (!\jtag_uart_0|av_waitrequest~q\ & \mm_interconnect_0|cmd_demux|sink_ready~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\,
	datab => \jtag_uart_0|always2~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	combout => \jtag_uart_0|always2~1_combout\);

-- Location: LCCOMB_X25_Y21_N30
\jtag_uart_0|woverflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|woverflow~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & (((\jtag_uart_0|woverflow~q\)))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & ((\jtag_uart_0|always2~1_combout\ & 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\jtag_uart_0|always2~1_combout\ & ((\jtag_uart_0|woverflow~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \jtag_uart_0|woverflow~q\,
	datad => \jtag_uart_0|always2~1_combout\,
	combout => \jtag_uart_0|woverflow~0_combout\);

-- Location: FF_X25_Y21_N31
\jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|woverflow~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|woverflow~q\);

-- Location: FF_X25_Y20_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|woverflow~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X25_Y20_N12
\mm_interconnect_0|rsp_mux|src_data[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[14]~26_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux|src_data[14]~26_combout\);

-- Location: LCCOMB_X27_Y20_N8
\mm_interconnect_0|rsp_mux|src_data[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[14]~27_combout\ = (\mm_interconnect_0|rsp_mux|src_data[14]~61_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[14]~26_combout\) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|F_iw[14]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_data[14]~61_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_data[14]~26_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[14]~30_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[14]~27_combout\);

-- Location: LCCOMB_X28_Y20_N12
\nios2_gen2_0|cpu|av_ld_byte1_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[6]~1_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_data[14]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_mux|src_data[14]~27_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[6]~1_combout\);

-- Location: LCCOMB_X26_Y19_N0
\nios2_gen2_0|cpu|av_ld_byte1_data_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ = ((\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # ((\nios2_gen2_0|cpu|D_iw\(4)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X28_Y20_N13
\nios2_gen2_0|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[6]~1_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X32_Y19_N6
\nios2_gen2_0|cpu|W_rf_wr_data[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(6))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(14) & ((!\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(14),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout\);

-- Location: LCCOMB_X26_Y17_N16
\nios2_gen2_0|cpu|E_src1[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[10]~16_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(14),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \nios2_gen2_0|cpu|E_src1[10]~16_combout\);

-- Location: FF_X26_Y17_N17
\nios2_gen2_0|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[10]~16_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(10));

-- Location: LCCOMB_X25_Y16_N12
\nios2_gen2_0|cpu|E_logic_result[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[10]~14_combout\ = (\nios2_gen2_0|cpu|E_src1\(10) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(10)))))) # (!\nios2_gen2_0|cpu|E_src1\(10) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(10)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(10),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src2\(10),
	combout => \nios2_gen2_0|cpu|E_logic_result[10]~14_combout\);

-- Location: LCCOMB_X27_Y16_N8
\nios2_gen2_0|cpu|W_alu_result[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[10]~16_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[10]~14_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[10]~14_combout\,
	datab => \nios2_gen2_0|cpu|Add1~41_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[10]~16_combout\);

-- Location: FF_X27_Y16_N9
\nios2_gen2_0|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[10]~16_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(10));

-- Location: LCCOMB_X27_Y18_N12
\mm_interconnect_0|cmd_mux_002|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(46) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(10)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(8))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|W_alu_result\(10),
	datad => \nios2_gen2_0|cpu|F_pc\(8),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(46));

-- Location: M9K_X22_Y32_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N28
\mm_interconnect_0|cmd_mux_002|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: M9K_X33_Y28_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y20_N30
\mm_interconnect_0|rsp_mux|src_data[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[13]~28_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\,
	combout => \mm_interconnect_0|rsp_mux|src_data[13]~28_combout\);

-- Location: LCCOMB_X25_Y20_N0
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X25_Y20_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X25_Y20_N18
\mm_interconnect_0|rsp_mux|src_data[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[13]~29_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_mux|src_data[13]~29_combout\);

-- Location: LCCOMB_X25_Y20_N26
\mm_interconnect_0|rsp_mux|src_data[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[13]~30_combout\ = (\mm_interconnect_0|rsp_mux|src_data[13]~28_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[13]~29_combout\) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \mm_interconnect_0|rsp_mux|src_data[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[13]~28_combout\,
	datab => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_data[13]~29_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_data[13]~14_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[13]~30_combout\);

-- Location: LCCOMB_X28_Y20_N28
\nios2_gen2_0|cpu|av_ld_byte1_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[5]~2_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[13]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[13]~30_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[5]~2_combout\);

-- Location: FF_X28_Y20_N29
\nios2_gen2_0|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[5]~2_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X32_Y17_N18
\nios2_gen2_0|cpu|W_rf_wr_data[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(5))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(13),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout\);

-- Location: LCCOMB_X23_Y16_N28
\nios2_gen2_0|cpu|E_st_data[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[12]~4_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \nios2_gen2_0|cpu|E_st_data[12]~4_combout\);

-- Location: FF_X23_Y16_N29
\nios2_gen2_0|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[12]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(12));

-- Location: LCCOMB_X23_Y23_N26
\mm_interconnect_0|cmd_mux_002|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ = (\nios2_gen2_0|cpu|d_writedata\(12) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(12),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

-- Location: M9K_X22_Y19_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N30
\mm_interconnect_0|rsp_mux|src_data[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[12]~31_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\)) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[12]~31_combout\);

-- Location: FF_X24_Y21_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X23_Y25_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X23_Y25_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(12));

-- Location: FF_X27_Y21_N11
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X24_Y21_N10
\mm_interconnect_0|rsp_mux|src_data[12]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[12]~32_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	combout => \mm_interconnect_0|rsp_mux|src_data[12]~32_combout\);

-- Location: LCCOMB_X27_Y21_N16
\mm_interconnect_0|rsp_mux|src_data[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[12]~33_combout\ = (\mm_interconnect_0|rsp_mux|src_data[12]~31_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[12]~32_combout\) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|F_iw[12]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[12]~23_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_data[12]~31_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_data[12]~32_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[12]~33_combout\);

-- Location: LCCOMB_X28_Y20_N2
\nios2_gen2_0|cpu|av_ld_byte1_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[4]~3_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_data[12]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_mux|src_data[12]~33_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[4]~3_combout\);

-- Location: FF_X28_Y20_N3
\nios2_gen2_0|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[4]~3_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X28_Y19_N6
\nios2_gen2_0|cpu|W_rf_wr_data[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(4))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	datad => \nios2_gen2_0|cpu|W_alu_result\(12),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout\);

-- Location: LCCOMB_X24_Y16_N4
\nios2_gen2_0|cpu|E_st_data[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[15]~7_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \nios2_gen2_0|cpu|E_st_data[15]~7_combout\);

-- Location: FF_X24_Y16_N5
\nios2_gen2_0|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[15]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(15));

-- Location: LCCOMB_X23_Y23_N12
\mm_interconnect_0|cmd_mux_002|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(15),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

-- Location: M9K_X22_Y12_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y25_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y24_N4
\mm_interconnect_0|rsp_mux|src_data[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[15]~23_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[15]~23_combout\);

-- Location: LCCOMB_X29_Y20_N10
\mm_interconnect_0|rsp_mux|src_data[15]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[15]~25_combout\ = (\mm_interconnect_0|rsp_mux|src_data[15]~24_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[15]~23_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[15]~15_combout\ & 
-- \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[15]~24_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_data[15]~23_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_data[15]~15_combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[15]~25_combout\);

-- Location: LCCOMB_X28_Y20_N20
\nios2_gen2_0|cpu|av_ld_byte1_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[7]~0_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[15]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[15]~25_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[7]~0_combout\);

-- Location: FF_X28_Y20_N21
\nios2_gen2_0|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[7]~0_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X27_Y19_N30
\nios2_gen2_0|cpu|av_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_fill_bit~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ & ((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(7))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld_signed~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	combout => \nios2_gen2_0|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X28_Y20_N18
\nios2_gen2_0|cpu|av_ld_byte1_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[3]~4_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[11]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[11]~35_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[3]~4_combout\);

-- Location: FF_X28_Y20_N19
\nios2_gen2_0|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[3]~4_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X27_Y18_N24
\nios2_gen2_0|cpu|W_rf_wr_data[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(3))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|W_alu_result\(11) & !\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	datab => \nios2_gen2_0|cpu|W_alu_result\(11),
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[11]~11_combout\);

-- Location: LCCOMB_X23_Y16_N18
\nios2_gen2_0|cpu|E_st_data[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[11]~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))) # (!\nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \nios2_gen2_0|cpu|E_st_data[11]~3_combout\);

-- Location: FF_X23_Y16_N19
\nios2_gen2_0|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[11]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(11));

-- Location: LCCOMB_X19_Y24_N30
\mm_interconnect_0|cmd_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: FF_X19_Y24_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X19_Y24_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(11),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6_combout\);

-- Location: LCCOMB_X19_Y28_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~9_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~9_combout\);

-- Location: LCCOMB_X19_Y27_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~83_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~83_combout\);

-- Location: FF_X19_Y27_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~83_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: LCCOMB_X18_Y27_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X21_Y26_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X21_Y26_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X21_Y26_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\);

-- Location: LCCOMB_X20_Y26_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\);

-- Location: LCCOMB_X17_Y27_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\);

-- Location: FF_X20_Y26_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(14));

-- Location: LCCOMB_X20_Y26_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X20_Y26_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14));

-- Location: LCCOMB_X19_Y28_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X19_Y28_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X19_Y24_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\);

-- Location: LCCOMB_X18_Y27_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\);

-- Location: FF_X18_Y27_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\,
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(15));

-- Location: LCCOMB_X17_Y26_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X17_Y26_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15));

-- Location: FF_X19_Y28_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~9_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X20_Y26_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\);

-- Location: LCCOMB_X20_Y26_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(14))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\);

-- Location: FF_X20_Y26_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(13));

-- Location: LCCOMB_X20_Y26_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X20_Y26_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13));

-- Location: LCCOMB_X21_Y26_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X21_Y26_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X23_Y23_N14
\mm_interconnect_0|cmd_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(10),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: FF_X23_Y23_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X23_Y23_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(10),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout\);

-- Location: LCCOMB_X20_Y24_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~8_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~8_combout\);

-- Location: FF_X20_Y24_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~8_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X19_Y28_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X19_Y28_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X20_Y24_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X20_Y24_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X19_Y27_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\);

-- Location: LCCOMB_X20_Y26_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(9))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\);

-- Location: FF_X20_Y26_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(8));

-- Location: FF_X20_Y26_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8));

-- Location: LCCOMB_X19_Y26_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X19_Y26_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X20_Y26_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\);

-- Location: LCCOMB_X20_Y26_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(10))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\);

-- Location: FF_X20_Y26_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(9));

-- Location: FF_X20_Y26_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9));

-- Location: LCCOMB_X19_Y26_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X19_Y26_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X20_Y26_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\);

-- Location: LCCOMB_X20_Y26_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(11))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\);

-- Location: FF_X20_Y26_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(10));

-- Location: LCCOMB_X17_Y26_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X17_Y26_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10));

-- Location: LCCOMB_X21_Y26_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X21_Y26_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X21_Y26_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\);

-- Location: LCCOMB_X20_Y26_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(12))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\);

-- Location: FF_X20_Y26_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(11));

-- Location: LCCOMB_X20_Y26_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X20_Y26_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11));

-- Location: LCCOMB_X19_Y26_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11) & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X19_Y26_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X20_Y26_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\);

-- Location: LCCOMB_X20_Y26_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(13))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\);

-- Location: FF_X20_Y26_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(12));

-- Location: LCCOMB_X20_Y26_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X20_Y26_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12));

-- Location: FF_X19_Y28_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X19_Y25_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(9),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout\);

-- Location: LCCOMB_X21_Y24_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X21_Y24_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(10));

-- Location: FF_X24_Y20_N3
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X24_Y21_N20
\mm_interconnect_0|rsp_mux|src_data[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[10]~37_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	combout => \mm_interconnect_0|rsp_mux|src_data[10]~37_combout\);

-- Location: LCCOMB_X27_Y20_N18
\mm_interconnect_0|rsp_mux|src_data[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[10]~36_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\,
	combout => \mm_interconnect_0|rsp_mux|src_data[10]~36_combout\);

-- Location: LCCOMB_X27_Y21_N2
\mm_interconnect_0|rsp_mux|src_data[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[10]~38_combout\ = (\mm_interconnect_0|rsp_mux|src_data[10]~37_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[10]~36_combout\) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|F_iw[10]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_data[10]~37_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[10]~66_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_data[10]~36_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[10]~38_combout\);

-- Location: LCCOMB_X28_Y20_N0
\nios2_gen2_0|cpu|av_ld_byte1_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[2]~5_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[10]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[10]~38_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[2]~5_combout\);

-- Location: FF_X28_Y20_N1
\nios2_gen2_0|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[2]~5_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X27_Y18_N18
\nios2_gen2_0|cpu|W_rf_wr_data[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(2))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|W_alu_result\(10) & !\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(10),
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout\);

-- Location: LCCOMB_X20_Y16_N28
\nios2_gen2_0|cpu|E_st_data[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[9]~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))) # (!\nios2_gen2_0|cpu|D_iw\(4) & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|E_st_data[9]~1_combout\);

-- Location: FF_X20_Y16_N29
\nios2_gen2_0|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[9]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(9));

-- Location: LCCOMB_X37_Y19_N0
\mm_interconnect_0|cmd_mux_002|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ = (\nios2_gen2_0|cpu|d_writedata\(9) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(9),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

-- Location: M9K_X33_Y7_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y20_N12
\mm_interconnect_0|rsp_mux|src_data[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[9]~39_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[9]~39_combout\);

-- Location: LCCOMB_X20_Y20_N16
\jtag_uart_0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~0_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X20_Y20_N0
\jtag_uart_0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~1_combout\ = (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ 
-- & (!\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\jtag_uart_0|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart_0|LessThan0~0_combout\,
	combout => \jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X20_Y20_N1
\jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|LessThan0~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_AE~q\);

-- Location: FF_X24_Y21_N29
\jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X24_Y21_N30
\jtag_uart_0|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata\(9) = (\jtag_uart_0|fifo_AE~q\ & \jtag_uart_0|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|fifo_AE~q\,
	datad => \jtag_uart_0|ien_AE~q\,
	combout => \jtag_uart_0|av_readdata\(9));

-- Location: FF_X24_Y21_N31
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X24_Y20_N20
\mm_interconnect_0|rsp_mux|src_data[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[9]~40_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[9]~40_combout\);

-- Location: LCCOMB_X27_Y20_N20
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~15_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(9)) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9) & !\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9),
	datab => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(9),
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~15_combout\);

-- Location: FF_X27_Y20_N21
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~15_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(9));

-- Location: LCCOMB_X27_Y20_N6
\nios2_gen2_0|cpu|F_iw[9]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[9]~70_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9) & (((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(9) & \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9) & (\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(9) & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9),
	datab => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(9),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[9]~70_combout\);

-- Location: LCCOMB_X27_Y20_N30
\mm_interconnect_0|rsp_mux|src_data[9]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[9]~41_combout\ = (\mm_interconnect_0|rsp_mux|src_data[9]~39_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[9]~40_combout\) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|F_iw[9]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[9]~39_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_data[9]~40_combout\,
	datac => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[9]~70_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[9]~41_combout\);

-- Location: LCCOMB_X28_Y20_N6
\nios2_gen2_0|cpu|av_ld_byte1_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[1]~6_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[9]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[9]~41_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[1]~6_combout\);

-- Location: FF_X28_Y20_N7
\nios2_gen2_0|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[1]~6_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X27_Y18_N20
\nios2_gen2_0|cpu|W_rf_wr_data[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(1))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[9]~13_combout\);

-- Location: LCCOMB_X24_Y17_N10
\nios2_gen2_0|cpu|E_src1[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[9]~17_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|R_src1~14_combout\,
	combout => \nios2_gen2_0|cpu|E_src1[9]~17_combout\);

-- Location: FF_X24_Y17_N11
\nios2_gen2_0|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[9]~17_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(9));

-- Location: LCCOMB_X27_Y16_N2
\nios2_gen2_0|cpu|W_alu_result[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[9]~17_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[9]~15_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~39_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[9]~15_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[9]~17_combout\);

-- Location: FF_X27_Y16_N3
\nios2_gen2_0|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[9]~17_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(9));

-- Location: LCCOMB_X27_Y18_N26
\mm_interconnect_0|cmd_mux_002|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(45) = (\nios2_gen2_0|cpu|W_alu_result\(9) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(7))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(9) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(9),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|F_pc\(7),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(45));

-- Location: LCCOMB_X31_Y24_N16
\mm_interconnect_0|rsp_mux|src_data[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[8]~42_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[8]~42_combout\);

-- Location: LCCOMB_X31_Y24_N18
\mm_interconnect_0|rsp_mux|src_data[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[8]~44_combout\ = (\mm_interconnect_0|rsp_mux|src_data[8]~43_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[8]~42_combout\) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|F_iw[8]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[8]~43_combout\,
	datab => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[8]~45_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_data[8]~42_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[8]~44_combout\);

-- Location: LCCOMB_X28_Y20_N24
\nios2_gen2_0|cpu|av_ld_byte1_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[0]~7_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data[8]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_data[8]~44_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[0]~7_combout\);

-- Location: FF_X28_Y20_N25
\nios2_gen2_0|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[0]~7_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X30_Y17_N24
\nios2_gen2_0|cpu|W_rf_wr_data[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(0))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(8),
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[8]~14_combout\);

-- Location: LCCOMB_X20_Y16_N26
\nios2_gen2_0|cpu|E_st_data[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[18]~10_combout\ = (\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata[21]~8_combout\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \nios2_gen2_0|cpu|E_st_data[18]~10_combout\);

-- Location: FF_X20_Y16_N27
\nios2_gen2_0|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[18]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(18));

-- Location: LCCOMB_X23_Y22_N4
\mm_interconnect_0|cmd_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = (\nios2_gen2_0|cpu|d_writedata\(18) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(18),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: FF_X23_Y22_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X23_Y22_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~19_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(18),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~19_combout\);

-- Location: LCCOMB_X21_Y26_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19) & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X21_Y26_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X18_Y26_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\);

-- Location: LCCOMB_X18_Y28_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X18_Y28_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X18_Y26_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\);

-- Location: LCCOMB_X18_Y26_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(22) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(22) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\);

-- Location: FF_X18_Y26_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(21));

-- Location: LCCOMB_X18_Y26_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(21))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X18_Y26_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(20));

-- Location: FF_X18_Y26_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20));

-- Location: LCCOMB_X21_Y24_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X21_Y24_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X19_Y24_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~20_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(17),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~20_combout\);

-- Location: LCCOMB_X21_Y26_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X21_Y26_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X23_Y22_N24
\mm_interconnect_0|cmd_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(16),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: FF_X23_Y22_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X23_Y22_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~8_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(16),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~8_combout\);

-- Location: LCCOMB_X23_Y24_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X23_Y24_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(7));

-- Location: FF_X27_Y21_N15
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X27_Y21_N14
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31_combout\);

-- Location: LCCOMB_X27_Y21_N12
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\);

-- Location: LCCOMB_X27_Y21_N6
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~32_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~31_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~30_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~32_combout\);

-- Location: LCCOMB_X27_Y19_N16
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~50_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte1_data\(7)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~32_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~32_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~50_combout\);

-- Location: LCCOMB_X28_Y19_N12
\nios2_gen2_0|cpu|av_ld_byte0_data[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\);

-- Location: FF_X27_Y19_N17
\nios2_gen2_0|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X27_Y16_N10
\nios2_gen2_0|cpu|W_rf_wr_data[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[7]~15_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(7))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[7]~15_combout\);

-- Location: LCCOMB_X24_Y17_N2
\nios2_gen2_0|cpu|E_src1[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[3]~23_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(7),
	combout => \nios2_gen2_0|cpu|E_src1[3]~23_combout\);

-- Location: FF_X24_Y17_N3
\nios2_gen2_0|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[3]~23_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(3));

-- Location: LCCOMB_X26_Y16_N8
\nios2_gen2_0|cpu|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~5_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(1),
	combout => \nios2_gen2_0|cpu|Add1~5_combout\);

-- Location: LCCOMB_X26_Y16_N14
\nios2_gen2_0|cpu|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~2_cout\ = CARRY(\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => VCC,
	cout => \nios2_gen2_0|cpu|Add1~2_cout\);

-- Location: LCCOMB_X26_Y16_N16
\nios2_gen2_0|cpu|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~3_combout\ = (\nios2_gen2_0|cpu|Add1~0_combout\ & ((\nios2_gen2_0|cpu|E_src1\(0) & (\nios2_gen2_0|cpu|Add1~2_cout\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(0) & (!\nios2_gen2_0|cpu|Add1~2_cout\)))) # (!\nios2_gen2_0|cpu|Add1~0_combout\ 
-- & ((\nios2_gen2_0|cpu|E_src1\(0) & (!\nios2_gen2_0|cpu|Add1~2_cout\)) # (!\nios2_gen2_0|cpu|E_src1\(0) & ((\nios2_gen2_0|cpu|Add1~2_cout\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~4\ = CARRY((\nios2_gen2_0|cpu|Add1~0_combout\ & (!\nios2_gen2_0|cpu|E_src1\(0) & !\nios2_gen2_0|cpu|Add1~2_cout\)) # (!\nios2_gen2_0|cpu|Add1~0_combout\ & ((!\nios2_gen2_0|cpu|Add1~2_cout\) # (!\nios2_gen2_0|cpu|E_src1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~0_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(0),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~2_cout\,
	combout => \nios2_gen2_0|cpu|Add1~3_combout\,
	cout => \nios2_gen2_0|cpu|Add1~4\);

-- Location: LCCOMB_X26_Y16_N18
\nios2_gen2_0|cpu|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~6_combout\ = ((\nios2_gen2_0|cpu|E_src1\(1) $ (\nios2_gen2_0|cpu|Add1~5_combout\ $ (!\nios2_gen2_0|cpu|Add1~4\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~7\ = CARRY((\nios2_gen2_0|cpu|E_src1\(1) & ((\nios2_gen2_0|cpu|Add1~5_combout\) # (!\nios2_gen2_0|cpu|Add1~4\))) # (!\nios2_gen2_0|cpu|E_src1\(1) & (\nios2_gen2_0|cpu|Add1~5_combout\ & !\nios2_gen2_0|cpu|Add1~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(1),
	datab => \nios2_gen2_0|cpu|Add1~5_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~4\,
	combout => \nios2_gen2_0|cpu|Add1~6_combout\,
	cout => \nios2_gen2_0|cpu|Add1~7\);

-- Location: LCCOMB_X26_Y16_N20
\nios2_gen2_0|cpu|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~25_combout\ = (\nios2_gen2_0|cpu|E_src1\(2) & ((\nios2_gen2_0|cpu|Add1~24_combout\ & (\nios2_gen2_0|cpu|Add1~7\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~24_combout\ & (!\nios2_gen2_0|cpu|Add1~7\)))) # (!\nios2_gen2_0|cpu|E_src1\(2) & 
-- ((\nios2_gen2_0|cpu|Add1~24_combout\ & (!\nios2_gen2_0|cpu|Add1~7\)) # (!\nios2_gen2_0|cpu|Add1~24_combout\ & ((\nios2_gen2_0|cpu|Add1~7\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~26\ = CARRY((\nios2_gen2_0|cpu|E_src1\(2) & (!\nios2_gen2_0|cpu|Add1~24_combout\ & !\nios2_gen2_0|cpu|Add1~7\)) # (!\nios2_gen2_0|cpu|E_src1\(2) & ((!\nios2_gen2_0|cpu|Add1~7\) # (!\nios2_gen2_0|cpu|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(2),
	datab => \nios2_gen2_0|cpu|Add1~24_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~7\,
	combout => \nios2_gen2_0|cpu|Add1~25_combout\,
	cout => \nios2_gen2_0|cpu|Add1~26\);

-- Location: LCCOMB_X26_Y16_N22
\nios2_gen2_0|cpu|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~27_combout\ = ((\nios2_gen2_0|cpu|Add1~23_combout\ $ (\nios2_gen2_0|cpu|E_src1\(3) $ (!\nios2_gen2_0|cpu|Add1~26\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~28\ = CARRY((\nios2_gen2_0|cpu|Add1~23_combout\ & ((\nios2_gen2_0|cpu|E_src1\(3)) # (!\nios2_gen2_0|cpu|Add1~26\))) # (!\nios2_gen2_0|cpu|Add1~23_combout\ & (\nios2_gen2_0|cpu|E_src1\(3) & !\nios2_gen2_0|cpu|Add1~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~23_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(3),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~26\,
	combout => \nios2_gen2_0|cpu|Add1~27_combout\,
	cout => \nios2_gen2_0|cpu|Add1~28\);

-- Location: LCCOMB_X26_Y16_N24
\nios2_gen2_0|cpu|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~29_combout\ = (\nios2_gen2_0|cpu|E_src1\(4) & ((\nios2_gen2_0|cpu|Add1~22_combout\ & (\nios2_gen2_0|cpu|Add1~28\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~22_combout\ & (!\nios2_gen2_0|cpu|Add1~28\)))) # (!\nios2_gen2_0|cpu|E_src1\(4) & 
-- ((\nios2_gen2_0|cpu|Add1~22_combout\ & (!\nios2_gen2_0|cpu|Add1~28\)) # (!\nios2_gen2_0|cpu|Add1~22_combout\ & ((\nios2_gen2_0|cpu|Add1~28\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~30\ = CARRY((\nios2_gen2_0|cpu|E_src1\(4) & (!\nios2_gen2_0|cpu|Add1~22_combout\ & !\nios2_gen2_0|cpu|Add1~28\)) # (!\nios2_gen2_0|cpu|E_src1\(4) & ((!\nios2_gen2_0|cpu|Add1~28\) # (!\nios2_gen2_0|cpu|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(4),
	datab => \nios2_gen2_0|cpu|Add1~22_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~28\,
	combout => \nios2_gen2_0|cpu|Add1~29_combout\,
	cout => \nios2_gen2_0|cpu|Add1~30\);

-- Location: LCCOMB_X26_Y16_N26
\nios2_gen2_0|cpu|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~31_combout\ = ((\nios2_gen2_0|cpu|E_src1\(5) $ (\nios2_gen2_0|cpu|Add1~21_combout\ $ (!\nios2_gen2_0|cpu|Add1~30\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~32\ = CARRY((\nios2_gen2_0|cpu|E_src1\(5) & ((\nios2_gen2_0|cpu|Add1~21_combout\) # (!\nios2_gen2_0|cpu|Add1~30\))) # (!\nios2_gen2_0|cpu|E_src1\(5) & (\nios2_gen2_0|cpu|Add1~21_combout\ & !\nios2_gen2_0|cpu|Add1~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(5),
	datab => \nios2_gen2_0|cpu|Add1~21_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~30\,
	combout => \nios2_gen2_0|cpu|Add1~31_combout\,
	cout => \nios2_gen2_0|cpu|Add1~32\);

-- Location: LCCOMB_X26_Y16_N28
\nios2_gen2_0|cpu|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~33_combout\ = (\nios2_gen2_0|cpu|E_src1\(6) & ((\nios2_gen2_0|cpu|Add1~20_combout\ & (\nios2_gen2_0|cpu|Add1~32\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~20_combout\ & (!\nios2_gen2_0|cpu|Add1~32\)))) # (!\nios2_gen2_0|cpu|E_src1\(6) & 
-- ((\nios2_gen2_0|cpu|Add1~20_combout\ & (!\nios2_gen2_0|cpu|Add1~32\)) # (!\nios2_gen2_0|cpu|Add1~20_combout\ & ((\nios2_gen2_0|cpu|Add1~32\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~34\ = CARRY((\nios2_gen2_0|cpu|E_src1\(6) & (!\nios2_gen2_0|cpu|Add1~20_combout\ & !\nios2_gen2_0|cpu|Add1~32\)) # (!\nios2_gen2_0|cpu|E_src1\(6) & ((!\nios2_gen2_0|cpu|Add1~32\) # (!\nios2_gen2_0|cpu|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(6),
	datab => \nios2_gen2_0|cpu|Add1~20_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~32\,
	combout => \nios2_gen2_0|cpu|Add1~33_combout\,
	cout => \nios2_gen2_0|cpu|Add1~34\);

-- Location: LCCOMB_X26_Y18_N26
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~29_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~35_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	datad => \nios2_gen2_0|cpu|Add1~35_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~29_combout\);

-- Location: FF_X26_Y18_N27
\nios2_gen2_0|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(5));

-- Location: LCCOMB_X27_Y17_N6
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~30_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~37_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	datad => \nios2_gen2_0|cpu|Add1~37_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~30_combout\);

-- Location: FF_X27_Y17_N7
\nios2_gen2_0|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(6));

-- Location: LCCOMB_X25_Y24_N20
\mm_interconnect_0|cmd_mux_002|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(44) = (\nios2_gen2_0|cpu|W_alu_result\(8) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(6) & \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(8) & (\nios2_gen2_0|cpu|F_pc\(6) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(8),
	datab => \nios2_gen2_0|cpu|F_pc\(6),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(44));

-- Location: LCCOMB_X27_Y22_N30
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\);

-- Location: LCCOMB_X20_Y24_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X20_Y24_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(6));

-- Location: FF_X27_Y22_N23
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X27_Y22_N0
\jtag_uart_0|av_readdata[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[6]~4_combout\ = (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) & \jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	datad => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|av_readdata[6]~4_combout\);

-- Location: FF_X27_Y22_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[6]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X27_Y22_N22
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\);

-- Location: LCCOMB_X27_Y22_N18
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22_combout\ & 
-- \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\);

-- Location: LCCOMB_X28_Y19_N16
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~51_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\nios2_gen2_0|cpu|av_ld_byte1_data\(6)))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~35_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~51_combout\);

-- Location: FF_X28_Y19_N17
\nios2_gen2_0|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X27_Y16_N20
\nios2_gen2_0|cpu|W_rf_wr_data[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[6]~16_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(6))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(6),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(6),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[6]~16_combout\);

-- Location: LCCOMB_X24_Y17_N12
\nios2_gen2_0|cpu|E_src1[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[7]~19_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|E_src1[7]~19_combout\);

-- Location: FF_X24_Y17_N13
\nios2_gen2_0|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[7]~19_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(7));

-- Location: LCCOMB_X26_Y16_N2
\nios2_gen2_0|cpu|E_logic_result[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[7]~17_combout\ = (\nios2_gen2_0|cpu|E_src2\(7) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(7)))))) # (!\nios2_gen2_0|cpu|E_src2\(7) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(7)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|E_src2\(7),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src1\(7),
	combout => \nios2_gen2_0|cpu|E_logic_result[7]~17_combout\);

-- Location: LCCOMB_X27_Y16_N14
\nios2_gen2_0|cpu|W_alu_result[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[7]~19_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[7]~17_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[7]~17_combout\,
	datab => \nios2_gen2_0|cpu|Add1~35_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[7]~19_combout\);

-- Location: FF_X27_Y16_N15
\nios2_gen2_0|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[7]~19_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(7));

-- Location: LCCOMB_X25_Y24_N18
\mm_interconnect_0|cmd_mux_002|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(43) = (\nios2_gen2_0|cpu|W_alu_result\(7) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(5) & \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(7) & (((\nios2_gen2_0|cpu|F_pc\(5) & \mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(7),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|F_pc\(5),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(43));

-- Location: M9K_X22_Y15_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X17_Y17_N28
\mm_interconnect_0|cmd_mux_002|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = (\nios2_gen2_0|cpu|d_writedata\(4) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(4),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: M9K_X22_Y20_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N12
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\);

-- Location: LCCOMB_X23_Y20_N22
\jtag_uart_0|av_readdata[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[5]~5_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \jtag_uart_0|av_readdata[5]~5_combout\);

-- Location: FF_X23_Y20_N23
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[5]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X20_Y24_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X20_Y24_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(5));

-- Location: FF_X23_Y20_N21
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X23_Y20_N20
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\);

-- Location: LCCOMB_X23_Y20_N8
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21_combout\ & 
-- \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~36_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21_combout\,
	datac => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~37_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\);

-- Location: LCCOMB_X28_Y19_N26
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~52_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\nios2_gen2_0|cpu|av_ld_byte1_data\(5)))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~38_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~52_combout\);

-- Location: FF_X28_Y19_N27
\nios2_gen2_0|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X27_Y16_N22
\nios2_gen2_0|cpu|W_rf_wr_data[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[5]~17_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(5))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(5) & ((!\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data\(5),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[5]~17_combout\);

-- Location: FF_X20_Y16_N19
\nios2_gen2_0|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(7));

-- Location: LCCOMB_X20_Y16_N10
\mm_interconnect_0|cmd_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = (\nios2_gen2_0|cpu|d_writedata\(7) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(7),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: FF_X20_Y16_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X19_Y27_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~14_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(7),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~14_combout\);

-- Location: LCCOMB_X20_Y24_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X20_Y24_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X19_Y25_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~13_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(6),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~13_combout\);

-- Location: LCCOMB_X24_Y24_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y24_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~5_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~5_combout\);

-- Location: FF_X20_Y24_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~5_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X18_Y24_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\);

-- Location: LCCOMB_X18_Y24_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\);

-- Location: FF_X18_Y24_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(6));

-- Location: LCCOMB_X17_Y26_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X17_Y26_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6));

-- Location: LCCOMB_X19_Y26_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X19_Y26_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X17_Y26_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\);

-- Location: LCCOMB_X17_Y26_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(7)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X17_Y26_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\);

-- Location: FF_X17_Y26_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(7));

-- Location: LCCOMB_X17_Y26_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X17_Y26_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7));

-- Location: FF_X19_Y28_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X18_Y24_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(4),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\);

-- Location: LCCOMB_X18_Y24_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: FF_X18_Y24_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X19_Y27_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X19_Y27_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: LCCOMB_X18_Y27_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(1)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X18_Y27_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(0))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\);

-- Location: FF_X18_Y27_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\,
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(0));

-- Location: LCCOMB_X18_Y27_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X18_Y27_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0));

-- Location: LCCOMB_X19_Y28_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X19_Y28_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X19_Y24_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\);

-- Location: LCCOMB_X18_Y24_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(2))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X18_Y24_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(1));

-- Location: LCCOMB_X18_Y27_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X18_Y27_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1));

-- Location: LCCOMB_X19_Y28_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X19_Y28_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~1_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X19_Y24_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\);

-- Location: LCCOMB_X18_Y24_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(3))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\);

-- Location: FF_X18_Y24_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(2));

-- Location: LCCOMB_X18_Y27_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X18_Y27_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2));

-- Location: LCCOMB_X19_Y28_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X19_Y28_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X18_Y24_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\);

-- Location: LCCOMB_X18_Y24_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(4))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\);

-- Location: FF_X18_Y24_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(3));

-- Location: LCCOMB_X18_Y25_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X18_Y25_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3));

-- Location: LCCOMB_X19_Y28_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X19_Y28_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X18_Y24_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\);

-- Location: LCCOMB_X18_Y24_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(5))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\);

-- Location: FF_X18_Y24_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(4));

-- Location: FF_X18_Y25_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4));

-- Location: LCCOMB_X19_Y28_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X19_Y28_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X18_Y24_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\);

-- Location: LCCOMB_X18_Y24_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(6))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X18_Y24_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(5));

-- Location: LCCOMB_X18_Y27_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X18_Y27_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5));

-- Location: LCCOMB_X18_Y24_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X18_Y24_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X19_Y24_N2
\mm_interconnect_0|cmd_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(2),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: FF_X19_Y24_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X19_Y24_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(2),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X19_Y28_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~1_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~1_combout\);

-- Location: FF_X19_Y28_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~1_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X19_Y24_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X23_Y24_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\);

-- Location: FF_X23_Y24_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(4));

-- Location: FF_X23_Y20_N5
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X23_Y20_N28
\jtag_uart_0|av_readdata[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[4]~6_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \jtag_uart_0|av_readdata[4]~6_combout\);

-- Location: FF_X23_Y20_N29
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[4]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X23_Y20_N4
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4)) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\);

-- Location: M9K_X22_Y27_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N2
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~39_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~39_combout\);

-- Location: LCCOMB_X23_Y20_N30
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~39_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ & 
-- \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\,
	datab => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~40_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~39_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\);

-- Location: LCCOMB_X28_Y19_N4
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~53_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte1_data\(4)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~41_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~53_combout\);

-- Location: FF_X28_Y19_N5
\nios2_gen2_0|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~53_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X28_Y19_N14
\nios2_gen2_0|cpu|W_rf_wr_data[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[4]~18_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte0_data\(4))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data\(4),
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[4]~18_combout\);

-- Location: LCCOMB_X24_Y16_N10
\nios2_gen2_0|cpu|d_writedata[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[31]~7_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \nios2_gen2_0|cpu|d_writedata[31]~7_combout\);

-- Location: FF_X24_Y16_N11
\nios2_gen2_0|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[31]~7_combout\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(31));

-- Location: LCCOMB_X29_Y19_N12
\mm_interconnect_0|cmd_mux_002|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ = (\nios2_gen2_0|cpu|d_writedata\(31) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(31),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~31_combout\);

-- Location: M9K_X33_Y11_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y12_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N30
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\);

-- Location: LCCOMB_X30_Y20_N26
\nios2_gen2_0|cpu|F_iw[31]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[31]~89_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[31]~89_combout\);

-- Location: LCCOMB_X30_Y20_N22
\nios2_gen2_0|cpu|F_iw[31]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[31]~90_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[31]~89_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(15),
	datac => \nios2_gen2_0|cpu|F_iw[31]~89_combout\,
	datad => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[31]~90_combout\);

-- Location: FF_X30_Y20_N23
\nios2_gen2_0|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[31]~90_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(31));

-- Location: LCCOMB_X24_Y17_N22
\nios2_gen2_0|cpu|E_src1[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[6]~20_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios2_gen2_0|cpu|D_iw\(10),
	combout => \nios2_gen2_0|cpu|E_src1[6]~20_combout\);

-- Location: FF_X24_Y17_N23
\nios2_gen2_0|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[6]~20_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(6));

-- Location: LCCOMB_X24_Y17_N14
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~28_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~33_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	datad => \nios2_gen2_0|cpu|Add1~33_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~28_combout\);

-- Location: FF_X24_Y17_N15
\nios2_gen2_0|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(4));

-- Location: LCCOMB_X32_Y21_N26
\mm_interconnect_0|cmd_mux_002|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(42) = (\nios2_gen2_0|cpu|W_alu_result\(6) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(4))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(6) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|F_pc\(4),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(42));

-- Location: LCCOMB_X17_Y17_N14
\mm_interconnect_0|cmd_mux_002|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = (\nios2_gen2_0|cpu|d_writedata\(3) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(3),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: M9K_X22_Y13_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N2
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~42_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~42_combout\);

-- Location: LCCOMB_X24_Y24_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(3) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(4) & (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(2) & !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(3),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(4),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(1),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X27_Y18_N14
\mm_interconnect_0|cmd_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(45) = (\nios2_gen2_0|cpu|W_alu_result\(9) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(7))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(9) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(9),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|F_pc\(7),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: FF_X27_Y18_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X25_Y24_N10
\mm_interconnect_0|cmd_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(43) = (\nios2_gen2_0|cpu|W_alu_result\(7) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(5) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(7) & (\nios2_gen2_0|cpu|F_pc\(5) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(7),
	datab => \nios2_gen2_0|cpu|F_pc\(5),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: FF_X25_Y24_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X25_Y24_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(7) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(6) & !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(7),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(6),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(5),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y24_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X28_Y18_N0
\mm_interconnect_0|router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal2~0_combout\ = (\nios2_gen2_0|cpu|F_pc\(9) & (!\nios2_gen2_0|cpu|F_pc\(10) & !\nios2_gen2_0|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(9),
	datac => \nios2_gen2_0|cpu|F_pc\(10),
	datad => \nios2_gen2_0|cpu|F_pc\(11),
	combout => \mm_interconnect_0|router_001|Equal2~0_combout\);

-- Location: LCCOMB_X31_Y22_N20
\mm_interconnect_0|cmd_mux_001|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|WideOr1~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ & (\mm_interconnect_0|router_001|Equal2~1_combout\ & (\mm_interconnect_0|router_001|Equal2~0_combout\ & 
-- \mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\,
	datab => \mm_interconnect_0|router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|router_001|Equal2~0_combout\,
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X27_Y18_N8
\mm_interconnect_0|router|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(12) & \nios2_gen2_0|cpu|W_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|W_alu_result\(12),
	datad => \nios2_gen2_0|cpu|W_alu_result\(11),
	combout => \mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LCCOMB_X31_Y23_N22
\mm_interconnect_0|cmd_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|WideOr1~0_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\nios2_gen2_0|cpu|W_alu_result\(13) & (\mm_interconnect_0|router|Equal2~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \mm_interconnect_0|router|Equal2~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\,
	combout => \mm_interconnect_0|cmd_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X31_Y22_N14
\mm_interconnect_0|cmd_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = (\mm_interconnect_0|router|Equal2~2_combout\ & ((\mm_interconnect_0|cmd_mux_001|WideOr1~0_combout\) # ((\mm_interconnect_0|cmd_mux_001|WideOr1~1_combout\ & 
-- \mm_interconnect_0|router_001|Equal1~2_combout\)))) # (!\mm_interconnect_0|router|Equal2~2_combout\ & (\mm_interconnect_0|cmd_mux_001|WideOr1~1_combout\ & ((\mm_interconnect_0|router_001|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~2_combout\,
	datab => \mm_interconnect_0|cmd_mux_001|WideOr1~1_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|WideOr1~0_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~2_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X28_Y23_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ = (\jtag_uart_0|always2~0_combout\ & (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\ & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|always2~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X28_Y23_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ = (\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~0_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\)))) # (!\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~1_combout\);

-- Location: FF_X28_Y23_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X24_Y25_N24
\mm_interconnect_0|cmd_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: FF_X24_Y25_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X23_Y25_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X20_Y25_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(3))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X20_Y25_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X23_Y25_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\);

-- Location: LCCOMB_X23_Y24_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\ = \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X23_Y24_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(3));

-- Location: FF_X23_Y21_N5
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X23_Y21_N20
\jtag_uart_0|av_readdata[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[3]~7_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \jtag_uart_0|av_readdata[3]~7_combout\);

-- Location: FF_X23_Y21_N21
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[3]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X23_Y21_N4
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~43_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3)) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~43_combout\);

-- Location: LCCOMB_X23_Y21_N14
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~42_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~43_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\ & 
-- \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~42_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~43_combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\);

-- Location: LCCOMB_X27_Y19_N26
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~54_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte1_data\(3)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~44_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~54_combout\);

-- Location: FF_X27_Y19_N27
\nios2_gen2_0|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~54_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X27_Y18_N30
\nios2_gen2_0|cpu|W_rf_wr_data[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[3]~19_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(3))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(3) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(3),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[3]~19_combout\);

-- Location: LCCOMB_X23_Y16_N10
\nios2_gen2_0|cpu|d_writedata[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[30]~6_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \nios2_gen2_0|cpu|d_writedata[30]~6_combout\);

-- Location: FF_X23_Y16_N11
\nios2_gen2_0|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[30]~6_combout\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(30));

-- Location: LCCOMB_X29_Y26_N0
\mm_interconnect_0|cmd_mux_002|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ = (\nios2_gen2_0|cpu|d_writedata\(30) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(30),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

-- Location: M9K_X33_Y18_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y24_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y24_N24
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~4_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~4_combout\);

-- Location: LCCOMB_X29_Y24_N28
\nios2_gen2_0|cpu|F_iw[30]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[30]~72_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~4_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~4_combout\ & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~4_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	combout => \nios2_gen2_0|cpu|F_iw[30]~72_combout\);

-- Location: LCCOMB_X26_Y20_N0
\nios2_gen2_0|cpu|F_iw[30]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[30]~73_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[30]~72_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(14),
	datac => \nios2_gen2_0|cpu|F_iw[30]~72_combout\,
	datad => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[30]~73_combout\);

-- Location: FF_X26_Y20_N1
\nios2_gen2_0|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[30]~73_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(30));

-- Location: LCCOMB_X21_Y17_N0
\nios2_gen2_0|cpu|R_src1[31]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[31]~21_combout\ = (!\nios2_gen2_0|cpu|R_src1~15_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_src1~15_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \nios2_gen2_0|cpu|R_src1[31]~21_combout\);

-- Location: FF_X21_Y17_N1
\nios2_gen2_0|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[31]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(31));

-- Location: FF_X27_Y13_N5
\nios2_gen2_0|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X27_Y13_N22
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(31)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(29),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(31),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31_combout\);

-- Location: FF_X27_Y13_N23
\nios2_gen2_0|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X27_Y13_N2
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(30))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(30),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(28),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29_combout\);

-- Location: FF_X27_Y13_N3
\nios2_gen2_0|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X27_Y13_N24
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(29))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(29),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(27),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\);

-- Location: FF_X27_Y13_N25
\nios2_gen2_0|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X27_Y13_N6
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~25_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(28)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(26),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(28),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~25_combout\);

-- Location: FF_X27_Y13_N7
\nios2_gen2_0|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~25_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X27_Y13_N14
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(27)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(25),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(27),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3_combout\);

-- Location: FF_X27_Y13_N15
\nios2_gen2_0|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X27_Y13_N8
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(26))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(26),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(24),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4_combout\);

-- Location: FF_X27_Y13_N9
\nios2_gen2_0|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X27_Y13_N18
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(25))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(25),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(23),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5_combout\);

-- Location: FF_X27_Y13_N19
\nios2_gen2_0|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X27_Y13_N20
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(24)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(22),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(24),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6_combout\);

-- Location: FF_X27_Y13_N21
\nios2_gen2_0|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X27_Y13_N30
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(23))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(23),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(21),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7_combout\);

-- Location: FF_X27_Y13_N31
\nios2_gen2_0|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X27_Y13_N16
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(22))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(22),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(20),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8_combout\);

-- Location: FF_X27_Y13_N17
\nios2_gen2_0|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X27_Y13_N26
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(21)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(19),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(21),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9_combout\);

-- Location: FF_X27_Y13_N27
\nios2_gen2_0|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X27_Y13_N12
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(20))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(20),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(18),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10_combout\);

-- Location: FF_X27_Y13_N13
\nios2_gen2_0|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X27_Y13_N0
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(19)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(17),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(19),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~0_combout\);

-- Location: FF_X27_Y13_N1
\nios2_gen2_0|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~0_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X27_Y13_N10
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(18)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(16),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(18),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1_combout\);

-- Location: FF_X27_Y13_N11
\nios2_gen2_0|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X27_Y13_N28
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(17))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(17),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(15),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2_combout\);

-- Location: FF_X27_Y13_N29
\nios2_gen2_0|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X26_Y13_N22
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~22_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(16))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(16),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(14),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~22_combout\);

-- Location: FF_X26_Y13_N23
\nios2_gen2_0|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~22_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X26_Y13_N0
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~23_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(15))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(15),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(13),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~23_combout\);

-- Location: FF_X26_Y13_N1
\nios2_gen2_0|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~23_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X26_Y13_N8
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(14))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(14),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(12),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11_combout\);

-- Location: FF_X26_Y13_N9
\nios2_gen2_0|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X26_Y13_N12
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~13_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(13)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(11),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(13),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~13_combout\);

-- Location: FF_X26_Y13_N13
\nios2_gen2_0|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~13_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X26_Y13_N26
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~12_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(12)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(10),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(12),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~12_combout\);

-- Location: FF_X26_Y13_N27
\nios2_gen2_0|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~12_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X26_Y13_N6
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~14_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(11)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(9),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(11),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~14_combout\);

-- Location: FF_X26_Y13_N7
\nios2_gen2_0|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~14_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X26_Y13_N24
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~15_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(10)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(8),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(10),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~15_combout\);

-- Location: FF_X26_Y13_N25
\nios2_gen2_0|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~15_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X26_Y13_N18
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~16_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(9))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(9),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(7),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~16_combout\);

-- Location: FF_X26_Y13_N19
\nios2_gen2_0|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~16_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(8));

-- Location: LCCOMB_X26_Y13_N20
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~17_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(8)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(6),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(8),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~17_combout\);

-- Location: FF_X26_Y13_N21
\nios2_gen2_0|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~17_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X26_Y13_N14
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~18_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(7))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(7),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(5),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~18_combout\);

-- Location: FF_X26_Y13_N15
\nios2_gen2_0|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~18_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X26_Y13_N16
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~19_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(6))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(6),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(4),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~19_combout\);

-- Location: FF_X26_Y13_N17
\nios2_gen2_0|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~19_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X26_Y13_N10
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~20_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(5)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(3),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(5),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~20_combout\);

-- Location: FF_X26_Y13_N11
\nios2_gen2_0|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~20_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X26_Y13_N4
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~21_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(4)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(2),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(4),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~21_combout\);

-- Location: FF_X26_Y13_N5
\nios2_gen2_0|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~21_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(3));

-- Location: LCCOMB_X26_Y13_N2
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(3))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(3),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(1),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24_combout\);

-- Location: FF_X26_Y13_N3
\nios2_gen2_0|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X26_Y13_N28
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~26_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(2)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(0),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(2),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~26_combout\);

-- Location: FF_X26_Y13_N29
\nios2_gen2_0|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~26_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X26_Y13_N30
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(1))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(1),
	datad => \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28_combout\);

-- Location: FF_X26_Y13_N31
\nios2_gen2_0|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(0));

-- Location: FF_X27_Y14_N29
\nios2_gen2_0|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[0]~26_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(0));

-- Location: LCCOMB_X28_Y16_N0
\nios2_gen2_0|cpu|W_alu_result[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[1]~25_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[1]~25_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[1]~25_combout\,
	datab => \nios2_gen2_0|cpu|Add1~6_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[1]~25_combout\);

-- Location: FF_X28_Y16_N1
\nios2_gen2_0|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[1]~25_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(1));

-- Location: LCCOMB_X27_Y19_N4
\nios2_gen2_0|cpu|av_ld_rshift8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(1) & (((\nios2_gen2_0|cpu|W_alu_result\(0) & !\nios2_gen2_0|cpu|av_ld_align_cycle\(0))) # (!\nios2_gen2_0|cpu|av_ld_align_cycle\(1)))) # (!\nios2_gen2_0|cpu|W_alu_result\(1) & 
-- (\nios2_gen2_0|cpu|W_alu_result\(0) & (!\nios2_gen2_0|cpu|av_ld_align_cycle\(0) & !\nios2_gen2_0|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(1),
	datac => \nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datad => \nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	combout => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X23_Y25_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X23_Y25_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X23_Y25_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X23_Y25_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\ = \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X23_Y25_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(2));

-- Location: FF_X23_Y21_N23
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X23_Y21_N10
\jtag_uart_0|av_readdata[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[2]~8_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~q\,
	datac => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \jtag_uart_0|av_readdata[2]~8_combout\);

-- Location: FF_X23_Y21_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[2]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X23_Y21_N22
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~46_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2)) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~46_combout\);

-- Location: M9K_X22_Y10_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N0
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45_combout\);

-- Location: LCCOMB_X23_Y21_N28
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~47_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~46_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45_combout\) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~46_combout\,
	datab => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~45_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~47_combout\);

-- Location: LCCOMB_X28_Y19_N24
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~55_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\nios2_gen2_0|cpu|av_ld_byte1_data\(2)))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~47_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~47_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~55_combout\);

-- Location: FF_X28_Y19_N25
\nios2_gen2_0|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X28_Y16_N2
\nios2_gen2_0|cpu|W_rf_wr_data[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[2]~20_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(2))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(2) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(2),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[2]~20_combout\);

-- Location: LCCOMB_X21_Y15_N4
\nios2_gen2_0|cpu|R_src2_lo[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[4]~14_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\ & ((\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & ((\nios2_gen2_0|cpu|D_iw\(10)))) # (!\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios2_gen2_0|cpu|E_src2[2]~15_combout\,
	datac => \nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(10),
	combout => \nios2_gen2_0|cpu|R_src2_lo[4]~14_combout\);

-- Location: FF_X21_Y15_N5
\nios2_gen2_0|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[4]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(4));

-- Location: LCCOMB_X25_Y16_N4
\nios2_gen2_0|cpu|E_logic_result[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[4]~20_combout\ = (\nios2_gen2_0|cpu|E_src2\(4) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(4)))))) # (!\nios2_gen2_0|cpu|E_src2\(4) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(4)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(4),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src1\(4),
	combout => \nios2_gen2_0|cpu|E_logic_result[4]~20_combout\);

-- Location: LCCOMB_X27_Y16_N12
\nios2_gen2_0|cpu|W_alu_result[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[4]~22_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[4]~20_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[4]~20_combout\,
	datad => \nios2_gen2_0|cpu|Add1~29_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[4]~22_combout\);

-- Location: FF_X27_Y16_N13
\nios2_gen2_0|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[4]~22_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(4));

-- Location: LCCOMB_X32_Y21_N22
\mm_interconnect_0|cmd_mux_002|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(40) = (\nios2_gen2_0|cpu|F_pc\(2) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(4))))) # (!\nios2_gen2_0|cpu|F_pc\(2) & 
-- (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(2),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(40));

-- Location: M9K_X33_Y6_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X17_Y17_N26
\mm_interconnect_0|cmd_mux_002|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = (\nios2_gen2_0|cpu|d_writedata\(0) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(0),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: M9K_X33_Y15_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y21_N10
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~27_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datac => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~27_combout\);

-- Location: LCCOMB_X23_Y25_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ 
-- & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X23_Y25_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\ = \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X23_Y25_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(1));

-- Location: FF_X24_Y21_N27
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y21_N16
\jtag_uart_0|av_readdata[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[1]~2_combout\ = (\jtag_uart_0|read_0~q\ & (\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1))) # (!\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datab => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|ien_AE~q\,
	combout => \jtag_uart_0|av_readdata[1]~2_combout\);

-- Location: FF_X24_Y21_N17
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X24_Y21_N26
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~28_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~28_combout\);

-- Location: LCCOMB_X28_Y21_N4
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~29_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~27_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~28_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\ & 
-- \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~27_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~28_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~29_combout\);

-- Location: LCCOMB_X28_Y19_N28
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~49_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte1_data\(1)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~29_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~29_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~49_combout\);

-- Location: FF_X28_Y19_N29
\nios2_gen2_0|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X28_Y16_N8
\nios2_gen2_0|cpu|W_rf_wr_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte0_data\(1))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data\(1),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(1),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X23_Y16_N26
\nios2_gen2_0|cpu|d_writedata[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[26]~2_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \nios2_gen2_0|cpu|d_writedata[26]~2_combout\);

-- Location: FF_X23_Y16_N27
\nios2_gen2_0|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[26]~2_combout\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(26));

-- Location: LCCOMB_X29_Y26_N14
\mm_interconnect_0|cmd_mux_002|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ = (\nios2_gen2_0|cpu|d_writedata\(26) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(26),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~27_combout\);

-- Location: M9K_X22_Y29_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y24_N26
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~8_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~8_combout\);

-- Location: LCCOMB_X30_Y20_N6
\nios2_gen2_0|cpu|F_iw[26]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[26]~80_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~8_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~8_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	combout => \nios2_gen2_0|cpu|F_iw[26]~80_combout\);

-- Location: LCCOMB_X30_Y20_N18
\nios2_gen2_0|cpu|F_iw[26]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[26]~81_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[26]~80_combout\) # ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10) & \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(10),
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[26]~80_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[26]~81_combout\);

-- Location: FF_X30_Y20_N19
\nios2_gen2_0|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[26]~81_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(26));

-- Location: LCCOMB_X23_Y16_N8
\nios2_gen2_0|cpu|d_writedata[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[29]~5_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \nios2_gen2_0|cpu|d_writedata[29]~5_combout\);

-- Location: FF_X23_Y16_N9
\nios2_gen2_0|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[29]~5_combout\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(29));

-- Location: LCCOMB_X29_Y26_N2
\mm_interconnect_0|cmd_mux_002|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ = (\nios2_gen2_0|cpu|d_writedata\(29) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(29),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

-- Location: M9K_X33_Y31_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y24_N30
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\);

-- Location: LCCOMB_X29_Y24_N10
\nios2_gen2_0|cpu|F_iw[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[29]~74_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29)) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	combout => \nios2_gen2_0|cpu|F_iw[29]~74_combout\);

-- Location: LCCOMB_X26_Y20_N26
\nios2_gen2_0|cpu|F_iw[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[29]~75_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[29]~74_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[29]~74_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(13),
	combout => \nios2_gen2_0|cpu|F_iw[29]~75_combout\);

-- Location: FF_X26_Y20_N27
\nios2_gen2_0|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[29]~75_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(29));

-- Location: LCCOMB_X21_Y17_N8
\nios2_gen2_0|cpu|R_src1[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[0]~16_combout\ = (!\nios2_gen2_0|cpu|R_src1~15_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_src1~15_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios2_gen2_0|cpu|R_src1[0]~16_combout\);

-- Location: FF_X21_Y17_N9
\nios2_gen2_0|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[0]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(0));

-- Location: LCCOMB_X23_Y16_N12
\nios2_gen2_0|cpu|E_mem_byte_en[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_mem_byte_en[1]~0_combout\ = (\nios2_gen2_0|cpu|Add1~6_combout\ & (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ $ ((!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)))) # (!\nios2_gen2_0|cpu|Add1~6_combout\ & 
-- (((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # (\nios2_gen2_0|cpu|Add1~3_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~6_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \nios2_gen2_0|cpu|Add1~3_combout\,
	combout => \nios2_gen2_0|cpu|E_mem_byte_en[1]~0_combout\);

-- Location: FF_X23_Y16_N13
\nios2_gen2_0|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_mem_byte_en[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_byteenable\(1));

-- Location: LCCOMB_X28_Y23_N14
\mm_interconnect_0|cmd_mux_001|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(33) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(33));

-- Location: FF_X28_Y23_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X25_Y24_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(1)) # 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|byteenable\(1),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\);

-- Location: LCCOMB_X21_Y24_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X21_Y24_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X18_Y28_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X18_Y28_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X17_Y25_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\);

-- Location: LCCOMB_X17_Y25_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(33)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\);

-- Location: FF_X17_Y25_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(32));

-- Location: LCCOMB_X18_Y25_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X18_Y25_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32));

-- Location: LCCOMB_X21_Y25_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) 
-- # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X21_Y25_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X21_Y25_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X21_Y25_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X21_Y25_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = 
-- CARRY((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X21_Y25_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X21_Y25_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X25_Y24_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(7),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X21_Y24_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X21_Y24_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(28));

-- Location: FF_X29_Y24_N23
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X29_Y24_N0
\nios2_gen2_0|cpu|F_iw[28]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[28]~76_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28)) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[28]~76_combout\);

-- Location: LCCOMB_X26_Y20_N4
\nios2_gen2_0|cpu|F_iw[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[28]~77_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[28]~76_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[28]~76_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(12),
	combout => \nios2_gen2_0|cpu|F_iw[28]~77_combout\);

-- Location: FF_X26_Y20_N5
\nios2_gen2_0|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[28]~77_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(28));

-- Location: LCCOMB_X27_Y17_N18
\nios2_gen2_0|cpu|E_src1[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[8]~18_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_gen2_0|cpu|D_iw\(12),
	combout => \nios2_gen2_0|cpu|E_src1[8]~18_combout\);

-- Location: FF_X27_Y17_N19
\nios2_gen2_0|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[8]~18_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(8));

-- Location: LCCOMB_X27_Y16_N28
\nios2_gen2_0|cpu|W_alu_result[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[8]~18_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[8]~16_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~37_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|E_logic_result[8]~16_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[8]~18_combout\);

-- Location: FF_X27_Y16_N29
\nios2_gen2_0|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[8]~18_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(8));

-- Location: LCCOMB_X25_Y24_N22
\mm_interconnect_0|cmd_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(44) = (\nios2_gen2_0|cpu|W_alu_result\(8) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(6) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(8) & (\nios2_gen2_0|cpu|F_pc\(6) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(8),
	datab => \nios2_gen2_0|cpu|F_pc\(6),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: FF_X25_Y24_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X25_Y24_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(6),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X19_Y28_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X19_Y28_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X19_Y24_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X21_Y24_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X21_Y24_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X19_Y26_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X19_Y26_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X19_Y25_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\);

-- Location: LCCOMB_X19_Y25_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(25) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(25) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ & 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\);

-- Location: FF_X19_Y25_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(24));

-- Location: FF_X19_Y25_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LCCOMB_X20_Y25_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X20_Y25_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X17_Y25_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(34))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\);

-- Location: FF_X17_Y25_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(33));

-- Location: LCCOMB_X18_Y25_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X18_Y25_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33));

-- Location: LCCOMB_X21_Y24_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X21_Y24_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X19_Y28_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X19_Y28_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X18_Y27_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~57_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~57_combout\);

-- Location: LCCOMB_X18_Y27_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(31))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~57_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~57_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X17_Y25_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\);

-- Location: FF_X17_Y25_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(31));

-- Location: LCCOMB_X18_Y27_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X18_Y27_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31));

-- Location: LCCOMB_X21_Y25_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X21_Y25_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X25_Y24_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(5),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X20_Y24_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (\nios
-- 2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\);

-- Location: FF_X20_Y24_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(14));

-- Location: FF_X25_Y20_N9
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X25_Y20_N8
\nios2_gen2_0|cpu|F_iw[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[14]~29_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[14]~28_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14))))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \nios2_gen2_0|cpu|F_iw[14]~28_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[14]~29_combout\);

-- Location: LCCOMB_X26_Y20_N22
\nios2_gen2_0|cpu|F_iw[14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[14]~31_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[14]~29_combout\) # ((\nios2_gen2_0|cpu|F_iw[14]~30_combout\ & \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[14]~30_combout\,
	datac => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[14]~29_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[14]~31_combout\);

-- Location: LCCOMB_X26_Y20_N10
\nios2_gen2_0|cpu|F_iw[14]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[14]~32_combout\ = (\nios2_gen2_0|cpu|F_iw[14]~31_combout\) # ((!\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\nios2_gen2_0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[14]~31_combout\,
	datad => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	combout => \nios2_gen2_0|cpu|F_iw[14]~32_combout\);

-- Location: FF_X26_Y20_N11
\nios2_gen2_0|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[14]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(14));

-- Location: LCCOMB_X20_Y17_N24
\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(11)) # ((\nios2_gen2_0|cpu|D_iw\(14) & (!\nios2_gen2_0|cpu|D_iw\(15))) # (!\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\);

-- Location: LCCOMB_X20_Y17_N14
\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ = (!\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ & (\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|D_iw\(12) & !\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(12),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\);

-- Location: FF_X20_Y17_N15
\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\);

-- Location: LCCOMB_X21_Y16_N28
\nios2_gen2_0|cpu|E_src2[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[9]~16_combout\ = (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\) # ((\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # (\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	combout => \nios2_gen2_0|cpu|E_src2[9]~16_combout\);

-- Location: LCCOMB_X24_Y16_N14
\nios2_gen2_0|cpu|R_src2_lo[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[6]~12_combout\ = (!\nios2_gen2_0|cpu|E_src2[9]~16_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(12))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2[9]~16_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[6]~12_combout\);

-- Location: FF_X24_Y16_N15
\nios2_gen2_0|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(6));

-- Location: LCCOMB_X25_Y16_N26
\nios2_gen2_0|cpu|E_logic_result[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[6]~18_combout\ = (\nios2_gen2_0|cpu|E_src2\(6) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(6)))))) # (!\nios2_gen2_0|cpu|E_src2\(6) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(6)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(6),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src1\(6),
	combout => \nios2_gen2_0|cpu|E_logic_result[6]~18_combout\);

-- Location: LCCOMB_X27_Y16_N16
\nios2_gen2_0|cpu|W_alu_result[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[6]~20_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[6]~18_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[6]~18_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~33_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[6]~20_combout\);

-- Location: FF_X27_Y16_N17
\nios2_gen2_0|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[6]~20_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(6));

-- Location: LCCOMB_X32_Y21_N2
\mm_interconnect_0|cmd_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(42) = (\nios2_gen2_0|cpu|W_alu_result\(6) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(4))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(6) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|F_pc\(4),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: FF_X32_Y21_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X24_Y24_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X23_Y24_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (\nios
-- 2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X23_Y24_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(27));

-- Location: FF_X28_Y24_N23
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X28_Y24_N0
\nios2_gen2_0|cpu|F_iw[27]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[27]~78_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27) & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\)))) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27) & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[27]~78_combout\);

-- Location: LCCOMB_X26_Y20_N30
\nios2_gen2_0|cpu|F_iw[27]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[27]~79_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[27]~78_combout\) # ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11) & \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(11),
	datab => \nios2_gen2_0|cpu|F_iw[27]~78_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[27]~79_combout\);

-- Location: FF_X26_Y20_N31
\nios2_gen2_0|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[27]~79_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(27));

-- Location: LCCOMB_X26_Y17_N10
\nios2_gen2_0|cpu|E_src1[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[5]~21_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(9),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_gen2_0|cpu|R_src1~14_combout\,
	combout => \nios2_gen2_0|cpu|E_src1[5]~21_combout\);

-- Location: FF_X26_Y17_N11
\nios2_gen2_0|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[5]~21_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(5));

-- Location: LCCOMB_X26_Y17_N2
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~27_combout\ = (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~31_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \nios2_gen2_0|cpu|Add1~31_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~27_combout\);

-- Location: FF_X26_Y17_N3
\nios2_gen2_0|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(3));

-- Location: LCCOMB_X32_Y21_N24
\mm_interconnect_0|cmd_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(41) = (\nios2_gen2_0|cpu|F_pc\(3) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\nios2_gen2_0|cpu|W_alu_result\(5) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # (!\nios2_gen2_0|cpu|F_pc\(3) & 
-- (\nios2_gen2_0|cpu|W_alu_result\(5) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(3),
	datab => \nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: FF_X32_Y21_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X24_Y23_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(3),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X23_Y24_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X23_Y24_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(25));

-- Location: FF_X29_Y24_N15
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X29_Y24_N16
\nios2_gen2_0|cpu|F_iw[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[25]~82_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25)) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~9_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~9_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[25]~82_combout\);

-- Location: LCCOMB_X26_Y20_N16
\nios2_gen2_0|cpu|F_iw[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[25]~83_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[25]~82_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[25]~82_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(9),
	datad => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[25]~83_combout\);

-- Location: FF_X26_Y20_N17
\nios2_gen2_0|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[25]~83_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(25));

-- Location: LCCOMB_X23_Y16_N0
\nios2_gen2_0|cpu|d_writedata[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[24]~0_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \nios2_gen2_0|cpu|d_writedata[24]~0_combout\);

-- Location: FF_X23_Y16_N1
\nios2_gen2_0|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[24]~0_combout\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(24));

-- Location: LCCOMB_X30_Y16_N16
\mm_interconnect_0|cmd_mux_002|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

-- Location: M9K_X33_Y10_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N0
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~10_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~10_combout\);

-- Location: LCCOMB_X30_Y20_N20
\nios2_gen2_0|cpu|F_iw[24]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[24]~84_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~10_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~10_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	combout => \nios2_gen2_0|cpu|F_iw[24]~84_combout\);

-- Location: LCCOMB_X30_Y20_N28
\nios2_gen2_0|cpu|F_iw[24]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[24]~85_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[24]~84_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[24]~84_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(8),
	combout => \nios2_gen2_0|cpu|F_iw[24]~85_combout\);

-- Location: FF_X30_Y20_N29
\nios2_gen2_0|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[24]~85_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(24));

-- Location: LCCOMB_X20_Y16_N8
\nios2_gen2_0|cpu|E_st_data[21]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[21]~13_combout\ = (\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata[21]~8_combout\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios2_gen2_0|cpu|E_st_data[21]~13_combout\);

-- Location: FF_X20_Y16_N9
\nios2_gen2_0|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[21]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(21));

-- Location: LCCOMB_X21_Y29_N8
\mm_interconnect_0|cmd_mux_002|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(21),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

-- Location: M9K_X22_Y30_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y22_N26
\nios2_gen2_0|cpu|F_iw[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[21]~40_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\,
	combout => \nios2_gen2_0|cpu|F_iw[21]~40_combout\);

-- Location: LCCOMB_X27_Y22_N6
\nios2_gen2_0|cpu|F_iw[21]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[21]~41_combout\ = (\nios2_gen2_0|cpu|F_iw[21]~40_combout\) # (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[21]~40_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	combout => \nios2_gen2_0|cpu|F_iw[21]~41_combout\);

-- Location: LCCOMB_X27_Y22_N2
\nios2_gen2_0|cpu|F_iw[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[21]~42_combout\ = (\nios2_gen2_0|cpu|F_iw[21]~41_combout\) # ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5) & \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5),
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[21]~41_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[21]~42_combout\);

-- Location: FF_X27_Y22_N3
\nios2_gen2_0|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[21]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(21));

-- Location: LCCOMB_X18_Y18_N2
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(13) & (!\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|D_iw\(11)) # (!\nios2_gen2_0|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(13),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(14),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X18_Y18_N20
\nios2_gen2_0|cpu|D_dst_regnum[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\ = (!\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & \nios2_gen2_0|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\);

-- Location: LCCOMB_X20_Y18_N16
\nios2_gen2_0|cpu|D_dst_regnum[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & (((\nios2_gen2_0|cpu|Equal62~10_combout\)))) # (!\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|Equal62~13_combout\)) # 
-- (!\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|Equal62~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(15),
	datab => \nios2_gen2_0|cpu|Equal62~13_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~10_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\);

-- Location: LCCOMB_X23_Y19_N8
\nios2_gen2_0|cpu|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~17_combout\ = (\nios2_gen2_0|cpu|Equal0~4_combout\ & (!\nios2_gen2_0|cpu|D_iw\(4) & !\nios2_gen2_0|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|D_iw\(5),
	combout => \nios2_gen2_0|cpu|Equal0~17_combout\);

-- Location: LCCOMB_X18_Y18_N22
\nios2_gen2_0|cpu|D_dst_regnum[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\ = (\nios2_gen2_0|cpu|Equal0~17_combout\) # ((\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\) # (\nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\,
	datac => \nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~17_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\);

-- Location: LCCOMB_X18_Y17_N0
\nios2_gen2_0|cpu|D_dst_regnum[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(5) & ((\nios2_gen2_0|cpu|Equal0~13_combout\) # ((\nios2_gen2_0|cpu|Equal0~9_combout\ & !\nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|Equal0~9_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~13_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~0_combout\);

-- Location: LCCOMB_X18_Y17_N2
\nios2_gen2_0|cpu|D_dst_regnum[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~1_combout\ = (!\nios2_gen2_0|cpu|D_dst_regnum[2]~0_combout\ & ((\nios2_gen2_0|cpu|Equal0~3_combout\) # ((!\nios2_gen2_0|cpu|Equal0~12_combout\ & !\nios2_gen2_0|cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~12_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_dst_regnum[2]~0_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~1_combout\);

-- Location: LCCOMB_X18_Y17_N28
\nios2_gen2_0|cpu|D_dst_regnum[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~2_combout\ = (\nios2_gen2_0|cpu|D_dst_regnum[2]~1_combout\ & (((!\nios2_gen2_0|cpu|Equal0~13_combout\ & \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\)) # (!\nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~13_combout\,
	datab => \nios2_gen2_0|cpu|D_dst_regnum[2]~1_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~2_combout\);

-- Location: LCCOMB_X18_Y18_N0
\nios2_gen2_0|cpu|D_dst_regnum[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\ = (\nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\) # (((!\nios2_gen2_0|cpu|D_ctrl_exception~21_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_exception~18_combout\)) # (!\nios2_gen2_0|cpu|D_dst_regnum[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout\,
	datab => \nios2_gen2_0|cpu|D_dst_regnum[2]~2_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_exception~18_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_exception~21_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\);

-- Location: LCCOMB_X23_Y19_N10
\nios2_gen2_0|cpu|D_dst_regnum[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout\ = (\nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(26)))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(21),
	datac => \nios2_gen2_0|cpu|D_iw\(26),
	datad => \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout\);

-- Location: FF_X23_Y19_N11
\nios2_gen2_0|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(4));

-- Location: LCCOMB_X24_Y17_N16
\nios2_gen2_0|cpu|E_src1[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[4]~22_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- ((\nios2_gen2_0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(8),
	datad => \nios2_gen2_0|cpu|R_src1~14_combout\,
	combout => \nios2_gen2_0|cpu|E_src1[4]~22_combout\);

-- Location: FF_X24_Y17_N17
\nios2_gen2_0|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[4]~22_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(4));

-- Location: LCCOMB_X26_Y17_N24
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~26_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~29_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \nios2_gen2_0|cpu|Add1~29_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~26_combout\);

-- Location: FF_X26_Y17_N25
\nios2_gen2_0|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(2));

-- Location: LCCOMB_X32_Y21_N30
\mm_interconnect_0|cmd_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(40) = (\nios2_gen2_0|cpu|F_pc\(2) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\nios2_gen2_0|cpu|W_alu_result\(4) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # (!\nios2_gen2_0|cpu|F_pc\(2) & 
-- (\nios2_gen2_0|cpu|W_alu_result\(4) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(2),
	datab => \nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: FF_X32_Y21_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X24_Y24_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X23_Y24_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X23_Y24_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(9));

-- Location: FF_X24_Y20_N21
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X27_Y20_N2
\nios2_gen2_0|cpu|F_iw[9]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[9]~68_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[9]~68_combout\);

-- Location: LCCOMB_X24_Y20_N22
\nios2_gen2_0|cpu|F_iw[9]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[9]~69_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|F_iw[9]~68_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \nios2_gen2_0|cpu|F_iw[9]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[9]~68_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[9]~69_combout\);

-- Location: LCCOMB_X24_Y20_N24
\nios2_gen2_0|cpu|F_iw[9]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[9]~71_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[9]~69_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & \nios2_gen2_0|cpu|F_iw[9]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[9]~69_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[9]~70_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[9]~71_combout\);

-- Location: FF_X24_Y20_N25
\nios2_gen2_0|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[9]~71_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(9));

-- Location: LCCOMB_X21_Y15_N30
\nios2_gen2_0|cpu|R_src2_lo[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[3]~15_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\ & ((\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & (\nios2_gen2_0|cpu|D_iw\(9))) # (!\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(9),
	datab => \nios2_gen2_0|cpu|E_src2[2]~15_combout\,
	datac => \nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_gen2_0|cpu|R_src2_lo[3]~15_combout\);

-- Location: FF_X21_Y15_N31
\nios2_gen2_0|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[3]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(3));

-- Location: LCCOMB_X26_Y16_N6
\nios2_gen2_0|cpu|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~23_combout\ = \nios2_gen2_0|cpu|E_src2\(3) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(3),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~23_combout\);

-- Location: LCCOMB_X27_Y16_N30
\nios2_gen2_0|cpu|W_alu_result[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[3]~23_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[3]~21_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~27_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|E_logic_result[3]~21_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[3]~23_combout\);

-- Location: FF_X27_Y16_N31
\nios2_gen2_0|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[3]~23_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(3));

-- Location: LCCOMB_X32_Y21_N20
\mm_interconnect_0|cmd_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(39) = (\nios2_gen2_0|cpu|W_alu_result\(3) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(1) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(3) & (\nios2_gen2_0|cpu|F_pc\(1) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \nios2_gen2_0|cpu|F_pc\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: FF_X32_Y21_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X24_Y24_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(1),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X24_Y24_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~11_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~11_combout\);

-- Location: FF_X24_Y24_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~11_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X23_Y23_N10
\mm_interconnect_0|cmd_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: FF_X23_Y23_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X23_Y23_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(8),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15_combout\);

-- Location: LCCOMB_X21_Y24_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6_combout\);

-- Location: FF_X21_Y24_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X17_Y25_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\);

-- Location: LCCOMB_X17_Y25_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(31) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(31) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X17_Y25_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(30));

-- Location: LCCOMB_X19_Y26_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X19_Y26_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X17_Y25_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\);

-- Location: LCCOMB_X17_Y25_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(30) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(30) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\);

-- Location: FF_X17_Y25_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(29));

-- Location: LCCOMB_X19_Y26_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X19_Y26_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X19_Y25_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\);

-- Location: LCCOMB_X19_Y25_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(29) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(29) & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X19_Y25_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(28));

-- Location: LCCOMB_X19_Y28_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X19_Y28_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X19_Y25_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\);

-- Location: LCCOMB_X19_Y25_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(28) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(28) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\);

-- Location: FF_X19_Y25_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(27));

-- Location: LCCOMB_X19_Y25_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X19_Y25_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27));

-- Location: LCCOMB_X21_Y24_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X21_Y24_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X19_Y26_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X19_Y26_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X19_Y25_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\);

-- Location: LCCOMB_X19_Y25_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(26))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\);

-- Location: FF_X19_Y25_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(25));

-- Location: FF_X18_Y25_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LCCOMB_X18_Y25_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X23_Y25_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\) # ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(1) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X23_Y25_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X17_Y25_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(35))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\);

-- Location: FF_X17_Y25_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(34));

-- Location: FF_X18_Y25_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34));

-- Location: LCCOMB_X23_Y26_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\) # 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X20_Y24_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X20_Y24_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: LCCOMB_X20_Y24_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ = \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\);

-- Location: FF_X20_Y24_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X20_Y24_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X20_Y24_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X19_Y28_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X19_Y28_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X18_Y26_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\);

-- Location: LCCOMB_X18_Y26_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(17) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(17) & 
-- (((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\);

-- Location: FF_X18_Y26_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(16));

-- Location: FF_X18_Y26_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LCCOMB_X21_Y26_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X21_Y26_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X20_Y26_N18
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\);

-- Location: LCCOMB_X18_Y26_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(18) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(18) & 
-- (((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X18_Y26_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(17));

-- Location: LCCOMB_X18_Y26_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X18_Y26_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17));

-- Location: LCCOMB_X21_Y25_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~8_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X21_Y25_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~8_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X21_Y25_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10) $ 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10),
	cin => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X23_Y26_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X23_Y26_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X24_Y25_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X24_Y25_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X23_Y24_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X23_Y24_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(20));

-- Location: FF_X27_Y22_N11
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X27_Y22_N24
\nios2_gen2_0|cpu|F_iw[20]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[20]~50_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[20]~50_combout\);

-- Location: LCCOMB_X27_Y22_N4
\nios2_gen2_0|cpu|F_iw[20]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[20]~51_combout\ = ((\nios2_gen2_0|cpu|F_iw[20]~50_combout\) # ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[20]~50_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[20]~51_combout\);

-- Location: LCCOMB_X23_Y19_N2
\nios2_gen2_0|cpu|F_iw[20]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[20]~52_combout\ = (\nios2_gen2_0|cpu|F_iw[20]~51_combout\) # ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4) & \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4),
	datac => \nios2_gen2_0|cpu|F_iw[20]~51_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[20]~52_combout\);

-- Location: FF_X23_Y19_N3
\nios2_gen2_0|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[20]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(20));

-- Location: LCCOMB_X23_Y19_N24
\nios2_gen2_0|cpu|D_dst_regnum[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\ = (\nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(25)))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(20),
	datac => \nios2_gen2_0|cpu|D_iw\(25),
	datad => \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\);

-- Location: FF_X23_Y19_N25
\nios2_gen2_0|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X20_Y16_N12
\nios2_gen2_0|cpu|E_st_data[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[19]~11_combout\ = (\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \nios2_gen2_0|cpu|d_writedata[21]~8_combout\,
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \nios2_gen2_0|cpu|E_st_data[19]~11_combout\);

-- Location: FF_X20_Y16_N13
\nios2_gen2_0|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[19]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(19));

-- Location: LCCOMB_X23_Y22_N22
\mm_interconnect_0|cmd_mux_002|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ = (\nios2_gen2_0|cpu|d_writedata\(19) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(19),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~18_combout\);

-- Location: M9K_X22_Y31_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y24_N26
\nios2_gen2_0|cpu|F_iw[19]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[19]~53_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \nios2_gen2_0|cpu|F_iw[19]~53_combout\);

-- Location: LCCOMB_X23_Y20_N10
\nios2_gen2_0|cpu|F_iw[19]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[19]~54_combout\ = (\nios2_gen2_0|cpu|F_iw[19]~53_combout\) # (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[19]~53_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	combout => \nios2_gen2_0|cpu|F_iw[19]~54_combout\);

-- Location: LCCOMB_X23_Y19_N4
\nios2_gen2_0|cpu|F_iw[19]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[19]~55_combout\ = (\nios2_gen2_0|cpu|F_iw[19]~54_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(3),
	datad => \nios2_gen2_0|cpu|F_iw[19]~54_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[19]~55_combout\);

-- Location: FF_X23_Y19_N5
\nios2_gen2_0|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[19]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(19));

-- Location: LCCOMB_X23_Y19_N22
\nios2_gen2_0|cpu|D_dst_regnum[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout\ = (\nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(24)))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(19),
	datab => \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(24),
	datad => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout\);

-- Location: FF_X23_Y19_N23
\nios2_gen2_0|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X21_Y15_N22
\nios2_gen2_0|cpu|R_src2_lo[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[2]~16_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\ & ((\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & ((\nios2_gen2_0|cpu|D_iw\(8)))) # (!\nios2_gen2_0|cpu|E_src2[2]~15_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \nios2_gen2_0|cpu|R_src2_lo[1]~0_combout\,
	datac => \nios2_gen2_0|cpu|E_src2[2]~15_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(8),
	combout => \nios2_gen2_0|cpu|R_src2_lo[2]~16_combout\);

-- Location: FF_X21_Y15_N23
\nios2_gen2_0|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[2]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(2));

-- Location: LCCOMB_X26_Y16_N0
\nios2_gen2_0|cpu|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~24_combout\ = \nios2_gen2_0|cpu|E_src2\(2) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(2),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~24_combout\);

-- Location: LCCOMB_X27_Y17_N28
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~24_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~25_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	datad => \nios2_gen2_0|cpu|Add1~25_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~24_combout\);

-- Location: FF_X27_Y17_N29
\nios2_gen2_0|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(0));

-- Location: LCCOMB_X27_Y18_N0
\mm_interconnect_0|cmd_mux_002|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(38) = (\nios2_gen2_0|cpu|W_alu_result\(2) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(0) & \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(2) & (\nios2_gen2_0|cpu|F_pc\(0) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \nios2_gen2_0|cpu|F_pc\(0),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: LCCOMB_X17_Y17_N18
\mm_interconnect_0|cmd_mux_002|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~30_combout\);

-- Location: M9K_X33_Y16_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y9_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y24_N18
\nios2_gen2_0|cpu|F_iw[23]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[23]~86_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\)) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \nios2_gen2_0|cpu|F_iw[23]~86_combout\);

-- Location: LCCOMB_X29_Y24_N20
\nios2_gen2_0|cpu|F_iw[23]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[23]~87_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23)) # ((\nios2_gen2_0|cpu|F_iw[23]~86_combout\ & 
-- \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\nios2_gen2_0|cpu|F_iw[23]~86_combout\ & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[23]~86_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	combout => \nios2_gen2_0|cpu|F_iw[23]~87_combout\);

-- Location: LCCOMB_X26_Y20_N2
\nios2_gen2_0|cpu|F_iw[23]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[23]~88_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[23]~87_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[23]~87_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(7),
	combout => \nios2_gen2_0|cpu|F_iw[23]~88_combout\);

-- Location: FF_X26_Y20_N3
\nios2_gen2_0|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[23]~88_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(23));

-- Location: LCCOMB_X23_Y19_N12
\nios2_gen2_0|cpu|D_dst_regnum[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[1]~11_combout\ = (\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(23))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(23),
	datac => \nios2_gen2_0|cpu|D_iw\(18),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[1]~11_combout\);

-- Location: LCCOMB_X23_Y19_N14
\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(5) & !\nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X23_Y19_N28
\nios2_gen2_0|cpu|D_dst_regnum[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[1]~12_combout\ = (\nios2_gen2_0|cpu|D_dst_regnum[1]~11_combout\ & (((\nios2_gen2_0|cpu|Equal0~4_combout\ & \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\)) # (!\nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\))) # 
-- (!\nios2_gen2_0|cpu|D_dst_regnum[1]~11_combout\ & (\nios2_gen2_0|cpu|Equal0~4_combout\ & (\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_dst_regnum[1]~11_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	datad => \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[1]~12_combout\);

-- Location: FF_X23_Y19_N29
\nios2_gen2_0|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[1]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X20_Y16_N2
\nios2_gen2_0|cpu|E_st_data[22]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[22]~14_combout\ = (\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & 
-- (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata[21]~8_combout\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_gen2_0|cpu|E_st_data[22]~14_combout\);

-- Location: FF_X20_Y16_N3
\nios2_gen2_0|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[22]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(22));

-- Location: LCCOMB_X25_Y22_N2
\mm_interconnect_0|cmd_mux_002|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ = (\nios2_gen2_0|cpu|d_writedata\(22) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(22),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~16_combout\);

-- Location: M9K_X33_Y19_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N16
\nios2_gen2_0|cpu|F_iw[22]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[22]~47_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\,
	combout => \nios2_gen2_0|cpu|F_iw[22]~47_combout\);

-- Location: LCCOMB_X30_Y20_N10
\nios2_gen2_0|cpu|F_iw[22]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[22]~48_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22)) # ((\nios2_gen2_0|cpu|F_iw[22]~47_combout\ & 
-- \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\nios2_gen2_0|cpu|F_iw[22]~47_combout\ & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[22]~47_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[22]~48_combout\);

-- Location: LCCOMB_X30_Y20_N24
\nios2_gen2_0|cpu|F_iw[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[22]~49_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[22]~48_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(6),
	datad => \nios2_gen2_0|cpu|F_iw[22]~48_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[22]~49_combout\);

-- Location: FF_X30_Y20_N25
\nios2_gen2_0|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[22]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(22));

-- Location: LCCOMB_X23_Y19_N18
\nios2_gen2_0|cpu|D_dst_regnum[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout\ = (\nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(22)))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(17),
	datac => \nios2_gen2_0|cpu|D_iw\(22),
	datad => \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout\);

-- Location: FF_X23_Y19_N19
\nios2_gen2_0|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(0));

-- Location: FF_X17_Y17_N17
\nios2_gen2_0|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(6));

-- Location: LCCOMB_X17_Y17_N16
\mm_interconnect_0|cmd_mux_002|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ = (\nios2_gen2_0|cpu|d_writedata\(6) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(6),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

-- Location: M9K_X33_Y14_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y22_N12
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~2_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~2_combout\);

-- Location: LCCOMB_X27_Y22_N16
\nios2_gen2_0|cpu|F_iw[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[6]~36_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~2_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6))))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~2_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	combout => \nios2_gen2_0|cpu|F_iw[6]~36_combout\);

-- Location: LCCOMB_X27_Y22_N8
\nios2_gen2_0|cpu|F_iw[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[6]~37_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[6]~36_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22_combout\ & \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22_combout\,
	datac => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[6]~36_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[6]~37_combout\);

-- Location: FF_X27_Y22_N9
\nios2_gen2_0|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[6]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(6));

-- Location: LCCOMB_X27_Y17_N12
\nios2_gen2_0|cpu|E_src1[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[2]~24_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~14_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(6),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \nios2_gen2_0|cpu|E_src1[2]~24_combout\);

-- Location: FF_X27_Y17_N13
\nios2_gen2_0|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[2]~24_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(2));

-- Location: LCCOMB_X28_Y14_N20
\nios2_gen2_0|cpu|E_logic_result[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[2]~24_combout\ = (\nios2_gen2_0|cpu|E_src1\(2) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(2)))))) # (!\nios2_gen2_0|cpu|E_src1\(2) & ((\nios2_gen2_0|cpu|E_src2\(2) 
-- & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src2\(2) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(2),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(2),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[2]~24_combout\);

-- Location: LCCOMB_X27_Y14_N18
\nios2_gen2_0|cpu|W_alu_result[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[2]~24_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[2]~24_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[2]~24_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~25_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[2]~24_combout\);

-- Location: FF_X27_Y14_N19
\nios2_gen2_0|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[2]~24_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(2));

-- Location: LCCOMB_X27_Y18_N4
\mm_interconnect_0|cmd_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(38) = (\nios2_gen2_0|cpu|W_alu_result\(2) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(0) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(2) & (\nios2_gen2_0|cpu|F_pc\(0) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \nios2_gen2_0|cpu|F_pc\(0),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: FF_X27_Y18_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X24_Y24_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y25_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X23_Y25_N29
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X23_Y24_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X23_Y24_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(13));

-- Location: FF_X25_Y20_N19
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X25_Y20_N24
\nios2_gen2_0|cpu|F_iw[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[13]~15_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\,
	combout => \nios2_gen2_0|cpu|F_iw[13]~15_combout\);

-- Location: LCCOMB_X25_Y20_N20
\nios2_gen2_0|cpu|F_iw[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[13]~16_combout\ = ((\nios2_gen2_0|cpu|F_iw[13]~15_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13)))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datac => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[13]~15_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[13]~16_combout\);

-- Location: LCCOMB_X24_Y20_N18
\nios2_gen2_0|cpu|F_iw[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[13]~17_combout\ = (\nios2_gen2_0|cpu|F_iw[13]~16_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & \mm_interconnect_0|rsp_mux|src_data[13]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_data[13]~14_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[13]~16_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[13]~17_combout\);

-- Location: FF_X24_Y20_N19
\nios2_gen2_0|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[13]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(13));

-- Location: LCCOMB_X19_Y18_N20
\nios2_gen2_0|cpu|Equal62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~1_combout\ = (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & (!\nios2_gen2_0|cpu|D_iw\(13) & !\nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|Equal62~1_combout\);

-- Location: LCCOMB_X19_Y19_N30
\nios2_gen2_0|cpu|D_ctrl_br_cmp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|Equal62~0_combout\) # ((\nios2_gen2_0|cpu|Equal62~1_combout\ & !\nios2_gen2_0|cpu|D_iw\(14))))) # (!\nios2_gen2_0|cpu|D_iw\(15) & 
-- (((\nios2_gen2_0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal62~1_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\);

-- Location: LCCOMB_X19_Y19_N8
\nios2_gen2_0|cpu|D_ctrl_br_cmp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ = (\nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\) # ((\nios2_gen2_0|cpu|Equal0~7_combout\ & \nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\);

-- Location: LCCOMB_X19_Y19_N14
\nios2_gen2_0|cpu|D_ctrl_br_cmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ = (\nios2_gen2_0|cpu|Equal0~3_combout\ & (\nios2_gen2_0|cpu|Equal0~4_combout\ & (!\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\))) # (!\nios2_gen2_0|cpu|Equal0~3_combout\ & ((\nios2_gen2_0|cpu|Equal0~6_combout\) 
-- # ((\nios2_gen2_0|cpu|Equal0~4_combout\ & !\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~6_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCCOMB_X19_Y19_N16
\nios2_gen2_0|cpu|D_ctrl_br_cmp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ = (\nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\) # ((\nios2_gen2_0|cpu|Equal62~0_combout\ & \nios2_gen2_0|cpu|D_op_cmpge~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\);

-- Location: FF_X19_Y19_N17
\nios2_gen2_0|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X20_Y17_N30
\nios2_gen2_0|cpu|D_op_wrctl\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_wrctl~combout\ = (\nios2_gen2_0|cpu|Equal62~3_combout\ & (!\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal0~7_combout\ & \nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_op_wrctl~combout\);

-- Location: FF_X20_Y17_N31
\nios2_gen2_0|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_op_wrctl~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X21_Y15_N24
\nios2_gen2_0|cpu|E_wrctl_status~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_wrctl_status~1_combout\ = (!\nios2_gen2_0|cpu|D_iw\(9) & (\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (!\nios2_gen2_0|cpu|D_iw\(10) & !\nios2_gen2_0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(9),
	datab => \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datac => \nios2_gen2_0|cpu|D_iw\(10),
	datad => \nios2_gen2_0|cpu|D_iw\(8),
	combout => \nios2_gen2_0|cpu|E_wrctl_status~1_combout\);

-- Location: LCCOMB_X20_Y19_N10
\nios2_gen2_0|cpu|E_wrctl_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_wrctl_status~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(6) & !\nios2_gen2_0|cpu|D_iw\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datac => \nios2_gen2_0|cpu|D_iw\(7),
	combout => \nios2_gen2_0|cpu|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X20_Y19_N4
\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (\nios2_gen2_0|cpu|E_wrctl_status~1_combout\ & ((\nios2_gen2_0|cpu|E_wrctl_status~0_combout\ & (\nios2_gen2_0|cpu|E_src1\(0))) # (!\nios2_gen2_0|cpu|E_wrctl_status~0_combout\ & 
-- ((\nios2_gen2_0|cpu|W_status_reg_pie~q\))))) # (!\nios2_gen2_0|cpu|E_wrctl_status~1_combout\ & (((\nios2_gen2_0|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(0),
	datab => \nios2_gen2_0|cpu|E_wrctl_status~1_combout\,
	datac => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datad => \nios2_gen2_0|cpu|E_wrctl_status~0_combout\,
	combout => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X20_Y19_N22
\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ = (\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & ((\nios2_gen2_0|cpu|Equal62~9_combout\ & ((\nios2_gen2_0|cpu|W_bstatus_reg~q\))) # (!\nios2_gen2_0|cpu|Equal62~9_combout\ & 
-- (\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\)))) # (!\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & (\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datad => \nios2_gen2_0|cpu|Equal62~9_combout\,
	combout => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X20_Y19_N16
\nios2_gen2_0|cpu|D_op_eret\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_eret~combout\ = (!\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|Equal62~9_combout\ & (\nios2_gen2_0|cpu|Equal0~7_combout\ & !\nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|Equal62~9_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_op_eret~combout\);

-- Location: LCCOMB_X20_Y19_N6
\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ = (\nios2_gen2_0|cpu|W_estatus_reg~q\ & (((\nios2_gen2_0|cpu|D_iw\(7)) # (!\nios2_gen2_0|cpu|E_wrctl_status~1_combout\)) # (!\nios2_gen2_0|cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|D_iw\(7),
	datac => \nios2_gen2_0|cpu|W_estatus_reg~q\,
	datad => \nios2_gen2_0|cpu|E_wrctl_status~1_combout\,
	combout => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCCOMB_X20_Y19_N12
\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ = (\nios2_gen2_0|cpu|E_src1\(0) & (!\nios2_gen2_0|cpu|D_iw\(7) & (\nios2_gen2_0|cpu|D_iw\(6) & \nios2_gen2_0|cpu|E_wrctl_status~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(7),
	datac => \nios2_gen2_0|cpu|D_iw\(6),
	datad => \nios2_gen2_0|cpu|E_wrctl_status~1_combout\,
	combout => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X20_Y19_N30
\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~2_combout\ = (\nios2_gen2_0|cpu|R_ctrl_exception~q\ & (((\nios2_gen2_0|cpu|W_status_reg_pie~q\)))) # (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\) # 
-- ((\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datad => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~2_combout\);

-- Location: FF_X20_Y19_N31
\nios2_gen2_0|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_estatus_reg~q\);

-- Location: LCCOMB_X20_Y19_N26
\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|D_op_eret~combout\ & ((\nios2_gen2_0|cpu|W_estatus_reg~q\))) # (!\nios2_gen2_0|cpu|D_op_eret~combout\ & 
-- (\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	datab => \nios2_gen2_0|cpu|D_op_eret~combout\,
	datac => \nios2_gen2_0|cpu|W_estatus_reg~q\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: FF_X20_Y19_N27
\nios2_gen2_0|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_status_reg_pie~q\);

-- Location: LCCOMB_X20_Y19_N24
\nios2_gen2_0|cpu|E_wrctl_bstatus~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(6) & (\nios2_gen2_0|cpu|D_iw\(7) & \nios2_gen2_0|cpu|E_wrctl_status~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datac => \nios2_gen2_0|cpu|D_iw\(7),
	datad => \nios2_gen2_0|cpu|E_wrctl_status~1_combout\,
	combout => \nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X20_Y19_N18
\nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_break~q\ & ((\nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\ & (\nios2_gen2_0|cpu|E_src1\(0))) # (!\nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\ & 
-- ((\nios2_gen2_0|cpu|W_bstatus_reg~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(0),
	datab => \nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	datad => \nios2_gen2_0|cpu|E_wrctl_bstatus~0_combout\,
	combout => \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X20_Y19_N8
\nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\) # ((\nios2_gen2_0|cpu|W_status_reg_pie~q\ & \nios2_gen2_0|cpu|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	datad => \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X20_Y19_N9
\nios2_gen2_0|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_bstatus_reg~q\);

-- Location: LCCOMB_X20_Y19_N28
\nios2_gen2_0|cpu|W_ienable_reg_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(6) & (\nios2_gen2_0|cpu|D_iw\(7) & (\nios2_gen2_0|cpu|E_valid_from_R~q\ & \nios2_gen2_0|cpu|E_wrctl_status~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|D_iw\(7),
	datac => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datad => \nios2_gen2_0|cpu|E_wrctl_status~1_combout\,
	combout => \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: LCCOMB_X20_Y19_N2
\nios2_gen2_0|cpu|W_ienable_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout\ = (\nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ & (\nios2_gen2_0|cpu|E_src1\(0))) # (!\nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ & ((\nios2_gen2_0|cpu|W_ienable_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(0),
	datac => \nios2_gen2_0|cpu|W_ienable_reg\(0),
	datad => \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout\);

-- Location: FF_X20_Y19_N3
\nios2_gen2_0|cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_ienable_reg\(0));

-- Location: LCCOMB_X20_Y19_N14
\nios2_gen2_0|cpu|E_control_rd_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(6) & (((\nios2_gen2_0|cpu|W_ienable_reg\(0))) # (!\nios2_gen2_0|cpu|D_iw\(7)))) # (!\nios2_gen2_0|cpu|D_iw\(6) & (\nios2_gen2_0|cpu|D_iw\(7) & 
-- (\nios2_gen2_0|cpu|W_bstatus_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|D_iw\(7),
	datac => \nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datad => \nios2_gen2_0|cpu|W_ienable_reg\(0),
	combout => \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X23_Y25_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ = !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X23_Y25_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X24_Y21_N0
\nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & (\nios2_gen2_0|cpu|W_ienable_reg\(0) & ((\jtag_uart_0|av_readdata\(9)) # 
-- (\jtag_uart_0|av_readdata[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_readdata\(9),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \nios2_gen2_0|cpu|W_ienable_reg\(0),
	datad => \jtag_uart_0|av_readdata[8]~0_combout\,
	combout => \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\);

-- Location: FF_X24_Y21_N1
\nios2_gen2_0|cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_ipending_reg\(0));

-- Location: LCCOMB_X21_Y18_N20
\nios2_gen2_0|cpu|E_control_rd_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(9) & (!\nios2_gen2_0|cpu|D_iw\(8))) # (!\nios2_gen2_0|cpu|D_iw\(9) & ((\nios2_gen2_0|cpu|D_iw\(8) & (\nios2_gen2_0|cpu|W_ipending_reg\(0) & !\nios2_gen2_0|cpu|D_iw\(10))) # 
-- (!\nios2_gen2_0|cpu|D_iw\(8) & ((\nios2_gen2_0|cpu|D_iw\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(9),
	datab => \nios2_gen2_0|cpu|D_iw\(8),
	datac => \nios2_gen2_0|cpu|W_ipending_reg\(0),
	datad => \nios2_gen2_0|cpu|D_iw\(10),
	combout => \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X21_Y15_N28
\nios2_gen2_0|cpu|E_control_rd_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ = (\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ & (((\nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\) # (\nios2_gen2_0|cpu|D_iw\(8))))) # (!\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ & 
-- ((\nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ & ((\nios2_gen2_0|cpu|D_iw\(8)))) # (!\nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ & (\nios2_gen2_0|cpu|W_status_reg_pie~q\ & !\nios2_gen2_0|cpu|D_iw\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\,
	datab => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(8),
	combout => \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\);

-- Location: LCCOMB_X21_Y15_N6
\nios2_gen2_0|cpu|E_control_rd_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout\ = (\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ & (!\nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(7)) # (\nios2_gen2_0|cpu|W_estatus_reg~q\)))) # 
-- (!\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ & (!\nios2_gen2_0|cpu|D_iw\(7) & (\nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(7),
	datac => \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\,
	datad => \nios2_gen2_0|cpu|W_estatus_reg~q\,
	combout => \nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout\);

-- Location: FF_X21_Y15_N7
\nios2_gen2_0|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X28_Y19_N0
\nios2_gen2_0|cpu|W_rf_wr_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\nios2_gen2_0|cpu|W_control_rd_data\(0))) # (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & 
-- ((\nios2_gen2_0|cpu|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datab => \nios2_gen2_0|cpu|W_control_rd_data\(0),
	datac => \nios2_gen2_0|cpu|W_alu_result\(0),
	datad => \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X28_Y19_N30
\nios2_gen2_0|cpu|W_rf_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & \nios2_gen2_0|cpu|W_cmp_result~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \nios2_gen2_0|cpu|W_cmp_result~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\);

-- Location: M9K_X22_Y7_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y23_N6
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\)) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\);

-- Location: LCCOMB_X29_Y23_N12
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~0_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(0)) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0) & !\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0),
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(0),
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~0_combout\);

-- Location: FF_X29_Y23_N13
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(0));

-- Location: LCCOMB_X29_Y23_N8
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\ = (\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(0) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\) # ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0) & 
-- !\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(0) & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0) & 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(0),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0),
	datac => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\);

-- Location: LCCOMB_X24_Y21_N14
\jtag_uart_0|av_readdata[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[0]~1_combout\ = (\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0)))) # (!\jtag_uart_0|read_0~q\ & (\jtag_uart_0|ien_AF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|read_0~q\,
	datac => \jtag_uart_0|ien_AF~q\,
	datad => \jtag_uart_0|the_de0_nano_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	combout => \jtag_uart_0|av_readdata[0]~1_combout\);

-- Location: FF_X24_Y21_N15
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X23_Y25_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & (((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\);

-- Location: LCCOMB_X23_Y25_N16
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\ = \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X23_Y25_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(0));

-- Location: FF_X26_Y23_N25
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X26_Y23_N24
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\);

-- Location: LCCOMB_X29_Y23_N2
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\ & 
-- \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~24_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~25_combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\);

-- Location: LCCOMB_X28_Y19_N20
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~48_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte1_data\(0)))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\)))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~26_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~48_combout\);

-- Location: FF_X28_Y19_N21
\nios2_gen2_0|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X28_Y19_N2
\nios2_gen2_0|cpu|W_rf_wr_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(0))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & ((\nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\) # 
-- ((\nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\,
	datac => \nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(0),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

-- Location: LCCOMB_X20_Y16_N24
\nios2_gen2_0|cpu|E_st_data[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[17]~9_combout\ = (\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\nios2_gen2_0|cpu|d_writedata[21]~8_combout\ & 
-- ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata[21]~8_combout\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \nios2_gen2_0|cpu|E_st_data[17]~9_combout\);

-- Location: FF_X20_Y16_N25
\nios2_gen2_0|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[17]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(17));

-- Location: LCCOMB_X20_Y16_N6
\mm_interconnect_0|cmd_mux_002|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ = (\nios2_gen2_0|cpu|d_writedata\(17) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(17),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

-- Location: M9K_X33_Y9_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y20_N8
\nios2_gen2_0|cpu|F_iw[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[17]~60_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[17]~60_combout\);

-- Location: LCCOMB_X25_Y20_N2
\nios2_gen2_0|cpu|F_iw[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[17]~61_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[17]~60_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17))))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[17]~60_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	combout => \nios2_gen2_0|cpu|F_iw[17]~61_combout\);

-- Location: LCCOMB_X26_Y20_N18
\nios2_gen2_0|cpu|F_iw[17]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[17]~62_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[17]~61_combout\) # ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1) & \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(1),
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[17]~61_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[17]~62_combout\);

-- Location: LCCOMB_X26_Y20_N6
\nios2_gen2_0|cpu|F_iw[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[17]~63_combout\ = (\nios2_gen2_0|cpu|F_iw[17]~62_combout\) # ((!\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\nios2_gen2_0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[17]~62_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[17]~63_combout\);

-- Location: FF_X26_Y20_N7
\nios2_gen2_0|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[17]~63_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(17));

-- Location: LCCOMB_X26_Y17_N30
\nios2_gen2_0|cpu|E_src1[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[13]~13_combout\ = (\nios2_gen2_0|cpu|R_src1~14_combout\ & ((\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\nios2_gen2_0|cpu|R_src1~14_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(17),
	datab => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_gen2_0|cpu|R_src1~14_combout\,
	combout => \nios2_gen2_0|cpu|E_src1[13]~13_combout\);

-- Location: FF_X26_Y17_N31
\nios2_gen2_0|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[13]~13_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(13));

-- Location: LCCOMB_X26_Y17_N26
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~17_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~47_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \nios2_gen2_0|cpu|Add1~47_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~17_combout\);

-- Location: FF_X26_Y17_N27
\nios2_gen2_0|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(11));

-- Location: LCCOMB_X26_Y17_N14
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~22_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~49_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	datad => \nios2_gen2_0|cpu|Add1~49_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~22_combout\);

-- Location: FF_X26_Y17_N15
\nios2_gen2_0|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(12));

-- Location: LCCOMB_X28_Y17_N30
\mm_interconnect_0|router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal2~1_combout\ = (!\nios2_gen2_0|cpu|F_pc\(12) & (!\nios2_gen2_0|cpu|F_pc\(13) & (\nios2_gen2_0|cpu|F_pc\(15) & !\nios2_gen2_0|cpu|F_pc\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(12),
	datab => \nios2_gen2_0|cpu|F_pc\(13),
	datac => \nios2_gen2_0|cpu|F_pc\(15),
	datad => \nios2_gen2_0|cpu|F_pc\(14),
	combout => \mm_interconnect_0|router_001|Equal2~1_combout\);

-- Location: LCCOMB_X31_Y22_N12
\mm_interconnect_0|cmd_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ & (\mm_interconnect_0|router_001|Equal2~1_combout\ & (\mm_interconnect_0|router_001|Equal2~0_combout\ & 
-- \mm_interconnect_0|router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\,
	datab => \mm_interconnect_0|router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|router_001|Equal2~0_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~2_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X28_Y23_N16
\mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X28_Y23_N17
\mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X28_Y23_N30
\mm_interconnect_0|cmd_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) 
-- & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X28_Y23_N26
\mm_interconnect_0|cmd_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ = (\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ((\mm_interconnect_0|cmd_mux_001|update_grant~0_combout\))) # (!\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- (!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\,
	datac => \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X29_Y22_N8
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	datab => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X29_Y22_N29
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X29_Y22_N6
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X29_Y22_N7
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X29_Y22_N10
\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ = (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & 
-- !\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X29_Y22_N11
\mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: LCCOMB_X27_Y18_N2
\mm_interconnect_0|cmd_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(46) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(10)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(8))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|W_alu_result\(10),
	datad => \nios2_gen2_0|cpu|F_pc\(8),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: FF_X27_Y18_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X23_Y24_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & (((\ni
-- os2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X23_Y24_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(15));

-- Location: FF_X24_Y20_N1
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|readdata\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X28_Y24_N18
\nios2_gen2_0|cpu|F_iw[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[15]~33_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\,
	combout => \nios2_gen2_0|cpu|F_iw[15]~33_combout\);

-- Location: LCCOMB_X24_Y20_N0
\nios2_gen2_0|cpu|F_iw[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[15]~34_combout\ = ((\nios2_gen2_0|cpu|F_iw[15]~33_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15)))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	datad => \nios2_gen2_0|cpu|F_iw[15]~33_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[15]~34_combout\);

-- Location: LCCOMB_X24_Y20_N4
\nios2_gen2_0|cpu|F_iw[15]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[15]~35_combout\ = (\nios2_gen2_0|cpu|F_iw[15]~34_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & \mm_interconnect_0|rsp_mux|src_data[15]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_data[15]~15_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[15]~34_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[15]~35_combout\);

-- Location: FF_X24_Y20_N5
\nios2_gen2_0|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[15]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(15));

-- Location: LCCOMB_X24_Y20_N26
\nios2_gen2_0|cpu|D_logic_op_raw[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_iw\(15)) # ((!\nios2_gen2_0|cpu|Equal0~2_combout\) # (!\nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LCCOMB_X19_Y17_N26
\nios2_gen2_0|cpu|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ = (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\) # (\nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	datad => \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	combout => \nios2_gen2_0|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X19_Y17_N27
\nios2_gen2_0|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_logic_op[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_logic_op\(1));

-- Location: LCCOMB_X25_Y15_N30
\nios2_gen2_0|cpu|E_logic_result[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[13]~11_combout\ = (\nios2_gen2_0|cpu|E_src2\(13) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(13)))))) # (!\nios2_gen2_0|cpu|E_src2\(13) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(13)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|E_src2\(13),
	datad => \nios2_gen2_0|cpu|E_src1\(13),
	combout => \nios2_gen2_0|cpu|E_logic_result[13]~11_combout\);

-- Location: LCCOMB_X25_Y15_N0
\nios2_gen2_0|cpu|W_alu_result[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[13]~13_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[13]~11_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[13]~11_combout\,
	datab => \nios2_gen2_0|cpu|Add1~47_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[13]~13_combout\);

-- Location: FF_X25_Y15_N1
\nios2_gen2_0|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[13]~13_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(13));

-- Location: LCCOMB_X31_Y21_N4
\mm_interconnect_0|cmd_mux_001|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ = (\mm_interconnect_0|router|Equal2~2_combout\ & (!\nios2_gen2_0|cpu|W_alu_result\(13) & (\mm_interconnect_0|router|Equal2~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~2_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \mm_interconnect_0|router|Equal2~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\,
	combout => \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X29_Y22_N28
\mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ = (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & (((!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\);

-- Location: LCCOMB_X29_Y22_N24
\mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder_combout\ = \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder_combout\);

-- Location: FF_X29_Y22_N25
\mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LCCOMB_X28_Y23_N4
\mm_interconnect_0|cmd_demux|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~0_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X31_Y23_N8
\mm_interconnect_0|cmd_demux|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~1_combout\ = (\mm_interconnect_0|cmd_demux|sink_ready~0_combout\ & (!\nios2_gen2_0|cpu|W_alu_result\(13) & (\mm_interconnect_0|router|Equal2~0_combout\ & \mm_interconnect_0|router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \mm_interconnect_0|router|Equal2~0_combout\,
	datad => \mm_interconnect_0|router|Equal2~2_combout\,
	combout => \mm_interconnect_0|cmd_demux|sink_ready~1_combout\);

-- Location: LCCOMB_X27_Y16_N0
\mm_interconnect_0|router|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal3~1_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(5) & (!\nios2_gen2_0|cpu|W_alu_result\(6) & (!\nios2_gen2_0|cpu|W_alu_result\(7) & !\nios2_gen2_0|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \nios2_gen2_0|cpu|W_alu_result\(6),
	datac => \nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \nios2_gen2_0|cpu|W_alu_result\(8),
	combout => \mm_interconnect_0|router|Equal3~1_combout\);

-- Location: LCCOMB_X27_Y18_N10
\mm_interconnect_0|router|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal3~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(12) & (!\nios2_gen2_0|cpu|W_alu_result\(11) & (!\nios2_gen2_0|cpu|W_alu_result\(10) & !\nios2_gen2_0|cpu|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(12),
	datab => \nios2_gen2_0|cpu|W_alu_result\(11),
	datac => \nios2_gen2_0|cpu|W_alu_result\(10),
	datad => \nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \mm_interconnect_0|router|Equal3~0_combout\);

-- Location: LCCOMB_X27_Y16_N18
\mm_interconnect_0|router|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal3~2_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(4) & (\mm_interconnect_0|router|Equal3~1_combout\ & (!\nios2_gen2_0|cpu|W_alu_result\(3) & \mm_interconnect_0|router|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \mm_interconnect_0|router|Equal3~1_combout\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \mm_interconnect_0|router|Equal3~0_combout\,
	combout => \mm_interconnect_0|router|Equal3~2_combout\);

-- Location: LCCOMB_X31_Y23_N20
\mm_interconnect_0|cmd_demux|src3_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src3_valid~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(13)) # (((!\mm_interconnect_0|router|Equal3~2_combout\ & !\mm_interconnect_0|router|Equal2~0_combout\)) # (!\mm_interconnect_0|router|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal3~2_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \mm_interconnect_0|router|Equal2~0_combout\,
	datad => \mm_interconnect_0|router|Equal2~2_combout\,
	combout => \mm_interconnect_0|cmd_demux|src3_valid~0_combout\);

-- Location: LCCOMB_X31_Y23_N10
\mm_interconnect_0|cmd_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = (\mm_interconnect_0|cmd_demux|sink_ready~1_combout\) # ((\mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & (\mm_interconnect_0|router|Equal1~3_combout\ & 
-- \mm_interconnect_0|cmd_demux|src3_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	datab => \mm_interconnect_0|router|Equal1~3_combout\,
	datac => \mm_interconnect_0|cmd_demux|sink_ready~1_combout\,
	datad => \mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y21_N2
\mm_interconnect_0|cmd_demux|sink_ready~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~4_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_demux|sink_ready~4_combout\);

-- Location: LCCOMB_X31_Y21_N6
\mm_interconnect_0|cmd_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = (\mm_interconnect_0|cmd_demux|sink_ready~4_combout\ & (((\jtag_uart_0|av_waitrequest~q\ & \mm_interconnect_0|cmd_demux|sink_ready~3_combout\)) # (!\mm_interconnect_0|router|Equal1~3_combout\))) # 
-- (!\mm_interconnect_0|cmd_demux|sink_ready~4_combout\ & (\jtag_uart_0|av_waitrequest~q\ & ((\mm_interconnect_0|cmd_demux|sink_ready~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|sink_ready~4_combout\,
	datab => \jtag_uart_0|av_waitrequest~q\,
	datac => \mm_interconnect_0|router|Equal1~3_combout\,
	datad => \mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	combout => \mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X31_Y21_N18
\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\ = (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # (\mm_interconnect_0|cmd_demux|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X30_Y21_N8
\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ = (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\ & ((\jtag_uart_0|always2~0_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\) # (\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|always2~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X30_Y21_N9
\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X31_Y21_N0
\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ = (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (!\nios2_gen2_0|cpu|d_read~q\ & 
-- ((!\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\) # (!\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datab => \nios2_gen2_0|cpu|d_read~q\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X31_Y25_N18
\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\) # ((\nios2_gen2_0|cpu|d_read~q\ & (\mm_interconnect_0|rsp_mux|WideOr1~combout\)) # 
-- (!\nios2_gen2_0|cpu|d_read~q\ & ((!\nios2_gen2_0|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_read~q\,
	datab => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	datad => \nios2_gen2_0|cpu|d_write~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X31_Y21_N16
\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\) # ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & 
-- (!\mm_interconnect_0|cmd_demux|WideOr0~0_combout\ & !\mm_interconnect_0|cmd_demux|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	datab => \mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\,
	datad => \mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\);

-- Location: LCCOMB_X31_Y21_N8
\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\ & ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # 
-- ((\nios2_gen2_0|cpu|d_write~q\ & \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_write~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X31_Y21_N9
\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X25_Y21_N20
\jtag_uart_0|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|always2~0_combout\ = (\nios2_gen2_0|cpu|d_write~q\ & !\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_write~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	combout => \jtag_uart_0|always2~0_combout\);

-- Location: LCCOMB_X30_Y21_N24
\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\ = (\jtag_uart_0|always2~0_combout\ & (\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- \mm_interconnect_0|cmd_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|always2~0_combout\,
	datab => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\);

-- Location: LCCOMB_X30_Y21_N20
\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0) = (\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\ & !\mm_interconnect_0|cmd_mux_002|src_data\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_002|src_data\(51),
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0));

-- Location: M9K_X22_Y11_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y21_N26
\nios2_gen2_0|cpu|F_iw[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[3]~7_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\,
	combout => \nios2_gen2_0|cpu|F_iw[3]~7_combout\);

-- Location: LCCOMB_X23_Y21_N30
\nios2_gen2_0|cpu|F_iw[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[3]~8_combout\ = (\nios2_gen2_0|cpu|F_iw[3]~7_combout\) # (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[3]~7_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	combout => \nios2_gen2_0|cpu|F_iw[3]~8_combout\);

-- Location: LCCOMB_X23_Y21_N18
\nios2_gen2_0|cpu|F_iw[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[3]~9_combout\ = (\nios2_gen2_0|cpu|F_iw[3]~8_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[3]~8_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[3]~9_combout\);

-- Location: FF_X23_Y21_N19
\nios2_gen2_0|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[3]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(3));

-- Location: LCCOMB_X24_Y19_N24
\nios2_gen2_0|cpu|D_ctrl_ld_signed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(0) & (\nios2_gen2_0|cpu|D_iw\(1) & ((!\nios2_gen2_0|cpu|D_iw\(4)) # (!\nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: LCCOMB_X24_Y19_N2
\nios2_gen2_0|cpu|D_ctrl_ld~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ = (\nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(0)) # ((\nios2_gen2_0|cpu|D_iw\(2) & \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\)))) # (!\nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(2) & ((\nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_ld~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(2),
	datac => \nios2_gen2_0|cpu|D_iw\(0),
	datad => \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_ld~3_combout\);

-- Location: FF_X24_Y19_N3
\nios2_gen2_0|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_ld~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X27_Y19_N2
\nios2_gen2_0|cpu|d_read_nxt\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_read_nxt~combout\ = (\nios2_gen2_0|cpu|E_new_inst~q\ & ((\nios2_gen2_0|cpu|R_ctrl_ld~q\) # ((\nios2_gen2_0|cpu|d_read~q\ & \mm_interconnect_0|rsp_mux|WideOr1~combout\)))) # (!\nios2_gen2_0|cpu|E_new_inst~q\ & 
-- (((\nios2_gen2_0|cpu|d_read~q\ & \mm_interconnect_0|rsp_mux|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_new_inst~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|d_read~q\,
	datad => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	combout => \nios2_gen2_0|cpu|d_read_nxt~combout\);

-- Location: FF_X27_Y19_N3
\nios2_gen2_0|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_read_nxt~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_read~q\);

-- Location: LCCOMB_X31_Y21_N22
\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ = (\nios2_gen2_0|cpu|d_read~q\ & !\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_read~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X30_Y21_N14
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ & \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X29_Y21_N27
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]~q\);

-- Location: LCCOMB_X29_Y21_N26
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]~q\))) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X29_Y21_N29
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\);

-- Location: LCCOMB_X29_Y21_N10
\mm_interconnect_0|rsp_demux_002|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\ & (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]~q\,
	combout => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: LCCOMB_X28_Y21_N28
\nios2_gen2_0|cpu|F_iw[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[1]~2_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\,
	combout => \nios2_gen2_0|cpu|F_iw[1]~2_combout\);

-- Location: LCCOMB_X28_Y21_N14
\nios2_gen2_0|cpu|F_iw[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[1]~3_combout\ = (\nios2_gen2_0|cpu|F_iw[1]~2_combout\) # (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[1]~2_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	combout => \nios2_gen2_0|cpu|F_iw[1]~3_combout\);

-- Location: LCCOMB_X28_Y21_N22
\nios2_gen2_0|cpu|F_iw[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[1]~4_combout\ = (\nios2_gen2_0|cpu|F_iw[1]~3_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\ & \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[1]~3_combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[1]~4_combout\);

-- Location: FF_X28_Y21_N23
\nios2_gen2_0|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(1));

-- Location: LCCOMB_X18_Y19_N14
\nios2_gen2_0|cpu|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~10_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & (\nios2_gen2_0|cpu|D_iw\(2) & !\nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|Equal0~10_combout\);

-- Location: LCCOMB_X24_Y20_N12
\nios2_gen2_0|cpu|D_ctrl_logic~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ = (!\nios2_gen2_0|cpu|Equal0~10_combout\ & ((!\nios2_gen2_0|cpu|D_iw\(4)) # (!\nios2_gen2_0|cpu|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|Equal0~10_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~9_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X20_Y17_N0
\nios2_gen2_0|cpu|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~8_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(16) & \nios2_gen2_0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal0~8_combout\);

-- Location: LCCOMB_X20_Y17_N8
\nios2_gen2_0|cpu|D_ctrl_logic\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_logic~combout\ = ((\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|D_iw\(12) & \nios2_gen2_0|cpu|Equal0~8_combout\))) # (!\nios2_gen2_0|cpu|D_ctrl_logic~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(12),
	datad => \nios2_gen2_0|cpu|Equal0~8_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_logic~combout\);

-- Location: FF_X20_Y17_N9
\nios2_gen2_0|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_logic~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X25_Y15_N14
\nios2_gen2_0|cpu|W_alu_result[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[14]~12_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[14]~23_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~49_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[14]~23_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[14]~12_combout\);

-- Location: FF_X25_Y15_N15
\nios2_gen2_0|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[14]~12_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(14));

-- Location: LCCOMB_X32_Y19_N4
\mm_interconnect_0|router|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~1_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(14) & (!\nios2_gen2_0|cpu|W_alu_result\(15) & (!\nios2_gen2_0|cpu|W_alu_result\(16) & \nios2_gen2_0|cpu|W_alu_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(14),
	datab => \nios2_gen2_0|cpu|W_alu_result\(15),
	datac => \nios2_gen2_0|cpu|W_alu_result\(16),
	datad => \nios2_gen2_0|cpu|W_alu_result\(17),
	combout => \mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LCCOMB_X28_Y15_N0
\mm_interconnect_0|router|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~2_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(19) & (!\nios2_gen2_0|cpu|W_alu_result\(21) & (!\nios2_gen2_0|cpu|W_alu_result\(20) & !\nios2_gen2_0|cpu|W_alu_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(19),
	datab => \nios2_gen2_0|cpu|W_alu_result\(21),
	datac => \nios2_gen2_0|cpu|W_alu_result\(20),
	datad => \nios2_gen2_0|cpu|W_alu_result\(22),
	combout => \mm_interconnect_0|router|Equal1~2_combout\);

-- Location: LCCOMB_X28_Y15_N28
\mm_interconnect_0|router|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~2_combout\ = (\mm_interconnect_0|router|Equal2~1_combout\ & (!\nios2_gen2_0|cpu|W_alu_result\(18) & (\mm_interconnect_0|router|Equal1~1_combout\ & \mm_interconnect_0|router|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~1_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(18),
	datac => \mm_interconnect_0|router|Equal1~1_combout\,
	datad => \mm_interconnect_0|router|Equal1~2_combout\,
	combout => \mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LCCOMB_X31_Y21_N24
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\nios2_gen2_0|cpu|d_read~q\ & (!\nios2_gen2_0|cpu|W_alu_result\(13) & !\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_read~q\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(13),
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X31_Y21_N26
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|router|Equal2~2_combout\ & (\jtag_uart_0|av_waitrequest~q\ & (\mm_interconnect_0|router|Equal3~2_combout\ & 
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~2_combout\,
	datab => \jtag_uart_0|av_waitrequest~q\,
	datac => \mm_interconnect_0|router|Equal3~2_combout\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X31_Y21_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X31_Y21_N14
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\mm_interconnect_0|cmd_demux|sink_ready~3_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ & \jtag_uart_0|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	datad => \jtag_uart_0|av_waitrequest~q\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X31_Y21_N15
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X31_Y21_N10
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X31_Y21_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y21_N20
\mm_interconnect_0|cmd_demux|sink_ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~3_combout\ = (\mm_interconnect_0|router|Equal2~2_combout\ & (!\nios2_gen2_0|cpu|W_alu_result\(13) & (\mm_interconnect_0|router|Equal3~2_combout\ & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~2_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \mm_interconnect_0|router|Equal3~2_combout\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_demux|sink_ready~3_combout\);

-- Location: LCCOMB_X25_Y21_N6
\jtag_uart_0|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\ & (\mm_interconnect_0|cmd_demux|sink_ready~3_combout\ & !\jtag_uart_0|av_waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\,
	datab => \mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	combout => \jtag_uart_0|av_waitrequest~0_combout\);

-- Location: LCCOMB_X25_Y21_N26
\jtag_uart_0|av_waitrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~feeder_combout\ = \jtag_uart_0|av_waitrequest~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|av_waitrequest~0_combout\,
	combout => \jtag_uart_0|av_waitrequest~feeder_combout\);

-- Location: FF_X25_Y21_N27
\jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_waitrequest~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X25_Y21_N8
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\jtag_uart_0|av_waitrequest~q\ & (\mm_interconnect_0|cmd_demux|sink_ready~3_combout\ & (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_waitrequest~q\,
	datab => \mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datac => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X25_Y21_N9
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X29_Y23_N24
\mm_interconnect_0|rsp_mux|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X29_Y23_N30
\mm_interconnect_0|rsp_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|WideOr1~combout\ = (\mm_interconnect_0|rsp_mux|WideOr1~0_combout\ & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) # ((!\mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\) # 
-- (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	datad => \mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|WideOr1~combout\);

-- Location: LCCOMB_X31_Y25_N30
\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout\ = (\mm_interconnect_0|rsp_mux|WideOr1~combout\ & \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X31_Y21_N2
\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout\) # ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ & \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3_combout\);

-- Location: FF_X31_Y21_N3
\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X31_Y23_N16
\mm_interconnect_0|cmd_mux_003|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ = (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|d_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_read~q\,
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\);

-- Location: FF_X30_Y24_N19
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~43_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][48]~q\);

-- Location: LCCOMB_X30_Y24_N18
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~43_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][48]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & 
-- ((\mm_interconnect_0|cmd_mux_003|src_payload~1_combout\) # ((\mm_interconnect_0|cmd_mux_003|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][48]~q\,
	datad => \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~43_combout\);

-- Location: LCCOMB_X30_Y24_N4
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~43_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]~feeder_combout\);

-- Location: FF_X30_Y24_N5
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]~q\);

-- Location: LCCOMB_X31_Y25_N24
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~36_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & 
-- ((\mm_interconnect_0|cmd_mux_003|src_payload~0_combout\) # ((\mm_interconnect_0|cmd_mux_003|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	datac => \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][48]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~36_combout\);

-- Location: FF_X31_Y25_N25
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~36_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][48]~q\);

-- Location: LCCOMB_X30_Y25_N16
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~29_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][48]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & 
-- ((\mm_interconnect_0|cmd_mux_003|src_payload~0_combout\) # ((\mm_interconnect_0|cmd_mux_003|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	datab => \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][48]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~29_combout\);

-- Location: FF_X30_Y25_N17
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~29_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][48]~q\);

-- Location: LCCOMB_X29_Y25_N30
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~22_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][48]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & 
-- ((\mm_interconnect_0|cmd_mux_003|src_payload~0_combout\) # ((\mm_interconnect_0|cmd_mux_003|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][48]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	datad => \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~22_combout\);

-- Location: FF_X29_Y25_N31
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~22_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][48]~q\);

-- Location: LCCOMB_X29_Y25_N26
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~15_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][48]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & 
-- ((\mm_interconnect_0|cmd_mux_003|src_payload~0_combout\) # ((\mm_interconnect_0|cmd_mux_003|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][48]~q\,
	datad => \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~15_combout\);

-- Location: FF_X29_Y25_N27
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~15_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][48]~q\);

-- Location: LCCOMB_X31_Y25_N2
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~8_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][48]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & 
-- ((\mm_interconnect_0|cmd_mux_003|src_payload~0_combout\) # ((\mm_interconnect_0|cmd_mux_003|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\,
	datab => \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][48]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~8_combout\);

-- Location: FF_X31_Y25_N3
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~8_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][48]~q\);

-- Location: LCCOMB_X30_Y22_N10
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][48]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|cmd_mux_003|src_payload~0_combout\) # (\mm_interconnect_0|cmd_mux_003|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][48]~q\,
	datab => \mm_interconnect_0|cmd_mux_003|src_payload~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_003|src_payload~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X30_Y22_N11
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][48]~q\);

-- Location: FF_X30_Y24_N7
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~42_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][66]~q\);

-- Location: LCCOMB_X30_Y24_N6
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~42_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][66]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & 
-- (\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][66]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~42_combout\);

-- Location: LCCOMB_X30_Y24_N2
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~42_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]~feeder_combout\);

-- Location: FF_X30_Y24_N3
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]~q\);

-- Location: LCCOMB_X30_Y25_N10
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~35_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & 
-- (\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][66]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~35_combout\);

-- Location: FF_X30_Y25_N11
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~35_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][66]~q\);

-- Location: LCCOMB_X30_Y25_N12
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~28_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][66]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & 
-- ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][66]~q\,
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~28_combout\);

-- Location: FF_X30_Y25_N13
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~28_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][66]~q\);

-- Location: LCCOMB_X29_Y25_N20
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~21_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][66]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & 
-- ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][66]~q\,
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~21_combout\);

-- Location: FF_X29_Y25_N21
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~21_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][66]~q\);

-- Location: LCCOMB_X29_Y25_N24
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~14_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][66]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & 
-- (\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][66]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~14_combout\);

-- Location: FF_X29_Y25_N25
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~14_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][66]~q\);

-- Location: LCCOMB_X31_Y25_N16
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~7_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][66]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & 
-- (\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][66]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~7_combout\);

-- Location: FF_X31_Y25_N17
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~7_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][66]~q\);

-- Location: LCCOMB_X30_Y22_N24
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][66]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][66]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X30_Y22_N25
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][66]~q\);

-- Location: LCCOMB_X30_Y22_N4
\mm_interconnect_0|rsp_demux_003|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][48]~q\ & \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][66]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][48]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][66]~q\,
	combout => \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\);

-- Location: LCCOMB_X29_Y23_N28
\mm_interconnect_0|rsp_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\ & (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X29_Y23_N26
\nios2_gen2_0|cpu|F_iw[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[16]~18_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[16]~18_combout\);

-- Location: LCCOMB_X26_Y20_N20
\nios2_gen2_0|cpu|F_iw[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[16]~19_combout\ = ((\nios2_gen2_0|cpu|F_iw[16]~18_combout\) # ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[16]~18_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[16]~19_combout\);

-- Location: LCCOMB_X26_Y20_N8
\nios2_gen2_0|cpu|F_iw[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[16]~20_combout\ = (\nios2_gen2_0|cpu|F_iw[16]~19_combout\) # ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(0),
	datad => \nios2_gen2_0|cpu|F_iw[16]~19_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[16]~20_combout\);

-- Location: FF_X26_Y20_N9
\nios2_gen2_0|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[16]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(16));

-- Location: LCCOMB_X19_Y18_N10
\nios2_gen2_0|cpu|Equal62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & (!\nios2_gen2_0|cpu|D_iw\(13) & !\nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|Equal62~0_combout\);

-- Location: LCCOMB_X19_Y19_N12
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal62~0_combout\ & ((\nios2_gen2_0|cpu|D_iw\(14))))) # (!\nios2_gen2_0|cpu|D_iw\(15) & (((\nios2_gen2_0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal62~1_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\);

-- Location: LCCOMB_X19_Y19_N0
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ = (\nios2_gen2_0|cpu|Equal62~0_combout\ & ((\nios2_gen2_0|cpu|D_op_cmpge~0_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ & !\nios2_gen2_0|cpu|Equal0~3_combout\)))) # 
-- (!\nios2_gen2_0|cpu|Equal62~0_combout\ & (((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ & !\nios2_gen2_0|cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~3_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X19_Y19_N18
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ = (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|Equal0~5_combout\) # ((\nios2_gen2_0|cpu|Equal0~4_combout\ & \nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~5_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\);

-- Location: LCCOMB_X19_Y19_N20
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ = (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ & 
-- \nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\);

-- Location: LCCOMB_X19_Y17_N28
\nios2_gen2_0|cpu|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\) # ((\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_iw\(14)))) # (!\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X19_Y17_N29
\nios2_gen2_0|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_logic_op[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_logic_op\(0));

-- Location: LCCOMB_X26_Y14_N18
\nios2_gen2_0|cpu|E_logic_result[25]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[25]~4_combout\ = (\nios2_gen2_0|cpu|E_src2\(25) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(25)))))) # (!\nios2_gen2_0|cpu|E_src2\(25) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(25)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|E_src2\(25),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src1\(25),
	combout => \nios2_gen2_0|cpu|E_logic_result[25]~4_combout\);

-- Location: LCCOMB_X28_Y16_N10
\nios2_gen2_0|cpu|W_alu_result[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[25]~1_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[25]~4_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[25]~4_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~79_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[25]~1_combout\);

-- Location: FF_X28_Y16_N11
\nios2_gen2_0|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[25]~1_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(25));

-- Location: LCCOMB_X28_Y16_N18
\mm_interconnect_0|router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~1_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(25) & (\nios2_gen2_0|cpu|W_alu_result\(26) & (!\nios2_gen2_0|cpu|W_alu_result\(23) & !\nios2_gen2_0|cpu|W_alu_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(25),
	datab => \nios2_gen2_0|cpu|W_alu_result\(26),
	datac => \nios2_gen2_0|cpu|W_alu_result\(23),
	datad => \nios2_gen2_0|cpu|W_alu_result\(24),
	combout => \mm_interconnect_0|router|Equal1~1_combout\);

-- Location: LCCOMB_X28_Y15_N30
\mm_interconnect_0|router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(17)) # (!\nios2_gen2_0|cpu|W_alu_result\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|W_alu_result\(16),
	datad => \nios2_gen2_0|cpu|W_alu_result\(17),
	combout => \mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y15_N18
\mm_interconnect_0|router|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~3_combout\ = (((\mm_interconnect_0|router|Equal1~0_combout\) # (\nios2_gen2_0|cpu|W_alu_result\(18))) # (!\mm_interconnect_0|router|Equal1~2_combout\)) # (!\mm_interconnect_0|router|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal1~1_combout\,
	datab => \mm_interconnect_0|router|Equal1~2_combout\,
	datac => \mm_interconnect_0|router|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(18),
	combout => \mm_interconnect_0|router|Equal1~3_combout\);

-- Location: LCCOMB_X29_Y19_N30
\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\ = (\mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\) # ((\mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\ 
-- & !\mm_interconnect_0|router|Equal1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\,
	datac => \mm_interconnect_0|router|Equal1~3_combout\,
	datad => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\);

-- Location: FF_X29_Y19_N25
\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X29_Y19_N28
\mm_interconnect_0|cmd_mux_002|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ = (!\mm_interconnect_0|router|Equal1~3_combout\ & \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|router|Equal1~3_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\,
	combout => \mm_interconnect_0|cmd_mux_002|src_valid~0_combout\);

-- Location: LCCOMB_X29_Y19_N10
\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ = (\mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\ & ((\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0) & 
-- !\mm_interconnect_0|cmd_mux_002|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\,
	datab => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_mux_002|src_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\);

-- Location: LCCOMB_X29_Y19_N18
\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout\ = !\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout\);

-- Location: FF_X29_Y19_N19
\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: LCCOMB_X29_Y19_N24
\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ = (\mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & (((!\mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\ & \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\,
	datab => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_mux_002|src_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\);

-- Location: LCCOMB_X29_Y19_N16
\mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\ = \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\);

-- Location: FF_X29_Y19_N17
\mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LCCOMB_X30_Y21_N22
\mm_interconnect_0|cmd_mux_002|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(51) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(15)) # ((\nios2_gen2_0|cpu|F_pc\(13) & \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\nios2_gen2_0|cpu|F_pc\(13) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|F_pc\(13),
	datac => \nios2_gen2_0|cpu|W_alu_result\(15),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(51));

-- Location: FF_X30_Y21_N5
\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_mux_002|src_data\(51),
	sload => VCC,
	ena => \rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: M9K_X33_Y5_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "de0_nano_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "de0_nano_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_d6d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 11520,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y24_N30
\mm_interconnect_0|rsp_mux|src_data[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[11]~12_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[11]~12_combout\);

-- Location: LCCOMB_X28_Y24_N16
\mm_interconnect_0|rsp_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X28_Y24_N24
\nios2_gen2_0|cpu|F_iw[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[11]~13_combout\ = (\mm_interconnect_0|rsp_mux_001|src_payload~0_combout\) # (((\mm_interconnect_0|rsp_mux|src_data[11]~12_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data[11]~12_combout\,
	datab => \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[11]~13_combout\);

-- Location: LCCOMB_X24_Y20_N8
\nios2_gen2_0|cpu|F_iw[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[11]~14_combout\ = (\nios2_gen2_0|cpu|F_iw[11]~13_combout\) # ((\mm_interconnect_0|rsp_mux|src_data[11]~13_combout\ & \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[11]~13_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_data[11]~13_combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[11]~14_combout\);

-- Location: FF_X24_Y20_N9
\nios2_gen2_0|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[11]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(11));

-- Location: LCCOMB_X20_Y17_N6
\nios2_gen2_0|cpu|D_ctrl_exception~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ = (\nios2_gen2_0|cpu|D_iw\(16) & (((\nios2_gen2_0|cpu|D_iw\(11) & \nios2_gen2_0|cpu|D_iw\(14))) # (!\nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X20_Y17_N16
\nios2_gen2_0|cpu|D_ctrl_exception~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & ((\nios2_gen2_0|cpu|D_iw\(15) & (!\nios2_gen2_0|cpu|D_iw\(16))) # (!\nios2_gen2_0|cpu|D_iw\(15) & ((!\nios2_gen2_0|cpu|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~6_combout\);

-- Location: LCCOMB_X20_Y17_N26
\nios2_gen2_0|cpu|D_ctrl_exception~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~23_combout\ = (\nios2_gen2_0|cpu|D_iw\(13) & ((\nios2_gen2_0|cpu|D_iw\(12) & ((\nios2_gen2_0|cpu|D_ctrl_exception~6_combout\))) # (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_ctrl_exception~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_exception~5_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_exception~6_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(12),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~23_combout\);

-- Location: LCCOMB_X20_Y17_N20
\nios2_gen2_0|cpu|D_ctrl_exception~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~20_combout\ = (((\nios2_gen2_0|cpu|D_ctrl_exception~23_combout\ & \nios2_gen2_0|cpu|Equal0~7_combout\)) # (!\nios2_gen2_0|cpu|D_dst_regnum[2]~2_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_exception~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_exception~23_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_exception~19_combout\,
	datad => \nios2_gen2_0|cpu|D_dst_regnum[2]~2_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~20_combout\);

-- Location: FF_X20_Y17_N21
\nios2_gen2_0|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_exception~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X25_Y17_N18
\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & (\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ & !\nios2_gen2_0|cpu|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X25_Y17_N0
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~33_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\) # ((\nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\) # (\nios2_gen2_0|cpu|R_ctrl_break~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~33_combout\);

-- Location: LCCOMB_X25_Y17_N20
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~16_combout\ = (\nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~33_combout\ & ((\nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\nios2_gen2_0|cpu|Add1~43_combout\) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|Add1~43_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~33_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~16_combout\);

-- Location: FF_X25_Y17_N21
\nios2_gen2_0|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(9));

-- Location: LCCOMB_X27_Y17_N26
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~18_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~45_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	datab => \nios2_gen2_0|cpu|Add1~45_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~18_combout\);

-- Location: FF_X27_Y17_N27
\nios2_gen2_0|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(10));

-- Location: LCCOMB_X28_Y18_N2
\mm_interconnect_0|cmd_mux_003|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(48) = (\nios2_gen2_0|cpu|F_pc\(10) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\nios2_gen2_0|cpu|W_alu_result\(12) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # (!\nios2_gen2_0|cpu|F_pc\(10) & 
-- (((\nios2_gen2_0|cpu|W_alu_result\(12) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(10),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|W_alu_result\(12),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(48));

-- Location: LCCOMB_X35_Y22_N2
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\ = ((!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & ((!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\);

-- Location: FF_X28_Y18_N3
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(48),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(12));

-- Location: LCCOMB_X34_Y18_N0
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[30]~4_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(12)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_data\(48),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(12),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[30]~4_combout\);

-- Location: LCCOMB_X35_Y16_N8
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[29]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[30]~4_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[29]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N12
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~0_combout\ = \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\ $ (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~0_combout\);

-- Location: FF_X35_Y19_N13
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~q\);

-- Location: LCCOMB_X35_Y19_N6
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\ & \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\);

-- Location: FF_X35_Y16_N9
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[29]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(29));

-- Location: LCCOMB_X35_Y19_N8
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\ & !\sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|wr_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\);

-- Location: FF_X34_Y18_N1
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[30]~4_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(29));

-- Location: LCCOMB_X37_Y16_N18
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[29]~5_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(29))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(29),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(29),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[29]~5_combout\);

-- Location: LCCOMB_X37_Y23_N4
\sdram_0|Selector25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector25~5_combout\ = (!\sdram_0|refresh_request~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1)) # (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1),
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	combout => \sdram_0|Selector25~5_combout\);

-- Location: LCCOMB_X37_Y23_N8
\sdram_0|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector32~0_combout\ = (!\sdram_0|refresh_request~q\ & \sdram_0|m_state.100000000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|m_state.100000000~q\,
	combout => \sdram_0|Selector32~0_combout\);

-- Location: LCCOMB_X38_Y23_N28
\sdram_0|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector27~1_combout\ = (\sdram_0|pending~10_combout\ & (\sdram_0|m_state.100000000~q\ & (!\sdram_0|refresh_request~q\ & \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|pending~10_combout\,
	datab => \sdram_0|m_state.100000000~q\,
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \sdram_0|Selector27~1_combout\);

-- Location: LCCOMB_X37_Y23_N6
\sdram_0|m_next~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|m_next~17_combout\ = (\sdram_0|active_cs_n~q\) # (!\sdram_0|pending~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_0|pending~9_combout\,
	datad => \sdram_0|active_cs_n~q\,
	combout => \sdram_0|m_next~17_combout\);

-- Location: LCCOMB_X37_Y23_N16
\sdram_0|m_next~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|m_next~18_combout\ = (\sdram_0|refresh_request~q\) # ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\ & ((\sdram_0|m_next~17_combout\) # (!\sdram_0|pending~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_next~17_combout\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|pending~4_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \sdram_0|m_next~18_combout\);

-- Location: LCCOMB_X31_Y22_N6
\mm_interconnect_0|cmd_mux_003|src_valid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_valid~4_combout\ = (\nios2_gen2_0|cpu|F_pc\(15) & (((!\mm_interconnect_0|router_001|Equal2~0_combout\)) # (!\mm_interconnect_0|router_001|Equal2~1_combout\))) # (!\nios2_gen2_0|cpu|F_pc\(15) & 
-- (!\nios2_gen2_0|cpu|F_pc\(14) & ((!\mm_interconnect_0|router_001|Equal2~0_combout\) # (!\mm_interconnect_0|router_001|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(15),
	datab => \mm_interconnect_0|router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|router_001|Equal2~0_combout\,
	datad => \nios2_gen2_0|cpu|F_pc\(14),
	combout => \mm_interconnect_0|cmd_mux_003|src_valid~4_combout\);

-- Location: LCCOMB_X31_Y22_N2
\mm_interconnect_0|cmd_mux_003|src_valid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_valid~3_combout\ = (\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ & ((\mm_interconnect_0|cmd_mux_003|src_valid~4_combout\) # 
-- (!\mm_interconnect_0|router_001|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|Equal1~2_combout\,
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\,
	datad => \mm_interconnect_0|cmd_mux_003|src_valid~4_combout\,
	combout => \mm_interconnect_0|cmd_mux_003|src_valid~3_combout\);

-- Location: LCCOMB_X31_Y25_N0
\mm_interconnect_0|sdram_0_s1_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|m0_write~0_combout\ = (\nios2_gen2_0|cpu|d_write~q\ & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_write~q\,
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \mm_interconnect_0|sdram_0_s1_agent|m0_write~0_combout\);

-- Location: LCCOMB_X35_Y22_N18
\mm_interconnect_0|sdram_0_s1_agent|m0_write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|m0_write~1_combout\ = (((!\mm_interconnect_0|cmd_mux_003|src_valid~3_combout\ & !\mm_interconnect_0|cmd_mux_003|src_valid~2_combout\)) # (!\mm_interconnect_0|sdram_0_s1_agent|m0_write~0_combout\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\,
	datab => \mm_interconnect_0|cmd_mux_003|src_valid~3_combout\,
	datac => \mm_interconnect_0|cmd_mux_003|src_valid~2_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|m0_write~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|m0_write~1_combout\);

-- Location: FF_X35_Y16_N23
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent|m0_write~1_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(42));

-- Location: FF_X35_Y16_N5
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent|m0_write~1_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(42));

-- Location: LCCOMB_X38_Y16_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(42)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(42),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(42),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\);

-- Location: FF_X38_Y16_N27
\sdram_0|active_rnw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\,
	sload => VCC,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_rnw~q\);

-- Location: LCCOMB_X40_Y23_N8
\sdram_0|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector34~0_combout\ = (!\sdram_0|m_state.010000000~q\ & (\sdram_0|active_rnw~q\ & ((!\sdram_0|m_state.100000000~q\) # (!\sdram_0|m_next~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_next~18_combout\,
	datab => \sdram_0|m_state.010000000~q\,
	datac => \sdram_0|m_state.100000000~q\,
	datad => \sdram_0|active_rnw~q\,
	combout => \sdram_0|Selector34~0_combout\);

-- Location: LCCOMB_X39_Y22_N18
\sdram_0|m_next~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|m_next~19_combout\ = (!\sdram_0|pending~combout\ & \sdram_0|refresh_request~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|pending~combout\,
	datad => \sdram_0|refresh_request~q\,
	combout => \sdram_0|m_next~19_combout\);

-- Location: LCCOMB_X37_Y23_N30
\sdram_0|Selector35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector35~4_combout\ = ((!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0) & (!\sdram_0|refresh_request~q\ & !\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1)))) # (!\sdram_0|m_state.100000000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.100000000~q\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1),
	combout => \sdram_0|Selector35~4_combout\);

-- Location: LCCOMB_X37_Y23_N26
\sdram_0|Selector35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector35~2_combout\ = (!\sdram_0|m_state.010000000~q\ & ((\sdram_0|Selector35~4_combout\) # ((\sdram_0|pending~10_combout\ & !\sdram_0|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector35~4_combout\,
	datab => \sdram_0|pending~10_combout\,
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|m_state.010000000~q\,
	combout => \sdram_0|Selector35~2_combout\);

-- Location: LCCOMB_X40_Y23_N12
\sdram_0|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector34~1_combout\ = (\sdram_0|m_state.000000010~q\) # ((!\sdram_0|m_state.000000001~q\ & ((\sdram_0|refresh_request~q\) # (!\sdram_0|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|init_done~q\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|m_state.000000001~q\,
	datad => \sdram_0|m_state.000000010~q\,
	combout => \sdram_0|Selector34~1_combout\);

-- Location: LCCOMB_X40_Y23_N14
\sdram_0|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector34~2_combout\ = ((\sdram_0|Selector34~1_combout\) # ((\sdram_0|m_next~19_combout\ & !\sdram_0|WideOr9~0_combout\))) # (!\sdram_0|Selector35~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_next~19_combout\,
	datab => \sdram_0|WideOr9~0_combout\,
	datac => \sdram_0|Selector35~2_combout\,
	datad => \sdram_0|Selector34~1_combout\,
	combout => \sdram_0|Selector34~2_combout\);

-- Location: FF_X40_Y23_N9
\sdram_0|m_next.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector34~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \sdram_0|ALT_INV_m_state.000000010~q\,
	ena => \sdram_0|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_next.000001000~q\);

-- Location: LCCOMB_X39_Y19_N16
\sdram_0|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector27~2_combout\ = (\sdram_0|Selector27~0_combout\ & ((\sdram_0|m_next.000001000~q\) # ((\sdram_0|Selector27~1_combout\ & \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\)))) # (!\sdram_0|Selector27~0_combout\ & 
-- (\sdram_0|Selector27~1_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector27~0_combout\,
	datab => \sdram_0|Selector27~1_combout\,
	datac => \sdram_0|m_next.000001000~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\,
	combout => \sdram_0|Selector27~2_combout\);

-- Location: LCCOMB_X38_Y23_N26
\sdram_0|Selector27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector27~5_combout\ = ((\sdram_0|m_state.100000000~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\) # (\sdram_0|refresh_request~q\)))) # (!\sdram_0|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|m_state.100000000~q\,
	datad => \sdram_0|WideOr8~0_combout\,
	combout => \sdram_0|Selector27~5_combout\);

-- Location: LCCOMB_X38_Y23_N14
\sdram_0|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector27~3_combout\ = (!\sdram_0|WideOr9~0_combout\ & ((\sdram_0|refresh_request~q\) # ((\sdram_0|m_state.000000001~q\ & \sdram_0|pending~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000001~q\,
	datab => \sdram_0|pending~combout\,
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|WideOr9~0_combout\,
	combout => \sdram_0|Selector27~3_combout\);

-- Location: LCCOMB_X38_Y23_N24
\sdram_0|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector27~4_combout\ = (!\sdram_0|m_state.000000001~q\ & (((\sdram_0|refresh_request~q\) # (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\)) # (!\sdram_0|init_done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|init_done~q\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|m_state.000000001~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \sdram_0|Selector27~4_combout\);

-- Location: LCCOMB_X38_Y23_N20
\sdram_0|Selector27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector27~6_combout\ = (\sdram_0|Selector27~5_combout\) # ((\sdram_0|Selector27~3_combout\) # ((\sdram_0|Selector31~0_combout\) # (\sdram_0|Selector27~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector27~5_combout\,
	datab => \sdram_0|Selector27~3_combout\,
	datac => \sdram_0|Selector31~0_combout\,
	datad => \sdram_0|Selector27~4_combout\,
	combout => \sdram_0|Selector27~6_combout\);

-- Location: FF_X39_Y19_N17
\sdram_0|m_state.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector27~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_state.000001000~q\);

-- Location: LCCOMB_X40_Y23_N2
\sdram_0|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector26~1_combout\ = (\sdram_0|m_state.000001000~q\ & (((\sdram_0|refresh_request~q\) # (\sdram_0|m_state.000000100~q\)))) # (!\sdram_0|m_state.000001000~q\ & (\sdram_0|m_state.000010000~q\ & ((\sdram_0|refresh_request~q\) # 
-- (\sdram_0|m_state.000000100~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000001000~q\,
	datab => \sdram_0|m_state.000010000~q\,
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|m_state.000000100~q\,
	combout => \sdram_0|Selector26~1_combout\);

-- Location: LCCOMB_X40_Y23_N0
\sdram_0|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector26~0_combout\ = (\sdram_0|m_count\(1) & ((\sdram_0|m_state.000000100~q\) # ((\sdram_0|refresh_request~q\ & \sdram_0|m_state.100000000~q\)))) # (!\sdram_0|m_count\(1) & (\sdram_0|refresh_request~q\ & (\sdram_0|m_state.100000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_count\(1),
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|m_state.100000000~q\,
	datad => \sdram_0|m_state.000000100~q\,
	combout => \sdram_0|Selector26~0_combout\);

-- Location: LCCOMB_X40_Y23_N16
\sdram_0|Selector26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector26~2_combout\ = ((\sdram_0|Selector26~0_combout\) # ((\sdram_0|Selector26~1_combout\ & !\sdram_0|pending~combout\))) # (!\sdram_0|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector26~1_combout\,
	datab => \sdram_0|WideOr8~0_combout\,
	datac => \sdram_0|pending~combout\,
	datad => \sdram_0|Selector26~0_combout\,
	combout => \sdram_0|Selector26~2_combout\);

-- Location: FF_X40_Y23_N17
\sdram_0|m_state.000000100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector26~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_state.000000100~q\);

-- Location: LCCOMB_X40_Y23_N4
\sdram_0|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector31~0_combout\ = (!\sdram_0|m_count\(1) & \sdram_0|m_state.000000100~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_0|m_count\(1),
	datad => \sdram_0|m_state.000000100~q\,
	combout => \sdram_0|Selector31~0_combout\);

-- Location: LCCOMB_X38_Y23_N2
\sdram_0|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector27~0_combout\ = (\sdram_0|Selector31~0_combout\ & (((!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\ & !\sdram_0|refresh_request~q\)) # (!\sdram_0|m_state.100000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|Selector31~0_combout\,
	datad => \sdram_0|m_state.100000000~q\,
	combout => \sdram_0|Selector27~0_combout\);

-- Location: LCCOMB_X40_Y23_N26
\sdram_0|Selector35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector35~3_combout\ = (!\sdram_0|m_state.010000000~q\ & (!\sdram_0|active_rnw~q\ & ((!\sdram_0|m_state.100000000~q\) # (!\sdram_0|m_next~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_next~18_combout\,
	datab => \sdram_0|m_state.010000000~q\,
	datac => \sdram_0|m_state.100000000~q\,
	datad => \sdram_0|active_rnw~q\,
	combout => \sdram_0|Selector35~3_combout\);

-- Location: FF_X40_Y23_N27
\sdram_0|m_next.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector35~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \sdram_0|ALT_INV_m_state.000000010~q\,
	ena => \sdram_0|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_next.000010000~q\);

-- Location: LCCOMB_X39_Y19_N26
\sdram_0|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector28~0_combout\ = (\sdram_0|Selector27~0_combout\ & ((\sdram_0|m_next.000010000~q\) # ((\sdram_0|Selector27~1_combout\ & !\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\)))) # (!\sdram_0|Selector27~0_combout\ & 
-- (\sdram_0|Selector27~1_combout\ & (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector27~0_combout\,
	datab => \sdram_0|Selector27~1_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\,
	datad => \sdram_0|m_next.000010000~q\,
	combout => \sdram_0|Selector28~0_combout\);

-- Location: FF_X39_Y19_N27
\sdram_0|m_state.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector28~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_state.000010000~q\);

-- Location: LCCOMB_X39_Y19_N20
\sdram_0|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|WideOr9~0_combout\ = (!\sdram_0|m_state.000010000~q\ & !\sdram_0|m_state.000001000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|m_state.000010000~q\,
	datad => \sdram_0|m_state.000001000~q\,
	combout => \sdram_0|WideOr9~0_combout\);

-- Location: LCCOMB_X38_Y23_N4
\sdram_0|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector32~1_combout\ = (\sdram_0|Selector32~0_combout\ & (((!\sdram_0|WideOr9~0_combout\)) # (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\))) # (!\sdram_0|Selector32~0_combout\ & (((\sdram_0|pending~combout\ & 
-- !\sdram_0|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \sdram_0|pending~combout\,
	datac => \sdram_0|Selector32~0_combout\,
	datad => \sdram_0|WideOr9~0_combout\,
	combout => \sdram_0|Selector32~1_combout\);

-- Location: FF_X38_Y23_N5
\sdram_0|m_state.100000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector32~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_state.100000000~q\);

-- Location: LCCOMB_X38_Y23_N22
\sdram_0|active_rnw~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|active_rnw~4_combout\ = ((!\sdram_0|m_state.100000000~q\ & ((\sdram_0|m_state.000000001~q\) # (!\sdram_0|init_done~q\)))) # (!\sdram_0|Selector25~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000001~q\,
	datab => \sdram_0|Selector25~5_combout\,
	datac => \sdram_0|init_done~q\,
	datad => \sdram_0|m_state.100000000~q\,
	combout => \sdram_0|active_rnw~4_combout\);

-- Location: LCCOMB_X37_Y23_N18
\sdram_0|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector29~0_combout\ = (\sdram_0|m_state.100000000~q\ & (((\sdram_0|active_cs_n~q\) # (!\sdram_0|pending~4_combout\)) # (!\sdram_0|pending~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|pending~9_combout\,
	datab => \sdram_0|m_state.100000000~q\,
	datac => \sdram_0|pending~4_combout\,
	datad => \sdram_0|active_cs_n~q\,
	combout => \sdram_0|Selector29~0_combout\);

-- Location: LCCOMB_X38_Y23_N6
\sdram_0|active_rnw~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|active_rnw~2_combout\ = (\sdram_0|refresh_request~q\) # ((\sdram_0|pending~combout\) # ((!\sdram_0|m_state.000001000~q\ & !\sdram_0|m_state.000010000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000001000~q\,
	datab => \sdram_0|m_state.000010000~q\,
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|pending~combout\,
	combout => \sdram_0|active_rnw~2_combout\);

-- Location: LCCOMB_X38_Y23_N16
\sdram_0|active_rnw~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|active_rnw~3_combout\ = (\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (((!\sdram_0|active_rnw~4_combout\ & !\sdram_0|Selector29~0_combout\)) # (!\sdram_0|active_rnw~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_rnw~4_combout\,
	datab => \sdram_0|Selector29~0_combout\,
	datac => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \sdram_0|active_rnw~2_combout\,
	combout => \sdram_0|active_rnw~3_combout\);

-- Location: FF_X37_Y16_N19
\sdram_0|active_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[29]~5_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(11));

-- Location: LCCOMB_X32_Y17_N12
\mm_interconnect_0|cmd_mux_003|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(49) = (\nios2_gen2_0|cpu|W_alu_result\(13) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(11) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(13) & (\nios2_gen2_0|cpu|F_pc\(11) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(13),
	datab => \nios2_gen2_0|cpu|F_pc\(11),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(49));

-- Location: FF_X32_Y17_N13
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(49),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(13));

-- Location: LCCOMB_X32_Y17_N0
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[31]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[31]~3_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(13))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|src_data\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(13),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|cmd_mux_003|src_data\(49),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[31]~3_combout\);

-- Location: FF_X32_Y17_N1
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[31]~3_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(30));

-- Location: FF_X37_Y17_N25
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[31]~3_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(30));

-- Location: LCCOMB_X37_Y16_N12
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[30]~4_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(30)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(30),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(30),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[30]~4_combout\);

-- Location: FF_X37_Y16_N13
\sdram_0|active_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[30]~4_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(12));

-- Location: LCCOMB_X37_Y16_N14
\sdram_0|pending~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~2_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[29]~5_combout\ & (\sdram_0|active_addr\(11) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[30]~4_combout\ $ (!\sdram_0|active_addr\(12))))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[29]~5_combout\ & (!\sdram_0|active_addr\(11) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[30]~4_combout\ $ (!\sdram_0|active_addr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[29]~5_combout\,
	datab => \sdram_0|active_addr\(11),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[30]~4_combout\,
	datad => \sdram_0|active_addr\(12),
	combout => \sdram_0|pending~2_combout\);

-- Location: LCCOMB_X32_Y19_N24
\mm_interconnect_0|cmd_mux_003|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(51) = (\nios2_gen2_0|cpu|F_pc\(13) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\nios2_gen2_0|cpu|W_alu_result\(15) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # (!\nios2_gen2_0|cpu|F_pc\(13) & 
-- (\nios2_gen2_0|cpu|W_alu_result\(15) & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(13),
	datab => \nios2_gen2_0|cpu|W_alu_result\(15),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(51));

-- Location: FF_X32_Y19_N25
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(51),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(15));

-- Location: LCCOMB_X32_Y19_N8
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[33]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[33]~5_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(15)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_data\(51),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(15),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[33]~5_combout\);

-- Location: LCCOMB_X35_Y16_N18
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[32]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[33]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[33]~5_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[32]~feeder_combout\);

-- Location: FF_X35_Y16_N19
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[32]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(32));

-- Location: FF_X32_Y19_N9
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[33]~5_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(32));

-- Location: LCCOMB_X38_Y16_N22
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[32]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[32]~6_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(32))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(32),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(32),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[32]~6_combout\);

-- Location: FF_X38_Y16_N23
\sdram_0|active_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[32]~6_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(14));

-- Location: LCCOMB_X34_Y17_N6
\mm_interconnect_0|cmd_mux_003|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(50) = (\nios2_gen2_0|cpu|F_pc\(12) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\nios2_gen2_0|cpu|W_alu_result\(14) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # (!\nios2_gen2_0|cpu|F_pc\(12) & 
-- (((\nios2_gen2_0|cpu|W_alu_result\(14) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(12),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|W_alu_result\(14),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(50));

-- Location: FF_X34_Y17_N7
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(50),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(14));

-- Location: LCCOMB_X34_Y17_N4
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[32]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[32]~6_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(14)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(50),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(14),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[32]~6_combout\);

-- Location: FF_X35_Y16_N29
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[32]~6_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(31));

-- Location: FF_X34_Y17_N5
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[32]~6_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(31));

-- Location: LCCOMB_X38_Y16_N28
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[31]~7_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(31))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(31),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(31),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[31]~7_combout\);

-- Location: FF_X38_Y16_N29
\sdram_0|active_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[31]~7_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(13));

-- Location: LCCOMB_X38_Y16_N8
\sdram_0|pending~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~3_combout\ = (\sdram_0|active_addr\(14) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[32]~6_combout\ & (\sdram_0|active_addr\(13) $ (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[31]~7_combout\)))) # 
-- (!\sdram_0|active_addr\(14) & (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[32]~6_combout\ & (\sdram_0|active_addr\(13) $ (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_addr\(14),
	datab => \sdram_0|active_addr\(13),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[32]~6_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[31]~7_combout\,
	combout => \sdram_0|pending~3_combout\);

-- Location: LCCOMB_X28_Y16_N28
\mm_interconnect_0|cmd_mux_003|src_data[60]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(60) = (\nios2_gen2_0|cpu|F_pc\(22) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(24))))) # (!\nios2_gen2_0|cpu|F_pc\(22) & 
-- (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(22),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(24),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(60));

-- Location: FF_X28_Y16_N29
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(60),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(24));

-- Location: LCCOMB_X35_Y16_N10
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[42]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[42]~1_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(24)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_data\(60),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(24),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[42]~1_combout\);

-- Location: FF_X35_Y16_N25
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[42]~1_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(41));

-- Location: FF_X35_Y16_N11
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[42]~1_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(41));

-- Location: LCCOMB_X35_Y16_N22
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(41))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(41),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(41),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2_combout\);

-- Location: LCCOMB_X27_Y18_N6
\mm_interconnect_0|cmd_mux_003|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(47) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(11)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(9))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (((\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(11),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|F_pc\(9),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(47));

-- Location: FF_X27_Y18_N7
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(47),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(11));

-- Location: LCCOMB_X35_Y16_N30
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[29]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[29]~2_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(11)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(47),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(11),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[29]~2_combout\);

-- Location: FF_X35_Y16_N31
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[29]~2_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(28));

-- Location: FF_X35_Y16_N21
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[29]~2_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(28));

-- Location: LCCOMB_X38_Y16_N0
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[28]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[28]~3_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(28)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(28),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(28),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[28]~3_combout\);

-- Location: FF_X38_Y16_N11
\sdram_0|active_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2_combout\,
	sload => VCC,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(23));

-- Location: FF_X38_Y16_N1
\sdram_0|active_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[28]~3_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(10));

-- Location: LCCOMB_X38_Y16_N10
\sdram_0|pending~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~1_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2_combout\ & (\sdram_0|active_addr\(23) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[28]~3_combout\ $ (!\sdram_0|active_addr\(10))))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2_combout\ & (!\sdram_0|active_addr\(23) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[28]~3_combout\ $ (!\sdram_0|active_addr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2_combout\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[28]~3_combout\,
	datac => \sdram_0|active_addr\(23),
	datad => \sdram_0|active_addr\(10),
	combout => \sdram_0|pending~1_combout\);

-- Location: LCCOMB_X27_Y18_N28
\mm_interconnect_0|cmd_mux_003|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(46) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(10)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(8))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (((\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(10),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|F_pc\(8),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(46));

-- Location: FF_X27_Y18_N29
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(46),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(10));

-- Location: LCCOMB_X35_Y16_N26
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[28]~0_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(10))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|src_data\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(10),
	datac => \mm_interconnect_0|cmd_mux_003|src_data\(46),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[28]~0_combout\);

-- Location: FF_X35_Y16_N17
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[28]~0_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(27));

-- Location: FF_X35_Y16_N27
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[28]~0_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(27));

-- Location: LCCOMB_X38_Y16_N30
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(27))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(27),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(27),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0_combout\);

-- Location: FF_X38_Y16_N13
\sdram_0|active_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0_combout\,
	sload => VCC,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(9));

-- Location: LCCOMB_X38_Y16_N12
\sdram_0|pending~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~0_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0_combout\ & (\sdram_0|active_addr\(9) & (\sdram_0|active_rnw~q\ $ (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0_combout\ & (!\sdram_0|active_addr\(9) & (\sdram_0|active_rnw~q\ $ (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0_combout\,
	datab => \sdram_0|active_rnw~q\,
	datac => \sdram_0|active_addr\(9),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[42]~1_combout\,
	combout => \sdram_0|pending~0_combout\);

-- Location: LCCOMB_X38_Y16_N18
\sdram_0|pending~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~4_combout\ = (\sdram_0|pending~2_combout\ & (\sdram_0|pending~3_combout\ & (\sdram_0|pending~1_combout\ & \sdram_0|pending~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|pending~2_combout\,
	datab => \sdram_0|pending~3_combout\,
	datac => \sdram_0|pending~1_combout\,
	datad => \sdram_0|pending~0_combout\,
	combout => \sdram_0|pending~4_combout\);

-- Location: LCCOMB_X37_Y23_N22
\sdram_0|pending\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~combout\ = ((\sdram_0|active_cs_n~q\) # ((!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\) # (!\sdram_0|pending~4_combout\))) # (!\sdram_0|pending~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|pending~9_combout\,
	datab => \sdram_0|active_cs_n~q\,
	datac => \sdram_0|pending~4_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\,
	combout => \sdram_0|pending~combout\);

-- Location: LCCOMB_X37_Y23_N14
\sdram_0|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector41~0_combout\ = (\sdram_0|m_state.100000000~q\ & (!\sdram_0|refresh_request~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0)) # (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.100000000~q\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1),
	combout => \sdram_0|Selector41~0_combout\);

-- Location: LCCOMB_X38_Y23_N18
\sdram_0|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector41~1_combout\ = (\sdram_0|Selector25~6_combout\) # (((\sdram_0|Selector41~0_combout\ & \sdram_0|pending~10_combout\)) # (!\sdram_0|active_rnw~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector41~0_combout\,
	datab => \sdram_0|Selector25~6_combout\,
	datac => \sdram_0|pending~10_combout\,
	datad => \sdram_0|active_rnw~2_combout\,
	combout => \sdram_0|Selector41~1_combout\);

-- Location: FF_X38_Y23_N19
\sdram_0|f_pop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector41~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|f_pop~q\);

-- Location: LCCOMB_X37_Y16_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~0_combout\ = \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ $ (((!\sdram_0|pending~combout\ & \sdram_0|f_pop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|pending~combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datad => \sdram_0|f_pop~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~0_combout\);

-- Location: FF_X37_Y16_N25
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\);

-- Location: LCCOMB_X32_Y17_N14
\mm_interconnect_0|cmd_mux_003|src_data[55]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(55) = (\nios2_gen2_0|cpu|F_pc\(17) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(19))))) # (!\nios2_gen2_0|cpu|F_pc\(17) & 
-- (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|W_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(17),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|W_alu_result\(19),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(55));

-- Location: FF_X32_Y17_N15
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(55),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(19));

-- Location: LCCOMB_X32_Y17_N26
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[37]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[37]~9_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(19)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(55),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(19),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[37]~9_combout\);

-- Location: FF_X32_Y17_N27
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[37]~9_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(36));

-- Location: LCCOMB_X35_Y17_N12
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[36]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[37]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[37]~9_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[36]~feeder_combout\);

-- Location: FF_X35_Y17_N13
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[36]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(36));

-- Location: LCCOMB_X35_Y17_N26
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[36]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[36]~10_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(36)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(36),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(36),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[36]~10_combout\);

-- Location: FF_X35_Y17_N27
\sdram_0|active_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[36]~10_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(18));

-- Location: LCCOMB_X32_Y17_N24
\mm_interconnect_0|cmd_mux_003|src_data[54]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(54) = (\nios2_gen2_0|cpu|F_pc\(16) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(18))))) # (!\nios2_gen2_0|cpu|F_pc\(16) & 
-- (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(16),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|W_alu_result\(18),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(54));

-- Location: FF_X32_Y17_N25
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(54),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(18));

-- Location: LCCOMB_X32_Y17_N20
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[36]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[36]~10_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(18)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(54),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(18),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[36]~10_combout\);

-- Location: FF_X32_Y17_N21
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[36]~10_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(35));

-- Location: LCCOMB_X35_Y17_N22
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[35]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[36]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[36]~10_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[35]~feeder_combout\);

-- Location: FF_X35_Y17_N23
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[35]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(35));

-- Location: LCCOMB_X35_Y17_N8
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[35]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[35]~11_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(35)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(35),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(35),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[35]~11_combout\);

-- Location: FF_X35_Y17_N9
\sdram_0|active_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[35]~11_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(17));

-- Location: LCCOMB_X35_Y17_N16
\sdram_0|pending~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~6_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[36]~10_combout\ & (\sdram_0|active_addr\(18) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[35]~11_combout\ $ (!\sdram_0|active_addr\(17))))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[36]~10_combout\ & (!\sdram_0|active_addr\(18) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[35]~11_combout\ $ (!\sdram_0|active_addr\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[36]~10_combout\,
	datab => \sdram_0|active_addr\(18),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[35]~11_combout\,
	datad => \sdram_0|active_addr\(17),
	combout => \sdram_0|pending~6_combout\);

-- Location: LCCOMB_X32_Y19_N10
\mm_interconnect_0|cmd_mux_003|src_data[53]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(53) = (\nios2_gen2_0|cpu|W_alu_result\(17) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\nios2_gen2_0|cpu|F_pc\(15) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(17) & (\nios2_gen2_0|cpu|F_pc\(15) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(17),
	datab => \nios2_gen2_0|cpu|F_pc\(15),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(53));

-- Location: FF_X32_Y19_N11
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(53),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(17));

-- Location: LCCOMB_X32_Y19_N2
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[35]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[35]~7_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(17)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(53),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(17),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[35]~7_combout\);

-- Location: FF_X32_Y19_N3
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[35]~7_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(34));

-- Location: LCCOMB_X35_Y19_N0
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[34]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[35]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[35]~7_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[34]~feeder_combout\);

-- Location: FF_X35_Y19_N1
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[34]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(34));

-- Location: LCCOMB_X37_Y18_N26
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[34]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[34]~8_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(34)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(34),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(34),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[34]~8_combout\);

-- Location: LCCOMB_X32_Y19_N20
\mm_interconnect_0|cmd_mux_003|src_data[52]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(52) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(16)) # ((\nios2_gen2_0|cpu|F_pc\(14) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|F_pc\(14) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|F_pc\(14),
	datac => \nios2_gen2_0|cpu|W_alu_result\(16),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(52));

-- Location: FF_X32_Y19_N21
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(52),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(16));

-- Location: LCCOMB_X32_Y19_N12
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[34]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[34]~8_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(16))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|src_data\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(16),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|cmd_mux_003|src_data\(52),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[34]~8_combout\);

-- Location: FF_X32_Y19_N13
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[34]~8_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(33));

-- Location: LCCOMB_X35_Y19_N2
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[33]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[34]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[34]~8_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[33]~feeder_combout\);

-- Location: FF_X35_Y19_N3
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[33]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(33));

-- Location: LCCOMB_X37_Y18_N0
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[33]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[33]~9_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(33)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(33),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(33),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[33]~9_combout\);

-- Location: FF_X37_Y18_N27
\sdram_0|active_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[34]~8_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(16));

-- Location: FF_X37_Y18_N1
\sdram_0|active_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[33]~9_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(15));

-- Location: LCCOMB_X37_Y18_N20
\sdram_0|pending~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~5_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[34]~8_combout\ & (\sdram_0|active_addr\(16) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[33]~9_combout\ $ (!\sdram_0|active_addr\(15))))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[34]~8_combout\ & (!\sdram_0|active_addr\(16) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[33]~9_combout\ $ (!\sdram_0|active_addr\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[34]~8_combout\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[33]~9_combout\,
	datac => \sdram_0|active_addr\(16),
	datad => \sdram_0|active_addr\(15),
	combout => \sdram_0|pending~5_combout\);

-- Location: LCCOMB_X32_Y19_N22
\mm_interconnect_0|cmd_mux_003|src_data[59]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(59) = (\nios2_gen2_0|cpu|F_pc\(21) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\nios2_gen2_0|cpu|W_alu_result\(23) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # (!\nios2_gen2_0|cpu|F_pc\(21) & 
-- (\nios2_gen2_0|cpu|W_alu_result\(23) & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(21),
	datab => \nios2_gen2_0|cpu|W_alu_result\(23),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(59));

-- Location: FF_X32_Y19_N23
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(59),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(23));

-- Location: LCCOMB_X32_Y19_N14
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[41]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[41]~13_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(23)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_data\(59),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(23),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[41]~13_combout\);

-- Location: FF_X32_Y19_N15
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[41]~13_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(40));

-- Location: LCCOMB_X35_Y17_N0
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[40]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[41]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[41]~13_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[40]~feeder_combout\);

-- Location: FF_X35_Y17_N1
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[40]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(40));

-- Location: LCCOMB_X35_Y17_N30
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[40]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[40]~14_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(40)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(40),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(40),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[40]~14_combout\);

-- Location: LCCOMB_X34_Y17_N24
\mm_interconnect_0|cmd_mux_003|src_data[58]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(58) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(22)) # ((\nios2_gen2_0|cpu|F_pc\(20) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|F_pc\(20) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|F_pc\(20),
	datac => \nios2_gen2_0|cpu|W_alu_result\(22),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(58));

-- Location: FF_X34_Y17_N25
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(58),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(22));

-- Location: LCCOMB_X34_Y17_N14
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[40]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[40]~14_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(22))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|src_data\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(22),
	datac => \mm_interconnect_0|cmd_mux_003|src_data\(58),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[40]~14_combout\);

-- Location: FF_X34_Y17_N15
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[40]~14_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(39));

-- Location: LCCOMB_X35_Y17_N10
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[39]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[40]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[40]~14_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[39]~feeder_combout\);

-- Location: FF_X35_Y17_N11
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[39]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(39));

-- Location: LCCOMB_X35_Y17_N28
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[39]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[39]~15_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(39)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(39),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(39),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[39]~15_combout\);

-- Location: FF_X35_Y17_N29
\sdram_0|active_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[39]~15_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(21));

-- Location: FF_X35_Y17_N31
\sdram_0|active_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[40]~14_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(22));

-- Location: LCCOMB_X35_Y17_N4
\sdram_0|pending~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~8_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[40]~14_combout\ & (\sdram_0|active_addr\(22) & (\sdram_0|active_addr\(21) $ (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[39]~15_combout\)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[40]~14_combout\ & (!\sdram_0|active_addr\(22) & (\sdram_0|active_addr\(21) $ (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[39]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[40]~14_combout\,
	datab => \sdram_0|active_addr\(21),
	datac => \sdram_0|active_addr\(22),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[39]~15_combout\,
	combout => \sdram_0|pending~8_combout\);

-- Location: LCCOMB_X32_Y17_N4
\mm_interconnect_0|cmd_mux_003|src_data[56]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(56) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(18)) # ((\nios2_gen2_0|cpu|W_alu_result\(20) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\nios2_gen2_0|cpu|W_alu_result\(20) & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \nios2_gen2_0|cpu|W_alu_result\(20),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|F_pc\(18),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(56));

-- Location: FF_X32_Y17_N5
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(56),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(20));

-- Location: LCCOMB_X32_Y17_N16
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[38]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[38]~12_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(20)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(56),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(20),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[38]~12_combout\);

-- Location: FF_X32_Y17_N17
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[38]~12_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(37));

-- Location: LCCOMB_X35_Y17_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[37]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[38]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[38]~12_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[37]~feeder_combout\);

-- Location: FF_X35_Y17_N25
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[37]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(37));

-- Location: LCCOMB_X35_Y17_N18
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[37]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[37]~13_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(37)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(37),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(37),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[37]~13_combout\);

-- Location: FF_X35_Y17_N19
\sdram_0|active_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[37]~13_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(19));

-- Location: LCCOMB_X32_Y17_N2
\mm_interconnect_0|cmd_mux_003|src_data[57]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(57) = (\nios2_gen2_0|cpu|F_pc\(19) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\nios2_gen2_0|cpu|W_alu_result\(21) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # (!\nios2_gen2_0|cpu|F_pc\(19) & 
-- (\nios2_gen2_0|cpu|W_alu_result\(21) & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(19),
	datab => \nios2_gen2_0|cpu|W_alu_result\(21),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(57));

-- Location: FF_X32_Y17_N3
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(57),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(21));

-- Location: LCCOMB_X32_Y17_N6
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[39]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[39]~11_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(21)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_data\(57),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(21),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[39]~11_combout\);

-- Location: FF_X32_Y17_N7
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[39]~11_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(38));

-- Location: LCCOMB_X35_Y17_N14
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[38]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[39]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[39]~11_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[38]~feeder_combout\);

-- Location: FF_X35_Y17_N15
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[38]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(38));

-- Location: LCCOMB_X35_Y17_N20
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[38]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[38]~12_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(38)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(38),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(38),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[38]~12_combout\);

-- Location: FF_X35_Y17_N21
\sdram_0|active_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[38]~12_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(20));

-- Location: LCCOMB_X35_Y17_N2
\sdram_0|pending~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~7_combout\ = (\sdram_0|active_addr\(19) & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[37]~13_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[38]~12_combout\ $ (!\sdram_0|active_addr\(20))))) # 
-- (!\sdram_0|active_addr\(19) & (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[37]~13_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[38]~12_combout\ $ (!\sdram_0|active_addr\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_addr\(19),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[37]~13_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[38]~12_combout\,
	datad => \sdram_0|active_addr\(20),
	combout => \sdram_0|pending~7_combout\);

-- Location: LCCOMB_X36_Y17_N16
\sdram_0|pending~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~9_combout\ = (\sdram_0|pending~6_combout\ & (\sdram_0|pending~5_combout\ & (\sdram_0|pending~8_combout\ & \sdram_0|pending~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|pending~6_combout\,
	datab => \sdram_0|pending~5_combout\,
	datac => \sdram_0|pending~8_combout\,
	datad => \sdram_0|pending~7_combout\,
	combout => \sdram_0|pending~9_combout\);

-- Location: LCCOMB_X37_Y23_N0
\sdram_0|pending~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|pending~10_combout\ = (\sdram_0|pending~9_combout\ & (\sdram_0|pending~4_combout\ & !\sdram_0|active_cs_n~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|pending~9_combout\,
	datac => \sdram_0|pending~4_combout\,
	datad => \sdram_0|active_cs_n~q\,
	combout => \sdram_0|pending~10_combout\);

-- Location: LCCOMB_X37_Y23_N20
\sdram_0|f_select\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|f_select~combout\ = (\sdram_0|pending~10_combout\ & (\sdram_0|f_pop~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1)) # (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	datac => \sdram_0|pending~10_combout\,
	datad => \sdram_0|f_pop~q\,
	combout => \sdram_0|f_select~combout\);

-- Location: LCCOMB_X37_Y23_N2
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[0]~1_combout\ = \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\ $ (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0) $ (\sdram_0|f_select~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	datad => \sdram_0|f_select~combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[0]~1_combout\);

-- Location: FF_X37_Y23_N3
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[0]~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0));

-- Location: LCCOMB_X36_Y22_N16
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1) & !\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y22_N24
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg~0_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1) $ (((!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\) # (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg~0_combout\);

-- Location: FF_X34_Y22_N25
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg~0_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1));

-- Location: FF_X30_Y24_N29
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~48_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][19]~q\);

-- Location: LCCOMB_X30_Y24_N28
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~48_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][19]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & 
-- (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][19]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~48_combout\);

-- Location: LCCOMB_X30_Y24_N20
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~48_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]~feeder_combout\);

-- Location: FF_X30_Y24_N21
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]~q\);

-- Location: LCCOMB_X31_Y25_N4
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~41_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & 
-- (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][19]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~41_combout\);

-- Location: FF_X31_Y25_N5
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~41_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][19]~q\);

-- Location: LCCOMB_X30_Y25_N8
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~34_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][19]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & 
-- (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][19]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~34_combout\);

-- Location: FF_X30_Y25_N9
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~34_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][19]~q\);

-- Location: LCCOMB_X29_Y25_N0
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~27_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][19]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & 
-- (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][19]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~27_combout\);

-- Location: FF_X29_Y25_N1
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~27_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][19]~q\);

-- Location: LCCOMB_X29_Y25_N10
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~20_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][19]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & 
-- (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][19]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~20_combout\);

-- Location: FF_X29_Y25_N11
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~20_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][19]~q\);

-- Location: LCCOMB_X31_Y25_N26
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~13_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][19]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & 
-- (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][19]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~13_combout\);

-- Location: FF_X31_Y25_N27
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~13_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][19]~q\);

-- Location: LCCOMB_X32_Y24_N0
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~6_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][19]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][19]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~6_combout\);

-- Location: FF_X32_Y24_N1
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~6_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\);

-- Location: LCCOMB_X32_Y24_N10
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~0_combout\);

-- Location: LCCOMB_X32_Y24_N22
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~1_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][57]~q\ $ (GND))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~1_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][57]~q\ & VCC))
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~1\ = CARRY((\mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~1_combout\ & !\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][57]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datad => VCC,
	combout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~0_combout\,
	cout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~1\);

-- Location: LCCOMB_X32_Y24_N26
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~0_combout\ & \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: FF_X32_Y24_N27
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X32_Y24_N28
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~1_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(0) & (((!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(0),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X32_Y24_N24
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~2_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][57]~q\ $ (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~1\ $ (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|comb~0_combout\,
	cin => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~1\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~2_combout\);

-- Location: LCCOMB_X32_Y24_N12
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(1) = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|Add2~2_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(1));

-- Location: FF_X32_Y24_N13
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(1),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCCOMB_X32_Y24_N30
\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1)) # (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|burst_uncompress_address_base\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X29_Y23_N20
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ = (\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~0_combout\) # ((\mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][19]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|comb~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\);

-- Location: LCCOMB_X28_Y22_N14
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~4_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(4)) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4) & !\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4),
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(4),
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~4_combout\);

-- Location: FF_X28_Y22_N15
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(4));

-- Location: LCCOMB_X28_Y22_N10
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(4)) # ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4) & 
-- !\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4) & 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(4),
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(4),
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\);

-- Location: LCCOMB_X23_Y20_N18
\nios2_gen2_0|cpu|F_iw[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[4]~10_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[4]~10_combout\);

-- Location: LCCOMB_X23_Y20_N14
\nios2_gen2_0|cpu|F_iw[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[4]~11_combout\ = ((\nios2_gen2_0|cpu|F_iw[4]~10_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4)))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \nios2_gen2_0|cpu|F_iw[4]~10_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[4]~11_combout\);

-- Location: LCCOMB_X23_Y20_N16
\nios2_gen2_0|cpu|F_iw[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[4]~12_combout\ = (\nios2_gen2_0|cpu|F_iw[4]~11_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ & \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[4]~11_combout\,
	datad => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[4]~12_combout\);

-- Location: FF_X23_Y20_N17
\nios2_gen2_0|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[4]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(4));

-- Location: LCCOMB_X23_Y19_N30
\nios2_gen2_0|cpu|D_wr_dst_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|Equal0~15_combout\) # ((!\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|Equal0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|Equal0~15_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~13_combout\,
	combout => \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X23_Y19_N26
\nios2_gen2_0|cpu|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~18_combout\ = (!\nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout\ & (!\nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\ & (!\nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout\ & !\nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout\,
	datab => \nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\,
	datac => \nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout\,
	datad => \nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout\,
	combout => \nios2_gen2_0|cpu|Equal0~18_combout\);

-- Location: LCCOMB_X24_Y19_N22
\nios2_gen2_0|cpu|D_wr_dst_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ = (\nios2_gen2_0|cpu|Equal0~16_combout\) # ((\nios2_gen2_0|cpu|D_iw\(2) & (\nios2_gen2_0|cpu|D_iw\(1) & !\nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~16_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(2),
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\);

-- Location: LCCOMB_X23_Y19_N0
\nios2_gen2_0|cpu|D_wr_dst_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ = (!\nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ & (!\nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ & ((\nios2_gen2_0|cpu|D_dst_regnum[1]~12_combout\) # (!\nios2_gen2_0|cpu|Equal0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\,
	datab => \nios2_gen2_0|cpu|D_dst_regnum[1]~12_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~18_combout\,
	datad => \nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\,
	combout => \nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\);

-- Location: FF_X23_Y19_N1
\nios2_gen2_0|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X20_Y25_N0
\nios2_gen2_0|cpu|W_rf_wren\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wren~combout\ = (\rst_controller|r_sync_rst~q\) # ((\nios2_gen2_0|cpu|W_valid~q\ & \nios2_gen2_0|cpu|R_wr_dst_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|W_valid~q\,
	datac => \nios2_gen2_0|cpu|R_wr_dst_reg~q\,
	datad => \rst_controller|r_sync_rst~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wren~combout\);

-- Location: LCCOMB_X17_Y17_N8
\nios2_gen2_0|cpu|d_writedata[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\ = \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\);

-- Location: FF_X17_Y17_N9
\nios2_gen2_0|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(0));

-- Location: LCCOMB_X25_Y24_N16
\mm_interconnect_0|cmd_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (\nios2_gen2_0|cpu|d_writedata\(0) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: FF_X25_Y24_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X23_Y25_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ 
-- & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\) # ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(0) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X23_Y25_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\);

-- Location: FF_X23_Y25_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: FF_X17_Y27_N7
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X17_Y27_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X17_Y27_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X17_Y27_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\);

-- Location: FF_X17_Y27_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0));

-- Location: LCCOMB_X34_Y27_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4_combout\);

-- Location: LCCOMB_X34_Y27_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~14_combout\);

-- Location: LCCOMB_X35_Y27_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\);

-- Location: FF_X35_Y27_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X31_Y27_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LCCOMB_X30_Y27_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~5_combout\);

-- Location: FF_X30_Y27_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X30_Y27_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~5_combout\);

-- Location: LCCOMB_X34_Y27_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\);

-- Location: FF_X35_Y27_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X35_Y27_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: FF_X35_Y27_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X35_Y27_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\);

-- Location: FF_X35_Y27_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X31_Y27_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X30_Y27_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\);

-- Location: FF_X30_Y27_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X34_Y27_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: FF_X34_Y27_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X34_Y27_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\);

-- Location: FF_X34_Y27_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X18_Y26_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\);

-- Location: LCCOMB_X21_Y26_N30
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X21_Y26_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X19_Y25_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\);

-- Location: LCCOMB_X19_Y25_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(27))))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\);

-- Location: FF_X19_Y25_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(26));

-- Location: FF_X19_Y25_N17
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26));

-- Location: LCCOMB_X24_Y25_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X24_Y25_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X24_Y24_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ = (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X21_Y24_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~7_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|de0_nano_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~7_combout\);

-- Location: LCCOMB_X19_Y26_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X19_Y26_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21));

-- Location: FF_X21_Y24_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~7_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X19_Y26_N26
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X19_Y26_N27
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X18_Y26_N28
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\);

-- Location: LCCOMB_X18_Y26_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(20) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(20) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\);

-- Location: FF_X18_Y26_N13
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(19));

-- Location: LCCOMB_X19_Y26_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X19_Y26_N5
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X18_Y26_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\);

-- Location: LCCOMB_X18_Y26_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(19) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(19) & 
-- (((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\);

-- Location: FF_X18_Y26_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(18));

-- Location: LCCOMB_X19_Y26_N20
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X19_Y26_N21
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LCCOMB_X20_Y25_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19)) # 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X20_Y25_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X20_Y25_N8
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X20_Y25_N4
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X20_Y25_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X20_Y25_N28
\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\nios2_gen2_0|cpu|hbreak_enabled~q\) # 
-- ((!\nios2_gen2_0|cpu|F_valid~0_combout\ & \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	datad => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	combout => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X20_Y25_N29
\nios2_gen2_0|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X20_Y25_N30
\nios2_gen2_0|cpu|hbreak_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|hbreak_req~0_combout\ = (\nios2_gen2_0|cpu|hbreak_pending~q\ & ((\nios2_gen2_0|cpu|W_valid~q\) # ((!\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\)))) # (!\nios2_gen2_0|cpu|hbreak_pending~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & ((\nios2_gen2_0|cpu|W_valid~q\) # (!\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|hbreak_pending~q\,
	datab => \nios2_gen2_0|cpu|W_valid~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	combout => \nios2_gen2_0|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X24_Y20_N14
\nios2_gen2_0|cpu|D_iw[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_iw[9]~0_combout\ = (\nios2_gen2_0|cpu|hbreak_req~0_combout\ & (\nios2_gen2_0|cpu|hbreak_enabled~q\ & ((!\nios2_gen2_0|cpu|W_ipending_reg\(0)) # (!\nios2_gen2_0|cpu|W_status_reg_pie~q\)))) # (!\nios2_gen2_0|cpu|hbreak_req~0_combout\ & 
-- (((!\nios2_gen2_0|cpu|W_ipending_reg\(0)) # (!\nios2_gen2_0|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datab => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datad => \nios2_gen2_0|cpu|W_ipending_reg\(0),
	combout => \nios2_gen2_0|cpu|D_iw[9]~0_combout\);

-- Location: LCCOMB_X29_Y23_N0
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\);

-- Location: LCCOMB_X29_Y23_N18
\nios2_gen2_0|cpu|F_iw[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[0]~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\)))) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[0]~0_combout\);

-- Location: LCCOMB_X28_Y21_N12
\nios2_gen2_0|cpu|F_iw[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[0]~1_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[0]~0_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[0]~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[0]~1_combout\);

-- Location: FF_X28_Y21_N13
\nios2_gen2_0|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(0));

-- Location: LCCOMB_X24_Y19_N0
\nios2_gen2_0|cpu|D_ctrl_st~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_st~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & ((!\nios2_gen2_0|cpu|D_iw\(4)) # (!\nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X24_Y19_N1
\nios2_gen2_0|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_st~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_st~q\);

-- Location: LCCOMB_X27_Y19_N0
\nios2_gen2_0|cpu|E_st_stall\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_stall~combout\ = (\nios2_gen2_0|cpu|R_ctrl_st~q\ & ((\nios2_gen2_0|cpu|E_new_inst~q\) # ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\ & \nios2_gen2_0|cpu|d_write~q\)))) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_st~q\ & (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\ & (\nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_st~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~3_combout\,
	datac => \nios2_gen2_0|cpu|d_write~q\,
	datad => \nios2_gen2_0|cpu|E_new_inst~q\,
	combout => \nios2_gen2_0|cpu|E_st_stall~combout\);

-- Location: FF_X27_Y19_N1
\nios2_gen2_0|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_stall~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_write~q\);

-- Location: LCCOMB_X31_Y21_N28
\mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\ = (\nios2_gen2_0|cpu|d_write~q\ & (((!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & \nios2_gen2_0|cpu|d_read~q\)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\))) # (!\nios2_gen2_0|cpu|d_write~q\ & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_write~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datac => \nios2_gen2_0|cpu|d_read~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\);

-- Location: LCCOMB_X31_Y23_N30
\mm_interconnect_0|cmd_mux_003|src_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_valid~2_combout\ = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\ & (\mm_interconnect_0|router|Equal1~3_combout\ & 
-- \mm_interconnect_0|cmd_demux|src3_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\,
	datac => \mm_interconnect_0|router|Equal1~3_combout\,
	datad => \mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_003|src_valid~2_combout\);

-- Location: LCCOMB_X31_Y24_N10
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~0_combout\ = (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & \mm_interconnect_0|cmd_mux_003|src_data\(66))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datad => \mm_interconnect_0|cmd_mux_003|src_data\(66),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X31_Y24_N4
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ = (!\mm_interconnect_0|sdram_0_s1_agent|cp_ready~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~0_combout\ & ((\mm_interconnect_0|cmd_mux_003|src_valid~2_combout\) # 
-- (\mm_interconnect_0|cmd_mux_003|src_valid~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_valid~2_combout\,
	datab => \mm_interconnect_0|cmd_mux_003|src_valid~3_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|cp_ready~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X31_Y24_N8
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~6_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~6_combout\);

-- Location: FF_X31_Y24_N9
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used~6_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X30_Y24_N25
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~46_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][81]~q\);

-- Location: LCCOMB_X30_Y24_N24
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~46_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][81]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & 
-- ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][81]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~46_combout\);

-- Location: LCCOMB_X30_Y24_N26
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~46_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]~feeder_combout\);

-- Location: FF_X30_Y24_N27
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]~q\);

-- Location: LCCOMB_X31_Y25_N10
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~39_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & 
-- (((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # (\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][54]~q\,
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~39_combout\);

-- Location: FF_X31_Y25_N11
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~39_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][54]~q\);

-- Location: LCCOMB_X30_Y25_N14
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~32_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][54]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & 
-- ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][54]~q\,
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~32_combout\);

-- Location: FF_X30_Y25_N15
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~32_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][54]~q\);

-- Location: LCCOMB_X29_Y25_N28
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~25_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][54]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & 
-- ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][54]~q\,
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~25_combout\);

-- Location: FF_X29_Y25_N29
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~25_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][54]~q\);

-- Location: LCCOMB_X29_Y25_N8
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~18_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][54]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & 
-- ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][54]~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~18_combout\);

-- Location: FF_X29_Y25_N9
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~18_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][54]~q\);

-- Location: LCCOMB_X31_Y25_N8
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~11_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][54]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & 
-- (((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # (\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][54]~q\,
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~11_combout\);

-- Location: FF_X31_Y25_N9
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~11_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][54]~q\);

-- Location: LCCOMB_X30_Y22_N0
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~5_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & (((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][54]~q\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][54]~q\,
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~5_combout\);

-- Location: FF_X30_Y22_N1
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\);

-- Location: LCCOMB_X28_Y22_N16
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~2_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(2)) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2) & !\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2),
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(2),
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~2_combout\);

-- Location: FF_X28_Y22_N17
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(2));

-- Location: LCCOMB_X28_Y22_N20
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(2)) # ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2) & 
-- !\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2) & 
-- ((!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(2),
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(2),
	datad => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18_combout\);

-- Location: LCCOMB_X23_Y21_N12
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~1_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~1_combout\);

-- Location: LCCOMB_X23_Y21_N16
\nios2_gen2_0|cpu|F_iw[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[2]~5_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2)) # 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~1_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~1_combout\ & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~1_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[2]~5_combout\);

-- Location: LCCOMB_X23_Y21_N8
\nios2_gen2_0|cpu|F_iw[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[2]~6_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[2]~5_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[2]~5_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[2]~6_combout\);

-- Location: FF_X23_Y21_N9
\nios2_gen2_0|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(2));

-- Location: LCCOMB_X19_Y17_N16
\nios2_gen2_0|cpu|D_ctrl_jmp_direct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ = (!\nios2_gen2_0|cpu|D_iw\(2) & (!\nios2_gen2_0|cpu|D_iw\(3) & (!\nios2_gen2_0|cpu|D_iw\(1) & \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(2),
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\);

-- Location: FF_X19_Y17_N17
\nios2_gen2_0|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X21_Y17_N10
\nios2_gen2_0|cpu|R_src1[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[1]~17_combout\ = (\nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & (!\nios2_gen2_0|cpu|R_src1~15_combout\ & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|de0_nano_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \nios2_gen2_0|cpu|R_src1~15_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[1]~17_combout\);

-- Location: FF_X21_Y17_N11
\nios2_gen2_0|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[1]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(1));

-- Location: LCCOMB_X23_Y16_N14
\nios2_gen2_0|cpu|E_mem_byte_en[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_mem_byte_en[0]~1_combout\ = (\nios2_gen2_0|cpu|Add1~6_combout\ & (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ $ ((!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)))) # (!\nios2_gen2_0|cpu|Add1~6_combout\ & 
-- (((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # (!\nios2_gen2_0|cpu|Add1~3_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~6_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \nios2_gen2_0|cpu|Add1~3_combout\,
	combout => \nios2_gen2_0|cpu|E_mem_byte_en[0]~1_combout\);

-- Location: FF_X23_Y16_N15
\nios2_gen2_0|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_mem_byte_en[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_byteenable\(0));

-- Location: LCCOMB_X35_Y22_N8
\mm_interconnect_0|sdram_0_s1_agent|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|WideOr0~0_combout\ = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\nios2_gen2_0|cpu|d_byteenable\(0)) # (\nios2_gen2_0|cpu|d_byteenable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_byteenable\(0),
	datab => \nios2_gen2_0|cpu|d_byteenable\(1),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~0_combout\);

-- Location: LCCOMB_X35_Y22_N16
\mm_interconnect_0|sdram_0_s1_agent|cp_ready\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7)) # ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent|WideOr0~1_combout\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\);

-- Location: LCCOMB_X31_Y22_N22
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count~0_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0) $ (!\mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0)) # ((\mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & !\mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count~0_combout\);

-- Location: FF_X31_Y22_N23
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0));

-- Location: LCCOMB_X31_Y22_N24
\mm_interconnect_0|cmd_mux_003|last_cycle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|last_cycle~0_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0) & (!\mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\ & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # 
-- (\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\,
	combout => \mm_interconnect_0|cmd_mux_003|last_cycle~0_combout\);

-- Location: LCCOMB_X31_Y22_N4
\mm_interconnect_0|cmd_mux_003|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ = (\mm_interconnect_0|cmd_mux_003|src_valid~2_combout\ & (((\mm_interconnect_0|cmd_mux_003|last_cycle~0_combout\)))) # (!\mm_interconnect_0|cmd_mux_003|src_valid~2_combout\ & 
-- ((\mm_interconnect_0|cmd_mux_003|src_valid~3_combout\ & ((\mm_interconnect_0|cmd_mux_003|last_cycle~0_combout\))) # (!\mm_interconnect_0|cmd_mux_003|src_valid~3_combout\ & (!\mm_interconnect_0|cmd_mux_003|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|packet_in_progress~q\,
	datab => \mm_interconnect_0|cmd_mux_003|last_cycle~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_003|src_valid~2_combout\,
	datad => \mm_interconnect_0|cmd_mux_003|src_valid~3_combout\,
	combout => \mm_interconnect_0|cmd_mux_003|update_grant~0_combout\);

-- Location: FF_X31_Y23_N3
\mm_interconnect_0|cmd_mux_003|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_003|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_003|saved_grant\(1));

-- Location: LCCOMB_X35_Y22_N10
\mm_interconnect_0|cmd_mux_003|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(34) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_byteenable\(2),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(34));

-- Location: FF_X35_Y22_N11
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(34),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(0));

-- Location: LCCOMB_X35_Y22_N24
\mm_interconnect_0|cmd_mux_003|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(35) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\nios2_gen2_0|cpu|d_byteenable\(3) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \nios2_gen2_0|cpu|d_byteenable\(3),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(35));

-- Location: FF_X35_Y22_N25
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(35),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(1));

-- Location: LCCOMB_X35_Y22_N26
\mm_interconnect_0|sdram_0_s1_agent|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|WideOr0~1_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(0)) # ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(1))))) 
-- # (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(0),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~1_combout\);

-- Location: LCCOMB_X35_Y22_N28
\mm_interconnect_0|sdram_0_s1_agent|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|WideOr0~1_combout\) # (\mm_interconnect_0|sdram_0_s1_agent|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\);

-- Location: LCCOMB_X35_Y22_N6
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~0_combout\ = (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent|m0_write~0_combout\) # ((\mm_interconnect_0|cmd_mux_003|src_data\(66) & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|m0_write~0_combout\,
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(66),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal0~0_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~0_combout\);

-- Location: LCCOMB_X35_Y22_N0
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~0_combout\ & ((\mm_interconnect_0|cmd_mux_003|src_valid~3_combout\) # 
-- (\mm_interconnect_0|cmd_mux_003|src_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\,
	datab => \mm_interconnect_0|cmd_mux_003|src_valid~3_combout\,
	datac => \mm_interconnect_0|cmd_mux_003|src_valid~2_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~0_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\);

-- Location: LCCOMB_X37_Y23_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[1]~0_combout\ = \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1) $ (((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\ & (!\sdram_0|f_select~combout\ & 
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0))) # (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\ & (\sdram_0|f_select~combout\ & !\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|always2~1_combout\,
	datab => \sdram_0|f_select~combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[1]~0_combout\);

-- Location: FF_X37_Y23_N25
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries[1]~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1));

-- Location: LCCOMB_X37_Y23_N12
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1)) # (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\);

-- Location: LCCOMB_X37_Y23_N28
\sdram_0|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector38~0_combout\ = (!\sdram_0|refresh_request~q\ & (\sdram_0|m_state.100000000~q\ & ((\sdram_0|pending~10_combout\) # (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|Equal1~0_combout\,
	datab => \sdram_0|pending~10_combout\,
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|m_state.100000000~q\,
	combout => \sdram_0|Selector38~0_combout\);

-- Location: LCCOMB_X38_Y23_N30
\sdram_0|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector29~1_combout\ = (\sdram_0|m_count\(1) & ((\sdram_0|m_state.000100000~q\) # ((\sdram_0|Selector25~5_combout\ & \sdram_0|Selector29~0_combout\)))) # (!\sdram_0|m_count\(1) & (\sdram_0|Selector25~5_combout\ & 
-- ((\sdram_0|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_count\(1),
	datab => \sdram_0|Selector25~5_combout\,
	datac => \sdram_0|m_state.000100000~q\,
	datad => \sdram_0|Selector29~0_combout\,
	combout => \sdram_0|Selector29~1_combout\);

-- Location: FF_X38_Y23_N31
\sdram_0|m_state.000100000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector29~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_state.000100000~q\);

-- Location: LCCOMB_X40_Y21_N28
\sdram_0|m_state~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|m_state~22_combout\ = (\sdram_0|refresh_request~q\ & \sdram_0|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|init_done~q\,
	combout => \sdram_0|m_state~22_combout\);

-- Location: LCCOMB_X40_Y19_N26
\sdram_0|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector30~0_combout\ = (\sdram_0|m_state.000100000~q\ & (((!\sdram_0|m_state.000000001~q\ & \sdram_0|m_state~22_combout\)) # (!\sdram_0|m_count\(1)))) # (!\sdram_0|m_state.000100000~q\ & (!\sdram_0|m_state.000000001~q\ & 
-- (\sdram_0|m_state~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000100000~q\,
	datab => \sdram_0|m_state.000000001~q\,
	datac => \sdram_0|m_state~22_combout\,
	datad => \sdram_0|m_count\(1),
	combout => \sdram_0|Selector30~0_combout\);

-- Location: FF_X40_Y19_N27
\sdram_0|m_state.001000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector30~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_state.001000000~q\);

-- Location: LCCOMB_X40_Y23_N24
\sdram_0|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector38~1_combout\ = (\sdram_0|m_state.010000000~q\) # ((\sdram_0|m_count\(1) & ((\sdram_0|m_state.001000000~q\) # (\sdram_0|m_state.000001000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_count\(1),
	datab => \sdram_0|m_state.001000000~q\,
	datac => \sdram_0|m_state.010000000~q\,
	datad => \sdram_0|m_state.000001000~q\,
	combout => \sdram_0|Selector38~1_combout\);

-- Location: LCCOMB_X40_Y19_N6
\sdram_0|Selector38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector38~2_combout\ = (\sdram_0|Selector38~1_combout\) # ((!\sdram_0|m_state.000000001~q\ & (!\sdram_0|m_state~22_combout\ & \sdram_0|m_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector38~1_combout\,
	datab => \sdram_0|m_state.000000001~q\,
	datac => \sdram_0|m_state~22_combout\,
	datad => \sdram_0|m_count\(1),
	combout => \sdram_0|Selector38~2_combout\);

-- Location: LCCOMB_X40_Y22_N12
\sdram_0|m_addr[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|m_addr[7]~1_combout\ = (!\sdram_0|m_state.000100000~q\ & !\sdram_0|m_state.000000100~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000100000~q\,
	datad => \sdram_0|m_state.000000100~q\,
	combout => \sdram_0|m_addr[7]~1_combout\);

-- Location: LCCOMB_X40_Y19_N14
\sdram_0|Selector39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector39~3_combout\ = (\sdram_0|m_next~19_combout\ & (!\sdram_0|m_state.000001000~q\)) # (!\sdram_0|m_next~19_combout\ & ((\sdram_0|m_count\(0)) # ((!\sdram_0|m_state.000001000~q\ & !\sdram_0|m_state.000010000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000001000~q\,
	datab => \sdram_0|m_next~19_combout\,
	datac => \sdram_0|m_state.000010000~q\,
	datad => \sdram_0|m_count\(0),
	combout => \sdram_0|Selector39~3_combout\);

-- Location: LCCOMB_X40_Y22_N20
\sdram_0|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector39~1_combout\ = (\sdram_0|m_state.000100000~q\ & (!\sdram_0|m_count\(0) & (\sdram_0|m_count\(1)))) # (!\sdram_0|m_state.000100000~q\ & ((\sdram_0|m_count\(0) $ (\sdram_0|m_count\(1))) # (!\sdram_0|m_state.000000100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000100000~q\,
	datab => \sdram_0|m_count\(0),
	datac => \sdram_0|m_count\(1),
	datad => \sdram_0|m_state.000000100~q\,
	combout => \sdram_0|Selector39~1_combout\);

-- Location: LCCOMB_X40_Y22_N18
\sdram_0|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector39~0_combout\ = (\sdram_0|m_state.000000001~q\) # ((\sdram_0|m_count\(0) & ((!\sdram_0|init_done~q\) # (!\sdram_0|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000001~q\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|init_done~q\,
	datad => \sdram_0|m_count\(0),
	combout => \sdram_0|Selector39~0_combout\);

-- Location: LCCOMB_X40_Y22_N6
\sdram_0|Selector39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector39~2_combout\ = (\sdram_0|Selector39~1_combout\ & (\sdram_0|Selector39~0_combout\ & ((\sdram_0|m_count\(0)) # (!\sdram_0|m_state.001000000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector39~1_combout\,
	datab => \sdram_0|m_count\(0),
	datac => \sdram_0|m_state.001000000~q\,
	datad => \sdram_0|Selector39~0_combout\,
	combout => \sdram_0|Selector39~2_combout\);

-- Location: LCCOMB_X40_Y19_N16
\sdram_0|Selector39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector39~4_combout\ = (\sdram_0|Selector39~3_combout\ & (\sdram_0|Selector39~2_combout\ & ((\sdram_0|m_count\(0)) # (!\sdram_0|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector38~0_combout\,
	datab => \sdram_0|Selector39~3_combout\,
	datac => \sdram_0|m_count\(0),
	datad => \sdram_0|Selector39~2_combout\,
	combout => \sdram_0|Selector39~4_combout\);

-- Location: FF_X40_Y19_N17
\sdram_0|m_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector39~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_count\(0));

-- Location: LCCOMB_X40_Y19_N18
\sdram_0|Selector38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector38~3_combout\ = (\sdram_0|Selector38~2_combout\) # ((\sdram_0|m_count\(1) & (!\sdram_0|m_addr[7]~1_combout\ & \sdram_0|m_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector38~2_combout\,
	datab => \sdram_0|m_count\(1),
	datac => \sdram_0|m_addr[7]~1_combout\,
	datad => \sdram_0|m_count\(0),
	combout => \sdram_0|Selector38~3_combout\);

-- Location: LCCOMB_X40_Y19_N12
\sdram_0|Selector38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector38~4_combout\ = (\sdram_0|m_next~19_combout\ & (\sdram_0|m_state.000001000~q\)) # (!\sdram_0|m_next~19_combout\ & (((\sdram_0|m_count\(1) & \sdram_0|m_state.000010000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000001000~q\,
	datab => \sdram_0|m_count\(1),
	datac => \sdram_0|m_state.000010000~q\,
	datad => \sdram_0|m_next~19_combout\,
	combout => \sdram_0|Selector38~4_combout\);

-- Location: LCCOMB_X40_Y19_N28
\sdram_0|Selector38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector38~5_combout\ = (\sdram_0|Selector38~3_combout\) # ((\sdram_0|Selector38~4_combout\) # ((\sdram_0|Selector38~0_combout\ & \sdram_0|m_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector38~0_combout\,
	datab => \sdram_0|Selector38~3_combout\,
	datac => \sdram_0|m_count\(1),
	datad => \sdram_0|Selector38~4_combout\,
	combout => \sdram_0|Selector38~5_combout\);

-- Location: FF_X40_Y19_N29
\sdram_0|m_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector38~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_count\(1));

-- Location: LCCOMB_X40_Y22_N4
\sdram_0|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector36~0_combout\ = (\sdram_0|m_next.010000000~q\ & ((\sdram_0|m_state.000010000~q\) # (\sdram_0|m_state.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|m_state.000010000~q\,
	datac => \sdram_0|m_state.000001000~q\,
	datad => \sdram_0|m_next.010000000~q\,
	combout => \sdram_0|Selector36~0_combout\);

-- Location: LCCOMB_X40_Y22_N14
\sdram_0|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector36~1_combout\ = (\sdram_0|refresh_request~q\ & ((\sdram_0|Selector25~4_combout\) # ((\sdram_0|pending~combout\ & \sdram_0|Selector36~0_combout\)))) # (!\sdram_0|refresh_request~q\ & (((\sdram_0|Selector36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|pending~combout\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|Selector36~0_combout\,
	datad => \sdram_0|Selector25~4_combout\,
	combout => \sdram_0|Selector36~1_combout\);

-- Location: LCCOMB_X40_Y22_N16
\sdram_0|Selector36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector36~2_combout\ = (\sdram_0|m_state.000100000~q\) # ((\sdram_0|Selector25~4_combout\) # ((\sdram_0|m_state.001000000~q\) # (\sdram_0|m_state.000000100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000100000~q\,
	datab => \sdram_0|Selector25~4_combout\,
	datac => \sdram_0|m_state.001000000~q\,
	datad => \sdram_0|m_state.000000100~q\,
	combout => \sdram_0|Selector36~2_combout\);

-- Location: LCCOMB_X40_Y22_N28
\sdram_0|Selector36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector36~3_combout\ = (\sdram_0|Selector36~1_combout\) # ((\sdram_0|m_next.010000000~q\ & ((\sdram_0|Selector38~0_combout\) # (\sdram_0|Selector36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector38~0_combout\,
	datab => \sdram_0|Selector36~1_combout\,
	datac => \sdram_0|m_next.010000000~q\,
	datad => \sdram_0|Selector36~2_combout\,
	combout => \sdram_0|Selector36~3_combout\);

-- Location: FF_X40_Y22_N29
\sdram_0|m_next.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector36~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_next.010000000~q\);

-- Location: LCCOMB_X40_Y21_N8
\sdram_0|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector31~1_combout\ = (!\sdram_0|m_count\(1) & (\sdram_0|m_next.010000000~q\ & \sdram_0|m_state.000000100~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_count\(1),
	datac => \sdram_0|m_next.010000000~q\,
	datad => \sdram_0|m_state.000000100~q\,
	combout => \sdram_0|Selector31~1_combout\);

-- Location: FF_X40_Y21_N9
\sdram_0|m_state.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector31~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_state.010000000~q\);

-- Location: LCCOMB_X40_Y21_N20
\sdram_0|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector23~0_combout\ = (\sdram_0|ack_refresh_request~q\ & (((\sdram_0|m_state.000000001~q\) # (!\sdram_0|init_done~q\)))) # (!\sdram_0|ack_refresh_request~q\ & (\sdram_0|m_state.010000000~q\ & ((\sdram_0|m_state.000000001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.010000000~q\,
	datab => \sdram_0|init_done~q\,
	datac => \sdram_0|ack_refresh_request~q\,
	datad => \sdram_0|m_state.000000001~q\,
	combout => \sdram_0|Selector23~0_combout\);

-- Location: FF_X40_Y21_N21
\sdram_0|ack_refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector23~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|ack_refresh_request~q\);

-- Location: LCCOMB_X40_Y21_N18
\sdram_0|refresh_request~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|refresh_request~0_combout\ = (\sdram_0|init_done~q\ & (!\sdram_0|ack_refresh_request~q\ & ((\sdram_0|Equal0~3_combout\) # (\sdram_0|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Equal0~3_combout\,
	datab => \sdram_0|init_done~q\,
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|ack_refresh_request~q\,
	combout => \sdram_0|refresh_request~0_combout\);

-- Location: FF_X40_Y21_N19
\sdram_0|refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|refresh_request~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|refresh_request~q\);

-- Location: LCCOMB_X40_Y23_N6
\sdram_0|Selector33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector33~3_combout\ = ((\sdram_0|refresh_request~q\ & !\sdram_0|pending~combout\)) # (!\sdram_0|m_next.000000001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_next.000000001~q\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|pending~combout\,
	combout => \sdram_0|Selector33~3_combout\);

-- Location: LCCOMB_X40_Y21_N6
\sdram_0|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector33~0_combout\ = (!\sdram_0|m_state.000100000~q\ & (!\sdram_0|m_state.001000000~q\ & !\sdram_0|m_state.000000100~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|m_state.000100000~q\,
	datac => \sdram_0|m_state.001000000~q\,
	datad => \sdram_0|m_state.000000100~q\,
	combout => \sdram_0|Selector33~0_combout\);

-- Location: LCCOMB_X40_Y23_N10
\sdram_0|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector33~1_combout\ = (\sdram_0|m_state.100000000~q\) # (((!\sdram_0|refresh_request~q\ & !\sdram_0|m_state.000000001~q\)) # (!\sdram_0|Selector33~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.100000000~q\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|Selector33~0_combout\,
	datad => \sdram_0|m_state.000000001~q\,
	combout => \sdram_0|Selector33~1_combout\);

-- Location: LCCOMB_X40_Y23_N20
\sdram_0|Selector33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector33~2_combout\ = (\sdram_0|init_done~q\ & (!\sdram_0|m_next.000000001~q\ & ((\sdram_0|Selector33~1_combout\)))) # (!\sdram_0|init_done~q\ & (((!\sdram_0|m_next.000000001~q\ & \sdram_0|Selector33~1_combout\)) # 
-- (!\sdram_0|m_state.000000001~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|init_done~q\,
	datab => \sdram_0|m_next.000000001~q\,
	datac => \sdram_0|m_state.000000001~q\,
	datad => \sdram_0|Selector33~1_combout\,
	combout => \sdram_0|Selector33~2_combout\);

-- Location: LCCOMB_X40_Y23_N22
\sdram_0|Selector33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector33~4_combout\ = (\sdram_0|Selector35~2_combout\ & (!\sdram_0|Selector33~2_combout\ & ((\sdram_0|WideOr9~0_combout\) # (!\sdram_0|Selector33~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector33~3_combout\,
	datab => \sdram_0|WideOr9~0_combout\,
	datac => \sdram_0|Selector35~2_combout\,
	datad => \sdram_0|Selector33~2_combout\,
	combout => \sdram_0|Selector33~4_combout\);

-- Location: FF_X40_Y23_N23
\sdram_0|m_next.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector33~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_next.000000001~q\);

-- Location: LCCOMB_X37_Y23_N10
\sdram_0|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector24~0_combout\ = ((!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1) & (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0) & !\sdram_0|refresh_request~q\))) # (!\sdram_0|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(1),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entries\(0),
	datac => \sdram_0|refresh_request~q\,
	datad => \sdram_0|init_done~q\,
	combout => \sdram_0|Selector24~0_combout\);

-- Location: LCCOMB_X40_Y23_N30
\sdram_0|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector24~1_combout\ = (\sdram_0|m_next.000000001~q\ & (((\sdram_0|m_state.000000001~q\) # (!\sdram_0|Selector24~0_combout\)))) # (!\sdram_0|m_next.000000001~q\ & (!\sdram_0|Selector31~0_combout\ & ((\sdram_0|m_state.000000001~q\) # 
-- (!\sdram_0|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_next.000000001~q\,
	datab => \sdram_0|Selector31~0_combout\,
	datac => \sdram_0|m_state.000000001~q\,
	datad => \sdram_0|Selector24~0_combout\,
	combout => \sdram_0|Selector24~1_combout\);

-- Location: FF_X40_Y23_N31
\sdram_0|m_state.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector24~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_state.000000001~q\);

-- Location: LCCOMB_X38_Y23_N0
\sdram_0|Selector25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector25~6_combout\ = (!\sdram_0|m_state.000000001~q\ & (\sdram_0|Selector25~5_combout\ & \sdram_0|init_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000001~q\,
	datab => \sdram_0|Selector25~5_combout\,
	datac => \sdram_0|init_done~q\,
	combout => \sdram_0|Selector25~6_combout\);

-- Location: FF_X38_Y23_N1
\sdram_0|m_state.000000010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector25~6_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_state.000000010~q\);

-- Location: LCCOMB_X40_Y23_N18
\sdram_0|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|WideOr8~0_combout\ = (!\sdram_0|m_state.000000010~q\ & (!\sdram_0|m_state.001000000~q\ & !\sdram_0|m_state.010000000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000010~q\,
	datab => \sdram_0|m_state.001000000~q\,
	datac => \sdram_0|m_state.010000000~q\,
	combout => \sdram_0|WideOr8~0_combout\);

-- Location: LCCOMB_X41_Y23_N2
\sdram_0|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector1~0_combout\ = (\sdram_0|i_state.000~q\ & (!\sdram_0|i_state.011~q\ & ((\sdram_0|i_cmd\(2)) # (!\sdram_0|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.000~q\,
	datab => \sdram_0|i_state.101~q\,
	datac => \sdram_0|i_cmd\(2),
	datad => \sdram_0|i_state.011~q\,
	combout => \sdram_0|Selector1~0_combout\);

-- Location: FF_X41_Y23_N3
\sdram_0|i_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector1~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_cmd\(2));

-- Location: LCCOMB_X40_Y23_N28
\sdram_0|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector20~0_combout\ = (\sdram_0|m_state.000000001~q\ & (((!\sdram_0|WideOr8~0_combout\)))) # (!\sdram_0|m_state.000000001~q\ & (!\sdram_0|init_done~q\ & ((\sdram_0|i_cmd\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|init_done~q\,
	datab => \sdram_0|WideOr8~0_combout\,
	datac => \sdram_0|m_state.000000001~q\,
	datad => \sdram_0|i_cmd\(2),
	combout => \sdram_0|Selector20~0_combout\);

-- Location: FF_X40_Y23_N29
\sdram_0|m_cmd[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector20~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_cmd[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y23_N8
\sdram_0|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector3~0_combout\ = (\sdram_0|WideOr6~0_combout\ & (!\sdram_0|i_state.010~q\ & ((\sdram_0|i_cmd\(0)) # (!\sdram_0|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|WideOr6~0_combout\,
	datab => \sdram_0|i_state.010~q\,
	datac => \sdram_0|i_cmd\(0),
	datad => \sdram_0|i_state.101~q\,
	combout => \sdram_0|Selector3~0_combout\);

-- Location: FF_X41_Y23_N9
\sdram_0|i_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector3~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_cmd\(0));

-- Location: LCCOMB_X41_Y23_N10
\sdram_0|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector22~0_combout\ = (\sdram_0|m_state.000000001~q\ & (((\sdram_0|m_state.001000000~q\)))) # (!\sdram_0|m_state.000000001~q\ & (!\sdram_0|init_done~q\ & ((\sdram_0|i_cmd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|init_done~q\,
	datab => \sdram_0|m_state.000000001~q\,
	datac => \sdram_0|m_state.001000000~q\,
	datad => \sdram_0|i_cmd\(0),
	combout => \sdram_0|Selector22~0_combout\);

-- Location: LCCOMB_X38_Y22_N24
\sdram_0|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|always5~0_combout\ = (!\sdram_0|f_pop~q\) # (!\sdram_0|pending~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|pending~combout\,
	datab => \sdram_0|f_pop~q\,
	combout => \sdram_0|always5~0_combout\);

-- Location: LCCOMB_X41_Y23_N14
\sdram_0|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector22~1_combout\ = (\sdram_0|m_state.000010000~q\ & (\sdram_0|always5~0_combout\ & ((\sdram_0|Selector22~0_combout\) # (\sdram_0|m_state.000000001~q\)))) # (!\sdram_0|m_state.000010000~q\ & (\sdram_0|Selector22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector22~0_combout\,
	datab => \sdram_0|m_state.000000001~q\,
	datac => \sdram_0|always5~0_combout\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector22~1_combout\);

-- Location: FF_X41_Y23_N15
\sdram_0|m_cmd[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector22~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_cmd[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y23_N22
\sdram_0|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector2~0_combout\ = (\sdram_0|WideOr6~0_combout\ & (!\sdram_0|i_state.001~q\ & ((\sdram_0|i_cmd\(1)) # (!\sdram_0|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|WideOr6~0_combout\,
	datab => \sdram_0|i_state.101~q\,
	datac => \sdram_0|i_cmd\(1),
	datad => \sdram_0|i_state.001~q\,
	combout => \sdram_0|Selector2~0_combout\);

-- Location: FF_X41_Y23_N23
\sdram_0|i_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector2~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_cmd\(1));

-- Location: LCCOMB_X41_Y23_N20
\sdram_0|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector21~0_combout\ = (\sdram_0|m_state.000000001~q\ & (\sdram_0|m_state.010000000~q\)) # (!\sdram_0|m_state.000000001~q\ & (((\sdram_0|i_cmd\(1) & !\sdram_0|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.010000000~q\,
	datab => \sdram_0|i_cmd\(1),
	datac => \sdram_0|init_done~q\,
	datad => \sdram_0|m_state.000000001~q\,
	combout => \sdram_0|Selector21~0_combout\);

-- Location: LCCOMB_X41_Y23_N18
\sdram_0|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector21~1_combout\ = (\sdram_0|WideOr9~0_combout\ & (((\sdram_0|Selector21~0_combout\)))) # (!\sdram_0|WideOr9~0_combout\ & (\sdram_0|always5~0_combout\ & ((\sdram_0|m_state.000000001~q\) # (\sdram_0|Selector21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|WideOr9~0_combout\,
	datab => \sdram_0|m_state.000000001~q\,
	datac => \sdram_0|always5~0_combout\,
	datad => \sdram_0|Selector21~0_combout\,
	combout => \sdram_0|Selector21~1_combout\);

-- Location: FF_X41_Y23_N19
\sdram_0|m_cmd[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector21~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_cmd[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y23_N4
\sdram_0|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Equal4~0_combout\ = (!\sdram_0|m_cmd[2]~_Duplicate_1_q\ & (!\sdram_0|m_cmd[0]~_Duplicate_1_q\ & \sdram_0|m_cmd[1]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|m_cmd[2]~_Duplicate_1_q\,
	datac => \sdram_0|m_cmd[0]~_Duplicate_1_q\,
	datad => \sdram_0|m_cmd[1]~_Duplicate_1_q\,
	combout => \sdram_0|Equal4~0_combout\);

-- Location: FF_X41_Y23_N5
\sdram_0|rd_valid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Equal4~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|rd_valid\(0));

-- Location: FF_X41_Y23_N29
\sdram_0|rd_valid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|rd_valid\(0),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|rd_valid\(1));

-- Location: LCCOMB_X38_Y21_N2
\sdram_0|rd_valid[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|rd_valid[2]~feeder_combout\ = \sdram_0|rd_valid\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|rd_valid\(1),
	combout => \sdram_0|rd_valid[2]~feeder_combout\);

-- Location: FF_X38_Y21_N3
\sdram_0|rd_valid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|rd_valid[2]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|rd_valid\(2));

-- Location: FF_X38_Y21_N27
\sdram_0|za_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|rd_valid\(2),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|za_valid~q\);

-- Location: LCCOMB_X38_Y21_N4
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~0_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0) & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1) $ 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0) & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1) $ 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(1),
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~0_combout\);

-- Location: LCCOMB_X38_Y21_N26
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~1_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~0_combout\ & (\sdram_0|za_valid~q\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~1_combout\ $ 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|Add0~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~0_combout\,
	datac => \sdram_0|za_valid~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|rd_ptr\(2),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~1_combout\);

-- Location: LCCOMB_X38_Y21_N28
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~2_combout\ = (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|full~q\) # 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|read~0_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|full~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~2_combout\);

-- Location: FF_X38_Y21_N29
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|next_full~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|full~q\);

-- Location: LCCOMB_X38_Y21_N14
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ = (\sdram_0|za_valid~q\ & !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sdram_0|za_valid~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|full~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\);

-- Location: LCCOMB_X39_Y23_N4
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\ & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2) & (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|write~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\);

-- Location: FF_X40_Y20_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37_q\);

-- Location: FF_X41_Y20_N27
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(5),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~53_q\);

-- Location: FF_X44_Y20_N13
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(5),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~21_q\);

-- Location: FF_X44_Y20_N15
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(5),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~5_q\);

-- Location: LCCOMB_X44_Y20_N14
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~178_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~21_q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~5_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~21_q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~5_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~178_combout\);

-- Location: LCCOMB_X41_Y20_N26
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~179_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~178_combout\ & 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~53_q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~178_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37_q\)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~37_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~53_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~178_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~179_combout\);

-- Location: LCCOMB_X38_Y20_N8
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101feeder_combout\ = \sdram_0|za_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(5),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101feeder_combout\);

-- Location: FF_X38_Y20_N9
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101_q\);

-- Location: FF_X39_Y20_N5
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(5),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~69_q\);

-- Location: LCCOMB_X39_Y20_N4
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~176_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101_q\) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\)))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\ & (((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~69_q\ & 
-- !\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~101_q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~69_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~176_combout\);

-- Location: FF_X39_Y20_N7
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|za_data\(5),
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~117_q\);

-- Location: LCCOMB_X40_Y20_N4
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85feeder_combout\ = \sdram_0|za_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|za_data\(5),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85feeder_combout\);

-- Location: FF_X40_Y20_N5
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85feeder_combout\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85_q\);

-- Location: LCCOMB_X39_Y20_N6
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~177_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~176_combout\ & 
-- (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~117_q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~176_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85_q\))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~176_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~117_q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~85_q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~177_combout\);

-- Location: LCCOMB_X41_Y20_N18
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~180_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~177_combout\))) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~179_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~177_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~180_combout\);

-- Location: FF_X41_Y20_N19
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|mem~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(5));

-- Location: FF_X28_Y22_N23
\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_payload\(5),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5));

-- Location: LCCOMB_X28_Y22_N4
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~8_combout\ = (!\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & ((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(5)) # 
-- ((\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5) & !\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5),
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(5),
	datad => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~8_combout\);

-- Location: FF_X28_Y22_N5
\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg~8_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(5));

-- Location: LCCOMB_X28_Y22_N24
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5) & (((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(5) & \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\)) # 
-- (!\mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5) & (((\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(5) & 
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_payload\(5),
	datab => \mm_interconnect_0|sdram_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|data_reg\(5),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][54]~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21_combout\);

-- Location: LCCOMB_X23_Y20_N26
\nios2_gen2_0|cpu|F_iw[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[5]~25_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[5]~25_combout\);

-- Location: LCCOMB_X23_Y20_N6
\nios2_gen2_0|cpu|F_iw[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[5]~26_combout\ = ((\nios2_gen2_0|cpu|F_iw[5]~25_combout\) # ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|D_iw[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[5]~25_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[5]~26_combout\);

-- Location: LCCOMB_X23_Y20_N24
\nios2_gen2_0|cpu|F_iw[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[5]~27_combout\ = (\nios2_gen2_0|cpu|F_iw[5]~26_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[5]~26_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[5]~27_combout\);

-- Location: FF_X23_Y20_N25
\nios2_gen2_0|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[5]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(5));

-- Location: LCCOMB_X18_Y17_N16
\nios2_gen2_0|cpu|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y19_N2
\nios2_gen2_0|cpu|D_op_cmpge~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_cmpge~0_combout\ = (\nios2_gen2_0|cpu|Equal0~3_combout\ & (!\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal0~2_combout\ & \nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X20_Y19_N20
\nios2_gen2_0|cpu|hbreak_enabled~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|hbreak_enabled~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\nios2_gen2_0|cpu|hbreak_enabled~q\ & ((!\nios2_gen2_0|cpu|Equal62~9_combout\) # (!\nios2_gen2_0|cpu|D_op_cmpge~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~9_combout\,
	datac => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	datad => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	combout => \nios2_gen2_0|cpu|hbreak_enabled~0_combout\);

-- Location: LCCOMB_X20_Y19_N0
\nios2_gen2_0|cpu|hbreak_enabled~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\ = \nios2_gen2_0|cpu|hbreak_enabled~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|hbreak_enabled~0_combout\,
	combout => \nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\);

-- Location: FF_X20_Y19_N1
\nios2_gen2_0|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|hbreak_enabled~q\);

-- Location: LCCOMB_X17_Y27_N24
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ = \nios2_gen2_0|cpu|hbreak_enabled~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: FF_X17_Y27_N25
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X17_Y27_N10
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X17_Y27_N11
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X17_Y27_N19
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1));

-- Location: LCCOMB_X34_Y27_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~8_combout\);

-- Location: LCCOMB_X34_Y27_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~9_combout\);

-- Location: LCCOMB_X35_Y27_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: FF_X35_Y27_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X31_Y27_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\);

-- Location: LCCOMB_X30_Y27_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: FF_X30_Y27_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X28_Y27_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X28_Y27_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X30_Y27_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal6~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X30_Y27_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X31_Y27_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X31_Y27_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X31_Y27_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4_combout\);

-- Location: LCCOMB_X23_Y26_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X24_Y26_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X24_Y26_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X24_Y26_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X27_Y26_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\);

-- Location: FF_X24_Y26_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X24_Y26_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\);

-- Location: FF_X24_Y26_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X24_Y26_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X24_Y26_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X24_Y26_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19_combout\);

-- Location: LCCOMB_X24_Y26_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~19_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\);

-- Location: FF_X24_Y26_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: FF_X24_Y26_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X24_Y26_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X24_Y26_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X23_Y26_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X27_Y26_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\);

-- Location: FF_X23_Y26_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X24_Y26_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X24_Y26_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X24_Y26_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X24_Y26_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X23_Y26_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: FF_X23_Y26_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X24_Y26_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X23_Y26_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: FF_X23_Y26_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X23_Y26_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X24_Y26_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X24_Y26_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X24_Y26_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X31_Y27_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\);

-- Location: LCCOMB_X31_Y27_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5_combout\);

-- Location: LCCOMB_X23_Y12_N28
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tdo~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tdo~feeder_combout\);

-- Location: FF_X23_Y12_N29
\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tdo~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tdo~q\);

-- Location: LCCOMB_X31_Y27_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|tdo~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~6_combout\);

-- Location: LCCOMB_X31_Y27_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\);

-- Location: LCCOMB_X27_Y28_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X31_Y27_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X31_Y27_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X27_Y28_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X27_Y28_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X27_Y28_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X27_Y28_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X27_Y28_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X27_Y28_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X27_Y26_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X31_Y27_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X31_Y27_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X27_Y26_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X26_Y26_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\);

-- Location: LCCOMB_X26_Y26_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LCCOMB_X26_Y26_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\);

-- Location: LCCOMB_X27_Y26_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\);

-- Location: FF_X26_Y26_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X26_Y26_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\);

-- Location: FF_X26_Y26_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X26_Y26_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\);

-- Location: FF_X26_Y26_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X26_Y26_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\);

-- Location: FF_X26_Y26_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X26_Y26_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\);

-- Location: FF_X26_Y26_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X26_Y26_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: LCCOMB_X26_Y26_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: LCCOMB_X26_Y26_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\);

-- Location: LCCOMB_X27_Y26_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\);

-- Location: LCCOMB_X27_Y26_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X26_Y26_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X26_Y26_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X27_Y26_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X27_Y26_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X27_Y26_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X26_Y26_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: LCCOMB_X26_Y26_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X27_Y26_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X27_Y26_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X27_Y26_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X27_Y26_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X27_Y26_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X26_Y26_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X26_Y26_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LCCOMB_X27_Y26_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X27_Y26_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X27_Y26_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X27_Y26_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X27_Y26_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X27_Y26_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X27_Y26_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X29_Y27_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X29_Y27_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X29_Y27_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X29_Y27_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X29_Y27_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X29_Y27_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X29_Y27_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X29_Y27_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X29_Y27_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X31_Y27_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\);

-- Location: LCCOMB_X31_Y27_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\);

-- Location: LCCOMB_X31_Y27_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\);

-- Location: FF_X31_Y27_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: LCCOMB_X10_Y23_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X19_Y26_N2
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21) & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X19_Y26_N3
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X18_Y26_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\);

-- Location: LCCOMB_X18_Y26_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(23) & 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\) # 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(23) & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|de0_nano_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X18_Y26_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(22));

-- Location: FF_X18_Y26_N31
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22));

-- Location: FF_X21_Y27_N9
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_debug_slave_wrapper|the_de0_nano_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X21_Y27_N8
\rst_controller_001|merged_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|merged_reset~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\) # (!\reset_reset_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\,
	datad => \reset_reset_n~input_o\,
	combout => \rst_controller_001|merged_reset~0_combout\);

-- Location: CLKCTRL_G12
\rst_controller_001|merged_reset~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller_001|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller_001|merged_reset~0clkctrl_outclk\);

-- Location: FF_X41_Y22_N13
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X41_Y22_N10
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X41_Y22_N11
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X41_Y22_N24
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X41_Y22_N25
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \rst_controller_001|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G6
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y23_N24
\mm_interconnect_0|cmd_demux|src3_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src3_valid~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\ & (\mm_interconnect_0|router|Equal1~3_combout\ & \mm_interconnect_0|cmd_demux|src3_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~combout\,
	datac => \mm_interconnect_0|router|Equal1~3_combout\,
	datad => \mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_demux|src3_valid~1_combout\);

-- Location: LCCOMB_X31_Y23_N28
\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ & ((\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\) # (\mm_interconnect_0|cmd_demux|src3_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_003|update_grant~0_combout\,
	datad => \mm_interconnect_0|cmd_demux|src3_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X31_Y23_N27
\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1));

-- Location: LCCOMB_X31_Y23_N2
\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\ = (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ & ((\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0) & 
-- !\mm_interconnect_0|cmd_demux|src3_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_demux|src3_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\);

-- Location: LCCOMB_X31_Y23_N4
\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X31_Y23_N5
\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0));

-- Location: LCCOMB_X31_Y23_N26
\mm_interconnect_0|cmd_mux_003|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\ = (\mm_interconnect_0|cmd_demux|src3_valid~1_combout\ & (((!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ & \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_demux|src3_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\);

-- Location: FF_X31_Y23_N17
\mm_interconnect_0|cmd_mux_003|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_mux_003|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_003|saved_grant\(0));

-- Location: LCCOMB_X32_Y21_N16
\mm_interconnect_0|cmd_mux_003|src_data[66]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(66) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & 
-- (((\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ & \mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\,
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(66));

-- Location: LCCOMB_X35_Y22_N30
\mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\ = (\mm_interconnect_0|cmd_mux_003|src_data\(66) & (!\mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\ & ((\mm_interconnect_0|cmd_mux_003|src_valid~3_combout\) # 
-- (\mm_interconnect_0|cmd_mux_003|src_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_data\(66),
	datab => \mm_interconnect_0|cmd_mux_003|src_valid~3_combout\,
	datac => \mm_interconnect_0|cmd_mux_003|src_valid~2_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|WideOr0~2_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\);

-- Location: FF_X30_Y24_N13
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~44_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][83]~q\);

-- Location: LCCOMB_X30_Y24_N12
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~44_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][83]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7) & 
-- ((\mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[7][83]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~44_combout\);

-- Location: LCCOMB_X30_Y24_N14
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~44_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]~feeder_combout\);

-- Location: FF_X30_Y24_N15
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]~q\);

-- Location: LCCOMB_X30_Y25_N30
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~37_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6) & 
-- ((\mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[6][83]~q\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(6),
	datad => \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~37_combout\);

-- Location: FF_X30_Y25_N31
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~37_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][83]~q\);

-- Location: LCCOMB_X30_Y25_N26
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~30_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][83]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5) & 
-- ((\mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(5),
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[5][83]~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~30_combout\);

-- Location: FF_X30_Y25_N27
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~30_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][83]~q\);

-- Location: LCCOMB_X29_Y25_N16
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~23_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][83]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4) & 
-- (\mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[4][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(4),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~23_combout\);

-- Location: FF_X29_Y25_N17
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~23_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][83]~q\);

-- Location: LCCOMB_X29_Y25_N4
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~16_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][83]~q\))) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3) & 
-- (\mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[3][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(3),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~16_combout\);

-- Location: FF_X29_Y25_N5
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~16_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][83]~q\);

-- Location: LCCOMB_X31_Y25_N12
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~9_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][83]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2) & 
-- ((\mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[2][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(2),
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~9_combout\);

-- Location: FF_X31_Y25_N13
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~9_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][83]~q\);

-- Location: LCCOMB_X32_Y24_N8
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~3_combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][83]~q\)) # (!\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[1][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|sdram_0_s1_agent|rf_source_data[83]~0_combout\,
	combout => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X32_Y24_N9
\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\);

-- Location: LCCOMB_X30_Y25_N24
\mm_interconnect_0|sdram_0_s1_agent|rp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\ = (\mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\) # ((\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\ & \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][83]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|sdram_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\);

-- Location: LCCOMB_X30_Y22_N2
\mm_interconnect_0|rsp_demux_003|src1_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ = (\mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\ & (\mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][66]~q\ & (\mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\ & 
-- \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][48]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_agent|rp_valid~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][66]~q\,
	datac => \mm_interconnect_0|sdram_0_s1_rsp_width_adapter|always10~1_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent_rsp_fifo|mem[0][48]~q\,
	combout => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\);

-- Location: LCCOMB_X27_Y21_N0
\nios2_gen2_0|cpu|F_iw[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[12]~21_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \nios2_gen2_0|cpu|F_iw[12]~21_combout\);

-- Location: LCCOMB_X27_Y21_N10
\nios2_gen2_0|cpu|F_iw[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[12]~22_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12)) # ((\nios2_gen2_0|cpu|F_iw[12]~21_combout\ & 
-- \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\nios2_gen2_0|cpu|F_iw[12]~21_combout\ & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[12]~21_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[12]~22_combout\);

-- Location: LCCOMB_X27_Y21_N26
\nios2_gen2_0|cpu|F_iw[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[12]~24_combout\ = (\nios2_gen2_0|cpu|D_iw[9]~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[12]~22_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & \nios2_gen2_0|cpu|F_iw[12]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[9]~0_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[12]~23_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[12]~22_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[12]~24_combout\);

-- Location: FF_X27_Y21_N27
\nios2_gen2_0|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[12]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(12));

-- Location: LCCOMB_X19_Y18_N16
\nios2_gen2_0|cpu|D_ctrl_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_break~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(13) & (\nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ & \nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(13),
	datac => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|D_ctrl_break~0_combout\);

-- Location: FF_X19_Y18_N17
\nios2_gen2_0|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_break~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X25_Y17_N12
\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ = (\nios2_gen2_0|cpu|R_ctrl_break~q\) # (\nios2_gen2_0|cpu|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\);

-- Location: LCCOMB_X26_Y17_N8
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~15_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~57_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[16]~32_combout\,
	datad => \nios2_gen2_0|cpu|Add1~57_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~15_combout\);

-- Location: FF_X26_Y17_N9
\nios2_gen2_0|cpu|F_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(16));

-- Location: LCCOMB_X27_Y17_N16
\mm_interconnect_0|router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~1_combout\ = (!\nios2_gen2_0|cpu|F_pc\(19) & (!\nios2_gen2_0|cpu|F_pc\(20) & (!\nios2_gen2_0|cpu|F_pc\(17) & !\nios2_gen2_0|cpu|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(19),
	datab => \nios2_gen2_0|cpu|F_pc\(20),
	datac => \nios2_gen2_0|cpu|F_pc\(17),
	datad => \nios2_gen2_0|cpu|F_pc\(18),
	combout => \mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: LCCOMB_X27_Y17_N22
\mm_interconnect_0|router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~0_combout\ = (\nios2_gen2_0|cpu|F_pc\(23) & (\nios2_gen2_0|cpu|F_pc\(24) & (!\nios2_gen2_0|cpu|F_pc\(21) & !\nios2_gen2_0|cpu|F_pc\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(23),
	datab => \nios2_gen2_0|cpu|F_pc\(24),
	datac => \nios2_gen2_0|cpu|F_pc\(21),
	datad => \nios2_gen2_0|cpu|F_pc\(22),
	combout => \mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y21_N6
\mm_interconnect_0|router_001|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~2_combout\ = (!\nios2_gen2_0|cpu|F_pc\(16) & (\mm_interconnect_0|router_001|Equal1~1_combout\ & \mm_interconnect_0|router_001|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(16),
	datac => \mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|router_001|Equal1~2_combout\);

-- Location: LCCOMB_X32_Y19_N30
\mm_interconnect_0|router_001|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~3_combout\ = (\nios2_gen2_0|cpu|F_pc\(14) & !\nios2_gen2_0|cpu|F_pc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(14),
	datac => \nios2_gen2_0|cpu|F_pc\(15),
	combout => \mm_interconnect_0|router_001|Equal1~3_combout\);

-- Location: LCCOMB_X28_Y21_N30
\mm_interconnect_0|cmd_demux_001|src1_valid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\ = (\mm_interconnect_0|router_001|Equal1~2_combout\ & (!\nios2_gen2_0|cpu|i_read~q\ & (!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & 
-- \mm_interconnect_0|router_001|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|Equal1~2_combout\,
	datab => \nios2_gen2_0|cpu|i_read~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|router_001|Equal1~3_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\);

-- Location: LCCOMB_X29_Y19_N14
\mm_interconnect_0|cmd_mux_002|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|WideOr1~combout\ = (\mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\ & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- \mm_interconnect_0|cmd_mux_002|src_valid~0_combout\)))) # (!\mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\ & (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\mm_interconnect_0|cmd_mux_002|src_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src1_valid~4_combout\,
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux_002|src_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X29_Y21_N12
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ & \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X29_Y21_N16
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\) # ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0)) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X29_Y21_N17
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y22_N28
\mm_interconnect_0|router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal2~2_combout\ = (\mm_interconnect_0|router_001|Equal2~1_combout\ & (\mm_interconnect_0|router_001|Equal2~0_combout\ & \mm_interconnect_0|router_001|Equal1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|router_001|Equal2~1_combout\,
	datac => \mm_interconnect_0|router_001|Equal2~0_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~2_combout\,
	combout => \mm_interconnect_0|router_001|Equal2~2_combout\);

-- Location: LCCOMB_X28_Y23_N6
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6_combout\ = (\mm_interconnect_0|router_001|Equal2~2_combout\ & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|Equal2~2_combout\,
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6_combout\);

-- Location: LCCOMB_X28_Y21_N16
\mm_interconnect_0|router_001|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~4_combout\ = (!\nios2_gen2_0|cpu|F_pc\(16) & (\mm_interconnect_0|router_001|Equal1~0_combout\ & (\mm_interconnect_0|router_001|Equal1~1_combout\ & \mm_interconnect_0|router_001|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(16),
	datab => \mm_interconnect_0|router_001|Equal1~0_combout\,
	datac => \mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~3_combout\,
	combout => \mm_interconnect_0|router_001|Equal1~4_combout\);

-- Location: LCCOMB_X28_Y21_N8
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7_combout\ = (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6_combout\) # ((!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \mm_interconnect_0|router_001|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6_combout\,
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \mm_interconnect_0|router_001|Equal1~4_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7_combout\);

-- Location: LCCOMB_X31_Y22_N8
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\ = ((!\mm_interconnect_0|router_001|Equal1~3_combout\ & ((!\mm_interconnect_0|router_001|Equal2~1_combout\) # (!\mm_interconnect_0|router_001|Equal2~0_combout\)))) # 
-- (!\mm_interconnect_0|router_001|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|Equal1~2_combout\,
	datab => \mm_interconnect_0|router_001|Equal2~0_combout\,
	datac => \mm_interconnect_0|router_001|Equal2~1_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~3_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\);

-- Location: LCCOMB_X31_Y22_N26
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0) & (\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & 
-- (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\ & !\mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5_combout\);

-- Location: LCCOMB_X28_Y21_N2
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8_combout\ = (!\nios2_gen2_0|cpu|i_read~q\ & (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- ((\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7_combout\) # (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|i_read~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5_combout\,
	datad => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8_combout\);

-- Location: LCCOMB_X28_Y24_N2
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10_combout\ = (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\)) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10_combout\);

-- Location: LCCOMB_X28_Y21_N18
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9_combout\ = (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10_combout\ & (!\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\ & 
-- ((\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8_combout\) # (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9_combout\);

-- Location: FF_X28_Y21_N19
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X28_Y21_N20
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ = (!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & !\nios2_gen2_0|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datad => \nios2_gen2_0|cpu|i_read~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\);

-- Location: LCCOMB_X32_Y21_N18
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # 
-- ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\)))) # (!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\ & 
-- (((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read~combout\,
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X28_Y23_N8
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & \mm_interconnect_0|cmd_mux_001|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\);

-- Location: LCCOMB_X28_Y23_N22
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))) # (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\ & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X28_Y23_N23
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X24_Y25_N6
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\ & ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8)) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X24_Y25_N14
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X24_Y25_N15
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X24_Y25_N12
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ = ((\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8) & \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\))) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X24_Y25_N0
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ = (\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\) # 
-- ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\ & ((!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\) # 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\,
	combout => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X24_Y25_N1
\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X28_Y23_N0
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = (\jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\ & 
-- !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|de0_nano_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X28_Y23_N1
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X28_Y23_N10
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X28_Y23_N18
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\ 
-- & (!\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X28_Y23_N19
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X28_Y23_N12
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X28_Y23_N24
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X28_Y23_N2
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\ & 
-- !\nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|local_read~0_combout\,
	datac => \nios2_gen2_0|cpu|the_de0_nano_nios2_gen2_0_cpu_nios2_oci|the_de0_nano_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X28_Y23_N3
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X28_Y24_N27
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]~q\);

-- Location: LCCOMB_X28_Y24_N26
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]~q\)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X28_Y24_N3
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\);

-- Location: LCCOMB_X28_Y24_N14
\mm_interconnect_0|rsp_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X27_Y21_N8
\nios2_gen2_0|cpu|F_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_valid~0_combout\ = (!\nios2_gen2_0|cpu|i_read~q\ & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|i_read~q\,
	datac => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_valid~0_combout\);

-- Location: LCCOMB_X23_Y21_N24
\nios2_gen2_0|cpu|D_valid~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_valid~feeder_combout\ = \nios2_gen2_0|cpu|F_valid~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|F_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|D_valid~feeder_combout\);

-- Location: FF_X23_Y21_N25
\nios2_gen2_0|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_valid~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_valid~q\);

-- Location: LCCOMB_X21_Y17_N16
\nios2_gen2_0|cpu|R_valid~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_valid~feeder_combout\ = \nios2_gen2_0|cpu|D_valid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|D_valid~q\,
	combout => \nios2_gen2_0|cpu|R_valid~feeder_combout\);

-- Location: FF_X21_Y17_N17
\nios2_gen2_0|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_valid~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_valid~q\);

-- Location: LCCOMB_X24_Y19_N10
\nios2_gen2_0|cpu|E_ld_stall~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_ld_stall~1_combout\ = (\nios2_gen2_0|cpu|E_valid_from_R~q\ & \nios2_gen2_0|cpu|R_ctrl_ld~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \nios2_gen2_0|cpu|E_ld_stall~1_combout\);

-- Location: LCCOMB_X27_Y19_N12
\nios2_gen2_0|cpu|E_ld_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_ld_stall~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & \nios2_gen2_0|cpu|E_new_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|E_new_inst~q\,
	combout => \nios2_gen2_0|cpu|E_ld_stall~0_combout\);

-- Location: FF_X27_Y19_N11
\nios2_gen2_0|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X27_Y19_N10
\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & (((\mm_interconnect_0|rsp_mux|WideOr1~combout\) # (!\nios2_gen2_0|cpu|d_read~q\)))) # (!\nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & 
-- (\nios2_gen2_0|cpu|E_ld_stall~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_ld_stall~0_combout\,
	datab => \nios2_gen2_0|cpu|d_read~q\,
	datac => \nios2_gen2_0|cpu|av_ld_waiting_for_data~q\,
	datad => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	combout => \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X27_Y19_N28
\nios2_gen2_0|cpu|E_ld_stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_ld_stall~2_combout\ = (\nios2_gen2_0|cpu|E_ld_stall~1_combout\ & ((\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\) # ((\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ & !\nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_ld_stall~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|E_ld_stall~2_combout\);

-- Location: LCCOMB_X31_Y23_N0
\mm_interconnect_0|router|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~3_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(13) & \mm_interconnect_0|router|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|W_alu_result\(13),
	datad => \mm_interconnect_0|router|Equal2~2_combout\,
	combout => \mm_interconnect_0|router|Equal2~3_combout\);

-- Location: LCCOMB_X31_Y23_N18
\mm_interconnect_0|cmd_demux|src3_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src3_valid~2_combout\ = (\mm_interconnect_0|router|Equal1~3_combout\ & (((!\mm_interconnect_0|router|Equal3~2_combout\ & !\mm_interconnect_0|router|Equal2~0_combout\)) # (!\mm_interconnect_0|router|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal3~2_combout\,
	datab => \mm_interconnect_0|router|Equal2~0_combout\,
	datac => \mm_interconnect_0|router|Equal1~3_combout\,
	datad => \mm_interconnect_0|router|Equal2~3_combout\,
	combout => \mm_interconnect_0|cmd_demux|src3_valid~2_combout\);

-- Location: LCCOMB_X31_Y23_N12
\mm_interconnect_0|cmd_demux|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|WideOr0~combout\ = (\mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # ((\mm_interconnect_0|cmd_demux|sink_ready~1_combout\) # ((\mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & 
-- \mm_interconnect_0|cmd_demux|src3_valid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	datab => \mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datac => \mm_interconnect_0|cmd_demux|sink_ready~1_combout\,
	datad => \mm_interconnect_0|cmd_demux|src3_valid~2_combout\,
	combout => \mm_interconnect_0|cmd_demux|WideOr0~combout\);

-- Location: LCCOMB_X31_Y25_N28
\nios2_gen2_0|cpu|d_write_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_write_nxt~1_combout\ = (\nios2_gen2_0|cpu|d_write~q\ & ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\) # ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & 
-- !\mm_interconnect_0|cmd_demux|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_write~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	datac => \mm_interconnect_0|cmd_demux|WideOr0~combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\,
	combout => \nios2_gen2_0|cpu|d_write_nxt~1_combout\);

-- Location: LCCOMB_X27_Y19_N14
\nios2_gen2_0|cpu|d_write_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_write_nxt~0_combout\ = (\nios2_gen2_0|cpu|E_new_inst~q\ & \nios2_gen2_0|cpu|R_ctrl_st~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_new_inst~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_st~q\,
	combout => \nios2_gen2_0|cpu|d_write_nxt~0_combout\);

-- Location: LCCOMB_X21_Y15_N10
\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ = \nios2_gen2_0|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\nios2_gen2_0|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\);

-- Location: FF_X21_Y15_N11
\nios2_gen2_0|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X21_Y15_N12
\nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ = (\nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (!\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & !\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X21_Y15_N13
\nios2_gen2_0|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X21_Y15_N14
\nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ = (\nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & (\nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\nios2_gen2_0|cpu|E_shift_rot_cnt\(2)) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\);

-- Location: FF_X21_Y15_N15
\nios2_gen2_0|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X21_Y15_N0
\nios2_gen2_0|cpu|E_shift_rot_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ = (!\nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (!\nios2_gen2_0|cpu|E_new_inst~q\ & (!\nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & !\nios2_gen2_0|cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datab => \nios2_gen2_0|cpu|E_new_inst~q\,
	datac => \nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	datad => \nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	combout => \nios2_gen2_0|cpu|E_shift_rot_done~0_combout\);

-- Location: LCCOMB_X21_Y15_N16
\nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ = (\nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (\nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (!\nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & !\nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X21_Y15_N17
\nios2_gen2_0|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X21_Y15_N18
\nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ = \nios2_gen2_0|cpu|E_shift_rot_cnt\(4) $ (\nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	cin => \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X21_Y15_N19
\nios2_gen2_0|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X21_Y15_N20
\nios2_gen2_0|cpu|E_shift_rot_done\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_done~combout\ = (\nios2_gen2_0|cpu|E_shift_rot_done~0_combout\ & (!\nios2_gen2_0|cpu|E_shift_rot_cnt\(4) & !\nios2_gen2_0|cpu|E_shift_rot_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_shift_rot_done~0_combout\,
	datac => \nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	datad => \nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	combout => \nios2_gen2_0|cpu|E_shift_rot_done~combout\);

-- Location: LCCOMB_X27_Y19_N24
\nios2_gen2_0|cpu|E_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_stall~0_combout\ = (\nios2_gen2_0|cpu|E_ld_stall~0_combout\) # ((\nios2_gen2_0|cpu|E_valid_from_R~q\ & (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & !\nios2_gen2_0|cpu|E_shift_rot_done~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	datac => \nios2_gen2_0|cpu|E_shift_rot_done~combout\,
	datad => \nios2_gen2_0|cpu|E_ld_stall~0_combout\,
	combout => \nios2_gen2_0|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X27_Y19_N6
\nios2_gen2_0|cpu|E_stall~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_stall~1_combout\ = (\nios2_gen2_0|cpu|E_ld_stall~2_combout\) # ((\nios2_gen2_0|cpu|d_write_nxt~1_combout\) # ((\nios2_gen2_0|cpu|d_write_nxt~0_combout\) # (\nios2_gen2_0|cpu|E_stall~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_ld_stall~2_combout\,
	datab => \nios2_gen2_0|cpu|d_write_nxt~1_combout\,
	datac => \nios2_gen2_0|cpu|d_write_nxt~0_combout\,
	datad => \nios2_gen2_0|cpu|E_stall~0_combout\,
	combout => \nios2_gen2_0|cpu|E_stall~1_combout\);

-- Location: LCCOMB_X21_Y17_N20
\nios2_gen2_0|cpu|E_valid_from_R~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_valid_from_R~0_combout\ = (\nios2_gen2_0|cpu|R_valid~q\) # (\nios2_gen2_0|cpu|E_stall~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_valid~q\,
	datac => \nios2_gen2_0|cpu|E_stall~1_combout\,
	combout => \nios2_gen2_0|cpu|E_valid_from_R~0_combout\);

-- Location: FF_X21_Y17_N21
\nios2_gen2_0|cpu|E_valid_from_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_valid_from_R~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_valid_from_R~q\);

-- Location: LCCOMB_X21_Y17_N22
\nios2_gen2_0|cpu|W_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_valid~0_combout\ = (\nios2_gen2_0|cpu|E_valid_from_R~q\ & !\nios2_gen2_0|cpu|E_stall~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|E_stall~1_combout\,
	combout => \nios2_gen2_0|cpu|W_valid~0_combout\);

-- Location: FF_X21_Y17_N23
\nios2_gen2_0|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_valid~q\);

-- Location: LCCOMB_X28_Y21_N24
\nios2_gen2_0|cpu|i_read_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|i_read_nxt~0_combout\ = (!\nios2_gen2_0|cpu|W_valid~q\ & (((\nios2_gen2_0|cpu|i_read~q\) # (\mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_valid~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10_combout\,
	datac => \nios2_gen2_0|cpu|i_read~q\,
	datad => \mm_interconnect_0|rsp_demux_003|src1_valid~1_combout\,
	combout => \nios2_gen2_0|cpu|i_read_nxt~0_combout\);

-- Location: FF_X28_Y21_N25
\nios2_gen2_0|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|i_read_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|i_read~q\);

-- Location: LCCOMB_X28_Y21_N26
\mm_interconnect_0|cmd_demux_001|src2_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ = (!\nios2_gen2_0|cpu|i_read~q\ & (!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (!\mm_interconnect_0|router_001|Equal2~2_combout\ & 
-- !\mm_interconnect_0|router_001|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|i_read~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|router_001|Equal2~2_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~4_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\);

-- Location: LCCOMB_X31_Y23_N6
\mm_interconnect_0|cmd_mux_003|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|WideOr1~combout\ = (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & 
-- \mm_interconnect_0|cmd_demux|src3_valid~1_combout\)))) # (!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\mm_interconnect_0|cmd_demux|src3_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_demux|src3_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_003|WideOr1~combout\);

-- Location: LCCOMB_X31_Y22_N16
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~0_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\) # (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0))))) 
-- # (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & ((!\mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|count\(0),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|cp_ready~combout\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~0_combout\);

-- Location: FF_X31_Y22_N17
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\);

-- Location: LCCOMB_X23_Y22_N8
\mm_interconnect_0|cmd_mux_003|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(16),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~2_combout\);

-- Location: FF_X23_Y22_N9
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(0));

-- Location: LCCOMB_X34_Y18_N12
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[0]~24_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(0))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\nios2_gen2_0|cpu|d_writedata\(0) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \nios2_gen2_0|cpu|d_writedata\(0),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(0),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[0]~24_combout\);

-- Location: LCCOMB_X34_Y18_N18
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[0]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[0]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[0]~24_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[0]~feeder_combout\);

-- Location: FF_X34_Y18_N19
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[0]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(0));

-- Location: FF_X34_Y18_N13
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[0]~24_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(0));

-- Location: LCCOMB_X38_Y18_N10
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[0]~27_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(0))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(0),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(0),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[0]~27_combout\);

-- Location: FF_X38_Y18_N11
\sdram_0|active_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[0]~27_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(0));

-- Location: FF_X38_Y18_N1
\sdram_0|m_data[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector115~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y18_N0
\sdram_0|Selector115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector115~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(0))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(0))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[0]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(0),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[0]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector115~0_combout\);

-- Location: LCCOMB_X38_Y18_N20
\sdram_0|m_data[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|m_data[14]~0_combout\ = (\sdram_0|f_pop~q\ & (!\sdram_0|pending~combout\ & \sdram_0|m_state.000010000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|f_pop~q\,
	datac => \sdram_0|pending~combout\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|m_data[14]~0_combout\);

-- Location: LCCOMB_X38_Y18_N30
\sdram_0|Selector115~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector115~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[0]~27_combout\))) # (!\sdram_0|m_data[14]~0_combout\ & (\sdram_0|Selector115~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|Selector115~0_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[0]~27_combout\,
	datad => \sdram_0|m_data[14]~0_combout\,
	combout => \sdram_0|Selector115~1_combout\);

-- Location: DDIOOUTCELL_X38_Y34_N18
\sdram_0|m_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector115~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(0));

-- Location: DDIOOECELL_X38_Y34_N19
\sdram_0|oe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~q\);

-- Location: LCCOMB_X34_Y17_N0
\mm_interconnect_0|cmd_mux_003|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ = (\nios2_gen2_0|cpu|d_writedata\(17) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(17),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~3_combout\);

-- Location: FF_X34_Y17_N1
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(1));

-- Location: LCCOMB_X34_Y18_N24
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[1]~25_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(1))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|d_writedata\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(1),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(1),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[1]~25_combout\);

-- Location: FF_X34_Y18_N25
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[1]~25_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(1));

-- Location: LCCOMB_X34_Y18_N6
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[1]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[1]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[1]~25_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[1]~feeder_combout\);

-- Location: FF_X34_Y18_N7
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[1]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(1));

-- Location: LCCOMB_X38_Y18_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[1]~28_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(1)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(1),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(1),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[1]~28_combout\);

-- Location: FF_X38_Y18_N25
\sdram_0|active_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[1]~28_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(1));

-- Location: FF_X38_Y18_N19
\sdram_0|m_data[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector114~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y18_N18
\sdram_0|Selector114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector114~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(1))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(1))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[1]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000010~q\,
	datab => \sdram_0|active_data\(1),
	datac => \sdram_0|m_data[1]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector114~0_combout\);

-- Location: LCCOMB_X38_Y18_N2
\sdram_0|Selector114~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector114~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[1]~28_combout\))) # (!\sdram_0|m_data[14]~0_combout\ & (\sdram_0|Selector114~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|Selector114~0_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[1]~28_combout\,
	datad => \sdram_0|m_data[14]~0_combout\,
	combout => \sdram_0|Selector114~1_combout\);

-- Location: DDIOOUTCELL_X45_Y34_N18
\sdram_0|m_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector114~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(1));

-- Location: DDIOOECELL_X45_Y34_N19
\sdram_0|oe~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_1_q\);

-- Location: LCCOMB_X23_Y22_N18
\mm_interconnect_0|cmd_mux_003|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~4_combout\);

-- Location: FF_X23_Y22_N19
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(2));

-- Location: LCCOMB_X34_Y18_N20
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[2]~26_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(2))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\nios2_gen2_0|cpu|d_writedata\(2) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(2),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(2),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[2]~26_combout\);

-- Location: FF_X34_Y18_N21
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[2]~26_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(2));

-- Location: LCCOMB_X34_Y18_N26
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[2]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[2]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[2]~26_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[2]~feeder_combout\);

-- Location: FF_X34_Y18_N27
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[2]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(2));

-- Location: LCCOMB_X38_Y18_N4
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[2]~29_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(2)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(2),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(2),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[2]~29_combout\);

-- Location: FF_X38_Y18_N5
\sdram_0|active_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[2]~29_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(2));

-- Location: FF_X38_Y18_N13
\sdram_0|m_data[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector113~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y18_N12
\sdram_0|Selector113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector113~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(2))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(2))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[2]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(2),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[2]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector113~0_combout\);

-- Location: LCCOMB_X38_Y18_N22
\sdram_0|Selector113~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector113~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[2]~29_combout\))) # (!\sdram_0|m_data[14]~0_combout\ & (\sdram_0|Selector113~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector113~0_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[2]~29_combout\,
	datad => \sdram_0|m_data[14]~0_combout\,
	combout => \sdram_0|Selector113~1_combout\);

-- Location: DDIOOUTCELL_X53_Y22_N4
\sdram_0|m_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector113~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(2));

-- Location: DDIOOECELL_X53_Y22_N5
\sdram_0|oe~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_2_q\);

-- Location: LCCOMB_X23_Y22_N20
\mm_interconnect_0|cmd_mux_003|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(19),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~5_combout\);

-- Location: FF_X23_Y22_N21
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(3));

-- Location: LCCOMB_X34_Y18_N8
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[3]~27_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(3))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\nios2_gen2_0|cpu|d_writedata\(3) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(3),
	datab => \nios2_gen2_0|cpu|d_writedata\(3),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[3]~27_combout\);

-- Location: FF_X34_Y18_N9
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[3]~27_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(3));

-- Location: FF_X34_Y18_N31
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[3]~27_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(3));

-- Location: LCCOMB_X37_Y18_N12
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[3]~30_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(3)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(3),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(3),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[3]~30_combout\);

-- Location: FF_X37_Y18_N13
\sdram_0|active_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[3]~30_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(3));

-- Location: FF_X38_Y18_N7
\sdram_0|m_data[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector112~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y18_N6
\sdram_0|Selector112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector112~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(3))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(3))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[3]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000010~q\,
	datab => \sdram_0|active_data\(3),
	datac => \sdram_0|m_data[3]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector112~0_combout\);

-- Location: LCCOMB_X38_Y18_N8
\sdram_0|Selector112~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector112~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[3]~30_combout\)) # (!\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|Selector112~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[3]~30_combout\,
	datab => \sdram_0|m_data[14]~0_combout\,
	datad => \sdram_0|Selector112~0_combout\,
	combout => \sdram_0|Selector112~1_combout\);

-- Location: DDIOOUTCELL_X38_Y0_N4
\sdram_0|m_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector112~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(3));

-- Location: DDIOOECELL_X38_Y0_N5
\sdram_0|oe~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_3_q\);

-- Location: LCCOMB_X23_Y22_N30
\mm_interconnect_0|cmd_mux_003|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~6_combout\);

-- Location: FF_X23_Y22_N31
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~6_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(4));

-- Location: LCCOMB_X34_Y18_N28
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[4]~28_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(4))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\nios2_gen2_0|cpu|d_writedata\(4) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \nios2_gen2_0|cpu|d_writedata\(4),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(4),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[4]~28_combout\);

-- Location: LCCOMB_X34_Y18_N2
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[4]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[4]~28_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[4]~feeder_combout\);

-- Location: FF_X34_Y18_N3
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[4]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(4));

-- Location: FF_X34_Y18_N29
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[4]~28_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(4));

-- Location: LCCOMB_X37_Y18_N14
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[4]~31_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(4))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(4),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(4),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[4]~31_combout\);

-- Location: FF_X37_Y18_N15
\sdram_0|active_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[4]~31_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(4));

-- Location: FF_X38_Y18_N17
\sdram_0|m_data[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector111~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y18_N16
\sdram_0|Selector111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector111~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(4))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(4))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[4]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(4),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[4]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector111~0_combout\);

-- Location: LCCOMB_X38_Y18_N26
\sdram_0|Selector111~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector111~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[4]~31_combout\)) # (!\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|Selector111~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[4]~31_combout\,
	datab => \sdram_0|Selector111~0_combout\,
	datad => \sdram_0|m_data[14]~0_combout\,
	combout => \sdram_0|Selector111~1_combout\);

-- Location: DDIOOUTCELL_X53_Y22_N11
\sdram_0|m_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector111~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(4));

-- Location: DDIOOECELL_X53_Y22_N12
\sdram_0|oe~_Duplicate_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_4_q\);

-- Location: LCCOMB_X25_Y22_N8
\mm_interconnect_0|cmd_mux_003|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ = (\nios2_gen2_0|cpu|d_writedata\(21) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(21),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~7_combout\);

-- Location: FF_X25_Y22_N9
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~7_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(5));

-- Location: LCCOMB_X34_Y18_N16
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[5]~29_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(5))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\nios2_gen2_0|cpu|d_writedata\(5) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \nios2_gen2_0|cpu|d_writedata\(5),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(5),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[5]~29_combout\);

-- Location: FF_X34_Y18_N17
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[5]~29_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(5));

-- Location: LCCOMB_X34_Y18_N22
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[5]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[5]~29_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[5]~feeder_combout\);

-- Location: FF_X34_Y18_N23
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[5]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(5));

-- Location: LCCOMB_X38_Y19_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[5]~32_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(5)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(5),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(5),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[5]~32_combout\);

-- Location: FF_X38_Y19_N25
\sdram_0|active_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[5]~32_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(5));

-- Location: FF_X39_Y19_N7
\sdram_0|m_data[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector110~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X39_Y19_N6
\sdram_0|Selector110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector110~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(5))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(5))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[5]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(5),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[5]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector110~0_combout\);

-- Location: LCCOMB_X39_Y19_N4
\sdram_0|Selector110~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector110~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[5]~32_combout\)) # (!\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|Selector110~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[5]~32_combout\,
	datac => \sdram_0|m_data[14]~0_combout\,
	datad => \sdram_0|Selector110~0_combout\,
	combout => \sdram_0|Selector110~1_combout\);

-- Location: DDIOOUTCELL_X53_Y15_N11
\sdram_0|m_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector110~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(5));

-- Location: DDIOOECELL_X53_Y15_N12
\sdram_0|oe~_Duplicate_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_5_q\);

-- Location: LCCOMB_X25_Y22_N26
\mm_interconnect_0|cmd_mux_003|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ = (\nios2_gen2_0|cpu|d_writedata\(22) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(22),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~8_combout\);

-- Location: FF_X25_Y22_N27
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~8_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(6));

-- Location: LCCOMB_X34_Y18_N4
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[6]~30_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(6))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\nios2_gen2_0|cpu|d_writedata\(6) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(6),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(6),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[6]~30_combout\);

-- Location: FF_X34_Y18_N11
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[6]~30_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(6));

-- Location: FF_X34_Y18_N5
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[6]~30_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(6));

-- Location: LCCOMB_X38_Y19_N10
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[6]~33_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(6))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(6),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(6),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[6]~33_combout\);

-- Location: FF_X38_Y19_N11
\sdram_0|active_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[6]~33_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(6));

-- Location: FF_X39_Y19_N9
\sdram_0|m_data[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector109~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X39_Y19_N8
\sdram_0|Selector109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector109~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(6))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(6))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[6]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(6),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[6]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector109~0_combout\);

-- Location: LCCOMB_X39_Y19_N30
\sdram_0|Selector109~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector109~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[6]~33_combout\))) # (!\sdram_0|m_data[14]~0_combout\ & (\sdram_0|Selector109~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|Selector109~0_combout\,
	datac => \sdram_0|m_data[14]~0_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[6]~33_combout\,
	combout => \sdram_0|Selector109~1_combout\);

-- Location: DDIOOUTCELL_X53_Y20_N18
\sdram_0|m_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector109~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(6));

-- Location: DDIOOECELL_X53_Y20_N19
\sdram_0|oe~_Duplicate_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_6_q\);

-- Location: LCCOMB_X25_Y22_N20
\mm_interconnect_0|cmd_mux_003|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~9_combout\);

-- Location: FF_X25_Y22_N21
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~9_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(7));

-- Location: LCCOMB_X34_Y18_N14
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[7]~31_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(7))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\nios2_gen2_0|cpu|d_writedata\(7) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(7),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(7),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[7]~31_combout\);

-- Location: FF_X34_Y18_N15
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[7]~31_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(7));

-- Location: LCCOMB_X35_Y18_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[7]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[7]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[7]~31_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[7]~feeder_combout\);

-- Location: FF_X35_Y18_N25
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[7]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(7));

-- Location: LCCOMB_X35_Y18_N2
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[7]~34_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(7)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(7),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(7),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[7]~34_combout\);

-- Location: FF_X35_Y18_N3
\sdram_0|active_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[7]~34_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(7));

-- Location: FF_X39_Y19_N19
\sdram_0|m_data[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector108~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X39_Y19_N18
\sdram_0|Selector108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector108~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(7))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(7))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[7]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(7),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[7]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector108~0_combout\);

-- Location: LCCOMB_X39_Y19_N0
\sdram_0|Selector108~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector108~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[7]~34_combout\)) # (!\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|Selector108~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[7]~34_combout\,
	datac => \sdram_0|m_data[14]~0_combout\,
	datad => \sdram_0|Selector108~0_combout\,
	combout => \sdram_0|Selector108~1_combout\);

-- Location: DDIOOUTCELL_X53_Y20_N25
\sdram_0|m_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector108~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(7));

-- Location: DDIOOECELL_X53_Y20_N26
\sdram_0|oe~_Duplicate_7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_7_q\);

-- Location: LCCOMB_X25_Y22_N6
\mm_interconnect_0|cmd_mux_003|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~10_combout\);

-- Location: FF_X25_Y22_N7
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~10_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(8));

-- Location: LCCOMB_X37_Y19_N6
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[8]~32_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(8))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\nios2_gen2_0|cpu|d_writedata\(8) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(8),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(8),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[8]~32_combout\);

-- Location: FF_X37_Y19_N7
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[8]~32_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(8));

-- Location: LCCOMB_X37_Y19_N20
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[8]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[8]~32_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[8]~feeder_combout\);

-- Location: FF_X37_Y19_N21
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[8]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(8));

-- Location: LCCOMB_X38_Y16_N16
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[8]~35_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(8)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(8),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(8),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[8]~35_combout\);

-- Location: FF_X38_Y16_N17
\sdram_0|active_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[8]~35_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(8));

-- Location: FF_X39_Y19_N29
\sdram_0|m_data[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector107~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X39_Y19_N28
\sdram_0|Selector107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector107~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(8))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(8))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[8]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(8),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[8]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector107~0_combout\);

-- Location: LCCOMB_X39_Y19_N10
\sdram_0|Selector107~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector107~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[8]~35_combout\)) # (!\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|Selector107~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|m_data[14]~0_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[8]~35_combout\,
	datad => \sdram_0|Selector107~0_combout\,
	combout => \sdram_0|Selector107~1_combout\);

-- Location: DDIOOUTCELL_X53_Y14_N11
\sdram_0|m_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector107~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(8));

-- Location: DDIOOECELL_X53_Y14_N12
\sdram_0|oe~_Duplicate_8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_8_q\);

-- Location: LCCOMB_X25_Y22_N0
\mm_interconnect_0|cmd_mux_003|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ = (\nios2_gen2_0|cpu|d_writedata\(25) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(25),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~11_combout\);

-- Location: FF_X25_Y22_N1
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~11_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(9));

-- Location: LCCOMB_X37_Y19_N18
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[9]~33_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(9))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\nios2_gen2_0|cpu|d_writedata\(9) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(9),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \nios2_gen2_0|cpu|d_writedata\(9),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[9]~33_combout\);

-- Location: FF_X37_Y19_N19
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[9]~33_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(9));

-- Location: LCCOMB_X37_Y19_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[9]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[9]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[9]~33_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[9]~feeder_combout\);

-- Location: FF_X37_Y19_N25
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[9]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(9));

-- Location: LCCOMB_X37_Y18_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[9]~36_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(9)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(9),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(9),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[9]~36_combout\);

-- Location: FF_X37_Y18_N25
\sdram_0|active_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[9]~36_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(9));

-- Location: FF_X39_Y19_N23
\sdram_0|m_data[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector106~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X39_Y19_N22
\sdram_0|Selector106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector106~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(9))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(9))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[9]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(9),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[9]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector106~0_combout\);

-- Location: LCCOMB_X38_Y18_N28
\sdram_0|Selector106~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector106~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[9]~36_combout\))) # (!\sdram_0|m_data[14]~0_combout\ & (\sdram_0|Selector106~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector106~0_combout\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[9]~36_combout\,
	datad => \sdram_0|m_data[14]~0_combout\,
	combout => \sdram_0|Selector106~1_combout\);

-- Location: DDIOOUTCELL_X38_Y34_N4
\sdram_0|m_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector106~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(9));

-- Location: DDIOOECELL_X38_Y34_N5
\sdram_0|oe~_Duplicate_9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_9_q\);

-- Location: LCCOMB_X29_Y26_N8
\mm_interconnect_0|cmd_mux_003|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ = (\nios2_gen2_0|cpu|d_writedata\(26) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(26),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~12_combout\);

-- Location: FF_X29_Y26_N9
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~12_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(10));

-- Location: LCCOMB_X37_Y19_N30
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[10]~34_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(10))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|d_writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|d_writedata\(10),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(10),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[10]~34_combout\);

-- Location: FF_X37_Y19_N31
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[10]~34_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(10));

-- Location: FF_X37_Y19_N5
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[10]~34_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(10));

-- Location: LCCOMB_X38_Y18_N14
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[10]~37_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(10)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(10),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(10),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[10]~37_combout\);

-- Location: FF_X38_Y18_N15
\sdram_0|active_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[10]~37_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(10));

-- Location: FF_X39_Y19_N25
\sdram_0|m_data[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector105~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X39_Y19_N24
\sdram_0|Selector105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector105~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(10))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(10))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[10]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(10),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[10]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector105~0_combout\);

-- Location: LCCOMB_X39_Y19_N12
\sdram_0|Selector105~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector105~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[10]~37_combout\)) # (!\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|Selector105~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|m_data[14]~0_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[10]~37_combout\,
	datad => \sdram_0|Selector105~0_combout\,
	combout => \sdram_0|Selector105~1_combout\);

-- Location: DDIOOUTCELL_X40_Y34_N11
\sdram_0|m_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector105~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(10));

-- Location: DDIOOECELL_X40_Y34_N12
\sdram_0|oe~_Duplicate_10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_10_q\);

-- Location: LCCOMB_X34_Y17_N18
\mm_interconnect_0|cmd_mux_003|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ = (\nios2_gen2_0|cpu|d_writedata\(27) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(27),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~13_combout\);

-- Location: FF_X34_Y17_N19
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~13_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(11));

-- Location: LCCOMB_X34_Y17_N16
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[11]~35_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(11))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\nios2_gen2_0|cpu|d_writedata\(11) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(11),
	datac => \nios2_gen2_0|cpu|d_writedata\(11),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[11]~35_combout\);

-- Location: FF_X34_Y17_N17
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[11]~35_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(11));

-- Location: LCCOMB_X36_Y17_N10
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[11]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[11]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[11]~35_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[11]~feeder_combout\);

-- Location: FF_X36_Y17_N11
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[11]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(11));

-- Location: LCCOMB_X38_Y19_N4
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[11]~38_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(11)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(11),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(11),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[11]~38_combout\);

-- Location: FF_X38_Y19_N5
\sdram_0|active_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[11]~38_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(11));

-- Location: FF_X39_Y19_N3
\sdram_0|m_data[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector104~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X39_Y19_N2
\sdram_0|Selector104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector104~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(11))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(11))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[11]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(11),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[11]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector104~0_combout\);

-- Location: LCCOMB_X39_Y19_N14
\sdram_0|Selector104~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector104~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[11]~38_combout\)) # (!\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|Selector104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|m_data[14]~0_combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[11]~38_combout\,
	datad => \sdram_0|Selector104~0_combout\,
	combout => \sdram_0|Selector104~1_combout\);

-- Location: DDIOOUTCELL_X45_Y34_N11
\sdram_0|m_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector104~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(11));

-- Location: DDIOOECELL_X45_Y34_N12
\sdram_0|oe~_Duplicate_11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_11_q\);

-- Location: LCCOMB_X29_Y26_N26
\mm_interconnect_0|cmd_mux_003|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ = (\nios2_gen2_0|cpu|d_writedata\(28) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(28),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~14_combout\);

-- Location: FF_X29_Y26_N27
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~14_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(12));

-- Location: LCCOMB_X37_Y19_N10
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[12]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[12]~36_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(12))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\nios2_gen2_0|cpu|d_writedata\(12) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(12),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(12),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[12]~36_combout\);

-- Location: FF_X37_Y19_N11
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[12]~36_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(12));

-- Location: LCCOMB_X37_Y19_N8
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[12]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[12]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[12]~36_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[12]~feeder_combout\);

-- Location: FF_X37_Y19_N9
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[12]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(12));

-- Location: LCCOMB_X38_Y19_N30
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[12]~39_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(12)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(12),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(12),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[12]~39_combout\);

-- Location: FF_X38_Y19_N31
\sdram_0|active_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[12]~39_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(12));

-- Location: FF_X38_Y19_N1
\sdram_0|m_data[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector103~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y19_N0
\sdram_0|Selector103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector103~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(12))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(12))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[12]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(12),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[12]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector103~0_combout\);

-- Location: LCCOMB_X38_Y19_N8
\sdram_0|Selector103~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector103~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[12]~39_combout\))) # (!\sdram_0|m_data[14]~0_combout\ & (\sdram_0|Selector103~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|Selector103~0_combout\,
	datac => \sdram_0|m_data[14]~0_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[12]~39_combout\,
	combout => \sdram_0|Selector103~1_combout\);

-- Location: DDIOOUTCELL_X53_Y21_N25
\sdram_0|m_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector103~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(12));

-- Location: DDIOOECELL_X53_Y21_N26
\sdram_0|oe~_Duplicate_12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_12_q\);

-- Location: LCCOMB_X29_Y26_N4
\mm_interconnect_0|cmd_mux_003|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ = (\nios2_gen2_0|cpu|d_writedata\(29) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(29),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~15_combout\);

-- Location: FF_X29_Y26_N5
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~15_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(13));

-- Location: LCCOMB_X37_Y19_N14
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[13]~37_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(13))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|d_writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|d_writedata\(13),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(13),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[13]~37_combout\);

-- Location: FF_X37_Y19_N15
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[13]~37_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(13));

-- Location: FF_X37_Y19_N13
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[13]~37_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(13));

-- Location: LCCOMB_X38_Y19_N26
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[13]~40_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(13)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(13),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(13),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[13]~40_combout\);

-- Location: FF_X38_Y19_N27
\sdram_0|active_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[13]~40_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(13));

-- Location: FF_X38_Y19_N19
\sdram_0|m_data[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector102~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y19_N18
\sdram_0|Selector102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector102~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(13))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(13))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[13]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(13),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[13]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector102~0_combout\);

-- Location: LCCOMB_X38_Y19_N28
\sdram_0|Selector102~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector102~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[13]~40_combout\)) # (!\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|Selector102~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[13]~40_combout\,
	datac => \sdram_0|m_data[14]~0_combout\,
	datad => \sdram_0|Selector102~0_combout\,
	combout => \sdram_0|Selector102~1_combout\);

-- Location: DDIOOUTCELL_X45_Y34_N4
\sdram_0|m_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector102~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(13));

-- Location: DDIOOECELL_X45_Y34_N5
\sdram_0|oe~_Duplicate_13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_13_q\);

-- Location: LCCOMB_X29_Y26_N6
\mm_interconnect_0|cmd_mux_003|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ = (\nios2_gen2_0|cpu|d_writedata\(30) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(30),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~16_combout\);

-- Location: FF_X29_Y26_N7
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~16_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(14));

-- Location: LCCOMB_X37_Y19_N2
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[14]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[14]~38_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(14))))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|d_writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|d_writedata\(14),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(14),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[14]~38_combout\);

-- Location: LCCOMB_X37_Y19_N16
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[14]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[14]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[14]~38_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[14]~feeder_combout\);

-- Location: FF_X37_Y19_N17
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[14]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(14));

-- Location: FF_X37_Y19_N3
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[14]~38_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(14));

-- Location: LCCOMB_X38_Y19_N14
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[14]~41_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(14))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(14),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(14),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[14]~41_combout\);

-- Location: FF_X38_Y19_N15
\sdram_0|active_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[14]~41_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(14));

-- Location: FF_X38_Y19_N13
\sdram_0|m_data[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector101~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y19_N12
\sdram_0|Selector101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector101~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(14))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(14))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[14]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(14),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[14]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector101~0_combout\);

-- Location: LCCOMB_X38_Y19_N16
\sdram_0|Selector101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector101~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[14]~41_combout\)) # (!\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|Selector101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[14]~41_combout\,
	datac => \sdram_0|m_data[14]~0_combout\,
	datad => \sdram_0|Selector101~0_combout\,
	combout => \sdram_0|Selector101~1_combout\);

-- Location: DDIOOUTCELL_X53_Y16_N11
\sdram_0|m_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector101~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(14));

-- Location: DDIOOECELL_X53_Y16_N12
\sdram_0|oe~_Duplicate_14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_14_q\);

-- Location: LCCOMB_X23_Y22_N16
\mm_interconnect_0|cmd_mux_003|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ = (\nios2_gen2_0|cpu|d_writedata\(31) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(31),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_payload~17_combout\);

-- Location: FF_X23_Y22_N17
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_payload~17_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(15));

-- Location: LCCOMB_X37_Y19_N22
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[15]~39_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(15))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (((\nios2_gen2_0|cpu|d_writedata\(15) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|data_reg\(15),
	datab => \nios2_gen2_0|cpu|d_writedata\(15),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[15]~39_combout\);

-- Location: FF_X37_Y19_N23
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[15]~39_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(15));

-- Location: FF_X37_Y19_N29
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[15]~39_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(15));

-- Location: LCCOMB_X38_Y19_N2
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[15]~42_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(15)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(15),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(15),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[15]~42_combout\);

-- Location: FF_X38_Y19_N3
\sdram_0|active_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[15]~42_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_data\(15));

-- Location: FF_X38_Y19_N23
\sdram_0|m_data[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|Selector100~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X38_Y19_N22
\sdram_0|Selector100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector100~0_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_data\(15))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|m_state.000010000~q\ & (\sdram_0|active_data\(15))) # (!\sdram_0|m_state.000010000~q\ & 
-- ((\sdram_0|m_data[15]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_data\(15),
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|m_data[15]~_Duplicate_1_q\,
	datad => \sdram_0|m_state.000010000~q\,
	combout => \sdram_0|Selector100~0_combout\);

-- Location: LCCOMB_X38_Y19_N20
\sdram_0|Selector100~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector100~1_combout\ = (\sdram_0|m_data[14]~0_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[15]~42_combout\))) # (!\sdram_0|m_data[14]~0_combout\ & (\sdram_0|Selector100~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector100~0_combout\,
	datac => \sdram_0|m_data[14]~0_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[15]~42_combout\,
	combout => \sdram_0|Selector100~1_combout\);

-- Location: DDIOOUTCELL_X53_Y14_N4
\sdram_0|m_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector100~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_data\(15));

-- Location: DDIOOECELL_X53_Y14_N5
\sdram_0|oe~_Duplicate_15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|oe~_Duplicate_15_q\);

-- Location: FF_X40_Y19_N25
\sdram_0|i_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|i_state.111~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_addr\(12));

-- Location: LCCOMB_X35_Y16_N14
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[19]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[19]~15_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[19]~15_combout\);

-- Location: FF_X35_Y16_N15
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[19]~15_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(18));

-- Location: LCCOMB_X36_Y16_N12
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[18]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[19]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[19]~15_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[18]~feeder_combout\);

-- Location: FF_X36_Y16_N13
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[18]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(18));

-- Location: LCCOMB_X36_Y16_N8
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[18]~16_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(18)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(18),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(18),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[18]~16_combout\);

-- Location: FF_X36_Y16_N9
\sdram_0|active_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[18]~16_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(0));

-- Location: LCCOMB_X37_Y16_N8
\sdram_0|m_addr[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|m_addr[7]~0_combout\ = (\sdram_0|WideOr9~0_combout\ & (((\sdram_0|m_state.000000010~q\)))) # (!\sdram_0|WideOr9~0_combout\ & (!\sdram_0|pending~combout\ & ((\sdram_0|f_pop~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|WideOr9~0_combout\,
	datab => \sdram_0|pending~combout\,
	datac => \sdram_0|m_state.000000010~q\,
	datad => \sdram_0|f_pop~q\,
	combout => \sdram_0|m_addr[7]~0_combout\);

-- Location: LCCOMB_X36_Y16_N10
\sdram_0|Selector97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector97~0_combout\ = (\sdram_0|m_addr[7]~0_combout\ & (((!\sdram_0|WideOr9~0_combout\)))) # (!\sdram_0|m_addr[7]~0_combout\ & ((\sdram_0|WideOr9~0_combout\ & (!\sdram_0|i_addr\(12))) # (!\sdram_0|WideOr9~0_combout\ & 
-- ((\sdram_0|active_addr\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_addr\(12),
	datab => \sdram_0|active_addr\(0),
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|WideOr9~0_combout\,
	combout => \sdram_0|Selector97~0_combout\);

-- Location: LCCOMB_X37_Y16_N10
\sdram_0|Selector97~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector97~1_combout\ = (\sdram_0|Selector97~0_combout\ & (((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[18]~16_combout\) # (!\sdram_0|m_addr[7]~0_combout\)))) # (!\sdram_0|Selector97~0_combout\ & (\sdram_0|active_addr\(10) & 
-- (\sdram_0|m_addr[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector97~0_combout\,
	datab => \sdram_0|active_addr\(10),
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[18]~16_combout\,
	combout => \sdram_0|Selector97~1_combout\);

-- Location: LCCOMB_X40_Y22_N30
\sdram_0|m_addr[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|m_addr[7]~2_combout\ = (\sdram_0|m_addr[7]~1_combout\ & (!\sdram_0|m_state.100000000~q\ & (!\sdram_0|m_state.010000000~q\ & !\sdram_0|Selector25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_addr[7]~1_combout\,
	datab => \sdram_0|m_state.100000000~q\,
	datac => \sdram_0|m_state.010000000~q\,
	datad => \sdram_0|Selector25~4_combout\,
	combout => \sdram_0|m_addr[7]~2_combout\);

-- Location: DDIOOUTCELL_X45_Y0_N25
\sdram_0|m_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector97~1_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|m_state.001000000~q\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(0));

-- Location: LCCOMB_X34_Y17_N2
\mm_interconnect_0|cmd_mux_003|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(38) = (\nios2_gen2_0|cpu|F_pc\(0) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\nios2_gen2_0|cpu|W_alu_result\(2) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # (!\nios2_gen2_0|cpu|F_pc\(0) & 
-- (((\nios2_gen2_0|cpu|W_alu_result\(2) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(0),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(38));

-- Location: FF_X34_Y17_N3
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(38),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(2));

-- Location: LCCOMB_X34_Y17_N8
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[20]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[20]~16_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(2))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(2),
	datad => \mm_interconnect_0|cmd_mux_003|src_data\(38),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[20]~16_combout\);

-- Location: FF_X34_Y17_N9
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[20]~16_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(19));

-- Location: LCCOMB_X35_Y19_N28
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[19]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[20]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[20]~16_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[19]~feeder_combout\);

-- Location: FF_X35_Y19_N29
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[19]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(19));

-- Location: LCCOMB_X37_Y16_N20
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[19]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[19]~17_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(19)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(19),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(19),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[19]~17_combout\);

-- Location: FF_X37_Y16_N21
\sdram_0|active_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[19]~17_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(1));

-- Location: LCCOMB_X37_Y16_N6
\sdram_0|Selector96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector96~0_combout\ = (\sdram_0|WideOr9~0_combout\ & (((!\sdram_0|m_addr[7]~0_combout\ & !\sdram_0|i_addr\(12))))) # (!\sdram_0|WideOr9~0_combout\ & ((\sdram_0|active_addr\(1)) # ((\sdram_0|m_addr[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|WideOr9~0_combout\,
	datab => \sdram_0|active_addr\(1),
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|i_addr\(12),
	combout => \sdram_0|Selector96~0_combout\);

-- Location: LCCOMB_X37_Y16_N16
\sdram_0|Selector96~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector96~1_combout\ = (\sdram_0|Selector96~0_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[19]~17_combout\) # ((!\sdram_0|m_addr[7]~0_combout\)))) # (!\sdram_0|Selector96~0_combout\ & (((\sdram_0|m_addr[7]~0_combout\ & 
-- \sdram_0|active_addr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector96~0_combout\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[19]~17_combout\,
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|active_addr\(11),
	combout => \sdram_0|Selector96~1_combout\);

-- Location: DDIOOUTCELL_X43_Y0_N18
\sdram_0|m_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector96~1_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|m_state.001000000~q\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(1));

-- Location: LCCOMB_X32_Y21_N10
\mm_interconnect_0|cmd_mux_003|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(39) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(3)) # ((\nios2_gen2_0|cpu|F_pc\(1) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|F_pc\(1) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|F_pc\(1),
	datac => \nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(39));

-- Location: FF_X32_Y21_N11
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(39),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(3));

-- Location: LCCOMB_X32_Y19_N16
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[21]~17_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(3)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(39),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(3),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[21]~17_combout\);

-- Location: LCCOMB_X35_Y19_N14
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[20]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[21]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[21]~17_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[20]~feeder_combout\);

-- Location: FF_X35_Y19_N15
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[20]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(20));

-- Location: FF_X32_Y19_N17
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[21]~17_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(20));

-- Location: LCCOMB_X37_Y16_N26
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[20]~18_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(20))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(20),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(20),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[20]~18_combout\);

-- Location: FF_X37_Y16_N27
\sdram_0|active_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[20]~18_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(2));

-- Location: LCCOMB_X37_Y16_N28
\sdram_0|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector95~0_combout\ = (\sdram_0|WideOr9~0_combout\ & (!\sdram_0|m_addr[7]~0_combout\ & ((!\sdram_0|i_addr\(12))))) # (!\sdram_0|WideOr9~0_combout\ & ((\sdram_0|m_addr[7]~0_combout\) # ((\sdram_0|active_addr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|WideOr9~0_combout\,
	datab => \sdram_0|m_addr[7]~0_combout\,
	datac => \sdram_0|active_addr\(2),
	datad => \sdram_0|i_addr\(12),
	combout => \sdram_0|Selector95~0_combout\);

-- Location: LCCOMB_X37_Y16_N22
\sdram_0|Selector95~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector95~1_combout\ = (\sdram_0|Selector95~0_combout\ & (((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[20]~18_combout\) # (!\sdram_0|m_addr[7]~0_combout\)))) # (!\sdram_0|Selector95~0_combout\ & (\sdram_0|active_addr\(12) & 
-- (\sdram_0|m_addr[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_addr\(12),
	datab => \sdram_0|Selector95~0_combout\,
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[20]~18_combout\,
	combout => \sdram_0|Selector95~1_combout\);

-- Location: DDIOOUTCELL_X40_Y0_N25
\sdram_0|m_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector95~1_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|m_state.001000000~q\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(2));

-- Location: LCCOMB_X32_Y21_N12
\mm_interconnect_0|cmd_mux_003|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(40) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(4)) # ((\nios2_gen2_0|cpu|F_pc\(2) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (((\nios2_gen2_0|cpu|F_pc\(2) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \nios2_gen2_0|cpu|F_pc\(2),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(40));

-- Location: FF_X32_Y21_N13
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(40),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(4));

-- Location: LCCOMB_X32_Y17_N10
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[22]~18_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(4))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(4),
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(40),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[22]~18_combout\);

-- Location: FF_X32_Y17_N11
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[22]~18_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(21));

-- Location: LCCOMB_X35_Y16_N0
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[21]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[22]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[22]~18_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[21]~feeder_combout\);

-- Location: FF_X35_Y16_N1
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[21]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(21));

-- Location: LCCOMB_X37_Y16_N0
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[21]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[21]~19_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(21)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(21),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(21),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[21]~19_combout\);

-- Location: FF_X37_Y16_N1
\sdram_0|active_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[21]~19_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(3));

-- Location: LCCOMB_X37_Y16_N2
\sdram_0|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector94~0_combout\ = (\sdram_0|WideOr9~0_combout\ & (((!\sdram_0|m_addr[7]~0_combout\ & !\sdram_0|i_addr\(12))))) # (!\sdram_0|WideOr9~0_combout\ & ((\sdram_0|active_addr\(3)) # ((\sdram_0|m_addr[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|WideOr9~0_combout\,
	datab => \sdram_0|active_addr\(3),
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|i_addr\(12),
	combout => \sdram_0|Selector94~0_combout\);

-- Location: LCCOMB_X37_Y16_N4
\sdram_0|Selector94~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector94~1_combout\ = (\sdram_0|Selector94~0_combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[21]~19_combout\) # ((!\sdram_0|m_addr[7]~0_combout\)))) # (!\sdram_0|Selector94~0_combout\ & (((\sdram_0|m_addr[7]~0_combout\ & 
-- \sdram_0|active_addr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector94~0_combout\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[21]~19_combout\,
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|active_addr\(13),
	combout => \sdram_0|Selector94~1_combout\);

-- Location: DDIOOUTCELL_X43_Y0_N25
\sdram_0|m_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector94~1_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|m_state.001000000~q\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(3));

-- Location: LCCOMB_X32_Y21_N14
\mm_interconnect_0|cmd_mux_003|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(41) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(5)) # ((\nios2_gen2_0|cpu|F_pc\(3) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (((\nios2_gen2_0|cpu|F_pc\(3) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \nios2_gen2_0|cpu|F_pc\(3),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(41));

-- Location: FF_X32_Y21_N15
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(41),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(5));

-- Location: LCCOMB_X32_Y19_N26
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[23]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[23]~19_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(5)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_data\(41),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(5),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[23]~19_combout\);

-- Location: FF_X32_Y19_N27
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[23]~19_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(22));

-- Location: LCCOMB_X35_Y19_N24
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[22]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[23]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[23]~19_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[22]~feeder_combout\);

-- Location: FF_X35_Y19_N25
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[22]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(22));

-- Location: LCCOMB_X38_Y23_N8
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[22]~20_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(22)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(22),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(22),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[22]~20_combout\);

-- Location: FF_X38_Y23_N9
\sdram_0|active_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[22]~20_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(4));

-- Location: LCCOMB_X38_Y23_N10
\sdram_0|Selector93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector93~0_combout\ = (\sdram_0|f_pop~q\ & ((\sdram_0|pending~combout\ & (\sdram_0|active_addr\(4))) # (!\sdram_0|pending~combout\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[22]~20_combout\))))) # (!\sdram_0|f_pop~q\ & 
-- (\sdram_0|active_addr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|active_addr\(4),
	datab => \sdram_0|f_pop~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[22]~20_combout\,
	datad => \sdram_0|pending~combout\,
	combout => \sdram_0|Selector93~0_combout\);

-- Location: LCCOMB_X38_Y23_N12
\sdram_0|Selector93~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector93~1_combout\ = (\sdram_0|WideOr9~0_combout\ & (((\sdram_0|active_addr\(14)) # (!\sdram_0|m_state.000000010~q\)))) # (!\sdram_0|WideOr9~0_combout\ & (\sdram_0|Selector93~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector93~0_combout\,
	datab => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|active_addr\(14),
	datad => \sdram_0|WideOr9~0_combout\,
	combout => \sdram_0|Selector93~1_combout\);

-- Location: DDIOOUTCELL_X43_Y34_N18
\sdram_0|m_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector93~1_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|m_state.001000000~q\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(4));

-- Location: LCCOMB_X32_Y21_N8
\mm_interconnect_0|cmd_mux_003|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(42) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(6)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(4))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|W_alu_result\(6),
	datad => \nios2_gen2_0|cpu|F_pc\(4),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(42));

-- Location: FF_X32_Y21_N9
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(42),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(6));

-- Location: LCCOMB_X37_Y19_N26
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[24]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[24]~20_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(6))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|src_data\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(6),
	datab => \mm_interconnect_0|cmd_mux_003|src_data\(42),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[24]~20_combout\);

-- Location: FF_X37_Y19_N1
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[24]~20_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(23));

-- Location: FF_X37_Y19_N27
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[24]~20_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(23));

-- Location: LCCOMB_X37_Y18_N22
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[23]~21_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(23))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(23),
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(23),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[23]~21_combout\);

-- Location: FF_X37_Y18_N23
\sdram_0|active_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[23]~21_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(5));

-- Location: LCCOMB_X37_Y18_N8
\sdram_0|Selector92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector92~0_combout\ = (!\sdram_0|WideOr9~0_combout\ & ((\sdram_0|f_select~combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[23]~21_combout\)) # (!\sdram_0|f_select~combout\ & ((\sdram_0|active_addr\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[23]~21_combout\,
	datab => \sdram_0|WideOr9~0_combout\,
	datac => \sdram_0|active_addr\(5),
	datad => \sdram_0|f_select~combout\,
	combout => \sdram_0|Selector92~0_combout\);

-- Location: LCCOMB_X37_Y18_N18
\sdram_0|Selector92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector92~1_combout\ = (\sdram_0|Selector92~0_combout\) # ((\sdram_0|WideOr9~0_combout\ & ((\sdram_0|active_addr\(15)) # (!\sdram_0|m_state.000000010~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector92~0_combout\,
	datab => \sdram_0|active_addr\(15),
	datac => \sdram_0|WideOr9~0_combout\,
	datad => \sdram_0|m_state.000000010~q\,
	combout => \sdram_0|Selector92~1_combout\);

-- Location: DDIOOUTCELL_X34_Y34_N11
\sdram_0|m_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector92~1_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|m_state.001000000~q\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(5));

-- Location: LCCOMB_X34_Y17_N12
\mm_interconnect_0|cmd_mux_003|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(43) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(7)) # ((\nios2_gen2_0|cpu|F_pc\(5) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|F_pc\(5) & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|F_pc\(5),
	datac => \nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(43));

-- Location: FF_X34_Y17_N13
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(43),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(7));

-- Location: LCCOMB_X34_Y17_N26
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[25]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[25]~21_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(7))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|src_data\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(7),
	datad => \mm_interconnect_0|cmd_mux_003|src_data\(43),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[25]~21_combout\);

-- Location: FF_X34_Y17_N27
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[25]~21_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(24));

-- Location: LCCOMB_X35_Y16_N2
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[24]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[25]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[25]~21_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[24]~feeder_combout\);

-- Location: FF_X35_Y16_N3
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[24]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(24));

-- Location: LCCOMB_X36_Y16_N22
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[24]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[24]~22_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(24)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(24),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(24),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[24]~22_combout\);

-- Location: FF_X36_Y16_N23
\sdram_0|active_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[24]~22_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(6));

-- Location: LCCOMB_X36_Y16_N16
\sdram_0|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector91~0_combout\ = (\sdram_0|WideOr9~0_combout\ & (!\sdram_0|i_addr\(12) & (!\sdram_0|m_addr[7]~0_combout\))) # (!\sdram_0|WideOr9~0_combout\ & (((\sdram_0|m_addr[7]~0_combout\) # (\sdram_0|active_addr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_addr\(12),
	datab => \sdram_0|WideOr9~0_combout\,
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|active_addr\(6),
	combout => \sdram_0|Selector91~0_combout\);

-- Location: LCCOMB_X36_Y16_N18
\sdram_0|Selector91~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector91~1_combout\ = (\sdram_0|m_addr[7]~0_combout\ & ((\sdram_0|Selector91~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[24]~22_combout\)) # (!\sdram_0|Selector91~0_combout\ & ((\sdram_0|active_addr\(16)))))) # 
-- (!\sdram_0|m_addr[7]~0_combout\ & (((\sdram_0|Selector91~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[24]~22_combout\,
	datab => \sdram_0|active_addr\(16),
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|Selector91~0_combout\,
	combout => \sdram_0|Selector91~1_combout\);

-- Location: DDIOOUTCELL_X36_Y0_N25
\sdram_0|m_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector91~1_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|m_state.001000000~q\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(6));

-- Location: LCCOMB_X36_Y16_N30
\sdram_0|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector90~0_combout\ = (\sdram_0|WideOr9~0_combout\ & ((\sdram_0|m_addr[7]~0_combout\ & ((\sdram_0|active_addr\(17)))) # (!\sdram_0|m_addr[7]~0_combout\ & (!\sdram_0|i_addr\(12))))) # (!\sdram_0|WideOr9~0_combout\ & 
-- (((\sdram_0|m_addr[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_addr\(12),
	datab => \sdram_0|WideOr9~0_combout\,
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|active_addr\(17),
	combout => \sdram_0|Selector90~0_combout\);

-- Location: LCCOMB_X34_Y17_N30
\mm_interconnect_0|cmd_mux_003|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(44) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(8)) # ((\nios2_gen2_0|cpu|F_pc\(6) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (((\nios2_gen2_0|cpu|F_pc\(6) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(8),
	datac => \nios2_gen2_0|cpu|F_pc\(6),
	datad => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(44));

-- Location: FF_X34_Y17_N31
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(44),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(8));

-- Location: LCCOMB_X34_Y17_N20
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[26]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[26]~22_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(8)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|cmd_mux_003|src_data\(44),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(8),
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[26]~22_combout\);

-- Location: FF_X34_Y17_N21
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[26]~22_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(25));

-- Location: FF_X35_Y16_N13
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[26]~22_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(25));

-- Location: LCCOMB_X36_Y16_N28
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[25]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[25]~23_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(25)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(25),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(25),
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[25]~23_combout\);

-- Location: FF_X36_Y16_N29
\sdram_0|active_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[25]~23_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(7));

-- Location: LCCOMB_X36_Y16_N0
\sdram_0|Selector90~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector90~1_combout\ = (\sdram_0|Selector90~0_combout\ & ((\sdram_0|WideOr9~0_combout\) # ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[25]~23_combout\)))) # (!\sdram_0|Selector90~0_combout\ & (!\sdram_0|WideOr9~0_combout\ & 
-- (\sdram_0|active_addr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector90~0_combout\,
	datab => \sdram_0|WideOr9~0_combout\,
	datac => \sdram_0|active_addr\(7),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[25]~23_combout\,
	combout => \sdram_0|Selector90~1_combout\);

-- Location: DDIOOUTCELL_X36_Y0_N11
\sdram_0|m_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector90~1_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|m_state.001000000~q\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(7));

-- Location: LCCOMB_X27_Y18_N16
\mm_interconnect_0|cmd_mux_003|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_003|src_data\(45) = (\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(9)) # ((\nios2_gen2_0|cpu|F_pc\(7) & \mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\nios2_gen2_0|cpu|F_pc\(7) & (\mm_interconnect_0|cmd_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|F_pc\(7),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \mm_interconnect_0|cmd_mux_003|src_data\(45));

-- Location: FF_X27_Y18_N17
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_003|src_data\(45),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(9));

-- Location: LCCOMB_X35_Y16_N6
\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[27]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[27]~23_combout\ = (\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(9)))) # 
-- (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & (\mm_interconnect_0|cmd_mux_003|src_data\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|src_data\(45),
	datac => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|address_reg\(9),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[27]~23_combout\);

-- Location: FF_X35_Y16_N7
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[27]~23_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(26));

-- Location: LCCOMB_X36_Y16_N14
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[26]~feeder_combout\ = \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[27]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|out_data[27]~23_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[26]~feeder_combout\);

-- Location: FF_X36_Y16_N15
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[26]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(26));

-- Location: LCCOMB_X36_Y16_N26
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[26]~24_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(26)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(26),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(26),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[26]~24_combout\);

-- Location: FF_X36_Y16_N27
\sdram_0|active_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[26]~24_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_addr\(8));

-- Location: LCCOMB_X36_Y16_N20
\sdram_0|Selector89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector89~0_combout\ = (\sdram_0|WideOr9~0_combout\ & (!\sdram_0|i_addr\(12) & (!\sdram_0|m_addr[7]~0_combout\))) # (!\sdram_0|WideOr9~0_combout\ & (((\sdram_0|m_addr[7]~0_combout\) # (\sdram_0|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_addr\(12),
	datab => \sdram_0|WideOr9~0_combout\,
	datac => \sdram_0|m_addr[7]~0_combout\,
	datad => \sdram_0|active_addr\(8),
	combout => \sdram_0|Selector89~0_combout\);

-- Location: LCCOMB_X36_Y16_N24
\sdram_0|Selector89~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector89~1_combout\ = (\sdram_0|m_addr[7]~0_combout\ & ((\sdram_0|Selector89~0_combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[26]~24_combout\)) # (!\sdram_0|Selector89~0_combout\ & ((\sdram_0|active_addr\(18)))))) # 
-- (!\sdram_0|m_addr[7]~0_combout\ & (((\sdram_0|Selector89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[26]~24_combout\,
	datab => \sdram_0|m_addr[7]~0_combout\,
	datac => \sdram_0|active_addr\(18),
	datad => \sdram_0|Selector89~0_combout\,
	combout => \sdram_0|Selector89~1_combout\);

-- Location: DDIOOUTCELL_X36_Y0_N18
\sdram_0|m_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector89~1_combout\,
	asdata => VCC,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \sdram_0|m_state.001000000~q\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(8));

-- Location: LCCOMB_X40_Y19_N4
\sdram_0|Selector88~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector88~2_combout\ = (\sdram_0|m_state.000000010~q\ & ((\sdram_0|active_addr\(19)))) # (!\sdram_0|m_state.000000010~q\ & (!\sdram_0|i_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_addr\(12),
	datac => \sdram_0|m_state.000000010~q\,
	datad => \sdram_0|active_addr\(19),
	combout => \sdram_0|Selector88~2_combout\);

-- Location: LCCOMB_X40_Y19_N0
\sdram_0|Selector88~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector88~3_combout\ = (\sdram_0|m_state.001000000~q\) # ((!\sdram_0|m_state.000010000~q\ & (\sdram_0|Selector88~2_combout\ & !\sdram_0|m_state.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000010000~q\,
	datab => \sdram_0|Selector88~2_combout\,
	datac => \sdram_0|m_state.000001000~q\,
	datad => \sdram_0|m_state.001000000~q\,
	combout => \sdram_0|Selector88~3_combout\);

-- Location: DDIOOUTCELL_X53_Y9_N11
\sdram_0|m_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector88~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(9));

-- Location: LCCOMB_X40_Y19_N30
\sdram_0|Selector87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector87~2_combout\ = (\sdram_0|m_state.000000010~q\ & ((\sdram_0|active_addr\(20)))) # (!\sdram_0|m_state.000000010~q\ & (!\sdram_0|i_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|i_addr\(12),
	datad => \sdram_0|active_addr\(20),
	combout => \sdram_0|Selector87~2_combout\);

-- Location: LCCOMB_X40_Y19_N10
\sdram_0|Selector87~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector87~3_combout\ = (\sdram_0|m_state.001000000~q\) # ((\sdram_0|Selector87~2_combout\ & (!\sdram_0|m_state.000010000~q\ & !\sdram_0|m_state.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector87~2_combout\,
	datab => \sdram_0|m_state.000010000~q\,
	datac => \sdram_0|m_state.000001000~q\,
	datad => \sdram_0|m_state.001000000~q\,
	combout => \sdram_0|Selector87~3_combout\);

-- Location: DDIOOUTCELL_X53_Y11_N11
\sdram_0|m_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector87~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(10));

-- Location: LCCOMB_X40_Y19_N8
\sdram_0|Selector86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector86~2_combout\ = (\sdram_0|m_state.000000010~q\ & ((\sdram_0|active_addr\(21)))) # (!\sdram_0|m_state.000000010~q\ & (!\sdram_0|i_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000010~q\,
	datac => \sdram_0|i_addr\(12),
	datad => \sdram_0|active_addr\(21),
	combout => \sdram_0|Selector86~2_combout\);

-- Location: LCCOMB_X40_Y19_N20
\sdram_0|Selector86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector86~3_combout\ = (\sdram_0|m_state.001000000~q\) # ((!\sdram_0|m_state.000010000~q\ & (!\sdram_0|m_state.000001000~q\ & \sdram_0|Selector86~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000010000~q\,
	datab => \sdram_0|m_state.001000000~q\,
	datac => \sdram_0|m_state.000001000~q\,
	datad => \sdram_0|Selector86~2_combout\,
	combout => \sdram_0|Selector86~3_combout\);

-- Location: DDIOOUTCELL_X34_Y34_N18
\sdram_0|m_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector86~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(11));

-- Location: LCCOMB_X40_Y19_N24
\sdram_0|Selector85~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector85~2_combout\ = (\sdram_0|m_state.000000010~q\ & (\sdram_0|active_addr\(22))) # (!\sdram_0|m_state.000000010~q\ & ((!\sdram_0|i_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000010~q\,
	datab => \sdram_0|active_addr\(22),
	datac => \sdram_0|i_addr\(12),
	combout => \sdram_0|Selector85~2_combout\);

-- Location: LCCOMB_X40_Y19_N22
\sdram_0|Selector85~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector85~3_combout\ = (\sdram_0|m_state.001000000~q\) # ((!\sdram_0|m_state.000010000~q\ & (\sdram_0|Selector85~2_combout\ & !\sdram_0|m_state.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000010000~q\,
	datab => \sdram_0|Selector85~2_combout\,
	datac => \sdram_0|m_state.000001000~q\,
	datad => \sdram_0|m_state.001000000~q\,
	combout => \sdram_0|Selector85~3_combout\);

-- Location: DDIOOUTCELL_X53_Y9_N18
\sdram_0|m_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector85~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_addr\(12));

-- Location: LCCOMB_X38_Y16_N20
\sdram_0|Selector99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector99~0_combout\ = (\sdram_0|m_state.000000010~q\ & (((\sdram_0|active_addr\(9))))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|f_select~combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0_combout\)) # 
-- (!\sdram_0|f_select~combout\ & ((\sdram_0|active_addr\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000010~q\,
	datab => \sdram_0|f_select~combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[27]~0_combout\,
	datad => \sdram_0|active_addr\(9),
	combout => \sdram_0|Selector99~0_combout\);

-- Location: LCCOMB_X40_Y19_N2
\sdram_0|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|WideOr16~0_combout\ = (\sdram_0|m_state.000010000~q\) # ((\sdram_0|m_state.000001000~q\) # (\sdram_0|m_state.000000010~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000010000~q\,
	datac => \sdram_0|m_state.000001000~q\,
	datad => \sdram_0|m_state.000000010~q\,
	combout => \sdram_0|WideOr16~0_combout\);

-- Location: DDIOOUTCELL_X51_Y34_N11
\sdram_0|m_bank[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector99~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_bank\(0));

-- Location: LCCOMB_X38_Y16_N14
\sdram_0|Selector98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector98~0_combout\ = (\sdram_0|m_state.000000010~q\ & (((\sdram_0|active_addr\(23))))) # (!\sdram_0|m_state.000000010~q\ & ((\sdram_0|f_select~combout\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2_combout\)) # 
-- (!\sdram_0|f_select~combout\ & ((\sdram_0|active_addr\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000010~q\,
	datab => \sdram_0|f_select~combout\,
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[41]~2_combout\,
	datad => \sdram_0|active_addr\(23),
	combout => \sdram_0|Selector98~0_combout\);

-- Location: DDIOOUTCELL_X47_Y34_N25
\sdram_0|m_bank[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector98~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_bank\(1));

-- Location: DDIOOUTCELL_X40_Y34_N4
\sdram_0|m_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_Selector21~1_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_cmd\(1));

-- Location: LCCOMB_X40_Y22_N26
\sdram_0|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector19~1_combout\ = (\sdram_0|m_state.000000001~q\ & (!\sdram_0|m_state.010000000~q\ & (!\sdram_0|m_state.001000000~q\ & !\sdram_0|m_state.000000100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000001~q\,
	datab => \sdram_0|m_state.010000000~q\,
	datac => \sdram_0|m_state.001000000~q\,
	datad => \sdram_0|m_state.000000100~q\,
	combout => \sdram_0|Selector19~1_combout\);

-- Location: LCCOMB_X41_Y23_N30
\sdram_0|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector0~0_combout\ = (\sdram_0|i_state.000~q\ & ((\sdram_0|i_cmd\(3)) # (!\sdram_0|i_state.101~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|i_state.000~q\,
	datac => \sdram_0|i_cmd\(3),
	datad => \sdram_0|i_state.101~q\,
	combout => \sdram_0|Selector0~0_combout\);

-- Location: FF_X41_Y23_N31
\sdram_0|i_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector0~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|i_cmd\(3));

-- Location: LCCOMB_X40_Y22_N8
\sdram_0|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector19~0_combout\ = (!\sdram_0|m_state.000000001~q\ & ((\sdram_0|init_done~q\ & (!\sdram_0|refresh_request~q\)) # (!\sdram_0|init_done~q\ & ((!\sdram_0|i_cmd\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000001~q\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|init_done~q\,
	datad => \sdram_0|i_cmd\(3),
	combout => \sdram_0|Selector19~0_combout\);

-- Location: LCCOMB_X40_Y22_N22
\sdram_0|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector19~2_combout\ = (\sdram_0|m_state.000000100~q\ & (((!\sdram_0|refresh_request~q\ & \sdram_0|m_state.001000000~q\)) # (!\sdram_0|m_next.010000000~q\))) # (!\sdram_0|m_state.000000100~q\ & (!\sdram_0|refresh_request~q\ & 
-- (\sdram_0|m_state.001000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|m_state.000000100~q\,
	datab => \sdram_0|refresh_request~q\,
	datac => \sdram_0|m_state.001000000~q\,
	datad => \sdram_0|m_next.010000000~q\,
	combout => \sdram_0|Selector19~2_combout\);

-- Location: LCCOMB_X40_Y22_N24
\sdram_0|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector19~3_combout\ = (!\sdram_0|Selector19~0_combout\ & (((!\sdram_0|Selector19~1_combout\ & !\sdram_0|Selector19~2_combout\)) # (!\sdram_0|active_cs_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|Selector19~1_combout\,
	datab => \sdram_0|active_cs_n~q\,
	datac => \sdram_0|Selector19~0_combout\,
	datad => \sdram_0|Selector19~2_combout\,
	combout => \sdram_0|Selector19~3_combout\);

-- Location: DDIOOUTCELL_X53_Y24_N25
\sdram_0|m_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_Selector19~3_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_cmd\(3));

-- Location: LCCOMB_X35_Y22_N12
\sdram_0|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|comb~0_combout\ = (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\nios2_gen2_0|cpu|d_byteenable\(0) & \mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_byteenable\(0),
	datab => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \sdram_0|comb~0_combout\);

-- Location: LCCOMB_X35_Y22_N20
\sdram_0|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|comb~1_combout\ = (!\sdram_0|comb~0_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent|m0_write~1_combout\ & ((!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\) # (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(0),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \sdram_0|comb~0_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|m0_write~1_combout\,
	combout => \sdram_0|comb~1_combout\);

-- Location: FF_X35_Y22_N21
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|comb~1_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(16));

-- Location: FF_X35_Y19_N19
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sdram_0|comb~1_combout\,
	sload => VCC,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(16));

-- Location: LCCOMB_X37_Y18_N28
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[16]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[16]~25_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(16)))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(16),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(16),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[16]~25_combout\);

-- Location: FF_X37_Y18_N29
\sdram_0|active_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[16]~25_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_dqm\(0));

-- Location: LCCOMB_X37_Y18_N30
\sdram_0|Selector117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector117~0_combout\ = (\sdram_0|f_select~combout\ & ((\sdram_0|m_state.000000010~q\ & ((\sdram_0|active_dqm\(0)))) # (!\sdram_0|m_state.000000010~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[16]~25_combout\)))) # 
-- (!\sdram_0|f_select~combout\ & (((\sdram_0|active_dqm\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|f_select~combout\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[16]~25_combout\,
	datac => \sdram_0|active_dqm\(0),
	datad => \sdram_0|m_state.000000010~q\,
	combout => \sdram_0|Selector117~0_combout\);

-- Location: DDIOOUTCELL_X49_Y34_N4
\sdram_0|m_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector117~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_dqm\(0));

-- Location: LCCOMB_X35_Y22_N14
\sdram_0|comb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|comb~2_combout\ = (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\ & ((\mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_byteenable\(1),
	combout => \sdram_0|comb~2_combout\);

-- Location: LCCOMB_X35_Y22_N22
\sdram_0|comb~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|comb~3_combout\ = (!\sdram_0|comb~2_combout\ & (!\mm_interconnect_0|sdram_0_s1_agent|m0_write~1_combout\ & ((!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(1)) # (!\mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \mm_interconnect_0|sdram_0_s1_cmd_width_adapter|byteen_reg\(1),
	datac => \sdram_0|comb~2_combout\,
	datad => \mm_interconnect_0|sdram_0_s1_agent|m0_write~1_combout\,
	combout => \sdram_0|comb~3_combout\);

-- Location: LCCOMB_X36_Y18_N8
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[17]~feeder_combout\ = \sdram_0|comb~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sdram_0|comb~3_combout\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[17]~feeder_combout\);

-- Location: FF_X36_Y18_N9
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[17]~feeder_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(17));

-- Location: FF_X35_Y22_N23
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|comb~3_combout\,
	ena => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0[42]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(17));

-- Location: LCCOMB_X37_Y18_N16
\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[17]~26_combout\ = (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(17))) # 
-- (!\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\ & ((\sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_1\(17),
	datac => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|entry_0\(17),
	datad => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_address~q\,
	combout => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[17]~26_combout\);

-- Location: FF_X37_Y18_N17
\sdram_0|active_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[17]~26_combout\,
	ena => \sdram_0|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|active_dqm\(1));

-- Location: LCCOMB_X37_Y18_N2
\sdram_0|Selector116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sdram_0|Selector116~0_combout\ = (\sdram_0|f_select~combout\ & ((\sdram_0|m_state.000000010~q\ & ((\sdram_0|active_dqm\(1)))) # (!\sdram_0|m_state.000000010~q\ & (\sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[17]~26_combout\)))) # 
-- (!\sdram_0|f_select~combout\ & (((\sdram_0|active_dqm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram_0|f_select~combout\,
	datab => \sdram_0|the_de0_nano_sdram_0_input_efifo_module|rd_data[17]~26_combout\,
	datac => \sdram_0|active_dqm\(1),
	datad => \sdram_0|m_state.000000010~q\,
	combout => \sdram_0|Selector116~0_combout\);

-- Location: DDIOOUTCELL_X43_Y34_N25
\sdram_0|m_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|Selector116~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \sdram_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_dqm\(1));

-- Location: DDIOOUTCELL_X53_Y30_N4
\sdram_0|m_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_Selector20~0_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_cmd\(2));

-- Location: DDIOOUTCELL_X53_Y13_N11
\sdram_0|m_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sdram_0|ALT_INV_Selector22~1_combout\,
	asdata => VCC,
	aload => \rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram_0|m_cmd\(0));

-- Location: LCCOMB_X19_Y27_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X23_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X28_Y28_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


