Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 45fe64ca5a4f458cb5f70d16de9ec614 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testTC_func_synth xil_defaultlib.testTC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.Edge_Detector
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.Edge_Detector_0
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD4L_19
Compiling module xil_defaultlib.countUD4L_20
Compiling module xil_defaultlib.countUD4L_21
Compiling module xil_defaultlib.Counter_16Bit
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Ring_Counter
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_15
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_16
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_17
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_18
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_11
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_12
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_13
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_14
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4_1
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_7
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_8
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_9
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_10
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4_2
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_4
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_5
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_6
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4_3
Compiling module xil_defaultlib.clkcntrl4
Compiling module xil_defaultlib.labCnt_clks
Compiling module xil_defaultlib.Top_Level
Compiling module xil_defaultlib.testTC
Compiling module xil_defaultlib.glbl
Built simulation snapshot testTC_func_synth
