#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  5 20:43:01 2023
# Process ID: 14704
# Current directory: C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19804 C:\Users\STOVAG\Desktop\cpu_vga_ip_test\cpu_vga_top\cpu\cpu.xpr
# Log file: C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/vivado.log
# Journal file: C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/STOVAG/Desktop/ip [current_project]
update_ip_catalog
create_ip -name vga_controller -vendor xilinx.com -library user -version 1.0 -module_name vga_controller_0 -dir c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/vga_controller_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/vga_controller_0.xci]
catch { config_ip_cache -export [get_ips -all vga_controller_0] }
export_ip_user_files -of_objects [get_files c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/vga_controller_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/vga_controller_0.xci]
launch_runs -jobs 16 vga_controller_0_synth_1
export_simulation -of_objects [get_files c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/vga_controller_0.xci] -directory C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
set_param general.maxThreads 16
reset_run synth_2
reset_run blk_mem_gen_0_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 16
wait_on_run impl_2
