#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc433701290 .scope module, "RegisterFile" "RegisterFile" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RegDst"
    .port_info 2 /INPUT 1 "RegWre"
    .port_info 3 /INPUT 1 "DBDataSrc"
    .port_info 4 /INPUT 5 "rs"
    .port_info 5 /INPUT 5 "rt"
    .port_info 6 /INPUT 5 "rd"
    .port_info 7 /INPUT 32 "dataFromALU"
    .port_info 8 /INPUT 32 "dataFromRW"
    .port_info 9 /OUTPUT 32 "Data1"
    .port_info 10 /OUTPUT 32 "Data2"
L_0x7fc433712930 .functor BUFZ 32, L_0x7fc4337126d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc433712c30 .functor BUFZ 32, L_0x7fc4337129e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x10f08f008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc433701500_0 .net "CLK", 0 0, o0x10f08f008;  0 drivers
o0x10f08f038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc433711570_0 .net "DBDataSrc", 0 0, o0x10f08f038;  0 drivers
v0x7fc433711610_0 .net "Data1", 31 0, L_0x7fc433712930;  1 drivers
v0x7fc4337116b0_0 .net "Data2", 31 0, L_0x7fc433712c30;  1 drivers
o0x10f08f0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc433711760_0 .net "RegDst", 0 0, o0x10f08f0c8;  0 drivers
o0x10f08f0f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc433711840_0 .net "RegWre", 0 0, o0x10f08f0f8;  0 drivers
v0x7fc4337118e0_0 .net *"_s12", 31 0, L_0x7fc4337129e0;  1 drivers
v0x7fc433711990_0 .net *"_s14", 6 0, L_0x7fc433712ab0;  1 drivers
L_0x10f0c0050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc433711a40_0 .net *"_s17", 1 0, L_0x10f0c0050;  1 drivers
v0x7fc433711b50_0 .net *"_s4", 31 0, L_0x7fc4337126d0;  1 drivers
v0x7fc433711c00_0 .net *"_s6", 6 0, L_0x7fc4337127d0;  1 drivers
L_0x10f0c0008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc433711cb0_0 .net *"_s9", 1 0, L_0x10f0c0008;  1 drivers
o0x10f08f248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc433711d60_0 .net "dataFromALU", 31 0, o0x10f08f248;  0 drivers
o0x10f08f278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc433711e10_0 .net "dataFromRW", 31 0, o0x10f08f278;  0 drivers
v0x7fc433711ec0_0 .var/i "i", 31 0;
o0x10f08f2d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fc433711f70_0 .net "rd", 4 0, o0x10f08f2d8;  0 drivers
v0x7fc433712020 .array "register", 31 0, 31 0;
o0x10f08f308 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fc4337121b0_0 .net "rs", 4 0, o0x10f08f308;  0 drivers
o0x10f08f338 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fc433712240_0 .net "rt", 4 0, o0x10f08f338;  0 drivers
v0x7fc4337122e0_0 .net "writeData", 31 0, L_0x7fc4337125f0;  1 drivers
v0x7fc433712390_0 .net "writeReg", 4 0, L_0x7fc433712550;  1 drivers
E_0x7fc433700f00 .event negedge, v0x7fc433701500_0;
L_0x7fc433712550 .functor MUXZ 5, o0x10f08f338, o0x10f08f2d8, o0x10f08f0c8, C4<>;
L_0x7fc4337125f0 .functor MUXZ 32, o0x10f08f248, o0x10f08f278, o0x10f08f038, C4<>;
L_0x7fc4337126d0 .array/port v0x7fc433712020, L_0x7fc4337127d0;
L_0x7fc4337127d0 .concat [ 5 2 0 0], o0x10f08f308, L_0x10f0c0008;
L_0x7fc4337129e0 .array/port v0x7fc433712020, L_0x7fc433712ab0;
L_0x7fc433712ab0 .concat [ 5 2 0 0], o0x10f08f338, L_0x10f0c0050;
    .scope S_0x7fc433701290;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc433711ec0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fc433711ec0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fc433711ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc433712020, 0, 4;
    %load/vec4 v0x7fc433711ec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc433711ec0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fc433701290;
T_1 ;
    %wait E_0x7fc433700f00;
    %load/vec4 v0x7fc433711840_0;
    %load/vec4 v0x7fc433712390_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fc4337122e0_0;
    %load/vec4 v0x7fc433712390_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc433712020, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RegisterFile.v";
