"success","data__chip","data__vendor","data__processNode","data__dieSizeMm2","data__memoryType","data__memoryCapacityGb","data__memoryBandwidthTbS","data__fp8TflopsSparse","data__bf16TflopsDense","data__packageType","data__estMfgCostUsd","data__estSellPriceUsd","data__chipGrossMarginPct","data__costBreakdown__logicDieCostUsd","data__costBreakdown__hbmCostUsd","data__costBreakdown__packagingCostUsd","data__costBreakdown__testAssemblyCostUsd","data__interconnect","meta__source","meta__count","meta__apiVersion","meta__endpoint","meta__docs","meta__updated","meta__dataSources","meta__schema__chip","meta__schema__vendor","meta__schema__processNode","meta__schema__dieSizeMm2","meta__schema__memoryType","meta__schema__memoryCapacityGb","meta__schema__memoryBandwidthTbS","meta__schema__fp8TflopsSparse","meta__schema__bf16TflopsDense","meta__schema__packageType","meta__schema__estMfgCostUsd","meta__schema__estSellPriceUsd","meta__schema__chipGrossMarginPct","meta__schema__costBreakdown","meta__schema__interconnect"
"True","NVIDIA H100 SXM5","NVIDIA","TSMC 4N","814","HBM3","80","3.35","3958","989","CoWoS-S","3320","28000","88.1","300","1350","750","920","NVLink 4","Silicon Analysts","13","1","/api/v1/accelerators","https://siliconanalysts.com/developers","2026-02-08T00:00:00.000Z","Epoch AI Monte Carlo models, Raymond James semiconductor research, TrendForce quarterly reports, SemiAnalysis teardown data","Full product name","Chip vendor (NVIDIA, AMD, Intel, Google, AWS, Microsoft, Meta)","Fabrication process node","Total die/package area in mm² (null if undisclosed)","Memory technology (HBM3, HBM3e, HBM2e, LPDDR5)","Total memory capacity in GB","Memory bandwidth in TB/s","FP8 sparse TFLOPS (null if unavailable)","BF16 dense TFLOPS (null if unavailable)","Advanced packaging technology","Estimated total manufacturing cost in USD","Estimated sell price in USD (null for internal/cloud-only chips)","Gross margin percentage (null for internal/cloud-only chips)","Manufacturing cost components (logic die, HBM, packaging, test & assembly)","Chip-to-chip interconnect technology"
"","NVIDIA H100 PCIe","NVIDIA","TSMC 4N","814","HBM2e","80","2","3026","757","CoWoS-S","2750","27500","90","300","1200","650","600","NVLink 4","","","","","","","","","","","","","","","","","","","","","",""
"","NVIDIA H200 SXM5","NVIDIA","TSMC 4N","814","HBM3e","141","4.8","3958","989","CoWoS-S","4250","38000","88.8","300","1500","750","1700","NVLink 4","","","","","","","","","","","","","","","","","","","","","",""
"","NVIDIA B100","NVIDIA","TSMC 4NP","1600","HBM3e","192","8","7000","1800","CoWoS-L","6500","32000","79.7","850","2900","1100","1650","NVLink 5","","","","","","","","","","","","","","","","","","","","","",""
"","NVIDIA B200","NVIDIA","TSMC 4NP","1600","HBM3e","192","8","9000","2250","CoWoS-L","6400","40000","84","850","2900","1100","1550","NVLink 5","","","","","","","","","","","","","","","","","","","","","",""
"","NVIDIA GB200 Superchip","NVIDIA","TSMC 4NP","3200","HBM3e","384","16","20000","5000","Custom Superchip","13500","65000","79.2","1700","5800","2200","3800","NVLink-C2C","","","","","","","","","","","","","","","","","","","","","",""
"","AMD MI300X","AMD","N5/N6 chiplet","1725","HBM3","192","5.3","5230","1307","CoWoS-S + SoIC","5300","15000","64.7","600","2900","1200","600","Infinity Fabric","","","","","","","","","","","","","","","","","","","","","",""
"","AMD MI355X","AMD","N3P/N6 chiplet","2100","HBM3e","288","8","10000","2500","CoWoS-S + SoIC","8000","25000","68","750","4350","1400","1500","Infinity Fabric","","","","","","","","","","","","","","","","","","","","","",""
"","Intel Gaudi 3","Intel","TSMC 5nm","null","HBM2e","128","3.7","1835","1835","OAM","6500","15625","58.4","1500","1950","1200","1850","Ethernet (RoCE)","","","","","","","","","","","","","","","","","","","","","",""
"","Google TPU v5p","Google","TSMC 5nm","null","HBM3","95","2.76","918","459","Custom ASIC","4500","null","null","2000","950","500","1050","Optical (ICI)","","","","","","","","","","","","","","","","","","","","","",""
"","AWS Trainium 2","AWS","TSMC 5nm","null","HBM3","96","2.9","1300","667","CoWoS SiP","5000","null","null","1200","1440","800","1560","NeuronLink","","","","","","","","","","","","","","","","","","","","","",""
"","Microsoft Maia 100","Microsoft","TSMC 5nm","820","HBM2e","64","1.8","1600","800","CoWoS-S","7500","null","null","2000","960","1000","3540","12x400GbE","","","","","","","","","","","","","","","","","","","","","",""
"","Meta MTIA v2","Meta","TSMC 5nm","421","LPDDR5 + SRAM","128","0.205","354","177","Standard (no HBM)","2500","null","null","1200","0","300","1000","PCIe Gen5","","","","","","","","","","","","","","","","","","","","","",""
