
../repos/sgerbino-table-2fdd8d0/bin/table_sort_test:     file format elf32-littlearm


Disassembly of section .init:

00011afc <.init>:
   11afc:	push	{r3, lr}
   11b00:	bl	12054 <_start@@Base+0x3c>
   11b04:	pop	{r3, pc}

Disassembly of section .plt:

00011b08 <calloc@plt-0x14>:
   11b08:	push	{lr}		; (str lr, [sp, #-4]!)
   11b0c:	ldr	lr, [pc, #4]	; 11b18 <calloc@plt-0x4>
   11b10:	add	lr, pc, lr
   11b14:	ldr	pc, [lr, #8]!
   11b18:	andeq	r5, r1, r8, ror #9

00011b1c <calloc@plt>:
   11b1c:	add	ip, pc, #0, 12
   11b20:	add	ip, ip, #86016	; 0x15000
   11b24:	ldr	pc, [ip, #1256]!	; 0x4e8

00011b28 <strcmp@plt>:
   11b28:	add	ip, pc, #0, 12
   11b2c:	add	ip, ip, #86016	; 0x15000
   11b30:	ldr	pc, [ip, #1248]!	; 0x4e0

00011b34 <printf@plt>:
   11b34:	add	ip, pc, #0, 12
   11b38:	add	ip, ip, #86016	; 0x15000
   11b3c:	ldr	pc, [ip, #1240]!	; 0x4d8

00011b40 <free@plt>:
   11b40:	add	ip, pc, #0, 12
   11b44:	add	ip, ip, #86016	; 0x15000
   11b48:	ldr	pc, [ip, #1232]!	; 0x4d0

00011b4c <time@plt>:
   11b4c:	add	ip, pc, #0, 12
   11b50:	add	ip, ip, #86016	; 0x15000
   11b54:	ldr	pc, [ip, #1224]!	; 0x4c8

00011b58 <realloc@plt>:
   11b58:	add	ip, pc, #0, 12
   11b5c:	add	ip, ip, #86016	; 0x15000
   11b60:	ldr	pc, [ip, #1216]!	; 0x4c0

00011b64 <strcpy@plt>:
   11b64:	add	ip, pc, #0, 12
   11b68:	add	ip, ip, #86016	; 0x15000
   11b6c:	ldr	pc, [ip, #1208]!	; 0x4b8

00011b70 <puts@plt>:
   11b70:	add	ip, pc, #0, 12
   11b74:	add	ip, ip, #86016	; 0x15000
   11b78:	ldr	pc, [ip, #1200]!	; 0x4b0

00011b7c <malloc@plt>:
   11b7c:	add	ip, pc, #0, 12
   11b80:	add	ip, ip, #86016	; 0x15000
   11b84:	ldr	pc, [ip, #1192]!	; 0x4a8

00011b88 <__libc_start_main@plt>:
   11b88:	add	ip, pc, #0, 12
   11b8c:	add	ip, ip, #86016	; 0x15000
   11b90:	ldr	pc, [ip, #1184]!	; 0x4a0

00011b94 <__gmon_start__@plt>:
   11b94:	add	ip, pc, #0, 12
   11b98:	add	ip, ip, #86016	; 0x15000
   11b9c:	ldr	pc, [ip, #1176]!	; 0x498

00011ba0 <strlen@plt>:
   11ba0:	add	ip, pc, #0, 12
   11ba4:	add	ip, ip, #86016	; 0x15000
   11ba8:	ldr	pc, [ip, #1168]!	; 0x490

00011bac <srand@plt>:
   11bac:	add	ip, pc, #0, 12
   11bb0:	add	ip, ip, #86016	; 0x15000
   11bb4:	ldr	pc, [ip, #1160]!	; 0x488

00011bb8 <snprintf@plt>:
   11bb8:	add	ip, pc, #0, 12
   11bbc:	add	ip, ip, #86016	; 0x15000
   11bc0:	ldr	pc, [ip, #1152]!	; 0x480

00011bc4 <__isoc99_sscanf@plt>:
   11bc4:	add	ip, pc, #0, 12
   11bc8:	add	ip, ip, #86016	; 0x15000
   11bcc:	ldr	pc, [ip, #1144]!	; 0x478

00011bd0 <rand@plt>:
   11bd0:	add	ip, pc, #0, 12
   11bd4:	add	ip, ip, #86016	; 0x15000
   11bd8:	ldr	pc, [ip, #1136]!	; 0x470

00011bdc <abort@plt>:
   11bdc:	add	ip, pc, #0, 12
   11be0:	add	ip, ip, #86016	; 0x15000
   11be4:	ldr	pc, [ip, #1128]!	; 0x468

Disassembly of section .text:

00011be8 <main@@Base>:
   11be8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11bec:	mov	r4, #0
   11bf0:	strd	r6, [sp, #8]
   11bf4:	strd	r8, [sp, #16]
   11bf8:	strd	sl, [sp, #24]
   11bfc:	str	lr, [sp, #32]
   11c00:	sub	sp, sp, #364	; 0x16c
   11c04:	add	r0, sp, #44	; 0x2c
   11c08:	bl	11b4c <time@plt>
   11c0c:	bl	11bac <srand@plt>
   11c10:	bl	11bd0 <rand@plt>
   11c14:	mov	r2, r0
   11c18:	movw	r3, #34079	; 0x851f
   11c1c:	movt	r3, #20971	; 0x51eb
   11c20:	mov	r1, #100	; 0x64
   11c24:	add	r0, sp, #48	; 0x30
   11c28:	umull	r3, r5, r3, r2
   11c2c:	lsr	r5, r5, #5
   11c30:	mls	r5, r1, r5, r2
   11c34:	add	r5, r5, r1
   11c38:	bl	12284 <table_init@@Base>
   11c3c:	add	r4, r4, #1
   11c40:	add	r0, sp, #48	; 0x30
   11c44:	bl	14534 <table_add_row@@Base>
   11c48:	cmp	r5, r4
   11c4c:	bgt	11c3c <main@@Base+0x54>
   11c50:	add	r0, sp, #48	; 0x30
   11c54:	movw	r6, #23988	; 0x5db4
   11c58:	movt	r6, #1
   11c5c:	mov	r4, #0
   11c60:	bl	1452c <table_get_row_length@@Base>
   11c64:	mov	r9, r0
   11c68:	bl	11bd0 <rand@plt>
   11c6c:	movw	r3, #52429	; 0xcccd
   11c70:	movt	r3, #52428	; 0xcccc
   11c74:	umull	r2, r3, r3, r0
   11c78:	lsr	r3, r3, #2
   11c7c:	add	r3, r3, r3, lsl #2
   11c80:	sub	r0, r0, r3
   11c84:	add	r5, r0, #2
   11c88:	mov	r3, r4
   11c8c:	mov	r2, r6
   11c90:	mov	r1, #255	; 0xff
   11c94:	add	r0, sp, #104	; 0x68
   11c98:	bl	11bb8 <snprintf@plt>
   11c9c:	add	r4, r4, #1
   11ca0:	mov	r2, #0
   11ca4:	add	r1, sp, #104	; 0x68
   11ca8:	add	r0, sp, #48	; 0x30
   11cac:	bl	13788 <table_add_column@@Base>
   11cb0:	cmp	r5, r4
   11cb4:	bgt	11c88 <main@@Base+0xa0>
   11cb8:	add	r0, sp, #48	; 0x30
   11cbc:	bl	136f0 <table_get_column_length@@Base>
   11cc0:	subs	sl, r0, #0
   11cc4:	ble	11ff8 <main@@Base+0x410>
   11cc8:	cmp	r9, #0
   11ccc:	movwgt	r6, #26215	; 0x6667
   11cd0:	movgt	r5, #0
   11cd4:	movtgt	r6, #26214	; 0x6666
   11cd8:	ble	11d24 <main@@Base+0x13c>
   11cdc:	mov	r4, #0
   11ce0:	bl	11bd0 <rand@plt>
   11ce4:	mov	r3, r0
   11ce8:	asr	ip, r0, #31
   11cec:	mov	r1, r4
   11cf0:	mov	r2, r5
   11cf4:	add	r0, sp, #48	; 0x30
   11cf8:	smull	r7, lr, r6, r3
   11cfc:	add	r4, r4, #1
   11d00:	rsb	ip, ip, lr, asr #3
   11d04:	add	ip, ip, ip, lsl #2
   11d08:	sub	r3, r3, ip, lsl #2
   11d0c:	bl	14b44 <table_set_int@@Base>
   11d10:	cmp	r9, r4
   11d14:	bne	11ce0 <main@@Base+0xf8>
   11d18:	add	r5, r5, #1
   11d1c:	cmp	sl, r5
   11d20:	bne	11cdc <main@@Base+0xf4>
   11d24:	mov	r1, #4
   11d28:	mov	r0, sl
   11d2c:	bl	11b1c <calloc@plt>
   11d30:	mov	r6, r0
   11d34:	mov	r1, #4
   11d38:	mov	r0, sl
   11d3c:	mov	r4, #0
   11d40:	str	r6, [sp, #36]	; 0x24
   11d44:	bl	11b1c <calloc@plt>
   11d48:	mov	r5, r0
   11d4c:	str	r0, [sp, #32]
   11d50:	str	r4, [r6, r4, lsl #2]
   11d54:	bl	11bd0 <rand@plt>
   11d58:	cmp	r0, #0
   11d5c:	and	r0, r0, #1
   11d60:	rsblt	r0, r0, #0
   11d64:	str	r0, [r5, r4, lsl #2]
   11d68:	add	r4, r4, #1
   11d6c:	cmp	sl, r4
   11d70:	bne	11d50 <main@@Base+0x168>
   11d74:	mov	r3, sl
   11d78:	add	r0, sp, #48	; 0x30
   11d7c:	ldr	r2, [sp, #32]
   11d80:	ldr	r1, [sp, #36]	; 0x24
   11d84:	bl	15b18 <table_column_sort@@Base>
   11d88:	cmp	r9, #0
   11d8c:	ble	11fec <main@@Base+0x404>
   11d90:	cmp	r9, #1
   11d94:	beq	11fec <main@@Base+0x404>
   11d98:	mvn	r3, #0
   11d9c:	mov	r6, #0
   11da0:	mov	r5, #1
   11da4:	str	r6, [sp, #12]
   11da8:	str	r3, [sp, #16]
   11dac:	str	r3, [sp, #20]
   11db0:	movw	r3, #24068	; 0x5e04
   11db4:	movt	r3, #1
   11db8:	str	r3, [sp, #24]
   11dbc:	movw	r3, #23996	; 0x5dbc
   11dc0:	movt	r3, #1
   11dc4:	str	r3, [sp, #28]
   11dc8:	cmp	sl, #0
   11dcc:	ble	11eac <main@@Base+0x2c4>
   11dd0:	ldr	r3, [sp, #32]
   11dd4:	mov	r4, #0
   11dd8:	sub	r8, r3, #4
   11ddc:	ldr	r3, [r8, #4]!
   11de0:	mov	r2, r4
   11de4:	mov	r1, r6
   11de8:	add	r0, sp, #48	; 0x30
   11dec:	cmp	r3, #0
   11df0:	bne	11e60 <main@@Base+0x278>
   11df4:	bl	141a0 <table_get_int@@Base>
   11df8:	mov	r7, r0
   11dfc:	mov	r2, r4
   11e00:	mov	r1, r5
   11e04:	add	r0, sp, #48	; 0x30
   11e08:	bl	141a0 <table_get_int@@Base>
   11e0c:	cmp	r7, r0
   11e10:	bgt	11ec4 <main@@Base+0x2dc>
   11e14:	add	fp, r4, #1
   11e18:	cmp	sl, fp
   11e1c:	beq	11eac <main@@Base+0x2c4>
   11e20:	mov	r2, r4
   11e24:	mov	r1, r5
   11e28:	add	r0, sp, #48	; 0x30
   11e2c:	bl	141a0 <table_get_int@@Base>
   11e30:	mov	r7, r0
   11e34:	mov	r2, r4
   11e38:	mov	r1, r6
   11e3c:	add	r0, sp, #48	; 0x30
   11e40:	bl	141a0 <table_get_int@@Base>
   11e44:	cmp	r7, r0
   11e48:	sub	r4, r4, #1
   11e4c:	bne	11eac <main@@Base+0x2c4>
   11e50:	cmn	r4, #1
   11e54:	bne	11e20 <main@@Base+0x238>
   11e58:	mov	r4, fp
   11e5c:	b	11ddc <main@@Base+0x1f4>
   11e60:	bl	141a0 <table_get_int@@Base>
   11e64:	mov	r7, r0
   11e68:	mov	r2, r4
   11e6c:	mov	r1, r5
   11e70:	add	r0, sp, #48	; 0x30
   11e74:	bl	141a0 <table_get_int@@Base>
   11e78:	cmp	r7, r0
   11e7c:	bge	11e14 <main@@Base+0x22c>
   11e80:	ldr	r0, [sp, #24]
   11e84:	mov	r2, r4
   11e88:	mov	r1, r5
   11e8c:	add	fp, r4, #1
   11e90:	str	r4, [sp, #20]
   11e94:	bl	11b34 <printf@plt>
   11e98:	mvn	r3, #0
   11e9c:	cmp	sl, fp
   11ea0:	str	r3, [sp, #12]
   11ea4:	str	r5, [sp, #16]
   11ea8:	bne	11e20 <main@@Base+0x238>
   11eac:	add	r3, r5, #1
   11eb0:	mov	r6, r5
   11eb4:	cmp	r9, r3
   11eb8:	beq	11ed4 <main@@Base+0x2ec>
   11ebc:	mov	r5, r3
   11ec0:	b	11dc8 <main@@Base+0x1e0>
   11ec4:	mov	r2, r4
   11ec8:	mov	r1, r5
   11ecc:	ldr	r0, [sp, #28]
   11ed0:	b	11e8c <main@@Base+0x2a4>
   11ed4:	ldr	r3, [sp, #16]
   11ed8:	cmn	r3, #1
   11edc:	beq	11f9c <main@@Base+0x3b4>
   11ee0:	add	r0, sp, #48	; 0x30
   11ee4:	bl	1452c <table_get_row_length@@Base>
   11ee8:	add	r0, sp, #48	; 0x30
   11eec:	bl	1452c <table_get_row_length@@Base>
   11ef0:	mov	r9, r0
   11ef4:	movw	r0, #24144	; 0x5e50
   11ef8:	movt	r0, #1
   11efc:	bl	11b70 <puts@plt>
   11f00:	cmp	r9, #0
   11f04:	ble	11f9c <main@@Base+0x3b4>
   11f08:	movw	r7, #24156	; 0x5e5c
   11f0c:	movt	r7, #1
   11f10:	ldr	r6, [sp, #16]
   11f14:	movw	r8, #24148	; 0x5e54
   11f18:	movt	r8, #1
   11f1c:	ldr	fp, [sp, #20]
   11f20:	movw	sl, #24144	; 0x5e50
   11f24:	movt	sl, #1
   11f28:	mov	r5, #0
   11f2c:	str	sl, [sp, #16]
   11f30:	mov	r4, #0
   11f34:	mov	sl, #255	; 0xff
   11f38:	b	11f60 <main@@Base+0x378>
   11f3c:	str	sl, [sp]
   11f40:	bl	12be8 <table_cell_to_buffer@@Base>
   11f44:	cmp	r5, r6
   11f48:	cmpeq	r4, fp
   11f4c:	mov	r0, r7
   11f50:	add	r1, sp, #104	; 0x68
   11f54:	moveq	r0, r8
   11f58:	add	r4, r4, #1
   11f5c:	bl	11b34 <printf@plt>
   11f60:	add	r0, sp, #48	; 0x30
   11f64:	bl	136f0 <table_get_column_length@@Base>
   11f68:	cmp	r0, r4
   11f6c:	mov	r2, r4
   11f70:	add	r3, sp, #104	; 0x68
   11f74:	mov	r1, r5
   11f78:	add	r0, sp, #48	; 0x30
   11f7c:	bgt	11f3c <main@@Base+0x354>
   11f80:	cmp	r5, r6
   11f84:	add	r5, r5, #1
   11f88:	beq	11fd4 <main@@Base+0x3ec>
   11f8c:	ldr	r0, [sp, #16]
   11f90:	bl	11b70 <puts@plt>
   11f94:	cmp	r9, r5
   11f98:	bne	11f30 <main@@Base+0x348>
   11f9c:	add	r0, sp, #48	; 0x30
   11fa0:	bl	122c4 <table_destroy@@Base>
   11fa4:	ldr	r0, [sp, #36]	; 0x24
   11fa8:	bl	11b40 <free@plt>
   11fac:	ldr	r0, [sp, #32]
   11fb0:	bl	11b40 <free@plt>
   11fb4:	ldr	r0, [sp, #12]
   11fb8:	add	sp, sp, #364	; 0x16c
   11fbc:	ldrd	r4, [sp]
   11fc0:	ldrd	r6, [sp, #8]
   11fc4:	ldrd	r8, [sp, #16]
   11fc8:	ldrd	sl, [sp, #24]
   11fcc:	add	sp, sp, #32
   11fd0:	pop	{pc}		; (ldr pc, [sp], #4)
   11fd4:	movw	r0, #24160	; 0x5e60
   11fd8:	movt	r0, #1
   11fdc:	bl	11b70 <puts@plt>
   11fe0:	cmp	r5, r9
   11fe4:	bne	11f30 <main@@Base+0x348>
   11fe8:	b	11f9c <main@@Base+0x3b4>
   11fec:	mov	r3, #0
   11ff0:	str	r3, [sp, #12]
   11ff4:	b	11f9c <main@@Base+0x3b4>
   11ff8:	mov	r1, #4
   11ffc:	bl	11b1c <calloc@plt>
   12000:	mov	r1, #4
   12004:	str	r0, [sp, #36]	; 0x24
   12008:	mov	r0, sl
   1200c:	bl	11b1c <calloc@plt>
   12010:	str	r0, [sp, #32]
   12014:	b	11d74 <main@@Base+0x18c>

00012018 <_start@@Base>:
   12018:	mov	fp, #0
   1201c:	mov	lr, #0
   12020:	pop	{r1}		; (ldr r1, [sp], #4)
   12024:	mov	r2, sp
   12028:	push	{r2}		; (str r2, [sp, #-4]!)
   1202c:	push	{r0}		; (str r0, [sp, #-4]!)
   12030:	ldr	ip, [pc, #16]	; 12048 <_start@@Base+0x30>
   12034:	push	{ip}		; (str ip, [sp, #-4]!)
   12038:	ldr	r0, [pc, #12]	; 1204c <_start@@Base+0x34>
   1203c:	ldr	r3, [pc, #12]	; 12050 <_start@@Base+0x38>
   12040:	bl	11b88 <__libc_start_main@plt>
   12044:	bl	11bdc <abort@plt>
   12048:	andeq	r5, r1, r4, lsr #27
   1204c:	andeq	r1, r1, r8, ror #23
   12050:	andeq	r5, r1, r4, asr #26
   12054:	ldr	r3, [pc, #20]	; 12070 <_start@@Base+0x58>
   12058:	ldr	r2, [pc, #20]	; 12074 <_start@@Base+0x5c>
   1205c:	add	r3, pc, r3
   12060:	ldr	r2, [r3, r2]
   12064:	cmp	r2, #0
   12068:	bxeq	lr
   1206c:	b	11b94 <__gmon_start__@plt>
   12070:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   12074:	andeq	r0, r0, r0, asr r0
   12078:	ldr	r0, [pc, #24]	; 12098 <_start@@Base+0x80>
   1207c:	ldr	r3, [pc, #24]	; 1209c <_start@@Base+0x84>
   12080:	cmp	r3, r0
   12084:	bxeq	lr
   12088:	ldr	r3, [pc, #16]	; 120a0 <_start@@Base+0x88>
   1208c:	cmp	r3, #0
   12090:	bxeq	lr
   12094:	bx	r3
   12098:	andeq	r7, r2, ip, asr r0
   1209c:	andeq	r7, r2, ip, asr r0
   120a0:	andeq	r0, r0, r0
   120a4:	ldr	r0, [pc, #36]	; 120d0 <_start@@Base+0xb8>
   120a8:	ldr	r1, [pc, #36]	; 120d4 <_start@@Base+0xbc>
   120ac:	sub	r1, r1, r0
   120b0:	asr	r1, r1, #2
   120b4:	add	r1, r1, r1, lsr #31
   120b8:	asrs	r1, r1, #1
   120bc:	bxeq	lr
   120c0:	ldr	r3, [pc, #16]	; 120d8 <_start@@Base+0xc0>
   120c4:	cmp	r3, #0
   120c8:	bxeq	lr
   120cc:	bx	r3
   120d0:	andeq	r7, r2, ip, asr r0
   120d4:	andeq	r7, r2, ip, asr r0
   120d8:	andeq	r0, r0, r0
   120dc:	push	{r4, lr}
   120e0:	ldr	r4, [pc, #24]	; 12100 <_start@@Base+0xe8>
   120e4:	ldrb	r3, [r4]
   120e8:	cmp	r3, #0
   120ec:	popne	{r4, pc}
   120f0:	bl	12078 <_start@@Base+0x60>
   120f4:	mov	r3, #1
   120f8:	strb	r3, [r4]
   120fc:	pop	{r4, pc}
   12100:	andeq	r7, r2, ip, asr r0
   12104:	b	120a4 <_start@@Base+0x8c>
   12108:	mvn	r2, #0
   1210c:	mov	r3, #64	; 0x40
   12110:	strd	r4, [sp, #-16]!
   12114:	mov	r1, r2
   12118:	mov	r4, r0
   1211c:	str	r6, [sp, #8]
   12120:	str	lr, [sp, #12]
   12124:	bl	12ab0 <table_notify@@Base>
   12128:	mov	r0, r4
   1212c:	bl	1452c <table_get_row_length@@Base>
   12130:	subs	r6, r0, #0
   12134:	ble	12154 <_start@@Base+0x13c>
   12138:	mov	r5, #0
   1213c:	mov	r1, r5
   12140:	mov	r0, r4
   12144:	add	r5, r5, #1
   12148:	bl	144ac <table_row_destroy@@Base>
   1214c:	cmp	r6, r5
   12150:	bne	1213c <_start@@Base+0x124>
   12154:	ldr	r0, [r4, #16]
   12158:	cmp	r0, #0
   1215c:	beq	12164 <_start@@Base+0x14c>
   12160:	bl	11b40 <free@plt>
   12164:	mov	r0, r4
   12168:	bl	136f0 <table_get_column_length@@Base>
   1216c:	subs	r6, r0, #0
   12170:	ble	12190 <_start@@Base+0x178>
   12174:	mov	r5, #0
   12178:	mov	r1, r5
   1217c:	mov	r0, r4
   12180:	add	r5, r5, #1
   12184:	bl	136d4 <table_column_destroy@@Base>
   12188:	cmp	r6, r5
   1218c:	bne	12178 <_start@@Base+0x160>
   12190:	ldr	r0, [r4]
   12194:	cmp	r0, #0
   12198:	beq	121a0 <_start@@Base+0x188>
   1219c:	bl	11b40 <free@plt>
   121a0:	ldr	r0, [r4, #36]	; 0x24
   121a4:	cmp	r0, #0
   121a8:	beq	121b0 <_start@@Base+0x198>
   121ac:	bl	11b40 <free@plt>
   121b0:	ldr	r0, [r4, #40]	; 0x28
   121b4:	cmp	r0, #0
   121b8:	beq	121c0 <_start@@Base+0x1a8>
   121bc:	bl	11b40 <free@plt>
   121c0:	ldr	r0, [r4, #44]	; 0x2c
   121c4:	cmp	r0, #0
   121c8:	beq	121e0 <_start@@Base+0x1c8>
   121cc:	ldrd	r4, [sp]
   121d0:	ldr	r6, [sp, #8]
   121d4:	ldr	lr, [sp, #12]
   121d8:	add	sp, sp, #16
   121dc:	b	11b40 <free@plt>
   121e0:	ldrd	r4, [sp]
   121e4:	ldr	r6, [sp, #8]
   121e8:	add	sp, sp, #12
   121ec:	pop	{pc}		; (ldr pc, [sp], #4)

000121f0 <table_new@@Base>:
   121f0:	mov	r0, #56	; 0x38
   121f4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   121f8:	mov	r4, #10
   121fc:	mov	r5, #0
   12200:	strd	r6, [sp, #8]
   12204:	mov	r6, #20
   12208:	mov	r7, #0
   1220c:	str	r8, [sp, #16]
   12210:	str	lr, [sp, #20]
   12214:	bl	11b7c <malloc@plt>
   12218:	mov	r2, #0
   1221c:	ldr	r8, [sp, #16]
   12220:	strd	r4, [r0, #8]
   12224:	strd	r6, [r0, #24]
   12228:	strd	r4, [r0, #48]	; 0x30
   1222c:	ldrd	r4, [sp]
   12230:	str	r2, [r0]
   12234:	ldrd	r6, [sp, #8]
   12238:	add	sp, sp, #20
   1223c:	str	r2, [r0, #4]
   12240:	str	r2, [r0, #16]
   12244:	str	r2, [r0, #20]
   12248:	str	r2, [r0, #32]
   1224c:	str	r2, [r0, #36]	; 0x24
   12250:	str	r2, [r0, #40]	; 0x28
   12254:	str	r2, [r0, #44]	; 0x2c
   12258:	pop	{pc}		; (ldr pc, [sp], #4)

0001225c <table_delete@@Base>:
   1225c:	str	r4, [sp, #-8]!
   12260:	subs	r4, r0, #0
   12264:	str	lr, [sp, #4]
   12268:	beq	12270 <table_delete@@Base+0x14>
   1226c:	bl	12108 <_start@@Base+0xf0>
   12270:	mov	r0, r4
   12274:	ldr	r4, [sp]
   12278:	ldr	lr, [sp, #4]
   1227c:	add	sp, sp, #8
   12280:	b	11b40 <free@plt>

00012284 <table_init@@Base>:
   12284:	mov	r3, #0
   12288:	mov	r2, #10
   1228c:	mov	r1, #20
   12290:	str	r3, [r0]
   12294:	str	r3, [r0, #4]
   12298:	strd	r2, [r0, #8]
   1229c:	str	r3, [r0, #16]
   122a0:	str	r3, [r0, #20]
   122a4:	str	r1, [r0, #24]
   122a8:	str	r3, [r0, #28]
   122ac:	str	r3, [r0, #32]
   122b0:	str	r3, [r0, #36]	; 0x24
   122b4:	str	r3, [r0, #40]	; 0x28
   122b8:	str	r3, [r0, #44]	; 0x2c
   122bc:	strd	r2, [r0, #48]	; 0x30
   122c0:	bx	lr

000122c4 <table_destroy@@Base>:
   122c4:	cmp	r0, #0
   122c8:	beq	122d0 <table_destroy@@Base+0xc>
   122cc:	b	12108 <_start@@Base+0xf0>
   122d0:	bx	lr

000122d4 <table_dupe@@Base>:
   122d4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   122d8:	mov	r4, #0
   122dc:	strd	r6, [sp, #8]
   122e0:	mov	r6, r0
   122e4:	strd	r8, [sp, #16]
   122e8:	str	lr, [sp, #24]
   122ec:	sub	sp, sp, #20
   122f0:	bl	1452c <table_get_row_length@@Base>
   122f4:	mov	r9, r0
   122f8:	mov	r0, r6
   122fc:	bl	136f0 <table_get_column_length@@Base>
   12300:	mov	r8, r0
   12304:	mov	r0, #56	; 0x38
   12308:	bl	11b7c <malloc@plt>
   1230c:	mov	r7, r0
   12310:	mov	r2, #10
   12314:	mov	r3, #0
   12318:	mov	r0, #20
   1231c:	mov	r1, #0
   12320:	cmp	r8, r4
   12324:	str	r4, [r7]
   12328:	str	r4, [r7, #4]
   1232c:	strd	r2, [r7, #8]
   12330:	str	r4, [r7, #16]
   12334:	str	r4, [r7, #20]
   12338:	strd	r0, [r7, #24]
   1233c:	str	r4, [r7, #32]
   12340:	str	r4, [r7, #36]	; 0x24
   12344:	str	r4, [r7, #40]	; 0x28
   12348:	str	r4, [r7, #44]	; 0x2c
   1234c:	strd	r2, [r7, #48]	; 0x30
   12350:	ble	1238c <table_dupe@@Base+0xb8>
   12354:	mov	r1, r4
   12358:	mov	r0, r6
   1235c:	bl	13a8c <table_get_column_name@@Base>
   12360:	mov	r5, r0
   12364:	mov	r1, r4
   12368:	mov	r0, r6
   1236c:	add	r4, r4, #1
   12370:	bl	13774 <table_get_column_data_type@@Base>
   12374:	mov	r2, r0
   12378:	mov	r1, r5
   1237c:	mov	r0, r7
   12380:	bl	13788 <table_add_column@@Base>
   12384:	cmp	r8, r4
   12388:	bne	12354 <table_dupe@@Base+0x80>
   1238c:	cmp	r9, #0
   12390:	ble	12464 <table_dupe@@Base+0x190>
   12394:	mov	r5, #0
   12398:	mov	r0, r7
   1239c:	bl	14534 <table_add_row@@Base>
   123a0:	cmp	r8, #0
   123a4:	ble	12458 <table_dupe@@Base+0x184>
   123a8:	mov	r4, #0
   123ac:	mov	r1, r4
   123b0:	mov	r0, r6
   123b4:	bl	13774 <table_get_column_data_type@@Base>
   123b8:	cmp	r0, #23
   123bc:	ldrls	pc, [pc, r0, lsl #2]
   123c0:	b	1244c <table_dupe@@Base+0x178>
   123c4:	ldrdeq	r2, [r1], -r0
   123c8:	andeq	r2, r1, r4, asr #14
   123cc:	andeq	r2, r1, ip, lsl r7
   123d0:	strdeq	r2, [r1], -r4
   123d4:	andeq	r2, r1, ip, asr #13
   123d8:	andeq	r2, r1, r4, ror #15
   123dc:			; <UNDEFINED> instruction: 0x000127bc
   123e0:	muleq	r1, r4, r7
   123e4:	andeq	r2, r1, ip, ror #14
   123e8:	andeq	r2, r1, r4, lsr #13
   123ec:	andeq	r2, r1, ip, ror r6
   123f0:	andeq	r2, r1, r4, asr r6
   123f4:	andeq	r2, r1, ip, lsr #12
   123f8:	andeq	r2, r1, r4, lsl #12
   123fc:	ldrdeq	r2, [r1], -ip
   12400:			; <UNDEFINED> instruction: 0x000125b4
   12404:	muleq	r1, r0, r5
   12408:	andeq	r2, r1, ip, ror #10
   1240c:	andeq	r2, r1, r8, asr #10
   12410:	andeq	r2, r1, r0, lsr #10
   12414:	strdeq	r2, [r1], -r8
   12418:	andeq	r2, r1, r8, lsr #9
   1241c:	andeq	r2, r1, r0, lsl #9
   12420:	andeq	r2, r1, r4, lsr #8
   12424:	mov	r2, r4
   12428:	mov	r1, r5
   1242c:	mov	r0, r6
   12430:	bl	1445c <table_get_ptr@@Base>
   12434:	add	r3, sp, #12
   12438:	mov	r2, r4
   1243c:	str	r0, [sp, #12]
   12440:	mov	r1, r5
   12444:	mov	r0, r7
   12448:	bl	158c0 <table_set_ptr@@Base>
   1244c:	add	r4, r4, #1
   12450:	cmp	r8, r4
   12454:	bne	123ac <table_dupe@@Base+0xd8>
   12458:	add	r5, r5, #1
   1245c:	cmp	r9, r5
   12460:	bne	12398 <table_dupe@@Base+0xc4>
   12464:	mov	r0, r7
   12468:	add	sp, sp, #20
   1246c:	ldrd	r4, [sp]
   12470:	ldrd	r6, [sp, #8]
   12474:	ldrd	r8, [sp, #16]
   12478:	add	sp, sp, #24
   1247c:	pop	{pc}		; (ldr pc, [sp], #4)
   12480:	mov	r2, r4
   12484:	mov	r1, r5
   12488:	mov	r0, r6
   1248c:	bl	14180 <table_get_bool@@Base>
   12490:	mov	r3, r0
   12494:	mov	r2, r4
   12498:	mov	r1, r5
   1249c:	mov	r0, r7
   124a0:	bl	14aac <table_set_bool@@Base>
   124a4:	b	1244c <table_dupe@@Base+0x178>
   124a8:	mov	r2, r4
   124ac:	mov	r1, r5
   124b0:	mov	r0, r6
   124b4:	bl	14440 <table_get_string@@Base>
   124b8:	mov	r3, r0
   124bc:	mov	r2, r4
   124c0:	mov	r1, r5
   124c4:	mov	r0, r7
   124c8:	bl	156ec <table_set_string@@Base>
   124cc:	b	1244c <table_dupe@@Base+0x178>
   124d0:	mov	r2, r4
   124d4:	mov	r1, r5
   124d8:	mov	r0, r6
   124dc:	bl	141a0 <table_get_int@@Base>
   124e0:	mov	r3, r0
   124e4:	mov	r2, r4
   124e8:	mov	r1, r5
   124ec:	mov	r0, r7
   124f0:	bl	14b44 <table_set_int@@Base>
   124f4:	b	1244c <table_dupe@@Base+0x178>
   124f8:	mov	r2, r4
   124fc:	mov	r1, r5
   12500:	mov	r0, r6
   12504:	bl	14420 <table_get_uchar@@Base>
   12508:	mov	r3, r0
   1250c:	mov	r2, r4
   12510:	mov	r1, r5
   12514:	mov	r0, r7
   12518:	bl	15824 <table_set_uchar@@Base>
   1251c:	b	1244c <table_dupe@@Base+0x178>
   12520:	mov	r2, r4
   12524:	mov	r1, r5
   12528:	mov	r0, r6
   1252c:	bl	14400 <table_get_char@@Base>
   12530:	mov	r3, r0
   12534:	mov	r2, r4
   12538:	mov	r1, r5
   1253c:	mov	r0, r7
   12540:	bl	15788 <table_set_char@@Base>
   12544:	b	1244c <table_dupe@@Base+0x178>
   12548:	mov	r2, r4
   1254c:	mov	r1, r5
   12550:	mov	r0, r6
   12554:	bl	143e0 <table_get_ldouble@@Base>
   12558:	mov	r2, r4
   1255c:	mov	r1, r5
   12560:	mov	r0, r7
   12564:	bl	15644 <table_set_ldouble@@Base>
   12568:	b	1244c <table_dupe@@Base+0x178>
   1256c:	mov	r2, r4
   12570:	mov	r1, r5
   12574:	mov	r0, r6
   12578:	bl	143c0 <table_get_double@@Base>
   1257c:	mov	r2, r4
   12580:	mov	r1, r5
   12584:	mov	r0, r7
   12588:	bl	1559c <table_set_double@@Base>
   1258c:	b	1244c <table_dupe@@Base+0x178>
   12590:	mov	r2, r4
   12594:	mov	r1, r5
   12598:	mov	r0, r6
   1259c:	bl	143a0 <table_get_float@@Base>
   125a0:	mov	r2, r4
   125a4:	mov	r1, r5
   125a8:	mov	r0, r7
   125ac:	bl	15500 <table_set_float@@Base>
   125b0:	b	1244c <table_dupe@@Base+0x178>
   125b4:	mov	r2, r4
   125b8:	mov	r1, r5
   125bc:	mov	r0, r6
   125c0:	bl	14380 <table_get_ullong@@Base>
   125c4:	mov	r2, r4
   125c8:	strd	r0, [sp]
   125cc:	mov	r1, r5
   125d0:	mov	r0, r7
   125d4:	bl	15458 <table_set_ullong@@Base>
   125d8:	b	1244c <table_dupe@@Base+0x178>
   125dc:	mov	r2, r4
   125e0:	mov	r1, r5
   125e4:	mov	r0, r6
   125e8:	bl	14360 <table_get_llong@@Base>
   125ec:	mov	r2, r4
   125f0:	strd	r0, [sp]
   125f4:	mov	r1, r5
   125f8:	mov	r0, r7
   125fc:	bl	153b0 <table_set_llong@@Base>
   12600:	b	1244c <table_dupe@@Base+0x178>
   12604:	mov	r2, r4
   12608:	mov	r1, r5
   1260c:	mov	r0, r6
   12610:	bl	14340 <table_get_ulong@@Base>
   12614:	mov	r3, r0
   12618:	mov	r2, r4
   1261c:	mov	r1, r5
   12620:	mov	r0, r7
   12624:	bl	15314 <table_set_ulong@@Base>
   12628:	b	1244c <table_dupe@@Base+0x178>
   1262c:	mov	r2, r4
   12630:	mov	r1, r5
   12634:	mov	r0, r6
   12638:	bl	14320 <table_get_long@@Base>
   1263c:	mov	r3, r0
   12640:	mov	r2, r4
   12644:	mov	r1, r5
   12648:	mov	r0, r7
   1264c:	bl	15278 <table_set_long@@Base>
   12650:	b	1244c <table_dupe@@Base+0x178>
   12654:	mov	r2, r4
   12658:	mov	r1, r5
   1265c:	mov	r0, r6
   12660:	bl	14300 <table_get_ushort@@Base>
   12664:	mov	r3, r0
   12668:	mov	r2, r4
   1266c:	mov	r1, r5
   12670:	mov	r0, r7
   12674:	bl	151e0 <table_set_ushort@@Base>
   12678:	b	1244c <table_dupe@@Base+0x178>
   1267c:	mov	r2, r4
   12680:	mov	r1, r5
   12684:	mov	r0, r6
   12688:	bl	142e0 <table_get_short@@Base>
   1268c:	mov	r3, r0
   12690:	mov	r2, r4
   12694:	mov	r1, r5
   12698:	mov	r0, r7
   1269c:	bl	15148 <table_set_short@@Base>
   126a0:	b	1244c <table_dupe@@Base+0x178>
   126a4:	mov	r2, r4
   126a8:	mov	r1, r5
   126ac:	mov	r0, r6
   126b0:	bl	142c0 <table_get_uint64@@Base>
   126b4:	mov	r2, r4
   126b8:	strd	r0, [sp]
   126bc:	mov	r1, r5
   126c0:	mov	r0, r7
   126c4:	bl	150a4 <table_set_uint64@@Base>
   126c8:	b	1244c <table_dupe@@Base+0x178>
   126cc:	mov	r2, r4
   126d0:	mov	r1, r5
   126d4:	mov	r0, r6
   126d8:	bl	14220 <table_get_int16@@Base>
   126dc:	mov	r3, r0
   126e0:	mov	r2, r4
   126e4:	mov	r1, r5
   126e8:	mov	r0, r7
   126ec:	bl	14da4 <table_set_int16@@Base>
   126f0:	b	1244c <table_dupe@@Base+0x178>
   126f4:	mov	r2, r4
   126f8:	mov	r1, r5
   126fc:	mov	r0, r6
   12700:	bl	14200 <table_get_uint8@@Base>
   12704:	mov	r3, r0
   12708:	mov	r2, r4
   1270c:	mov	r1, r5
   12710:	mov	r0, r7
   12714:	bl	14d0c <table_set_uint8@@Base>
   12718:	b	1244c <table_dupe@@Base+0x178>
   1271c:	mov	r2, r4
   12720:	mov	r1, r5
   12724:	mov	r0, r6
   12728:	bl	141e0 <table_get_int8@@Base>
   1272c:	mov	r3, r0
   12730:	mov	r2, r4
   12734:	mov	r1, r5
   12738:	mov	r0, r7
   1273c:	bl	14c74 <table_set_int8@@Base>
   12740:	b	1244c <table_dupe@@Base+0x178>
   12744:	mov	r2, r4
   12748:	mov	r1, r5
   1274c:	mov	r0, r6
   12750:	bl	141c0 <table_get_uint@@Base>
   12754:	mov	r3, r0
   12758:	mov	r2, r4
   1275c:	mov	r1, r5
   12760:	mov	r0, r7
   12764:	bl	14bdc <table_set_uint@@Base>
   12768:	b	1244c <table_dupe@@Base+0x178>
   1276c:	mov	r2, r4
   12770:	mov	r1, r5
   12774:	mov	r0, r6
   12778:	bl	142a0 <table_get_int64@@Base>
   1277c:	mov	r2, r4
   12780:	strd	r0, [sp]
   12784:	mov	r1, r5
   12788:	mov	r0, r7
   1278c:	bl	15004 <table_set_int64@@Base>
   12790:	b	1244c <table_dupe@@Base+0x178>
   12794:	mov	r2, r4
   12798:	mov	r1, r5
   1279c:	mov	r0, r6
   127a0:	bl	14280 <table_get_uint32@@Base>
   127a4:	mov	r3, r0
   127a8:	mov	r2, r4
   127ac:	mov	r1, r5
   127b0:	mov	r0, r7
   127b4:	bl	14f6c <table_set_uint32@@Base>
   127b8:	b	1244c <table_dupe@@Base+0x178>
   127bc:	mov	r2, r4
   127c0:	mov	r1, r5
   127c4:	mov	r0, r6
   127c8:	bl	14260 <table_get_int32@@Base>
   127cc:	mov	r3, r0
   127d0:	mov	r2, r4
   127d4:	mov	r1, r5
   127d8:	mov	r0, r7
   127dc:	bl	14ed4 <table_set_int32@@Base>
   127e0:	b	1244c <table_dupe@@Base+0x178>
   127e4:	mov	r2, r4
   127e8:	mov	r1, r5
   127ec:	mov	r0, r6
   127f0:	bl	14240 <table_get_uint16@@Base>
   127f4:	mov	r3, r0
   127f8:	mov	r2, r4
   127fc:	mov	r1, r5
   12800:	mov	r0, r7
   12804:	bl	14e3c <table_set_uint16@@Base>
   12808:	b	1244c <table_dupe@@Base+0x178>

0001280c <table_get_major_version@@Base>:
   1280c:	mov	r0, #0
   12810:	bx	lr

00012814 <table_get_minor_version@@Base>:
   12814:	mov	r0, #0
   12818:	bx	lr

0001281c <table_get_patch_version@@Base>:
   1281c:	mov	r0, #0
   12820:	bx	lr

00012824 <table_get_version@@Base>:
   12824:	movw	r0, #24152	; 0x5e58
   12828:	movt	r0, #1
   1282c:	bx	lr

00012830 <table_get_callback_length@@Base>:
   12830:	ldr	r0, [r0, #32]
   12834:	bx	lr

00012838 <table_register_callback@@Base>:
   12838:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1283c:	ldr	r5, [r0, #32]
   12840:	strd	r6, [sp, #8]
   12844:	strd	r8, [sp, #16]
   12848:	str	sl, [sp, #24]
   1284c:	str	lr, [sp, #28]
   12850:	cmp	r5, #0
   12854:	ldr	r7, [r0, #36]	; 0x24
   12858:	ble	128b0 <table_register_callback@@Base+0x78>
   1285c:	sub	lr, r7, #4
   12860:	mov	ip, #0
   12864:	b	12874 <table_register_callback@@Base+0x3c>
   12868:	add	ip, ip, #1
   1286c:	cmp	ip, r5
   12870:	beq	128b0 <table_register_callback@@Base+0x78>
   12874:	ldr	r4, [lr, #4]!
   12878:	lsl	r6, ip, #2
   1287c:	cmp	r1, r4
   12880:	bne	12868 <table_register_callback@@Base+0x30>
   12884:	ldr	r4, [r0, #40]	; 0x28
   12888:	ldr	r4, [r4, ip, lsl #2]
   1288c:	cmp	r2, r4
   12890:	bne	12868 <table_register_callback@@Base+0x30>
   12894:	cmp	ip, #0
   12898:	beq	128b0 <table_register_callback@@Base+0x78>
   1289c:	ldr	r2, [r0, #44]	; 0x2c
   128a0:	ldr	r8, [r2, r6]
   128a4:	orr	r8, r8, r3
   128a8:	str	r8, [r2, r6]
   128ac:	b	128f4 <table_register_callback@@Base+0xbc>
   128b0:	mov	r8, r3
   128b4:	ldr	r3, [r0, #48]	; 0x30
   128b8:	mov	r4, r2
   128bc:	mov	r9, r1
   128c0:	mov	r6, r0
   128c4:	udiv	r2, r5, r3
   128c8:	mls	r2, r3, r2, r5
   128cc:	cmp	r2, #0
   128d0:	beq	1290c <table_register_callback@@Base+0xd4>
   128d4:	str	r9, [r7, r5, lsl #2]
   128d8:	ldr	r3, [r6, #40]	; 0x28
   128dc:	str	r4, [r3, r5, lsl #2]
   128e0:	ldr	r3, [r6, #44]	; 0x2c
   128e4:	str	r8, [r3, r5, lsl #2]
   128e8:	ldr	r3, [r6, #32]
   128ec:	add	r3, r3, #1
   128f0:	str	r3, [r6, #32]
   128f4:	ldrd	r4, [sp]
   128f8:	ldrd	r6, [sp, #8]
   128fc:	ldrd	r8, [sp, #16]
   12900:	ldr	sl, [sp, #24]
   12904:	add	sp, sp, #28
   12908:	pop	{pc}		; (ldr pc, [sp], #4)
   1290c:	ldr	r2, [r6, #52]	; 0x34
   12910:	mov	r0, r7
   12914:	add	r3, r3, r2
   12918:	lsl	r1, r3, #2
   1291c:	str	r3, [r6, #52]	; 0x34
   12920:	bl	11b58 <realloc@plt>
   12924:	ldr	r1, [r6, #52]	; 0x34
   12928:	str	r0, [r6, #36]	; 0x24
   1292c:	ldr	r0, [r6, #40]	; 0x28
   12930:	lsl	r1, r1, #2
   12934:	bl	11b58 <realloc@plt>
   12938:	ldr	r1, [r6, #52]	; 0x34
   1293c:	str	r0, [r6, #40]	; 0x28
   12940:	ldr	r0, [r6, #44]	; 0x2c
   12944:	lsl	r1, r1, #2
   12948:	bl	11b58 <realloc@plt>
   1294c:	str	r0, [r6, #44]	; 0x2c
   12950:	ldr	r5, [r6, #32]
   12954:	ldr	r7, [r6, #36]	; 0x24
   12958:	b	128d4 <table_register_callback@@Base+0x9c>

0001295c <table_unregister_callback@@Base>:
   1295c:	ldr	ip, [r0, #32]
   12960:	cmp	ip, #0
   12964:	bxle	lr
   12968:	strd	r4, [sp, #-16]!
   1296c:	mov	r3, #0
   12970:	str	r6, [sp, #8]
   12974:	ldr	r6, [r0, #36]	; 0x24
   12978:	str	lr, [sp, #12]
   1297c:	sub	r4, r6, #4
   12980:	b	12990 <table_unregister_callback@@Base+0x34>
   12984:	add	r3, r3, #1
   12988:	cmp	r3, ip
   1298c:	beq	12a70 <table_unregister_callback@@Base+0x114>
   12990:	ldr	r5, [r4, #4]!
   12994:	lsl	lr, r3, #2
   12998:	cmp	r1, r5
   1299c:	bne	12984 <table_unregister_callback@@Base+0x28>
   129a0:	ldr	r5, [r0, #40]	; 0x28
   129a4:	ldr	r5, [r5, r3, lsl #2]
   129a8:	cmp	r2, r5
   129ac:	bne	12984 <table_unregister_callback@@Base+0x28>
   129b0:	sub	ip, ip, #1
   129b4:	cmp	ip, r3
   129b8:	ble	12a08 <table_unregister_callback@@Base+0xac>
   129bc:	add	r3, r3, #1
   129c0:	lsl	r2, r3, #2
   129c4:	b	129cc <table_unregister_callback@@Base+0x70>
   129c8:	ldr	r6, [r0, #36]	; 0x24
   129cc:	ldr	r1, [r6, r2]
   129d0:	str	r1, [r6, lr]
   129d4:	ldr	r1, [r0, #40]	; 0x28
   129d8:	ldr	ip, [r1, r2]
   129dc:	str	ip, [r1, lr]
   129e0:	ldr	r1, [r0, #44]	; 0x2c
   129e4:	ldr	ip, [r1, r2]
   129e8:	add	r2, r2, #4
   129ec:	str	ip, [r1, lr]
   129f0:	lsl	lr, r3, #2
   129f4:	ldr	ip, [r0, #32]
   129f8:	sub	ip, ip, #1
   129fc:	cmp	ip, r3
   12a00:	add	r3, r3, #1
   12a04:	bgt	129c8 <table_unregister_callback@@Base+0x6c>
   12a08:	ldr	r2, [r0, #48]	; 0x30
   12a0c:	str	ip, [r0, #32]
   12a10:	udiv	r3, ip, r2
   12a14:	mls	ip, r2, r3, ip
   12a18:	cmp	ip, #0
   12a1c:	bne	12a70 <table_unregister_callback@@Base+0x114>
   12a20:	mov	r4, r0
   12a24:	ldr	r0, [r0, #36]	; 0x24
   12a28:	ldr	r5, [r4, #52]	; 0x34
   12a2c:	sub	r5, r5, r2
   12a30:	cmp	r5, #0
   12a34:	str	r5, [r4, #52]	; 0x34
   12a38:	beq	12a80 <table_unregister_callback@@Base+0x124>
   12a3c:	lsl	r1, r5, #2
   12a40:	bl	11b58 <realloc@plt>
   12a44:	ldr	r1, [r4, #52]	; 0x34
   12a48:	str	r0, [r4, #36]	; 0x24
   12a4c:	ldr	r0, [r4, #40]	; 0x28
   12a50:	lsl	r1, r1, #2
   12a54:	bl	11b58 <realloc@plt>
   12a58:	ldr	r1, [r4, #52]	; 0x34
   12a5c:	str	r0, [r4, #40]	; 0x28
   12a60:	ldr	r0, [r4, #44]	; 0x2c
   12a64:	lsl	r1, r1, #2
   12a68:	bl	11b58 <realloc@plt>
   12a6c:	str	r0, [r4, #44]	; 0x2c
   12a70:	ldrd	r4, [sp]
   12a74:	ldr	r6, [sp, #8]
   12a78:	add	sp, sp, #12
   12a7c:	pop	{pc}		; (ldr pc, [sp], #4)
   12a80:	bl	11b40 <free@plt>
   12a84:	ldr	r0, [r4, #40]	; 0x28
   12a88:	bl	11b40 <free@plt>
   12a8c:	ldr	r0, [r4, #44]	; 0x2c
   12a90:	bl	11b40 <free@plt>
   12a94:	str	r5, [r4, #36]	; 0x24
   12a98:	str	r5, [r4, #40]	; 0x28
   12a9c:	str	r5, [r4, #44]	; 0x2c
   12aa0:	ldrd	r4, [sp]
   12aa4:	ldr	r6, [sp, #8]
   12aa8:	add	sp, sp, #12
   12aac:	pop	{pc}		; (ldr pc, [sp], #4)

00012ab0 <table_notify@@Base>:
   12ab0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12ab4:	strd	r6, [sp, #8]
   12ab8:	str	lr, [sp, #24]
   12abc:	ldr	lr, [r0, #32]
   12ac0:	strd	r8, [sp, #16]
   12ac4:	sub	sp, sp, #12
   12ac8:	cmp	lr, #0
   12acc:	ble	12b40 <table_notify@@Base+0x90>
   12ad0:	ldr	r7, [r0, #44]	; 0x2c
   12ad4:	mov	r6, r3
   12ad8:	mov	r9, r2
   12adc:	mov	r8, r1
   12ae0:	mov	r5, r0
   12ae4:	mov	r4, #0
   12ae8:	ldr	ip, [r7, r4, lsl #2]
   12aec:	mov	r3, r6
   12af0:	mov	r2, r9
   12af4:	mov	r1, r8
   12af8:	mov	r0, r5
   12afc:	tst	r6, ip
   12b00:	beq	12b34 <table_notify@@Base+0x84>
   12b04:	ldr	ip, [r5, #36]	; 0x24
   12b08:	ldr	lr, [r5, #40]	; 0x28
   12b0c:	ldr	lr, [lr, r4, lsl #2]
   12b10:	str	lr, [sp]
   12b14:	ldr	r7, [ip, r4, lsl #2]
   12b18:	add	r4, r4, #1
   12b1c:	blx	r7
   12b20:	ldr	lr, [r5, #32]
   12b24:	cmp	lr, r4
   12b28:	ble	12b40 <table_notify@@Base+0x90>
   12b2c:	ldr	r7, [r5, #44]	; 0x2c
   12b30:	b	12ae8 <table_notify@@Base+0x38>
   12b34:	add	r4, r4, #1
   12b38:	cmp	r4, lr
   12b3c:	blt	12ae8 <table_notify@@Base+0x38>
   12b40:	add	sp, sp, #12
   12b44:	ldrd	r4, [sp]
   12b48:	ldrd	r6, [sp, #8]
   12b4c:	ldrd	r8, [sp, #16]
   12b50:	add	sp, sp, #24
   12b54:	pop	{pc}		; (ldr pc, [sp], #4)

00012b58 <table_cell_init@@Base>:
   12b58:	str	r4, [sp, #-8]!
   12b5c:	mov	r4, r2
   12b60:	str	lr, [sp, #4]
   12b64:	bl	14720 <table_get_row_ptr@@Base>
   12b68:	ldr	r3, [r0]
   12b6c:	mov	r2, #0
   12b70:	str	r2, [r3, r4, lsl #2]
   12b74:	ldr	r4, [sp]
   12b78:	add	sp, sp, #4
   12b7c:	pop	{pc}		; (ldr pc, [sp], #4)

00012b80 <table_cell_destroy@@Base>:
   12b80:	strd	r4, [sp, #-16]!
   12b84:	mov	r4, r2
   12b88:	mov	r5, r0
   12b8c:	str	r6, [sp, #8]
   12b90:	mov	r6, r1
   12b94:	mov	r1, r2
   12b98:	str	lr, [sp, #12]
   12b9c:	bl	13774 <table_get_column_data_type@@Base>
   12ba0:	cmp	r0, #23
   12ba4:	bne	12bb8 <table_cell_destroy@@Base+0x38>
   12ba8:	ldrd	r4, [sp]
   12bac:	ldr	r6, [sp, #8]
   12bb0:	add	sp, sp, #12
   12bb4:	pop	{pc}		; (ldr pc, [sp], #4)
   12bb8:	mov	r1, r6
   12bbc:	mov	r0, r5
   12bc0:	bl	14720 <table_get_row_ptr@@Base>
   12bc4:	ldr	r3, [r0]
   12bc8:	ldr	r0, [r3, r4, lsl #2]
   12bcc:	cmp	r0, #0
   12bd0:	beq	12ba8 <table_cell_destroy@@Base+0x28>
   12bd4:	ldrd	r4, [sp]
   12bd8:	ldr	r6, [sp, #8]
   12bdc:	ldr	lr, [sp, #12]
   12be0:	add	sp, sp, #16
   12be4:	b	11b40 <free@plt>

00012be8 <table_cell_to_buffer@@Base>:
   12be8:	strd	r4, [sp, #-20]!	; 0xffffffec
   12bec:	mov	r4, r2
   12bf0:	mov	r5, r3
   12bf4:	strd	r6, [sp, #8]
   12bf8:	mov	r7, r1
   12bfc:	mov	r1, r2
   12c00:	str	lr, [sp, #16]
   12c04:	sub	sp, sp, #12
   12c08:	mov	r6, r0
   12c0c:	bl	13774 <table_get_column_data_type@@Base>
   12c10:	cmp	r0, #23
   12c14:	ldrls	pc, [pc, r0, lsl #2]
   12c18:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12c1c:			; <UNDEFINED> instruction: 0x00012fb0
   12c20:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   12c24:	andeq	r2, r1, r8, lsl #31
   12c28:	andeq	r2, r1, r4, ror pc
   12c2c:	andeq	r2, r1, r0, ror #30
   12c30:	andeq	r2, r1, ip, asr #30
   12c34:	andeq	r2, r1, r8, lsr pc
   12c38:	andeq	r2, r1, ip, lsl #30
   12c3c:	strdeq	r2, [r1], -r8
   12c40:	andeq	r2, r1, r4, ror #29
   12c44:			; <UNDEFINED> instruction: 0x00012eb8
   12c48:	andeq	r2, r1, ip, lsl #29
   12c4c:	andeq	r2, r1, r0, ror #28
   12c50:	andeq	r2, r1, r4, lsr lr
   12c54:	andeq	r2, r1, r8, lsl #28
   12c58:	ldrdeq	r2, [r1], -ip
   12c5c:	andeq	r2, r1, ip, lsr #27
   12c60:	andeq	r2, r1, r0, lsl #27
   12c64:	andeq	r2, r1, r4, asr sp
   12c68:	andeq	r2, r1, r0, asr #26
   12c6c:	andeq	r2, r1, ip, ror ip
   12c70:	andeq	r2, r1, r4, lsl sp
   12c74:	andeq	r2, r1, r8, ror #25
   12c78:			; <UNDEFINED> instruction: 0x00012cbc
   12c7c:	mov	r2, r4
   12c80:	mov	r1, r7
   12c84:	mov	r0, r6
   12c88:	bl	14420 <table_get_uchar@@Base>
   12c8c:	mov	r3, r0
   12c90:	movw	r2, #24216	; 0x5e98
   12c94:	movt	r2, #1
   12c98:	mov	r0, r5
   12c9c:	ldr	r1, [sp, #32]
   12ca0:	bl	11bb8 <snprintf@plt>
   12ca4:	mov	r0, #0
   12ca8:	add	sp, sp, #12
   12cac:	ldrd	r4, [sp]
   12cb0:	ldrd	r6, [sp, #8]
   12cb4:	add	sp, sp, #16
   12cb8:	pop	{pc}		; (ldr pc, [sp], #4)
   12cbc:	mov	r2, r4
   12cc0:	mov	r1, r7
   12cc4:	mov	r0, r6
   12cc8:	bl	1445c <table_get_ptr@@Base>
   12ccc:	mov	r3, r0
   12cd0:	movw	r2, #24220	; 0x5e9c
   12cd4:	movt	r2, #1
   12cd8:	mov	r0, r5
   12cdc:	ldr	r1, [sp, #32]
   12ce0:	bl	11bb8 <snprintf@plt>
   12ce4:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12ce8:	mov	r2, r4
   12cec:	mov	r1, r7
   12cf0:	mov	r0, r6
   12cf4:	bl	14180 <table_get_bool@@Base>
   12cf8:	mov	r3, r0
   12cfc:	movw	r2, #23992	; 0x5db8
   12d00:	movt	r2, #1
   12d04:	mov	r0, r5
   12d08:	ldr	r1, [sp, #32]
   12d0c:	bl	11bb8 <snprintf@plt>
   12d10:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12d14:	mov	r2, r4
   12d18:	mov	r1, r7
   12d1c:	mov	r0, r6
   12d20:	bl	14440 <table_get_string@@Base>
   12d24:	mov	r3, r0
   12d28:	movw	r2, #24200	; 0x5e88
   12d2c:	movt	r2, #1
   12d30:	mov	r0, r5
   12d34:	ldr	r1, [sp, #32]
   12d38:	bl	11bb8 <snprintf@plt>
   12d3c:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12d40:	mov	r2, r4
   12d44:	mov	r1, r7
   12d48:	mov	r0, r6
   12d4c:	bl	14400 <table_get_char@@Base>
   12d50:	b	12c8c <table_cell_to_buffer@@Base+0xa4>
   12d54:	mov	r2, r4
   12d58:	mov	r1, r7
   12d5c:	mov	r0, r6
   12d60:	bl	143e0 <table_get_ldouble@@Base>
   12d64:	mov	r0, r5
   12d68:	movw	r2, #24212	; 0x5e94
   12d6c:	movt	r2, #1
   12d70:	vstr	d0, [sp]
   12d74:	ldr	r1, [sp, #32]
   12d78:	bl	11bb8 <snprintf@plt>
   12d7c:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12d80:	mov	r2, r4
   12d84:	mov	r1, r7
   12d88:	mov	r0, r6
   12d8c:	bl	143c0 <table_get_double@@Base>
   12d90:	mov	r0, r5
   12d94:	movw	r2, #24208	; 0x5e90
   12d98:	movt	r2, #1
   12d9c:	vstr	d0, [sp]
   12da0:	ldr	r1, [sp, #32]
   12da4:	bl	11bb8 <snprintf@plt>
   12da8:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12dac:	mov	r2, r4
   12db0:	mov	r1, r7
   12db4:	mov	r0, r6
   12db8:	bl	143a0 <table_get_float@@Base>
   12dbc:	vcvt.f64.f32	d0, s0
   12dc0:	mov	r0, r5
   12dc4:	movw	r2, #24204	; 0x5e8c
   12dc8:	movt	r2, #1
   12dcc:	ldr	r1, [sp, #32]
   12dd0:	vstr	d0, [sp]
   12dd4:	bl	11bb8 <snprintf@plt>
   12dd8:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12ddc:	mov	r2, r4
   12de0:	mov	r1, r7
   12de4:	mov	r0, r6
   12de8:	bl	14380 <table_get_ullong@@Base>
   12dec:	movw	r2, #24176	; 0x5e70
   12df0:	movt	r2, #1
   12df4:	strd	r0, [sp]
   12df8:	mov	r0, r5
   12dfc:	ldr	r1, [sp, #32]
   12e00:	bl	11bb8 <snprintf@plt>
   12e04:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12e08:	mov	r2, r4
   12e0c:	mov	r1, r7
   12e10:	mov	r0, r6
   12e14:	bl	14360 <table_get_llong@@Base>
   12e18:	movw	r2, #24168	; 0x5e68
   12e1c:	movt	r2, #1
   12e20:	strd	r0, [sp]
   12e24:	mov	r0, r5
   12e28:	ldr	r1, [sp, #32]
   12e2c:	bl	11bb8 <snprintf@plt>
   12e30:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12e34:	mov	r2, r4
   12e38:	mov	r1, r7
   12e3c:	mov	r0, r6
   12e40:	bl	14340 <table_get_ulong@@Base>
   12e44:	mov	r3, r0
   12e48:	movw	r2, #24196	; 0x5e84
   12e4c:	movt	r2, #1
   12e50:	mov	r0, r5
   12e54:	ldr	r1, [sp, #32]
   12e58:	bl	11bb8 <snprintf@plt>
   12e5c:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12e60:	mov	r2, r4
   12e64:	mov	r1, r7
   12e68:	mov	r0, r6
   12e6c:	bl	14320 <table_get_long@@Base>
   12e70:	mov	r3, r0
   12e74:	movw	r2, #24192	; 0x5e80
   12e78:	movt	r2, #1
   12e7c:	mov	r0, r5
   12e80:	ldr	r1, [sp, #32]
   12e84:	bl	11bb8 <snprintf@plt>
   12e88:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12e8c:	mov	r2, r4
   12e90:	mov	r1, r7
   12e94:	mov	r0, r6
   12e98:	bl	14300 <table_get_ushort@@Base>
   12e9c:	mov	r3, r0
   12ea0:	movw	r2, #24188	; 0x5e7c
   12ea4:	movt	r2, #1
   12ea8:	mov	r0, r5
   12eac:	ldr	r1, [sp, #32]
   12eb0:	bl	11bb8 <snprintf@plt>
   12eb4:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12eb8:	mov	r2, r4
   12ebc:	mov	r1, r7
   12ec0:	mov	r0, r6
   12ec4:	bl	142e0 <table_get_short@@Base>
   12ec8:	mov	r3, r0
   12ecc:	movw	r2, #24184	; 0x5e78
   12ed0:	movt	r2, #1
   12ed4:	mov	r0, r5
   12ed8:	ldr	r1, [sp, #32]
   12edc:	bl	11bb8 <snprintf@plt>
   12ee0:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12ee4:	mov	r2, r4
   12ee8:	mov	r1, r7
   12eec:	mov	r0, r6
   12ef0:	bl	142c0 <table_get_uint64@@Base>
   12ef4:	b	12dec <table_cell_to_buffer@@Base+0x204>
   12ef8:	mov	r2, r4
   12efc:	mov	r1, r7
   12f00:	mov	r0, r6
   12f04:	bl	142a0 <table_get_int64@@Base>
   12f08:	b	12e18 <table_cell_to_buffer@@Base+0x230>
   12f0c:	mov	r2, r4
   12f10:	mov	r1, r7
   12f14:	mov	r0, r6
   12f18:	bl	14280 <table_get_uint32@@Base>
   12f1c:	mov	r3, r0
   12f20:	movw	r2, #24164	; 0x5e64
   12f24:	movt	r2, #1
   12f28:	mov	r0, r5
   12f2c:	ldr	r1, [sp, #32]
   12f30:	bl	11bb8 <snprintf@plt>
   12f34:	b	12ca4 <table_cell_to_buffer@@Base+0xbc>
   12f38:	mov	r2, r4
   12f3c:	mov	r1, r7
   12f40:	mov	r0, r6
   12f44:	bl	14260 <table_get_int32@@Base>
   12f48:	b	12cf8 <table_cell_to_buffer@@Base+0x110>
   12f4c:	mov	r2, r4
   12f50:	mov	r1, r7
   12f54:	mov	r0, r6
   12f58:	bl	14240 <table_get_uint16@@Base>
   12f5c:	b	12f1c <table_cell_to_buffer@@Base+0x334>
   12f60:	mov	r2, r4
   12f64:	mov	r1, r7
   12f68:	mov	r0, r6
   12f6c:	bl	14220 <table_get_int16@@Base>
   12f70:	b	12cf8 <table_cell_to_buffer@@Base+0x110>
   12f74:	mov	r2, r4
   12f78:	mov	r1, r7
   12f7c:	mov	r0, r6
   12f80:	bl	14200 <table_get_uint8@@Base>
   12f84:	b	12f1c <table_cell_to_buffer@@Base+0x334>
   12f88:	mov	r2, r4
   12f8c:	mov	r1, r7
   12f90:	mov	r0, r6
   12f94:	bl	141e0 <table_get_int8@@Base>
   12f98:	b	12cf8 <table_cell_to_buffer@@Base+0x110>
   12f9c:	mov	r2, r4
   12fa0:	mov	r1, r7
   12fa4:	mov	r0, r6
   12fa8:	bl	141c0 <table_get_uint@@Base>
   12fac:	b	12f1c <table_cell_to_buffer@@Base+0x334>
   12fb0:	mov	r2, r4
   12fb4:	mov	r1, r7
   12fb8:	mov	r0, r6
   12fbc:	bl	141a0 <table_get_int@@Base>
   12fc0:	b	12cf8 <table_cell_to_buffer@@Base+0x110>

00012fc4 <table_cell_from_buffer@@Base>:
   12fc4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12fc8:	mov	r4, r2
   12fcc:	mov	r5, r3
   12fd0:	strd	r6, [sp, #8]
   12fd4:	strd	r8, [sp, #16]
   12fd8:	mov	r9, r1
   12fdc:	mov	r1, r2
   12fe0:	str	lr, [sp, #24]
   12fe4:	sub	sp, sp, #268	; 0x10c
   12fe8:	mov	r8, r0
   12fec:	bl	13774 <table_get_column_data_type@@Base>
   12ff0:	cmp	r0, #23
   12ff4:	ldrls	pc, [pc, r0, lsl #2]
   12ff8:	b	135f0 <table_cell_from_buffer@@Base+0x62c>
   12ffc:	andeq	r3, r1, r4, lsl #11
   13000:	andeq	r3, r1, ip, asr #10
   13004:	andeq	r3, r1, r4, lsl r5
   13008:	ldrdeq	r3, [r1], -ip
   1300c:	andeq	r3, r1, r4, lsr #9
   13010:	andeq	r3, r1, ip, ror #8
   13014:	andeq	r3, r1, r4, lsr r4
   13018:	strdeq	r3, [r1], -ip
   1301c:	andeq	r3, r1, r0, asr #7
   13020:	andeq	r3, r1, r4, lsl #7
   13024:	andeq	r3, r1, ip, asr #6
   13028:	andeq	r3, r1, r4, lsl r3
   1302c:	ldrdeq	r3, [r1], -ip
   13030:	andeq	r3, r1, r4, lsr #5
   13034:	andeq	r3, r1, r8, ror #4
   13038:	andeq	r3, r1, ip, lsr #4
   1303c:			; <UNDEFINED> instruction: 0x000131bc
   13040:	andeq	r3, r1, r4, lsl #3
   13044:	strdeq	r3, [r1], -r4
   13048:	ldrdeq	r3, [r1], -ip
   1304c:	andeq	r3, r1, ip, asr #2
   13050:	andeq	r3, r1, r4, lsl r1
   13054:	muleq	r1, r8, r0
   13058:	andeq	r3, r1, ip, asr r0
   1305c:	mov	r0, r5
   13060:	movw	r1, #24220	; 0x5e9c
   13064:	movt	r1, #1
   13068:	add	r2, sp, #8
   1306c:	bl	11bc4 <__isoc99_sscanf@plt>
   13070:	cmp	r0, #1
   13074:	beq	135bc <table_cell_from_buffer@@Base+0x5f8>
   13078:	mvn	r5, #0
   1307c:	mov	r0, r5
   13080:	add	sp, sp, #268	; 0x10c
   13084:	ldrd	r4, [sp]
   13088:	ldrd	r6, [sp, #8]
   1308c:	ldrd	r8, [sp, #16]
   13090:	add	sp, sp, #24
   13094:	pop	{pc}		; (ldr pc, [sp], #4)
   13098:	mov	r0, r5
   1309c:	movw	r1, #23992	; 0x5db8
   130a0:	movt	r1, #1
   130a4:	add	r2, sp, #8
   130a8:	bl	11bc4 <__isoc99_sscanf@plt>
   130ac:	cmp	r0, #1
   130b0:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   130b4:	ldr	r5, [sp, #8]
   130b8:	cmp	r5, #0
   130bc:	beq	135d8 <table_cell_from_buffer@@Base+0x614>
   130c0:	mov	r3, r0
   130c4:	mov	r2, r4
   130c8:	mov	r1, r9
   130cc:	mov	r0, r8
   130d0:	bl	14aac <table_set_bool@@Base>
   130d4:	mov	r5, #0
   130d8:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   130dc:	mov	r0, r5
   130e0:	movw	r1, #24216	; 0x5e98
   130e4:	movt	r1, #1
   130e8:	add	r2, sp, #8
   130ec:	bl	11bc4 <__isoc99_sscanf@plt>
   130f0:	cmp	r0, #1
   130f4:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   130f8:	mov	r2, r4
   130fc:	mov	r1, r9
   13100:	ldrb	r3, [sp, #8]
   13104:	mov	r0, r8
   13108:	mov	r5, #0
   1310c:	bl	15788 <table_set_char@@Base>
   13110:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   13114:	mov	r0, r5
   13118:	add	r2, sp, #8
   1311c:	movw	r1, #24200	; 0x5e88
   13120:	movt	r1, #1
   13124:	bl	11bc4 <__isoc99_sscanf@plt>
   13128:	cmp	r0, #1
   1312c:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13130:	add	r3, sp, #8
   13134:	mov	r2, r4
   13138:	mov	r1, r9
   1313c:	mov	r0, r8
   13140:	bl	156ec <table_set_string@@Base>
   13144:	mov	r5, #0
   13148:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   1314c:	mov	r0, r5
   13150:	movw	r1, #24216	; 0x5e98
   13154:	movt	r1, #1
   13158:	add	r2, sp, #8
   1315c:	bl	11bc4 <__isoc99_sscanf@plt>
   13160:	cmp	r0, #1
   13164:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13168:	mov	r2, r4
   1316c:	mov	r1, r9
   13170:	ldrb	r3, [sp, #8]
   13174:	mov	r0, r8
   13178:	mov	r5, #0
   1317c:	bl	15824 <table_set_uchar@@Base>
   13180:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   13184:	mov	r0, r5
   13188:	movw	r1, #24208	; 0x5e90
   1318c:	movt	r1, #1
   13190:	add	r2, sp, #8
   13194:	bl	11bc4 <__isoc99_sscanf@plt>
   13198:	cmp	r0, #1
   1319c:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   131a0:	mov	r2, r4
   131a4:	mov	r1, r9
   131a8:	vldr	d0, [sp, #8]
   131ac:	mov	r0, r8
   131b0:	mov	r5, #0
   131b4:	bl	1559c <table_set_double@@Base>
   131b8:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   131bc:	mov	r0, r5
   131c0:	movw	r1, #24204	; 0x5e8c
   131c4:	movt	r1, #1
   131c8:	add	r2, sp, #8
   131cc:	bl	11bc4 <__isoc99_sscanf@plt>
   131d0:	cmp	r0, #1
   131d4:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   131d8:	mov	r2, r4
   131dc:	mov	r1, r9
   131e0:	vldr	s0, [sp, #8]
   131e4:	mov	r0, r8
   131e8:	mov	r5, #0
   131ec:	bl	15500 <table_set_float@@Base>
   131f0:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   131f4:	mov	r0, r5
   131f8:	movw	r1, #24212	; 0x5e94
   131fc:	movt	r1, #1
   13200:	add	r2, sp, #8
   13204:	bl	11bc4 <__isoc99_sscanf@plt>
   13208:	cmp	r0, #1
   1320c:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13210:	mov	r2, r4
   13214:	mov	r1, r9
   13218:	vldr	d0, [sp, #8]
   1321c:	mov	r0, r8
   13220:	mov	r5, #0
   13224:	bl	15644 <table_set_ldouble@@Base>
   13228:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   1322c:	mov	r0, r5
   13230:	add	r2, sp, #8
   13234:	movw	r1, #24176	; 0x5e70
   13238:	movt	r1, #1
   1323c:	bl	11bc4 <__isoc99_sscanf@plt>
   13240:	cmp	r0, #1
   13244:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13248:	ldrd	r6, [sp, #8]
   1324c:	mov	r2, r4
   13250:	mov	r1, r9
   13254:	mov	r0, r8
   13258:	mov	r5, #0
   1325c:	strd	r6, [sp]
   13260:	bl	15458 <table_set_ullong@@Base>
   13264:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   13268:	mov	r0, r5
   1326c:	add	r2, sp, #8
   13270:	movw	r1, #24168	; 0x5e68
   13274:	movt	r1, #1
   13278:	bl	11bc4 <__isoc99_sscanf@plt>
   1327c:	cmp	r0, #1
   13280:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13284:	ldrd	r6, [sp, #8]
   13288:	mov	r2, r4
   1328c:	mov	r1, r9
   13290:	mov	r0, r8
   13294:	mov	r5, #0
   13298:	strd	r6, [sp]
   1329c:	bl	153b0 <table_set_llong@@Base>
   132a0:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   132a4:	mov	r0, r5
   132a8:	movw	r1, #24196	; 0x5e84
   132ac:	movt	r1, #1
   132b0:	add	r2, sp, #8
   132b4:	bl	11bc4 <__isoc99_sscanf@plt>
   132b8:	cmp	r0, #1
   132bc:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   132c0:	mov	r2, r4
   132c4:	mov	r1, r9
   132c8:	ldr	r3, [sp, #8]
   132cc:	mov	r0, r8
   132d0:	mov	r5, #0
   132d4:	bl	15314 <table_set_ulong@@Base>
   132d8:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   132dc:	mov	r0, r5
   132e0:	movw	r1, #24192	; 0x5e80
   132e4:	movt	r1, #1
   132e8:	add	r2, sp, #8
   132ec:	bl	11bc4 <__isoc99_sscanf@plt>
   132f0:	cmp	r0, #1
   132f4:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   132f8:	mov	r2, r4
   132fc:	mov	r1, r9
   13300:	ldr	r3, [sp, #8]
   13304:	mov	r0, r8
   13308:	mov	r5, #0
   1330c:	bl	15278 <table_set_long@@Base>
   13310:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   13314:	mov	r0, r5
   13318:	add	r2, sp, #8
   1331c:	movw	r1, #24188	; 0x5e7c
   13320:	movt	r1, #1
   13324:	bl	11bc4 <__isoc99_sscanf@plt>
   13328:	cmp	r0, #1
   1332c:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13330:	ldrh	r3, [sp, #8]
   13334:	mov	r2, r4
   13338:	mov	r1, r9
   1333c:	mov	r0, r8
   13340:	mov	r5, #0
   13344:	bl	151e0 <table_set_ushort@@Base>
   13348:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   1334c:	mov	r0, r5
   13350:	add	r2, sp, #8
   13354:	movw	r1, #24184	; 0x5e78
   13358:	movt	r1, #1
   1335c:	bl	11bc4 <__isoc99_sscanf@plt>
   13360:	cmp	r0, #1
   13364:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13368:	ldrsh	r3, [sp, #8]
   1336c:	mov	r2, r4
   13370:	mov	r1, r9
   13374:	mov	r0, r8
   13378:	mov	r5, #0
   1337c:	bl	15148 <table_set_short@@Base>
   13380:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   13384:	mov	r0, r5
   13388:	add	r2, sp, #8
   1338c:	movw	r1, #24176	; 0x5e70
   13390:	movt	r1, #1
   13394:	bl	11bc4 <__isoc99_sscanf@plt>
   13398:	cmp	r0, #1
   1339c:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   133a0:	ldrd	r6, [sp, #8]
   133a4:	mov	r2, r4
   133a8:	mov	r1, r9
   133ac:	mov	r0, r8
   133b0:	mov	r5, #0
   133b4:	strd	r6, [sp]
   133b8:	bl	150a4 <table_set_uint64@@Base>
   133bc:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   133c0:	mov	r0, r5
   133c4:	add	r2, sp, #8
   133c8:	movw	r1, #24168	; 0x5e68
   133cc:	movt	r1, #1
   133d0:	bl	11bc4 <__isoc99_sscanf@plt>
   133d4:	cmp	r0, #1
   133d8:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   133dc:	ldrd	r6, [sp, #8]
   133e0:	mov	r2, r4
   133e4:	mov	r1, r9
   133e8:	mov	r0, r8
   133ec:	mov	r5, #0
   133f0:	strd	r6, [sp]
   133f4:	bl	15004 <table_set_int64@@Base>
   133f8:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   133fc:	mov	r0, r5
   13400:	movw	r1, #24164	; 0x5e64
   13404:	movt	r1, #1
   13408:	add	r2, sp, #8
   1340c:	bl	11bc4 <__isoc99_sscanf@plt>
   13410:	cmp	r0, #1
   13414:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13418:	mov	r2, r4
   1341c:	mov	r1, r9
   13420:	ldr	r3, [sp, #8]
   13424:	mov	r0, r8
   13428:	mov	r5, #0
   1342c:	bl	14f6c <table_set_uint32@@Base>
   13430:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   13434:	mov	r0, r5
   13438:	movw	r1, #23992	; 0x5db8
   1343c:	movt	r1, #1
   13440:	add	r2, sp, #8
   13444:	bl	11bc4 <__isoc99_sscanf@plt>
   13448:	cmp	r0, #1
   1344c:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13450:	mov	r2, r4
   13454:	mov	r1, r9
   13458:	ldr	r3, [sp, #8]
   1345c:	mov	r0, r8
   13460:	mov	r5, #0
   13464:	bl	14ed4 <table_set_int32@@Base>
   13468:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   1346c:	mov	r0, r5
   13470:	add	r2, sp, #8
   13474:	movw	r1, #24188	; 0x5e7c
   13478:	movt	r1, #1
   1347c:	bl	11bc4 <__isoc99_sscanf@plt>
   13480:	cmp	r0, #1
   13484:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13488:	ldrh	r3, [sp, #8]
   1348c:	mov	r2, r4
   13490:	mov	r1, r9
   13494:	mov	r0, r8
   13498:	mov	r5, #0
   1349c:	bl	14e3c <table_set_uint16@@Base>
   134a0:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   134a4:	mov	r0, r5
   134a8:	add	r2, sp, #8
   134ac:	movw	r1, #24184	; 0x5e78
   134b0:	movt	r1, #1
   134b4:	bl	11bc4 <__isoc99_sscanf@plt>
   134b8:	cmp	r0, #1
   134bc:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   134c0:	ldrsh	r3, [sp, #8]
   134c4:	mov	r2, r4
   134c8:	mov	r1, r9
   134cc:	mov	r0, r8
   134d0:	mov	r5, #0
   134d4:	bl	14da4 <table_set_int16@@Base>
   134d8:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   134dc:	mov	r0, r5
   134e0:	movw	r1, #24232	; 0x5ea8
   134e4:	movt	r1, #1
   134e8:	add	r2, sp, #8
   134ec:	bl	11bc4 <__isoc99_sscanf@plt>
   134f0:	cmp	r0, #1
   134f4:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   134f8:	mov	r2, r4
   134fc:	mov	r1, r9
   13500:	ldrb	r3, [sp, #8]
   13504:	mov	r0, r8
   13508:	mov	r5, #0
   1350c:	bl	14d0c <table_set_uint8@@Base>
   13510:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   13514:	mov	r0, r5
   13518:	add	r2, sp, #8
   1351c:	movw	r1, #24224	; 0x5ea0
   13520:	movt	r1, #1
   13524:	bl	11bc4 <__isoc99_sscanf@plt>
   13528:	cmp	r0, #1
   1352c:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13530:	ldrsb	r3, [sp, #8]
   13534:	mov	r2, r4
   13538:	mov	r1, r9
   1353c:	mov	r0, r8
   13540:	mov	r5, #0
   13544:	bl	14c74 <table_set_int8@@Base>
   13548:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   1354c:	mov	r0, r5
   13550:	movw	r1, #24164	; 0x5e64
   13554:	movt	r1, #1
   13558:	add	r2, sp, #8
   1355c:	bl	11bc4 <__isoc99_sscanf@plt>
   13560:	cmp	r0, #1
   13564:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   13568:	mov	r2, r4
   1356c:	mov	r1, r9
   13570:	ldr	r3, [sp, #8]
   13574:	mov	r0, r8
   13578:	mov	r5, #0
   1357c:	bl	14bdc <table_set_uint@@Base>
   13580:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   13584:	mov	r0, r5
   13588:	movw	r1, #23992	; 0x5db8
   1358c:	movt	r1, #1
   13590:	add	r2, sp, #8
   13594:	bl	11bc4 <__isoc99_sscanf@plt>
   13598:	cmp	r0, #1
   1359c:	bne	13078 <table_cell_from_buffer@@Base+0xb4>
   135a0:	mov	r2, r4
   135a4:	mov	r1, r9
   135a8:	ldr	r3, [sp, #8]
   135ac:	mov	r0, r8
   135b0:	mov	r5, #0
   135b4:	bl	14b44 <table_set_int@@Base>
   135b8:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   135bc:	mov	r2, r4
   135c0:	mov	r1, r9
   135c4:	ldr	r3, [sp, #8]
   135c8:	mov	r0, r8
   135cc:	mov	r5, #0
   135d0:	bl	158c0 <table_set_ptr@@Base>
   135d4:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   135d8:	mov	r2, r4
   135dc:	mov	r1, r9
   135e0:	mov	r0, r8
   135e4:	mov	r3, r5
   135e8:	bl	14aac <table_set_bool@@Base>
   135ec:	b	1307c <table_cell_from_buffer@@Base+0xb8>
   135f0:	mov	r5, #0
   135f4:	b	1307c <table_cell_from_buffer@@Base+0xb8>

000135f8 <table_cell_nullify@@Base>:
   135f8:	strd	r4, [sp, #-16]!
   135fc:	mov	r5, r2
   13600:	str	r6, [sp, #8]
   13604:	str	lr, [sp, #12]
   13608:	bl	14720 <table_get_row_ptr@@Base>
   1360c:	ldr	r4, [r0]
   13610:	ldr	r0, [r4, r5, lsl #2]
   13614:	cmp	r0, #0
   13618:	beq	13628 <table_cell_nullify@@Base+0x30>
   1361c:	bl	11b40 <free@plt>
   13620:	mov	r3, #0
   13624:	str	r3, [r4, r5, lsl #2]
   13628:	ldrd	r4, [sp]
   1362c:	mov	r0, #0
   13630:	ldr	r6, [sp, #8]
   13634:	add	sp, sp, #12
   13638:	pop	{pc}		; (ldr pc, [sp], #4)

0001363c <table_get_cell_ptr@@Base>:
   1363c:	str	r4, [sp, #-8]!
   13640:	mov	r4, r2
   13644:	str	lr, [sp, #4]
   13648:	bl	14720 <table_get_row_ptr@@Base>
   1364c:	ldr	r0, [r0]
   13650:	add	r0, r0, r4, lsl #2
   13654:	ldr	r4, [sp]
   13658:	add	sp, sp, #4
   1365c:	pop	{pc}		; (ldr pc, [sp], #4)

00013660 <table_column_init@@Base>:
   13660:	add	r1, r1, r1, lsl #1
   13664:	strd	r4, [sp, #-32]!	; 0xffffffe0
   13668:	strd	r6, [sp, #8]
   1366c:	mov	r7, r2
   13670:	ldr	r6, [r0]
   13674:	mov	r0, r2
   13678:	lsl	r4, r1, #2
   1367c:	strd	r8, [sp, #16]
   13680:	mov	r9, r3
   13684:	str	sl, [sp, #24]
   13688:	str	lr, [sp, #28]
   1368c:	bl	11ba0 <strlen@plt>
   13690:	add	r0, r0, #1
   13694:	ldr	r8, [sp, #32]
   13698:	add	r5, r6, r4
   1369c:	bl	11b7c <malloc@plt>
   136a0:	cmp	r0, #0
   136a4:	str	r0, [r6, r4]
   136a8:	beq	136b4 <table_column_init@@Base+0x54>
   136ac:	mov	r1, r7
   136b0:	bl	11b64 <strcpy@plt>
   136b4:	ldrd	r6, [sp, #8]
   136b8:	ldr	sl, [sp, #24]
   136bc:	str	r9, [r5, #4]
   136c0:	str	r8, [r5, #8]
   136c4:	ldrd	r4, [sp]
   136c8:	ldrd	r8, [sp, #16]
   136cc:	add	sp, sp, #28
   136d0:	pop	{pc}		; (ldr pc, [sp], #4)

000136d4 <table_column_destroy@@Base>:
   136d4:	ldr	r3, [r0]
   136d8:	add	r1, r1, r1, lsl #1
   136dc:	ldr	r0, [r3, r1, lsl #2]
   136e0:	cmp	r0, #0
   136e4:	beq	136ec <table_column_destroy@@Base+0x18>
   136e8:	b	11b40 <free@plt>
   136ec:	bx	lr

000136f0 <table_get_column_length@@Base>:
   136f0:	ldr	r0, [r0, #4]
   136f4:	bx	lr

000136f8 <table_get_column@@Base>:
   136f8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   136fc:	strd	r6, [sp, #8]
   13700:	ldr	r7, [r0, #4]
   13704:	str	r8, [sp, #16]
   13708:	str	lr, [sp, #20]
   1370c:	cmp	r7, #0
   13710:	ble	13760 <table_get_column@@Base+0x68>
   13714:	mov	r6, r1
   13718:	mov	r4, #0
   1371c:	ldr	r5, [r0]
   13720:	b	13730 <table_get_column@@Base+0x38>
   13724:	add	r4, r4, #1
   13728:	cmp	r7, r4
   1372c:	beq	1376c <table_get_column@@Base+0x74>
   13730:	mov	r1, r6
   13734:	ldr	r0, [r5]
   13738:	add	r5, r5, #12
   1373c:	bl	11b28 <strcmp@plt>
   13740:	cmp	r0, #0
   13744:	bne	13724 <table_get_column@@Base+0x2c>
   13748:	mov	r0, r4
   1374c:	ldrd	r4, [sp]
   13750:	ldrd	r6, [sp, #8]
   13754:	ldr	r8, [sp, #16]
   13758:	add	sp, sp, #20
   1375c:	pop	{pc}		; (ldr pc, [sp], #4)
   13760:	beq	1376c <table_get_column@@Base+0x74>
   13764:	mov	r4, #0
   13768:	b	13748 <table_get_column@@Base+0x50>
   1376c:	mvn	r4, #0
   13770:	b	13748 <table_get_column@@Base+0x50>

00013774 <table_get_column_data_type@@Base>:
   13774:	ldr	r3, [r0]
   13778:	add	r1, r1, r1, lsl #1
   1377c:	add	r3, r3, r1, lsl #2
   13780:	ldr	r0, [r3, #4]
   13784:	bx	lr

00013788 <table_add_column@@Base>:
   13788:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1378c:	mov	r4, r0
   13790:	ldr	r3, [r0, #8]
   13794:	strd	r6, [sp, #8]
   13798:	strd	sl, [sp, #24]
   1379c:	mov	fp, r1
   137a0:	ldr	r1, [r0, #4]
   137a4:	strd	r8, [sp, #16]
   137a8:	mov	r9, r2
   137ac:	str	lr, [sp, #32]
   137b0:	sub	sp, sp, #12
   137b4:	udiv	r5, r1, r3
   137b8:	mls	r5, r3, r5, r1
   137bc:	cmp	r5, #0
   137c0:	beq	13884 <table_add_column@@Base+0xfc>
   137c4:	mov	r0, r4
   137c8:	bl	1452c <table_get_row_length@@Base>
   137cc:	ldr	r6, [r4, #4]
   137d0:	mov	r7, r0
   137d4:	mov	r0, r9
   137d8:	bl	1414c <table_get_default_compare_function_for_data_type@@Base>
   137dc:	str	r0, [sp, #4]
   137e0:	mov	r0, fp
   137e4:	ldr	sl, [r4]
   137e8:	bl	11ba0 <strlen@plt>
   137ec:	add	r5, r6, r6, lsl #1
   137f0:	add	r0, r0, #1
   137f4:	bl	11b7c <malloc@plt>
   137f8:	lsl	r5, r5, #2
   137fc:	cmp	r0, #0
   13800:	add	r8, sl, r5
   13804:	str	r0, [sl, r5]
   13808:	beq	13814 <table_add_column@@Base+0x8c>
   1380c:	mov	r1, fp
   13810:	bl	11b64 <strcpy@plt>
   13814:	ldr	r3, [sp, #4]
   13818:	cmp	r7, #0
   1381c:	str	r9, [r8, #4]
   13820:	str	r3, [r8, #8]
   13824:	ble	13848 <table_add_column@@Base+0xc0>
   13828:	mov	r5, #0
   1382c:	mov	r1, r5
   13830:	mov	r2, r6
   13834:	mov	r0, r4
   13838:	add	r5, r5, #1
   1383c:	bl	12b58 <table_cell_init@@Base>
   13840:	cmp	r7, r5
   13844:	bne	1382c <table_add_column@@Base+0xa4>
   13848:	mov	r0, r4
   1384c:	mov	r3, #8
   13850:	ldr	r2, [r4, #4]
   13854:	mvn	r1, #0
   13858:	bl	12ab0 <table_notify@@Base>
   1385c:	ldr	r0, [r4, #4]
   13860:	add	r3, r0, #1
   13864:	str	r3, [r4, #4]
   13868:	add	sp, sp, #12
   1386c:	ldrd	r4, [sp]
   13870:	ldrd	r6, [sp, #8]
   13874:	ldrd	r8, [sp, #16]
   13878:	ldrd	sl, [sp, #24]
   1387c:	add	sp, sp, #32
   13880:	pop	{pc}		; (ldr pc, [sp], #4)
   13884:	ldr	r2, [r4, #12]
   13888:	ldr	r0, [r0]
   1388c:	add	r3, r3, r2
   13890:	add	r1, r3, r3, lsl #1
   13894:	str	r3, [r4, #12]
   13898:	lsl	r1, r1, #2
   1389c:	bl	11b58 <realloc@plt>
   138a0:	str	r0, [r4]
   138a4:	mov	r0, r4
   138a8:	bl	1452c <table_get_row_length@@Base>
   138ac:	subs	r7, r0, #0
   138b0:	ble	137c4 <table_add_column@@Base+0x3c>
   138b4:	mov	r1, r5
   138b8:	mov	r0, r4
   138bc:	bl	14720 <table_get_row_ptr@@Base>
   138c0:	ldr	r1, [r4, #12]
   138c4:	mov	r6, r0
   138c8:	add	r5, r5, #1
   138cc:	ldr	r0, [r0]
   138d0:	lsl	r1, r1, #2
   138d4:	bl	11b58 <realloc@plt>
   138d8:	cmp	r7, r5
   138dc:	str	r0, [r6]
   138e0:	bne	138b4 <table_add_column@@Base+0x12c>
   138e4:	b	137c4 <table_add_column@@Base+0x3c>

000138e8 <table_remove_column@@Base>:
   138e8:	ldr	r3, [r0]
   138ec:	strd	r4, [sp, #-32]!	; 0xffffffe0
   138f0:	mov	r4, r0
   138f4:	mov	r5, r1
   138f8:	strd	r6, [sp, #8]
   138fc:	add	r6, r1, r1, lsl #1
   13900:	strd	r8, [sp, #16]
   13904:	lsl	r6, r6, #2
   13908:	str	sl, [sp, #24]
   1390c:	str	lr, [sp, #28]
   13910:	ldr	r0, [r3, r6]
   13914:	cmp	r0, #0
   13918:	beq	13920 <table_remove_column@@Base+0x38>
   1391c:	bl	11b40 <free@plt>
   13920:	ldr	r7, [r4, #4]
   13924:	sub	r7, r7, #1
   13928:	cmp	r5, r7
   1392c:	bge	13968 <table_remove_column@@Base+0x80>
   13930:	mov	r1, r5
   13934:	ldr	r3, [r4]
   13938:	add	r1, r1, #1
   1393c:	cmp	r1, r7
   13940:	add	r2, r3, r6
   13944:	add	r6, r6, #12
   13948:	add	r3, r3, r6
   1394c:	ldr	ip, [r3]
   13950:	ldr	r0, [r3, #4]
   13954:	ldr	r3, [r3, #8]
   13958:	str	ip, [r2]
   1395c:	str	r0, [r2, #4]
   13960:	str	r3, [r2, #8]
   13964:	bne	13934 <table_remove_column@@Base+0x4c>
   13968:	mov	r0, r4
   1396c:	bl	1452c <table_get_row_length@@Base>
   13970:	subs	r9, r0, #0
   13974:	ble	139d8 <table_remove_column@@Base+0xf0>
   13978:	lsl	r8, r5, #2
   1397c:	mov	r6, #0
   13980:	mov	r2, r5
   13984:	mov	r1, r6
   13988:	mov	r0, r4
   1398c:	bl	12b80 <table_cell_destroy@@Base>
   13990:	mov	r1, r6
   13994:	mov	r0, r4
   13998:	bl	14720 <table_get_row_ptr@@Base>
   1399c:	cmp	r5, r7
   139a0:	bge	139cc <table_remove_column@@Base+0xe4>
   139a4:	mov	r3, r8
   139a8:	mov	r2, r5
   139ac:	ldr	r1, [r0]
   139b0:	add	r2, r2, #1
   139b4:	cmp	r2, r7
   139b8:	add	ip, r1, r3
   139bc:	add	r3, r3, #4
   139c0:	ldr	r1, [r1, r3]
   139c4:	str	r1, [ip]
   139c8:	bne	139ac <table_remove_column@@Base+0xc4>
   139cc:	add	r6, r6, #1
   139d0:	cmp	r9, r6
   139d4:	bne	13980 <table_remove_column@@Base+0x98>
   139d8:	ldr	r6, [r4, #4]
   139dc:	ldr	r2, [r4, #8]
   139e0:	sub	r3, r6, #1
   139e4:	udiv	r6, r3, r2
   139e8:	str	r3, [r4, #4]
   139ec:	mls	r6, r2, r6, r3
   139f0:	cmp	r6, #0
   139f4:	beq	13a28 <table_remove_column@@Base+0x140>
   139f8:	mov	r0, r4
   139fc:	mov	r2, r5
   13a00:	mov	r3, #16
   13a04:	mvn	r1, #0
   13a08:	bl	12ab0 <table_notify@@Base>
   13a0c:	ldrd	r4, [sp]
   13a10:	mov	r0, #0
   13a14:	ldrd	r6, [sp, #8]
   13a18:	ldrd	r8, [sp, #16]
   13a1c:	ldr	sl, [sp, #24]
   13a20:	add	sp, sp, #28
   13a24:	pop	{pc}		; (ldr pc, [sp], #4)
   13a28:	ldr	r0, [r4]
   13a2c:	ldr	r3, [r4, #12]
   13a30:	sub	r2, r3, r2
   13a34:	add	r1, r2, r2, lsl #1
   13a38:	str	r2, [r4, #12]
   13a3c:	lsl	r1, r1, #2
   13a40:	bl	11b58 <realloc@plt>
   13a44:	str	r0, [r4]
   13a48:	mov	r0, r4
   13a4c:	bl	1452c <table_get_row_length@@Base>
   13a50:	subs	r8, r0, #0
   13a54:	ble	139f8 <table_remove_column@@Base+0x110>
   13a58:	mov	r1, r6
   13a5c:	mov	r0, r4
   13a60:	bl	14720 <table_get_row_ptr@@Base>
   13a64:	ldr	r1, [r4, #12]
   13a68:	mov	r7, r0
   13a6c:	add	r6, r6, #1
   13a70:	ldr	r0, [r0]
   13a74:	lsl	r1, r1, #2
   13a78:	bl	11b58 <realloc@plt>
   13a7c:	cmp	r8, r6
   13a80:	str	r0, [r7]
   13a84:	bne	13a58 <table_remove_column@@Base+0x170>
   13a88:	b	139f8 <table_remove_column@@Base+0x110>

00013a8c <table_get_column_name@@Base>:
   13a8c:	ldr	r3, [r0]
   13a90:	add	r1, r1, r1, lsl #1
   13a94:	ldr	r0, [r3, r1, lsl #2]
   13a98:	bx	lr

00013a9c <table_get_col_ptr@@Base>:
   13a9c:	ldr	r0, [r0]
   13aa0:	add	r1, r1, r1, lsl #1
   13aa4:	add	r0, r0, r1, lsl #2
   13aa8:	bx	lr

00013aac <table_get_column_compare_function@@Base>:
   13aac:	ldr	r3, [r0]
   13ab0:	add	r1, r1, r1, lsl #1
   13ab4:	add	r3, r3, r1, lsl #2
   13ab8:	ldr	r0, [r3, #8]
   13abc:	bx	lr

00013ac0 <table_set_column_compare_function@@Base>:
   13ac0:	ldr	r3, [r0]
   13ac4:	add	r1, r1, r1, lsl #1
   13ac8:	add	r3, r3, r1, lsl #2
   13acc:	str	r2, [r3, #8]
   13ad0:	bx	lr

00013ad4 <table_compare_ptr@@Base>:
   13ad4:	cmp	r0, r1
   13ad8:	bhi	13ae8 <table_compare_ptr@@Base+0x14>
   13adc:	mvncc	r0, #0
   13ae0:	movcs	r0, #0
   13ae4:	bx	lr
   13ae8:	mov	r0, #1
   13aec:	bx	lr

00013af0 <table_compare_string@@Base>:
   13af0:	cmp	r0, #0
   13af4:	beq	13b04 <table_compare_string@@Base+0x14>
   13af8:	cmp	r1, #0
   13afc:	beq	13b14 <table_compare_string@@Base+0x24>
   13b00:	b	11b28 <strcmp@plt>
   13b04:	adds	r0, r1, #0
   13b08:	movne	r0, #1
   13b0c:	rsb	r0, r0, #0
   13b10:	bx	lr
   13b14:	mov	r0, #1
   13b18:	bx	lr

00013b1c <table_compare_bool@@Base>:
   13b1c:	cmp	r0, #0
   13b20:	beq	13b50 <table_compare_bool@@Base+0x34>
   13b24:	cmp	r1, #0
   13b28:	beq	13b48 <table_compare_bool@@Base+0x2c>
   13b2c:	ldrb	r2, [r0]
   13b30:	ldrb	r3, [r1]
   13b34:	cmp	r2, r3
   13b38:	bhi	13b48 <table_compare_bool@@Base+0x2c>
   13b3c:	mvncc	r0, #0
   13b40:	movcs	r0, #0
   13b44:	bx	lr
   13b48:	mov	r0, #1
   13b4c:	bx	lr
   13b50:	adds	r1, r1, #0
   13b54:	movne	r1, #1
   13b58:	rsb	r0, r1, #0
   13b5c:	bx	lr

00013b60 <table_compare_int32@@Base>:
   13b60:	cmp	r0, #0
   13b64:	beq	13b94 <table_compare_int32@@Base+0x34>
   13b68:	cmp	r1, #0
   13b6c:	beq	13b8c <table_compare_int32@@Base+0x2c>
   13b70:	ldr	r2, [r0]
   13b74:	ldr	r3, [r1]
   13b78:	cmp	r2, r3
   13b7c:	bgt	13b8c <table_compare_int32@@Base+0x2c>
   13b80:	mvnlt	r0, #0
   13b84:	movge	r0, #0
   13b88:	bx	lr
   13b8c:	mov	r0, #1
   13b90:	bx	lr
   13b94:	adds	r1, r1, #0
   13b98:	movne	r1, #1
   13b9c:	rsb	r0, r1, #0
   13ba0:	bx	lr

00013ba4 <table_compare_uint32@@Base>:
   13ba4:	cmp	r0, #0
   13ba8:	beq	13bd8 <table_compare_uint32@@Base+0x34>
   13bac:	cmp	r1, #0
   13bb0:	beq	13bd0 <table_compare_uint32@@Base+0x2c>
   13bb4:	ldr	r2, [r0]
   13bb8:	ldr	r3, [r1]
   13bbc:	cmp	r2, r3
   13bc0:	bhi	13bd0 <table_compare_uint32@@Base+0x2c>
   13bc4:	mvncc	r0, #0
   13bc8:	movcs	r0, #0
   13bcc:	bx	lr
   13bd0:	mov	r0, #1
   13bd4:	bx	lr
   13bd8:	adds	r1, r1, #0
   13bdc:	movne	r1, #1
   13be0:	rsb	r0, r1, #0
   13be4:	bx	lr

00013be8 <table_compare_int8@@Base>:
   13be8:	cmp	r0, #0
   13bec:	beq	13c1c <table_compare_int8@@Base+0x34>
   13bf0:	cmp	r1, #0
   13bf4:	beq	13c14 <table_compare_int8@@Base+0x2c>
   13bf8:	ldrsb	r2, [r0]
   13bfc:	ldrsb	r3, [r1]
   13c00:	cmp	r2, r3
   13c04:	bgt	13c14 <table_compare_int8@@Base+0x2c>
   13c08:	mvnlt	r0, #0
   13c0c:	movge	r0, #0
   13c10:	bx	lr
   13c14:	mov	r0, #1
   13c18:	bx	lr
   13c1c:	adds	r1, r1, #0
   13c20:	movne	r1, #1
   13c24:	rsb	r0, r1, #0
   13c28:	bx	lr

00013c2c <table_compare_char@@Base>:
   13c2c:	cmp	r0, #0
   13c30:	beq	13c60 <table_compare_char@@Base+0x34>
   13c34:	cmp	r1, #0
   13c38:	beq	13c58 <table_compare_char@@Base+0x2c>
   13c3c:	ldrb	r2, [r0]
   13c40:	ldrb	r3, [r1]
   13c44:	cmp	r2, r3
   13c48:	bhi	13c58 <table_compare_char@@Base+0x2c>
   13c4c:	mvncc	r0, #0
   13c50:	movcs	r0, #0
   13c54:	bx	lr
   13c58:	mov	r0, #1
   13c5c:	bx	lr
   13c60:	adds	r1, r1, #0
   13c64:	movne	r1, #1
   13c68:	rsb	r0, r1, #0
   13c6c:	bx	lr

00013c70 <table_compare_short@@Base>:
   13c70:	cmp	r0, #0
   13c74:	beq	13ca4 <table_compare_short@@Base+0x34>
   13c78:	cmp	r1, #0
   13c7c:	beq	13c9c <table_compare_short@@Base+0x2c>
   13c80:	ldrsh	r2, [r0]
   13c84:	ldrsh	r3, [r1]
   13c88:	cmp	r2, r3
   13c8c:	bgt	13c9c <table_compare_short@@Base+0x2c>
   13c90:	mvnlt	r0, #0
   13c94:	movge	r0, #0
   13c98:	bx	lr
   13c9c:	mov	r0, #1
   13ca0:	bx	lr
   13ca4:	adds	r1, r1, #0
   13ca8:	movne	r1, #1
   13cac:	rsb	r0, r1, #0
   13cb0:	bx	lr

00013cb4 <table_compare_ushort@@Base>:
   13cb4:	cmp	r0, #0
   13cb8:	beq	13ce8 <table_compare_ushort@@Base+0x34>
   13cbc:	cmp	r1, #0
   13cc0:	beq	13ce0 <table_compare_ushort@@Base+0x2c>
   13cc4:	ldrh	r2, [r0]
   13cc8:	ldrh	r3, [r1]
   13ccc:	cmp	r2, r3
   13cd0:	bhi	13ce0 <table_compare_ushort@@Base+0x2c>
   13cd4:	mvncc	r0, #0
   13cd8:	movcs	r0, #0
   13cdc:	bx	lr
   13ce0:	mov	r0, #1
   13ce4:	bx	lr
   13ce8:	adds	r1, r1, #0
   13cec:	movne	r1, #1
   13cf0:	rsb	r0, r1, #0
   13cf4:	bx	lr

00013cf8 <table_compare_llong@@Base>:
   13cf8:	cmp	r0, #0
   13cfc:	beq	13d40 <table_compare_llong@@Base+0x48>
   13d00:	cmp	r1, #0
   13d04:	beq	13d50 <table_compare_llong@@Base+0x58>
   13d08:	strd	r4, [sp, #-8]!
   13d0c:	ldrd	r2, [r1]
   13d10:	ldrd	r4, [r0]
   13d14:	cmp	r2, r4
   13d18:	sbcs	r1, r3, r5
   13d1c:	movlt	r0, #1
   13d20:	blt	13d34 <table_compare_llong@@Base+0x3c>
   13d24:	cmp	r4, r2
   13d28:	sbcs	r3, r5, r3
   13d2c:	mvnlt	r0, #0
   13d30:	movge	r0, #0
   13d34:	ldrd	r4, [sp]
   13d38:	add	sp, sp, #8
   13d3c:	bx	lr
   13d40:	adds	r1, r1, #0
   13d44:	movne	r1, #1
   13d48:	rsb	r0, r1, #0
   13d4c:	bx	lr
   13d50:	mov	r0, #1
   13d54:	bx	lr

00013d58 <table_compare_uint64@@Base>:
   13d58:	cmp	r0, #0
   13d5c:	beq	13d98 <table_compare_uint64@@Base+0x40>
   13d60:	cmp	r1, #0
   13d64:	beq	13da8 <table_compare_uint64@@Base+0x50>
   13d68:	strd	r4, [sp, #-8]!
   13d6c:	ldrd	r2, [r1]
   13d70:	ldrd	r4, [r0]
   13d74:	cmp	r5, r3
   13d78:	cmpeq	r4, r2
   13d7c:	movhi	r0, #1
   13d80:	bhi	13d8c <table_compare_uint64@@Base+0x34>
   13d84:	mvncc	r0, #0
   13d88:	movcs	r0, #0
   13d8c:	ldrd	r4, [sp]
   13d90:	add	sp, sp, #8
   13d94:	bx	lr
   13d98:	adds	r1, r1, #0
   13d9c:	movne	r1, #1
   13da0:	rsb	r0, r1, #0
   13da4:	bx	lr
   13da8:	mov	r0, #1
   13dac:	bx	lr

00013db0 <table_compare_long@@Base>:
   13db0:	cmp	r0, #0
   13db4:	beq	13de4 <table_compare_long@@Base+0x34>
   13db8:	cmp	r1, #0
   13dbc:	beq	13ddc <table_compare_long@@Base+0x2c>
   13dc0:	ldr	r2, [r0]
   13dc4:	ldr	r3, [r1]
   13dc8:	cmp	r2, r3
   13dcc:	bgt	13ddc <table_compare_long@@Base+0x2c>
   13dd0:	mvnlt	r0, #0
   13dd4:	movge	r0, #0
   13dd8:	bx	lr
   13ddc:	mov	r0, #1
   13de0:	bx	lr
   13de4:	adds	r1, r1, #0
   13de8:	movne	r1, #1
   13dec:	rsb	r0, r1, #0
   13df0:	bx	lr

00013df4 <table_compare_ullong@@Base>:
   13df4:	cmp	r0, #0
   13df8:	beq	13e28 <table_compare_ullong@@Base+0x34>
   13dfc:	cmp	r1, #0
   13e00:	beq	13e20 <table_compare_ullong@@Base+0x2c>
   13e04:	ldr	r2, [r0]
   13e08:	ldr	r3, [r1]
   13e0c:	cmp	r2, r3
   13e10:	bhi	13e20 <table_compare_ullong@@Base+0x2c>
   13e14:	mvncc	r0, #0
   13e18:	movcs	r0, #0
   13e1c:	bx	lr
   13e20:	mov	r0, #1
   13e24:	bx	lr
   13e28:	adds	r1, r1, #0
   13e2c:	movne	r1, #1
   13e30:	rsb	r0, r1, #0
   13e34:	bx	lr

00013e38 <table_compare_float@@Base>:
   13e38:	cmp	r0, #0
   13e3c:	beq	13e70 <table_compare_float@@Base+0x38>
   13e40:	cmp	r1, #0
   13e44:	beq	13e68 <table_compare_float@@Base+0x30>
   13e48:	vldr	s14, [r0]
   13e4c:	vldr	s15, [r1]
   13e50:	vcmpe.f32	s14, s15
   13e54:	vmrs	APSR_nzcv, fpscr
   13e58:	bgt	13e68 <table_compare_float@@Base+0x30>
   13e5c:	mvnmi	r0, #0
   13e60:	movpl	r0, #0
   13e64:	bx	lr
   13e68:	mov	r0, #1
   13e6c:	bx	lr
   13e70:	adds	r1, r1, #0
   13e74:	movne	r1, #1
   13e78:	rsb	r0, r1, #0
   13e7c:	bx	lr

00013e80 <table_compare_double@@Base>:
   13e80:	cmp	r0, #0
   13e84:	beq	13eb8 <table_compare_double@@Base+0x38>
   13e88:	cmp	r1, #0
   13e8c:	beq	13eb0 <table_compare_double@@Base+0x30>
   13e90:	vldr	d6, [r0]
   13e94:	vldr	d7, [r1]
   13e98:	vcmpe.f64	d6, d7
   13e9c:	vmrs	APSR_nzcv, fpscr
   13ea0:	bgt	13eb0 <table_compare_double@@Base+0x30>
   13ea4:	mvnmi	r0, #0
   13ea8:	movpl	r0, #0
   13eac:	bx	lr
   13eb0:	mov	r0, #1
   13eb4:	bx	lr
   13eb8:	adds	r1, r1, #0
   13ebc:	movne	r1, #1
   13ec0:	rsb	r0, r1, #0
   13ec4:	bx	lr

00013ec8 <table_compare_ldouble@@Base>:
   13ec8:	cmp	r0, #0
   13ecc:	beq	13f00 <table_compare_ldouble@@Base+0x38>
   13ed0:	cmp	r1, #0
   13ed4:	beq	13ef8 <table_compare_ldouble@@Base+0x30>
   13ed8:	vldr	d6, [r0]
   13edc:	vldr	d7, [r1]
   13ee0:	vcmpe.f64	d6, d7
   13ee4:	vmrs	APSR_nzcv, fpscr
   13ee8:	bgt	13ef8 <table_compare_ldouble@@Base+0x30>
   13eec:	mvnmi	r0, #0
   13ef0:	movpl	r0, #0
   13ef4:	bx	lr
   13ef8:	mov	r0, #1
   13efc:	bx	lr
   13f00:	adds	r1, r1, #0
   13f04:	movne	r1, #1
   13f08:	rsb	r0, r1, #0
   13f0c:	bx	lr

00013f10 <table_compare_uchar@@Base>:
   13f10:	cmp	r0, #0
   13f14:	beq	13f44 <table_compare_uchar@@Base+0x34>
   13f18:	cmp	r1, #0
   13f1c:	beq	13f3c <table_compare_uchar@@Base+0x2c>
   13f20:	ldrb	r2, [r0]
   13f24:	ldrb	r3, [r1]
   13f28:	cmp	r2, r3
   13f2c:	bhi	13f3c <table_compare_uchar@@Base+0x2c>
   13f30:	mvncc	r0, #0
   13f34:	movcs	r0, #0
   13f38:	bx	lr
   13f3c:	mov	r0, #1
   13f40:	bx	lr
   13f44:	adds	r1, r1, #0
   13f48:	movne	r1, #1
   13f4c:	rsb	r0, r1, #0
   13f50:	bx	lr

00013f54 <table_compare_int@@Base>:
   13f54:	cmp	r0, #0
   13f58:	beq	13f88 <table_compare_int@@Base+0x34>
   13f5c:	cmp	r1, #0
   13f60:	beq	13f80 <table_compare_int@@Base+0x2c>
   13f64:	ldr	r2, [r0]
   13f68:	ldr	r3, [r1]
   13f6c:	cmp	r2, r3
   13f70:	bgt	13f80 <table_compare_int@@Base+0x2c>
   13f74:	mvnlt	r0, #0
   13f78:	movge	r0, #0
   13f7c:	bx	lr
   13f80:	mov	r0, #1
   13f84:	bx	lr
   13f88:	adds	r1, r1, #0
   13f8c:	movne	r1, #1
   13f90:	rsb	r0, r1, #0
   13f94:	bx	lr

00013f98 <table_compare_uint@@Base>:
   13f98:	cmp	r0, #0
   13f9c:	beq	13fcc <table_compare_uint@@Base+0x34>
   13fa0:	cmp	r1, #0
   13fa4:	beq	13fc4 <table_compare_uint@@Base+0x2c>
   13fa8:	ldr	r2, [r0]
   13fac:	ldr	r3, [r1]
   13fb0:	cmp	r2, r3
   13fb4:	bhi	13fc4 <table_compare_uint@@Base+0x2c>
   13fb8:	mvncc	r0, #0
   13fbc:	movcs	r0, #0
   13fc0:	bx	lr
   13fc4:	mov	r0, #1
   13fc8:	bx	lr
   13fcc:	adds	r1, r1, #0
   13fd0:	movne	r1, #1
   13fd4:	rsb	r0, r1, #0
   13fd8:	bx	lr

00013fdc <table_compare_uint8@@Base>:
   13fdc:	cmp	r0, #0
   13fe0:	beq	14010 <table_compare_uint8@@Base+0x34>
   13fe4:	cmp	r1, #0
   13fe8:	beq	14008 <table_compare_uint8@@Base+0x2c>
   13fec:	ldrb	r2, [r0]
   13ff0:	ldrb	r3, [r1]
   13ff4:	cmp	r2, r3
   13ff8:	bhi	14008 <table_compare_uint8@@Base+0x2c>
   13ffc:	mvncc	r0, #0
   14000:	movcs	r0, #0
   14004:	bx	lr
   14008:	mov	r0, #1
   1400c:	bx	lr
   14010:	adds	r1, r1, #0
   14014:	movne	r1, #1
   14018:	rsb	r0, r1, #0
   1401c:	bx	lr

00014020 <table_compare_int16@@Base>:
   14020:	cmp	r0, #0
   14024:	beq	14054 <table_compare_int16@@Base+0x34>
   14028:	cmp	r1, #0
   1402c:	beq	1404c <table_compare_int16@@Base+0x2c>
   14030:	ldrsh	r2, [r0]
   14034:	ldrsh	r3, [r1]
   14038:	cmp	r2, r3
   1403c:	bgt	1404c <table_compare_int16@@Base+0x2c>
   14040:	mvnlt	r0, #0
   14044:	movge	r0, #0
   14048:	bx	lr
   1404c:	mov	r0, #1
   14050:	bx	lr
   14054:	adds	r1, r1, #0
   14058:	movne	r1, #1
   1405c:	rsb	r0, r1, #0
   14060:	bx	lr

00014064 <table_compare_uint16@@Base>:
   14064:	cmp	r0, #0
   14068:	beq	14098 <table_compare_uint16@@Base+0x34>
   1406c:	cmp	r1, #0
   14070:	beq	14090 <table_compare_uint16@@Base+0x2c>
   14074:	ldrh	r2, [r0]
   14078:	ldrh	r3, [r1]
   1407c:	cmp	r2, r3
   14080:	bhi	14090 <table_compare_uint16@@Base+0x2c>
   14084:	mvncc	r0, #0
   14088:	movcs	r0, #0
   1408c:	bx	lr
   14090:	mov	r0, #1
   14094:	bx	lr
   14098:	adds	r1, r1, #0
   1409c:	movne	r1, #1
   140a0:	rsb	r0, r1, #0
   140a4:	bx	lr

000140a8 <table_compare_ulong@@Base>:
   140a8:	cmp	r0, #0
   140ac:	beq	140dc <table_compare_ulong@@Base+0x34>
   140b0:	cmp	r1, #0
   140b4:	beq	140d4 <table_compare_ulong@@Base+0x2c>
   140b8:	ldr	r2, [r0]
   140bc:	ldr	r3, [r1]
   140c0:	cmp	r2, r3
   140c4:	bhi	140d4 <table_compare_ulong@@Base+0x2c>
   140c8:	mvncc	r0, #0
   140cc:	movcs	r0, #0
   140d0:	bx	lr
   140d4:	mov	r0, #1
   140d8:	bx	lr
   140dc:	adds	r1, r1, #0
   140e0:	movne	r1, #1
   140e4:	rsb	r0, r1, #0
   140e8:	bx	lr

000140ec <table_compare_int64@@Base>:
   140ec:	cmp	r0, #0
   140f0:	beq	14134 <table_compare_int64@@Base+0x48>
   140f4:	cmp	r1, #0
   140f8:	beq	14144 <table_compare_int64@@Base+0x58>
   140fc:	strd	r4, [sp, #-8]!
   14100:	ldrd	r2, [r1]
   14104:	ldrd	r4, [r0]
   14108:	cmp	r2, r4
   1410c:	sbcs	r1, r3, r5
   14110:	movlt	r0, #1
   14114:	blt	14128 <table_compare_int64@@Base+0x3c>
   14118:	cmp	r4, r2
   1411c:	sbcs	r3, r5, r3
   14120:	mvnlt	r0, #0
   14124:	movge	r0, #0
   14128:	ldrd	r4, [sp]
   1412c:	add	sp, sp, #8
   14130:	bx	lr
   14134:	adds	r1, r1, #0
   14138:	movne	r1, #1
   1413c:	rsb	r0, r1, #0
   14140:	bx	lr
   14144:	mov	r0, #1
   14148:	bx	lr

0001414c <table_get_default_compare_function_for_data_type@@Base>:
   1414c:	cmp	r0, #23
   14150:	movwls	r3, #24240	; 0x5eb0
   14154:	movtls	r3, #1
   14158:	ldrls	r0, [r3, r0, lsl #2]
   1415c:	movhi	r0, #0
   14160:	bx	lr

00014164 <table_get@@Base>:
   14164:	str	r4, [sp, #-8]!
   14168:	str	lr, [sp, #4]
   1416c:	bl	1363c <table_get_cell_ptr@@Base>
   14170:	ldr	r4, [sp]
   14174:	add	sp, sp, #4
   14178:	ldr	r0, [r0]
   1417c:	pop	{pc}		; (ldr pc, [sp], #4)

00014180 <table_get_bool@@Base>:
   14180:	str	r4, [sp, #-8]!
   14184:	str	lr, [sp, #4]
   14188:	bl	1363c <table_get_cell_ptr@@Base>
   1418c:	ldr	r3, [r0]
   14190:	ldr	r4, [sp]
   14194:	add	sp, sp, #4
   14198:	ldrb	r0, [r3]
   1419c:	pop	{pc}		; (ldr pc, [sp], #4)

000141a0 <table_get_int@@Base>:
   141a0:	str	r4, [sp, #-8]!
   141a4:	str	lr, [sp, #4]
   141a8:	bl	1363c <table_get_cell_ptr@@Base>
   141ac:	ldr	r3, [r0]
   141b0:	ldr	r4, [sp]
   141b4:	add	sp, sp, #4
   141b8:	ldr	r0, [r3]
   141bc:	pop	{pc}		; (ldr pc, [sp], #4)

000141c0 <table_get_uint@@Base>:
   141c0:	str	r4, [sp, #-8]!
   141c4:	str	lr, [sp, #4]
   141c8:	bl	1363c <table_get_cell_ptr@@Base>
   141cc:	ldr	r3, [r0]
   141d0:	ldr	r4, [sp]
   141d4:	add	sp, sp, #4
   141d8:	ldr	r0, [r3]
   141dc:	pop	{pc}		; (ldr pc, [sp], #4)

000141e0 <table_get_int8@@Base>:
   141e0:	str	r4, [sp, #-8]!
   141e4:	str	lr, [sp, #4]
   141e8:	bl	1363c <table_get_cell_ptr@@Base>
   141ec:	ldr	r3, [r0]
   141f0:	ldr	r4, [sp]
   141f4:	add	sp, sp, #4
   141f8:	ldrsb	r0, [r3]
   141fc:	pop	{pc}		; (ldr pc, [sp], #4)

00014200 <table_get_uint8@@Base>:
   14200:	str	r4, [sp, #-8]!
   14204:	str	lr, [sp, #4]
   14208:	bl	1363c <table_get_cell_ptr@@Base>
   1420c:	ldr	r3, [r0]
   14210:	ldr	r4, [sp]
   14214:	add	sp, sp, #4
   14218:	ldrb	r0, [r3]
   1421c:	pop	{pc}		; (ldr pc, [sp], #4)

00014220 <table_get_int16@@Base>:
   14220:	str	r4, [sp, #-8]!
   14224:	str	lr, [sp, #4]
   14228:	bl	1363c <table_get_cell_ptr@@Base>
   1422c:	ldr	r3, [r0]
   14230:	ldr	r4, [sp]
   14234:	add	sp, sp, #4
   14238:	ldrsh	r0, [r3]
   1423c:	pop	{pc}		; (ldr pc, [sp], #4)

00014240 <table_get_uint16@@Base>:
   14240:	str	r4, [sp, #-8]!
   14244:	str	lr, [sp, #4]
   14248:	bl	1363c <table_get_cell_ptr@@Base>
   1424c:	ldr	r3, [r0]
   14250:	ldr	r4, [sp]
   14254:	add	sp, sp, #4
   14258:	ldrh	r0, [r3]
   1425c:	pop	{pc}		; (ldr pc, [sp], #4)

00014260 <table_get_int32@@Base>:
   14260:	str	r4, [sp, #-8]!
   14264:	str	lr, [sp, #4]
   14268:	bl	1363c <table_get_cell_ptr@@Base>
   1426c:	ldr	r3, [r0]
   14270:	ldr	r4, [sp]
   14274:	add	sp, sp, #4
   14278:	ldr	r0, [r3]
   1427c:	pop	{pc}		; (ldr pc, [sp], #4)

00014280 <table_get_uint32@@Base>:
   14280:	str	r4, [sp, #-8]!
   14284:	str	lr, [sp, #4]
   14288:	bl	1363c <table_get_cell_ptr@@Base>
   1428c:	ldr	r3, [r0]
   14290:	ldr	r4, [sp]
   14294:	add	sp, sp, #4
   14298:	ldr	r0, [r3]
   1429c:	pop	{pc}		; (ldr pc, [sp], #4)

000142a0 <table_get_int64@@Base>:
   142a0:	str	r4, [sp, #-8]!
   142a4:	str	lr, [sp, #4]
   142a8:	bl	1363c <table_get_cell_ptr@@Base>
   142ac:	ldr	r3, [r0]
   142b0:	ldr	r4, [sp]
   142b4:	add	sp, sp, #4
   142b8:	ldrd	r0, [r3]
   142bc:	pop	{pc}		; (ldr pc, [sp], #4)

000142c0 <table_get_uint64@@Base>:
   142c0:	str	r4, [sp, #-8]!
   142c4:	str	lr, [sp, #4]
   142c8:	bl	1363c <table_get_cell_ptr@@Base>
   142cc:	ldr	r3, [r0]
   142d0:	ldr	r4, [sp]
   142d4:	add	sp, sp, #4
   142d8:	ldrd	r0, [r3]
   142dc:	pop	{pc}		; (ldr pc, [sp], #4)

000142e0 <table_get_short@@Base>:
   142e0:	str	r4, [sp, #-8]!
   142e4:	str	lr, [sp, #4]
   142e8:	bl	1363c <table_get_cell_ptr@@Base>
   142ec:	ldr	r3, [r0]
   142f0:	ldr	r4, [sp]
   142f4:	add	sp, sp, #4
   142f8:	ldrsh	r0, [r3]
   142fc:	pop	{pc}		; (ldr pc, [sp], #4)

00014300 <table_get_ushort@@Base>:
   14300:	str	r4, [sp, #-8]!
   14304:	str	lr, [sp, #4]
   14308:	bl	1363c <table_get_cell_ptr@@Base>
   1430c:	ldr	r3, [r0]
   14310:	ldr	r4, [sp]
   14314:	add	sp, sp, #4
   14318:	ldrh	r0, [r3]
   1431c:	pop	{pc}		; (ldr pc, [sp], #4)

00014320 <table_get_long@@Base>:
   14320:	str	r4, [sp, #-8]!
   14324:	str	lr, [sp, #4]
   14328:	bl	1363c <table_get_cell_ptr@@Base>
   1432c:	ldr	r3, [r0]
   14330:	ldr	r4, [sp]
   14334:	add	sp, sp, #4
   14338:	ldr	r0, [r3]
   1433c:	pop	{pc}		; (ldr pc, [sp], #4)

00014340 <table_get_ulong@@Base>:
   14340:	str	r4, [sp, #-8]!
   14344:	str	lr, [sp, #4]
   14348:	bl	1363c <table_get_cell_ptr@@Base>
   1434c:	ldr	r3, [r0]
   14350:	ldr	r4, [sp]
   14354:	add	sp, sp, #4
   14358:	ldr	r0, [r3]
   1435c:	pop	{pc}		; (ldr pc, [sp], #4)

00014360 <table_get_llong@@Base>:
   14360:	str	r4, [sp, #-8]!
   14364:	str	lr, [sp, #4]
   14368:	bl	1363c <table_get_cell_ptr@@Base>
   1436c:	ldr	r3, [r0]
   14370:	ldr	r4, [sp]
   14374:	add	sp, sp, #4
   14378:	ldrd	r0, [r3]
   1437c:	pop	{pc}		; (ldr pc, [sp], #4)

00014380 <table_get_ullong@@Base>:
   14380:	str	r4, [sp, #-8]!
   14384:	str	lr, [sp, #4]
   14388:	bl	1363c <table_get_cell_ptr@@Base>
   1438c:	ldr	r3, [r0]
   14390:	ldr	r4, [sp]
   14394:	add	sp, sp, #4
   14398:	ldrd	r0, [r3]
   1439c:	pop	{pc}		; (ldr pc, [sp], #4)

000143a0 <table_get_float@@Base>:
   143a0:	str	r4, [sp, #-8]!
   143a4:	str	lr, [sp, #4]
   143a8:	bl	1363c <table_get_cell_ptr@@Base>
   143ac:	ldr	r3, [r0]
   143b0:	ldr	r4, [sp]
   143b4:	add	sp, sp, #4
   143b8:	vldr	s0, [r3]
   143bc:	pop	{pc}		; (ldr pc, [sp], #4)

000143c0 <table_get_double@@Base>:
   143c0:	str	r4, [sp, #-8]!
   143c4:	str	lr, [sp, #4]
   143c8:	bl	1363c <table_get_cell_ptr@@Base>
   143cc:	ldr	r3, [r0]
   143d0:	ldr	r4, [sp]
   143d4:	add	sp, sp, #4
   143d8:	vldr	d0, [r3]
   143dc:	pop	{pc}		; (ldr pc, [sp], #4)

000143e0 <table_get_ldouble@@Base>:
   143e0:	str	r4, [sp, #-8]!
   143e4:	str	lr, [sp, #4]
   143e8:	bl	1363c <table_get_cell_ptr@@Base>
   143ec:	ldr	r3, [r0]
   143f0:	ldr	r4, [sp]
   143f4:	add	sp, sp, #4
   143f8:	vldr	d0, [r3]
   143fc:	pop	{pc}		; (ldr pc, [sp], #4)

00014400 <table_get_char@@Base>:
   14400:	str	r4, [sp, #-8]!
   14404:	str	lr, [sp, #4]
   14408:	bl	1363c <table_get_cell_ptr@@Base>
   1440c:	ldr	r3, [r0]
   14410:	ldr	r4, [sp]
   14414:	add	sp, sp, #4
   14418:	ldrb	r0, [r3]
   1441c:	pop	{pc}		; (ldr pc, [sp], #4)

00014420 <table_get_uchar@@Base>:
   14420:	str	r4, [sp, #-8]!
   14424:	str	lr, [sp, #4]
   14428:	bl	1363c <table_get_cell_ptr@@Base>
   1442c:	ldr	r3, [r0]
   14430:	ldr	r4, [sp]
   14434:	add	sp, sp, #4
   14438:	ldrb	r0, [r3]
   1443c:	pop	{pc}		; (ldr pc, [sp], #4)

00014440 <table_get_string@@Base>:
   14440:	str	r4, [sp, #-8]!
   14444:	str	lr, [sp, #4]
   14448:	bl	1363c <table_get_cell_ptr@@Base>
   1444c:	ldr	r4, [sp]
   14450:	add	sp, sp, #4
   14454:	ldr	r0, [r0]
   14458:	pop	{pc}		; (ldr pc, [sp], #4)

0001445c <table_get_ptr@@Base>:
   1445c:	str	r4, [sp, #-8]!
   14460:	str	lr, [sp, #4]
   14464:	bl	1363c <table_get_cell_ptr@@Base>
   14468:	ldr	r4, [sp]
   1446c:	add	sp, sp, #4
   14470:	ldr	r0, [r0]
   14474:	pop	{pc}		; (ldr pc, [sp], #4)

00014478 <table_row_init@@Base>:
   14478:	ldr	r3, [r0, #12]
   1447c:	strd	r4, [sp, #-16]!
   14480:	mov	r5, r1
   14484:	ldr	r4, [r0, #16]
   14488:	str	r6, [sp, #8]
   1448c:	str	lr, [sp, #12]
   14490:	lsl	r0, r3, #2
   14494:	bl	11b7c <malloc@plt>
   14498:	str	r0, [r4, r5, lsl #2]
   1449c:	ldrd	r4, [sp]
   144a0:	ldr	r6, [sp, #8]
   144a4:	add	sp, sp, #12
   144a8:	pop	{pc}		; (ldr pc, [sp], #4)

000144ac <table_row_destroy@@Base>:
   144ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   144b0:	mov	r5, r1
   144b4:	strd	r6, [sp, #8]
   144b8:	mov	r6, r0
   144bc:	str	r8, [sp, #16]
   144c0:	str	lr, [sp, #20]
   144c4:	bl	136f0 <table_get_column_length@@Base>
   144c8:	subs	r7, r0, #0
   144cc:	ldr	r8, [r6, #16]
   144d0:	ble	144f4 <table_row_destroy@@Base+0x48>
   144d4:	mov	r4, #0
   144d8:	mov	r2, r4
   144dc:	mov	r1, r5
   144e0:	add	r4, r4, #1
   144e4:	mov	r0, r6
   144e8:	bl	12b80 <table_cell_destroy@@Base>
   144ec:	cmp	r7, r4
   144f0:	bne	144d8 <table_row_destroy@@Base+0x2c>
   144f4:	ldr	r0, [r8, r5, lsl #2]
   144f8:	cmp	r0, #0
   144fc:	beq	14518 <table_row_destroy@@Base+0x6c>
   14500:	ldrd	r4, [sp]
   14504:	ldrd	r6, [sp, #8]
   14508:	ldr	r8, [sp, #16]
   1450c:	ldr	lr, [sp, #20]
   14510:	add	sp, sp, #24
   14514:	b	11b40 <free@plt>
   14518:	ldrd	r4, [sp]
   1451c:	ldrd	r6, [sp, #8]
   14520:	ldr	r8, [sp, #16]
   14524:	add	sp, sp, #20
   14528:	pop	{pc}		; (ldr pc, [sp], #4)

0001452c <table_get_row_length@@Base>:
   1452c:	ldr	r0, [r0, #20]
   14530:	bx	lr

00014534 <table_add_row@@Base>:
   14534:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14538:	mov	r4, r0
   1453c:	ldr	r5, [r0, #20]
   14540:	ldr	r3, [r0, #24]
   14544:	strd	r6, [sp, #8]
   14548:	str	r8, [sp, #16]
   1454c:	str	lr, [sp, #20]
   14550:	udiv	r2, r5, r3
   14554:	mls	r2, r3, r2, r5
   14558:	cmp	r2, #0
   1455c:	beq	145dc <table_add_row@@Base+0xa8>
   14560:	mov	r0, r4
   14564:	bl	136f0 <table_get_column_length@@Base>
   14568:	mov	r7, r0
   1456c:	ldr	r0, [r4, #12]
   14570:	ldr	r6, [r4, #16]
   14574:	lsl	r0, r0, #2
   14578:	bl	11b7c <malloc@plt>
   1457c:	cmp	r7, #0
   14580:	str	r0, [r6, r5, lsl #2]
   14584:	ble	145a8 <table_add_row@@Base+0x74>
   14588:	mov	r6, #0
   1458c:	mov	r2, r6
   14590:	mov	r1, r5
   14594:	add	r6, r6, #1
   14598:	mov	r0, r4
   1459c:	bl	12b58 <table_cell_init@@Base>
   145a0:	cmp	r7, r6
   145a4:	bne	1458c <table_add_row@@Base+0x58>
   145a8:	mov	r0, r4
   145ac:	mov	r3, #2
   145b0:	ldr	r1, [r4, #20]
   145b4:	mvn	r2, #0
   145b8:	bl	12ab0 <table_notify@@Base>
   145bc:	ldr	r0, [r4, #20]
   145c0:	ldrd	r6, [sp, #8]
   145c4:	ldr	r8, [sp, #16]
   145c8:	add	r3, r0, #1
   145cc:	str	r3, [r4, #20]
   145d0:	ldrd	r4, [sp]
   145d4:	add	sp, sp, #20
   145d8:	pop	{pc}		; (ldr pc, [sp], #4)
   145dc:	ldr	r2, [r4, #28]
   145e0:	ldr	r0, [r0, #16]
   145e4:	add	r3, r3, r2
   145e8:	lsl	r1, r3, #2
   145ec:	str	r3, [r4, #28]
   145f0:	bl	11b58 <realloc@plt>
   145f4:	str	r0, [r4, #16]
   145f8:	ldr	r5, [r4, #20]
   145fc:	b	14560 <table_add_row@@Base+0x2c>

00014600 <table_remove_row@@Base>:
   14600:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14604:	mov	r4, r0
   14608:	mov	r5, r1
   1460c:	strd	r6, [sp, #8]
   14610:	str	r8, [sp, #16]
   14614:	str	lr, [sp, #20]
   14618:	ldr	r7, [r0, #20]
   1461c:	bl	136f0 <table_get_column_length@@Base>
   14620:	subs	r8, r0, #0
   14624:	ble	1466c <table_remove_row@@Base+0x6c>
   14628:	mov	r6, #0
   1462c:	mov	r1, r6
   14630:	mov	r0, r4
   14634:	bl	13774 <table_get_column_data_type@@Base>
   14638:	cmp	r0, #23
   1463c:	mov	r2, r6
   14640:	mov	r1, r5
   14644:	add	r6, r6, #1
   14648:	mov	r0, r4
   1464c:	beq	14664 <table_remove_row@@Base+0x64>
   14650:	bl	1363c <table_get_cell_ptr@@Base>
   14654:	ldr	r3, [r0]
   14658:	subs	r0, r3, #0
   1465c:	beq	14664 <table_remove_row@@Base+0x64>
   14660:	bl	11b40 <free@plt>
   14664:	cmp	r8, r6
   14668:	bne	1462c <table_remove_row@@Base+0x2c>
   1466c:	ldr	r3, [r4, #16]
   14670:	lsl	r6, r5, #2
   14674:	ldr	r0, [r3, r5, lsl #2]
   14678:	cmp	r0, #0
   1467c:	beq	14684 <table_remove_row@@Base+0x84>
   14680:	bl	11b40 <free@plt>
   14684:	sub	r3, r7, #1
   14688:	cmp	r5, r3
   1468c:	bge	146b4 <table_remove_row@@Base+0xb4>
   14690:	mov	r2, r5
   14694:	ldr	r1, [r4, #16]
   14698:	add	r2, r2, #1
   1469c:	cmp	r2, r3
   146a0:	add	r0, r1, r6
   146a4:	add	r6, r6, #4
   146a8:	ldr	r1, [r1, r6]
   146ac:	str	r1, [r0]
   146b0:	bne	14694 <table_remove_row@@Base+0x94>
   146b4:	ldr	r3, [r4, #20]
   146b8:	ldr	r1, [r4, #24]
   146bc:	sub	r3, r3, #1
   146c0:	udiv	r2, r3, r1
   146c4:	str	r3, [r4, #20]
   146c8:	mls	r3, r1, r2, r3
   146cc:	cmp	r3, #0
   146d0:	beq	14700 <table_remove_row@@Base+0x100>
   146d4:	mov	r0, r4
   146d8:	mov	r1, r5
   146dc:	mov	r3, #4
   146e0:	mvn	r2, #0
   146e4:	bl	12ab0 <table_notify@@Base>
   146e8:	ldrd	r4, [sp]
   146ec:	mov	r0, #0
   146f0:	ldrd	r6, [sp, #8]
   146f4:	ldr	r8, [sp, #16]
   146f8:	add	sp, sp, #20
   146fc:	pop	{pc}		; (ldr pc, [sp], #4)
   14700:	ldr	r0, [r4, #16]
   14704:	ldr	r3, [r4, #28]
   14708:	sub	r3, r3, r1
   1470c:	lsl	r1, r3, #2
   14710:	str	r3, [r4, #28]
   14714:	bl	11b58 <realloc@plt>
   14718:	str	r0, [r4, #16]
   1471c:	b	146d4 <table_remove_row@@Base+0xd4>

00014720 <table_get_row_ptr@@Base>:
   14720:	ldr	r0, [r0, #16]
   14724:	add	r0, r0, r1, lsl #2
   14728:	bx	lr

0001472c <table_set_row_ptr@@Base>:
   1472c:	ldr	r2, [r2]
   14730:	ldr	r3, [r0, #16]
   14734:	str	r2, [r3, r1, lsl #2]
   14738:	bx	lr

0001473c <table_set@@Base>:
   1473c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14740:	mov	r5, r0
   14744:	ldr	r4, [sp, #32]
   14748:	strd	r6, [sp, #8]
   1474c:	mov	r6, r2
   14750:	mov	r7, r3
   14754:	strd	r8, [sp, #16]
   14758:	mov	r9, r1
   1475c:	str	sl, [sp, #24]
   14760:	str	lr, [sp, #28]
   14764:	bl	1363c <table_get_cell_ptr@@Base>
   14768:	mov	r8, r0
   1476c:	mov	r1, r6
   14770:	mov	r0, r5
   14774:	bl	13a9c <table_get_col_ptr@@Base>
   14778:	cmp	r4, #23
   1477c:	ldrls	pc, [pc, r4, lsl #2]
   14780:	b	147f0 <table_set@@Base+0xb4>
   14784:	andeq	r4, r1, r8, lsr #19
   14788:	muleq	r1, r8, r9
   1478c:	andeq	r4, r1, r8, lsl #19
   14790:	andeq	r4, r1, r8, ror r9
   14794:	andeq	r4, r1, r8, ror #18
   14798:	andeq	r4, r1, r4, asr #18
   1479c:	andeq	r4, r1, r4, lsr r9
   147a0:	andeq	r4, r1, r4, lsr #18
   147a4:	andeq	r4, r1, r8, ror #19
   147a8:	ldrdeq	r4, [r1], -r8
   147ac:	andeq	r4, r1, r8, asr #19
   147b0:			; <UNDEFINED> instruction: 0x000149b8
   147b4:	andeq	r4, r1, r4, lsr #20
   147b8:	andeq	r4, r1, r4, lsl sl
   147bc:	andeq	r4, r1, r4, ror #15
   147c0:	andeq	r4, r1, r4, lsl r9
   147c4:	strdeq	r4, [r1], -r0
   147c8:	andeq	r4, r1, r0, ror #17
   147cc:			; <UNDEFINED> instruction: 0x000148b4
   147d0:	andeq	r4, r1, r4, lsr #17
   147d4:	muleq	r1, r4, r8
   147d8:	andeq	r4, r1, ip, asr r8
   147dc:	andeq	r4, r1, r8, lsr r8
   147e0:	andeq	r4, r1, ip, lsl #16
   147e4:	ldr	r3, [r0, #4]
   147e8:	cmp	r3, #14
   147ec:	beq	148c0 <table_set@@Base+0x184>
   147f0:	mvn	r0, #0
   147f4:	ldrd	r4, [sp]
   147f8:	ldrd	r6, [sp, #8]
   147fc:	ldrd	r8, [sp, #16]
   14800:	ldr	sl, [sp, #24]
   14804:	add	sp, sp, #28
   14808:	pop	{pc}		; (ldr pc, [sp], #4)
   1480c:	ldr	r3, [r0, #4]
   14810:	cmp	r3, #23
   14814:	bne	147f0 <table_set@@Base+0xb4>
   14818:	str	r7, [r8]
   1481c:	mov	r0, r5
   14820:	mov	r2, r6
   14824:	mov	r1, r9
   14828:	mov	r3, #1
   1482c:	bl	12ab0 <table_notify@@Base>
   14830:	mov	r0, #0
   14834:	b	147f4 <table_set@@Base+0xb8>
   14838:	ldr	r3, [r0, #4]
   1483c:	cmp	r3, #22
   14840:	bne	147f0 <table_set@@Base+0xb4>
   14844:	ldr	r0, [r8]
   14848:	cmp	r0, #0
   1484c:	beq	14a64 <table_set@@Base+0x328>
   14850:	ldrb	r3, [r7]
   14854:	strb	r3, [r0]
   14858:	b	1481c <table_set@@Base+0xe0>
   1485c:	ldr	r3, [r0, #4]
   14860:	cmp	r3, #21
   14864:	bne	147f0 <table_set@@Base+0xb4>
   14868:	mov	r0, r7
   1486c:	bl	11ba0 <strlen@plt>
   14870:	add	r1, r0, #1
   14874:	ldr	r0, [r8]
   14878:	bl	11b58 <realloc@plt>
   1487c:	cmp	r0, #0
   14880:	str	r0, [r8]
   14884:	beq	147f0 <table_set@@Base+0xb4>
   14888:	mov	r1, r7
   1488c:	bl	11b64 <strcpy@plt>
   14890:	b	1481c <table_set@@Base+0xe0>
   14894:	ldr	r3, [r0, #4]
   14898:	cmp	r3, #20
   1489c:	bne	147f0 <table_set@@Base+0xb4>
   148a0:	b	14844 <table_set@@Base+0x108>
   148a4:	ldr	r3, [r0, #4]
   148a8:	cmp	r3, #19
   148ac:	bne	147f0 <table_set@@Base+0xb4>
   148b0:	b	14844 <table_set@@Base+0x108>
   148b4:	ldr	r3, [r0, #4]
   148b8:	cmp	r3, #18
   148bc:	bne	147f0 <table_set@@Base+0xb4>
   148c0:	ldr	r0, [r8]
   148c4:	cmp	r0, #0
   148c8:	beq	14a7c <table_set@@Base+0x340>
   148cc:	ldr	r2, [r7]
   148d0:	ldr	r3, [r7, #4]
   148d4:	str	r2, [r0]
   148d8:	str	r3, [r0, #4]
   148dc:	b	1481c <table_set@@Base+0xe0>
   148e0:	ldr	r3, [r0, #4]
   148e4:	cmp	r3, #17
   148e8:	bne	147f0 <table_set@@Base+0xb4>
   148ec:	b	148c0 <table_set@@Base+0x184>
   148f0:	ldr	r3, [r0, #4]
   148f4:	cmp	r3, #16
   148f8:	bne	147f0 <table_set@@Base+0xb4>
   148fc:	ldr	r0, [r8]
   14900:	cmp	r0, #0
   14904:	beq	14a34 <table_set@@Base+0x2f8>
   14908:	ldr	r3, [r7]
   1490c:	str	r3, [r0]
   14910:	b	1481c <table_set@@Base+0xe0>
   14914:	ldr	r3, [r0, #4]
   14918:	cmp	r3, #15
   1491c:	bne	147f0 <table_set@@Base+0xb4>
   14920:	b	148c0 <table_set@@Base+0x184>
   14924:	ldr	r3, [r0, #4]
   14928:	cmp	r3, #7
   1492c:	beq	148fc <table_set@@Base+0x1c0>
   14930:	b	147f0 <table_set@@Base+0xb4>
   14934:	ldr	r3, [r0, #4]
   14938:	cmp	r3, #6
   1493c:	beq	148fc <table_set@@Base+0x1c0>
   14940:	b	147f0 <table_set@@Base+0xb4>
   14944:	ldr	r3, [r0, #4]
   14948:	cmp	r3, #5
   1494c:	bne	147f0 <table_set@@Base+0xb4>
   14950:	ldr	r0, [r8]
   14954:	cmp	r0, #0
   14958:	beq	14a4c <table_set@@Base+0x310>
   1495c:	ldrh	r3, [r7]
   14960:	strh	r3, [r0]
   14964:	b	1481c <table_set@@Base+0xe0>
   14968:	ldr	r3, [r0, #4]
   1496c:	cmp	r3, #4
   14970:	beq	14950 <table_set@@Base+0x214>
   14974:	b	147f0 <table_set@@Base+0xb4>
   14978:	ldr	r3, [r0, #4]
   1497c:	cmp	r3, #3
   14980:	beq	14844 <table_set@@Base+0x108>
   14984:	b	147f0 <table_set@@Base+0xb4>
   14988:	ldr	r3, [r0, #4]
   1498c:	cmp	r3, #2
   14990:	beq	14844 <table_set@@Base+0x108>
   14994:	b	147f0 <table_set@@Base+0xb4>
   14998:	ldr	r3, [r0, #4]
   1499c:	cmp	r3, #1
   149a0:	beq	148fc <table_set@@Base+0x1c0>
   149a4:	b	147f0 <table_set@@Base+0xb4>
   149a8:	ldr	r3, [r0, #4]
   149ac:	cmp	r3, #0
   149b0:	beq	148fc <table_set@@Base+0x1c0>
   149b4:	b	147f0 <table_set@@Base+0xb4>
   149b8:	ldr	r3, [r0, #4]
   149bc:	cmp	r3, #11
   149c0:	beq	14950 <table_set@@Base+0x214>
   149c4:	b	147f0 <table_set@@Base+0xb4>
   149c8:	ldr	r3, [r0, #4]
   149cc:	cmp	r3, #10
   149d0:	beq	14950 <table_set@@Base+0x214>
   149d4:	b	147f0 <table_set@@Base+0xb4>
   149d8:	ldr	r3, [r0, #4]
   149dc:	cmp	r3, #9
   149e0:	beq	148c0 <table_set@@Base+0x184>
   149e4:	b	147f0 <table_set@@Base+0xb4>
   149e8:	ldr	r0, [r0, #4]
   149ec:	cmp	r0, #8
   149f0:	bne	147f0 <table_set@@Base+0xb4>
   149f4:	ldr	r3, [r8]
   149f8:	cmp	r3, #0
   149fc:	beq	14a94 <table_set@@Base+0x358>
   14a00:	ldr	r1, [r7]
   14a04:	ldr	r2, [r7, #4]
   14a08:	str	r1, [r3]
   14a0c:	str	r2, [r3, #4]
   14a10:	b	1481c <table_set@@Base+0xe0>
   14a14:	ldr	r3, [r0, #4]
   14a18:	cmp	r3, #13
   14a1c:	bne	147f0 <table_set@@Base+0xb4>
   14a20:	b	148fc <table_set@@Base+0x1c0>
   14a24:	ldr	r3, [r0, #4]
   14a28:	cmp	r3, #12
   14a2c:	bne	147f0 <table_set@@Base+0xb4>
   14a30:	b	148fc <table_set@@Base+0x1c0>
   14a34:	mov	r0, #4
   14a38:	bl	11b7c <malloc@plt>
   14a3c:	cmp	r0, #0
   14a40:	str	r0, [r8]
   14a44:	bne	14908 <table_set@@Base+0x1cc>
   14a48:	b	147f0 <table_set@@Base+0xb4>
   14a4c:	mov	r0, #2
   14a50:	bl	11b7c <malloc@plt>
   14a54:	cmp	r0, #0
   14a58:	str	r0, [r8]
   14a5c:	bne	1495c <table_set@@Base+0x220>
   14a60:	b	147f0 <table_set@@Base+0xb4>
   14a64:	mov	r0, #1
   14a68:	bl	11b7c <malloc@plt>
   14a6c:	cmp	r0, #0
   14a70:	str	r0, [r8]
   14a74:	bne	14850 <table_set@@Base+0x114>
   14a78:	b	147f0 <table_set@@Base+0xb4>
   14a7c:	mov	r0, #8
   14a80:	bl	11b7c <malloc@plt>
   14a84:	cmp	r0, #0
   14a88:	str	r0, [r8]
   14a8c:	bne	148cc <table_set@@Base+0x190>
   14a90:	b	147f0 <table_set@@Base+0xb4>
   14a94:	bl	11b7c <malloc@plt>
   14a98:	cmp	r0, #0
   14a9c:	mov	r3, r0
   14aa0:	str	r0, [r8]
   14aa4:	bne	14a00 <table_set@@Base+0x2c4>
   14aa8:	b	147f0 <table_set@@Base+0xb4>

00014aac <table_set_bool@@Base>:
   14aac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14ab0:	mov	r5, r2
   14ab4:	mov	r4, r0
   14ab8:	strd	r6, [sp, #8]
   14abc:	mov	r7, r3
   14ac0:	str	r8, [sp, #16]
   14ac4:	mov	r8, r1
   14ac8:	str	lr, [sp, #20]
   14acc:	bl	1363c <table_get_cell_ptr@@Base>
   14ad0:	mov	r6, r0
   14ad4:	mov	r1, r5
   14ad8:	mov	r0, r4
   14adc:	bl	13a9c <table_get_col_ptr@@Base>
   14ae0:	ldr	r2, [r0, #4]
   14ae4:	cmp	r2, #22
   14ae8:	bne	14b3c <table_set_bool@@Base+0x90>
   14aec:	ldr	r0, [r6]
   14af0:	cmp	r0, #0
   14af4:	beq	14b28 <table_set_bool@@Base+0x7c>
   14af8:	mov	r2, r5
   14afc:	mov	r1, r8
   14b00:	strb	r7, [r0]
   14b04:	mov	r3, #1
   14b08:	mov	r0, r4
   14b0c:	bl	12ab0 <table_notify@@Base>
   14b10:	mov	r0, #0
   14b14:	ldrd	r4, [sp]
   14b18:	ldrd	r6, [sp, #8]
   14b1c:	ldr	r8, [sp, #16]
   14b20:	add	sp, sp, #20
   14b24:	pop	{pc}		; (ldr pc, [sp], #4)
   14b28:	mov	r0, #1
   14b2c:	bl	11b7c <malloc@plt>
   14b30:	cmp	r0, #0
   14b34:	str	r0, [r6]
   14b38:	bne	14af8 <table_set_bool@@Base+0x4c>
   14b3c:	mvn	r0, #0
   14b40:	b	14b14 <table_set_bool@@Base+0x68>

00014b44 <table_set_int@@Base>:
   14b44:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14b48:	mov	r5, r2
   14b4c:	mov	r4, r0
   14b50:	strd	r6, [sp, #8]
   14b54:	mov	r7, r3
   14b58:	str	r8, [sp, #16]
   14b5c:	mov	r8, r1
   14b60:	str	lr, [sp, #20]
   14b64:	bl	1363c <table_get_cell_ptr@@Base>
   14b68:	mov	r6, r0
   14b6c:	mov	r1, r5
   14b70:	mov	r0, r4
   14b74:	bl	13a9c <table_get_col_ptr@@Base>
   14b78:	ldr	r2, [r0, #4]
   14b7c:	cmp	r2, #0
   14b80:	bne	14bd4 <table_set_int@@Base+0x90>
   14b84:	ldr	r0, [r6]
   14b88:	cmp	r0, #0
   14b8c:	beq	14bc0 <table_set_int@@Base+0x7c>
   14b90:	mov	r2, r5
   14b94:	mov	r1, r8
   14b98:	str	r7, [r0]
   14b9c:	mov	r3, #1
   14ba0:	mov	r0, r4
   14ba4:	bl	12ab0 <table_notify@@Base>
   14ba8:	mov	r0, #0
   14bac:	ldrd	r4, [sp]
   14bb0:	ldrd	r6, [sp, #8]
   14bb4:	ldr	r8, [sp, #16]
   14bb8:	add	sp, sp, #20
   14bbc:	pop	{pc}		; (ldr pc, [sp], #4)
   14bc0:	mov	r0, #4
   14bc4:	bl	11b7c <malloc@plt>
   14bc8:	cmp	r0, #0
   14bcc:	str	r0, [r6]
   14bd0:	bne	14b90 <table_set_int@@Base+0x4c>
   14bd4:	mvn	r0, #0
   14bd8:	b	14bac <table_set_int@@Base+0x68>

00014bdc <table_set_uint@@Base>:
   14bdc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14be0:	mov	r5, r2
   14be4:	mov	r4, r0
   14be8:	strd	r6, [sp, #8]
   14bec:	mov	r7, r3
   14bf0:	str	r8, [sp, #16]
   14bf4:	mov	r8, r1
   14bf8:	str	lr, [sp, #20]
   14bfc:	bl	1363c <table_get_cell_ptr@@Base>
   14c00:	mov	r6, r0
   14c04:	mov	r1, r5
   14c08:	mov	r0, r4
   14c0c:	bl	13a9c <table_get_col_ptr@@Base>
   14c10:	ldr	r2, [r0, #4]
   14c14:	cmp	r2, #1
   14c18:	bne	14c6c <table_set_uint@@Base+0x90>
   14c1c:	ldr	r0, [r6]
   14c20:	cmp	r0, #0
   14c24:	beq	14c58 <table_set_uint@@Base+0x7c>
   14c28:	mov	r2, r5
   14c2c:	mov	r1, r8
   14c30:	str	r7, [r0]
   14c34:	mov	r3, #1
   14c38:	mov	r0, r4
   14c3c:	bl	12ab0 <table_notify@@Base>
   14c40:	mov	r0, #0
   14c44:	ldrd	r4, [sp]
   14c48:	ldrd	r6, [sp, #8]
   14c4c:	ldr	r8, [sp, #16]
   14c50:	add	sp, sp, #20
   14c54:	pop	{pc}		; (ldr pc, [sp], #4)
   14c58:	mov	r0, #4
   14c5c:	bl	11b7c <malloc@plt>
   14c60:	cmp	r0, #0
   14c64:	str	r0, [r6]
   14c68:	bne	14c28 <table_set_uint@@Base+0x4c>
   14c6c:	mvn	r0, #0
   14c70:	b	14c44 <table_set_uint@@Base+0x68>

00014c74 <table_set_int8@@Base>:
   14c74:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14c78:	mov	r5, r2
   14c7c:	mov	r4, r0
   14c80:	strd	r6, [sp, #8]
   14c84:	mov	r7, r3
   14c88:	str	r8, [sp, #16]
   14c8c:	mov	r8, r1
   14c90:	str	lr, [sp, #20]
   14c94:	bl	1363c <table_get_cell_ptr@@Base>
   14c98:	mov	r6, r0
   14c9c:	mov	r1, r5
   14ca0:	mov	r0, r4
   14ca4:	bl	13a9c <table_get_col_ptr@@Base>
   14ca8:	ldr	r2, [r0, #4]
   14cac:	cmp	r2, #2
   14cb0:	bne	14d04 <table_set_int8@@Base+0x90>
   14cb4:	ldr	r0, [r6]
   14cb8:	cmp	r0, #0
   14cbc:	beq	14cf0 <table_set_int8@@Base+0x7c>
   14cc0:	mov	r2, r5
   14cc4:	mov	r1, r8
   14cc8:	strb	r7, [r0]
   14ccc:	mov	r3, #1
   14cd0:	mov	r0, r4
   14cd4:	bl	12ab0 <table_notify@@Base>
   14cd8:	mov	r0, #0
   14cdc:	ldrd	r4, [sp]
   14ce0:	ldrd	r6, [sp, #8]
   14ce4:	ldr	r8, [sp, #16]
   14ce8:	add	sp, sp, #20
   14cec:	pop	{pc}		; (ldr pc, [sp], #4)
   14cf0:	mov	r0, #1
   14cf4:	bl	11b7c <malloc@plt>
   14cf8:	cmp	r0, #0
   14cfc:	str	r0, [r6]
   14d00:	bne	14cc0 <table_set_int8@@Base+0x4c>
   14d04:	mvn	r0, #0
   14d08:	b	14cdc <table_set_int8@@Base+0x68>

00014d0c <table_set_uint8@@Base>:
   14d0c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14d10:	mov	r5, r2
   14d14:	mov	r4, r0
   14d18:	strd	r6, [sp, #8]
   14d1c:	mov	r7, r3
   14d20:	str	r8, [sp, #16]
   14d24:	mov	r8, r1
   14d28:	str	lr, [sp, #20]
   14d2c:	bl	1363c <table_get_cell_ptr@@Base>
   14d30:	mov	r6, r0
   14d34:	mov	r1, r5
   14d38:	mov	r0, r4
   14d3c:	bl	13a9c <table_get_col_ptr@@Base>
   14d40:	ldr	r2, [r0, #4]
   14d44:	cmp	r2, #3
   14d48:	bne	14d9c <table_set_uint8@@Base+0x90>
   14d4c:	ldr	r0, [r6]
   14d50:	cmp	r0, #0
   14d54:	beq	14d88 <table_set_uint8@@Base+0x7c>
   14d58:	mov	r2, r5
   14d5c:	mov	r1, r8
   14d60:	strb	r7, [r0]
   14d64:	mov	r3, #1
   14d68:	mov	r0, r4
   14d6c:	bl	12ab0 <table_notify@@Base>
   14d70:	mov	r0, #0
   14d74:	ldrd	r4, [sp]
   14d78:	ldrd	r6, [sp, #8]
   14d7c:	ldr	r8, [sp, #16]
   14d80:	add	sp, sp, #20
   14d84:	pop	{pc}		; (ldr pc, [sp], #4)
   14d88:	mov	r0, #1
   14d8c:	bl	11b7c <malloc@plt>
   14d90:	cmp	r0, #0
   14d94:	str	r0, [r6]
   14d98:	bne	14d58 <table_set_uint8@@Base+0x4c>
   14d9c:	mvn	r0, #0
   14da0:	b	14d74 <table_set_uint8@@Base+0x68>

00014da4 <table_set_int16@@Base>:
   14da4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14da8:	mov	r5, r2
   14dac:	mov	r4, r0
   14db0:	strd	r6, [sp, #8]
   14db4:	mov	r7, r3
   14db8:	str	r8, [sp, #16]
   14dbc:	mov	r8, r1
   14dc0:	str	lr, [sp, #20]
   14dc4:	bl	1363c <table_get_cell_ptr@@Base>
   14dc8:	mov	r6, r0
   14dcc:	mov	r1, r5
   14dd0:	mov	r0, r4
   14dd4:	bl	13a9c <table_get_col_ptr@@Base>
   14dd8:	ldr	r2, [r0, #4]
   14ddc:	cmp	r2, #4
   14de0:	bne	14e34 <table_set_int16@@Base+0x90>
   14de4:	ldr	r0, [r6]
   14de8:	cmp	r0, #0
   14dec:	beq	14e20 <table_set_int16@@Base+0x7c>
   14df0:	mov	r2, r5
   14df4:	mov	r1, r8
   14df8:	strh	r7, [r0]
   14dfc:	mov	r3, #1
   14e00:	mov	r0, r4
   14e04:	bl	12ab0 <table_notify@@Base>
   14e08:	mov	r0, #0
   14e0c:	ldrd	r4, [sp]
   14e10:	ldrd	r6, [sp, #8]
   14e14:	ldr	r8, [sp, #16]
   14e18:	add	sp, sp, #20
   14e1c:	pop	{pc}		; (ldr pc, [sp], #4)
   14e20:	mov	r0, #2
   14e24:	bl	11b7c <malloc@plt>
   14e28:	cmp	r0, #0
   14e2c:	str	r0, [r6]
   14e30:	bne	14df0 <table_set_int16@@Base+0x4c>
   14e34:	mvn	r0, #0
   14e38:	b	14e0c <table_set_int16@@Base+0x68>

00014e3c <table_set_uint16@@Base>:
   14e3c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14e40:	mov	r5, r2
   14e44:	mov	r4, r0
   14e48:	strd	r6, [sp, #8]
   14e4c:	mov	r7, r3
   14e50:	str	r8, [sp, #16]
   14e54:	mov	r8, r1
   14e58:	str	lr, [sp, #20]
   14e5c:	bl	1363c <table_get_cell_ptr@@Base>
   14e60:	mov	r6, r0
   14e64:	mov	r1, r5
   14e68:	mov	r0, r4
   14e6c:	bl	13a9c <table_get_col_ptr@@Base>
   14e70:	ldr	r2, [r0, #4]
   14e74:	cmp	r2, #5
   14e78:	bne	14ecc <table_set_uint16@@Base+0x90>
   14e7c:	ldr	r0, [r6]
   14e80:	cmp	r0, #0
   14e84:	beq	14eb8 <table_set_uint16@@Base+0x7c>
   14e88:	mov	r2, r5
   14e8c:	mov	r1, r8
   14e90:	strh	r7, [r0]
   14e94:	mov	r3, #1
   14e98:	mov	r0, r4
   14e9c:	bl	12ab0 <table_notify@@Base>
   14ea0:	mov	r0, #0
   14ea4:	ldrd	r4, [sp]
   14ea8:	ldrd	r6, [sp, #8]
   14eac:	ldr	r8, [sp, #16]
   14eb0:	add	sp, sp, #20
   14eb4:	pop	{pc}		; (ldr pc, [sp], #4)
   14eb8:	mov	r0, #2
   14ebc:	bl	11b7c <malloc@plt>
   14ec0:	cmp	r0, #0
   14ec4:	str	r0, [r6]
   14ec8:	bne	14e88 <table_set_uint16@@Base+0x4c>
   14ecc:	mvn	r0, #0
   14ed0:	b	14ea4 <table_set_uint16@@Base+0x68>

00014ed4 <table_set_int32@@Base>:
   14ed4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14ed8:	mov	r5, r2
   14edc:	mov	r4, r0
   14ee0:	strd	r6, [sp, #8]
   14ee4:	mov	r7, r3
   14ee8:	str	r8, [sp, #16]
   14eec:	mov	r8, r1
   14ef0:	str	lr, [sp, #20]
   14ef4:	bl	1363c <table_get_cell_ptr@@Base>
   14ef8:	mov	r6, r0
   14efc:	mov	r1, r5
   14f00:	mov	r0, r4
   14f04:	bl	13a9c <table_get_col_ptr@@Base>
   14f08:	ldr	r2, [r0, #4]
   14f0c:	cmp	r2, #6
   14f10:	bne	14f64 <table_set_int32@@Base+0x90>
   14f14:	ldr	r0, [r6]
   14f18:	cmp	r0, #0
   14f1c:	beq	14f50 <table_set_int32@@Base+0x7c>
   14f20:	mov	r2, r5
   14f24:	mov	r1, r8
   14f28:	str	r7, [r0]
   14f2c:	mov	r3, #1
   14f30:	mov	r0, r4
   14f34:	bl	12ab0 <table_notify@@Base>
   14f38:	mov	r0, #0
   14f3c:	ldrd	r4, [sp]
   14f40:	ldrd	r6, [sp, #8]
   14f44:	ldr	r8, [sp, #16]
   14f48:	add	sp, sp, #20
   14f4c:	pop	{pc}		; (ldr pc, [sp], #4)
   14f50:	mov	r0, #4
   14f54:	bl	11b7c <malloc@plt>
   14f58:	cmp	r0, #0
   14f5c:	str	r0, [r6]
   14f60:	bne	14f20 <table_set_int32@@Base+0x4c>
   14f64:	mvn	r0, #0
   14f68:	b	14f3c <table_set_int32@@Base+0x68>

00014f6c <table_set_uint32@@Base>:
   14f6c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14f70:	mov	r5, r2
   14f74:	mov	r4, r0
   14f78:	strd	r6, [sp, #8]
   14f7c:	mov	r7, r3
   14f80:	str	r8, [sp, #16]
   14f84:	mov	r8, r1
   14f88:	str	lr, [sp, #20]
   14f8c:	bl	1363c <table_get_cell_ptr@@Base>
   14f90:	mov	r6, r0
   14f94:	mov	r1, r5
   14f98:	mov	r0, r4
   14f9c:	bl	13a9c <table_get_col_ptr@@Base>
   14fa0:	ldr	r2, [r0, #4]
   14fa4:	cmp	r2, #7
   14fa8:	bne	14ffc <table_set_uint32@@Base+0x90>
   14fac:	ldr	r0, [r6]
   14fb0:	cmp	r0, #0
   14fb4:	beq	14fe8 <table_set_uint32@@Base+0x7c>
   14fb8:	mov	r2, r5
   14fbc:	mov	r1, r8
   14fc0:	str	r7, [r0]
   14fc4:	mov	r3, #1
   14fc8:	mov	r0, r4
   14fcc:	bl	12ab0 <table_notify@@Base>
   14fd0:	mov	r0, #0
   14fd4:	ldrd	r4, [sp]
   14fd8:	ldrd	r6, [sp, #8]
   14fdc:	ldr	r8, [sp, #16]
   14fe0:	add	sp, sp, #20
   14fe4:	pop	{pc}		; (ldr pc, [sp], #4)
   14fe8:	mov	r0, #4
   14fec:	bl	11b7c <malloc@plt>
   14ff0:	cmp	r0, #0
   14ff4:	str	r0, [r6]
   14ff8:	bne	14fb8 <table_set_uint32@@Base+0x4c>
   14ffc:	mvn	r0, #0
   15000:	b	14fd4 <table_set_uint32@@Base+0x68>

00015004 <table_set_int64@@Base>:
   15004:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15008:	mov	r5, r2
   1500c:	mov	r4, r0
   15010:	strd	r6, [sp, #8]
   15014:	mov	r7, r1
   15018:	str	r8, [sp, #16]
   1501c:	str	lr, [sp, #20]
   15020:	bl	1363c <table_get_cell_ptr@@Base>
   15024:	mov	r6, r0
   15028:	mov	r1, r5
   1502c:	mov	r0, r4
   15030:	bl	13a9c <table_get_col_ptr@@Base>
   15034:	ldr	r0, [r0, #4]
   15038:	cmp	r0, #8
   1503c:	bne	1509c <table_set_int64@@Base+0x98>
   15040:	ldr	ip, [r6]
   15044:	cmp	ip, #0
   15048:	beq	15088 <table_set_int64@@Base+0x84>
   1504c:	ldr	r6, [sp, #24]
   15050:	mov	r0, r4
   15054:	mov	r2, r5
   15058:	mov	r1, r7
   1505c:	mov	r3, #1
   15060:	ldr	lr, [sp, #28]
   15064:	str	r6, [ip]
   15068:	str	lr, [ip, #4]
   1506c:	bl	12ab0 <table_notify@@Base>
   15070:	mov	r0, #0
   15074:	ldrd	r4, [sp]
   15078:	ldrd	r6, [sp, #8]
   1507c:	ldr	r8, [sp, #16]
   15080:	add	sp, sp, #20
   15084:	pop	{pc}		; (ldr pc, [sp], #4)
   15088:	bl	11b7c <malloc@plt>
   1508c:	cmp	r0, #0
   15090:	mov	ip, r0
   15094:	str	r0, [r6]
   15098:	bne	1504c <table_set_int64@@Base+0x48>
   1509c:	mvn	r0, #0
   150a0:	b	15074 <table_set_int64@@Base+0x70>

000150a4 <table_set_uint64@@Base>:
   150a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   150a8:	mov	r5, r2
   150ac:	mov	r4, r0
   150b0:	strd	r6, [sp, #8]
   150b4:	mov	r7, r1
   150b8:	str	r8, [sp, #16]
   150bc:	str	lr, [sp, #20]
   150c0:	bl	1363c <table_get_cell_ptr@@Base>
   150c4:	mov	r6, r0
   150c8:	mov	r1, r5
   150cc:	mov	r0, r4
   150d0:	bl	13a9c <table_get_col_ptr@@Base>
   150d4:	ldr	r3, [r0, #4]
   150d8:	cmp	r3, #9
   150dc:	bne	15140 <table_set_uint64@@Base+0x9c>
   150e0:	ldr	ip, [r6]
   150e4:	cmp	ip, #0
   150e8:	beq	15128 <table_set_uint64@@Base+0x84>
   150ec:	ldr	r6, [sp, #24]
   150f0:	mov	r0, r4
   150f4:	mov	r2, r5
   150f8:	mov	r1, r7
   150fc:	mov	r3, #1
   15100:	ldr	lr, [sp, #28]
   15104:	str	r6, [ip]
   15108:	str	lr, [ip, #4]
   1510c:	bl	12ab0 <table_notify@@Base>
   15110:	mov	r0, #0
   15114:	ldrd	r4, [sp]
   15118:	ldrd	r6, [sp, #8]
   1511c:	ldr	r8, [sp, #16]
   15120:	add	sp, sp, #20
   15124:	pop	{pc}		; (ldr pc, [sp], #4)
   15128:	mov	r0, #8
   1512c:	bl	11b7c <malloc@plt>
   15130:	cmp	r0, #0
   15134:	mov	ip, r0
   15138:	str	r0, [r6]
   1513c:	bne	150ec <table_set_uint64@@Base+0x48>
   15140:	mvn	r0, #0
   15144:	b	15114 <table_set_uint64@@Base+0x70>

00015148 <table_set_short@@Base>:
   15148:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1514c:	mov	r5, r2
   15150:	mov	r4, r0
   15154:	strd	r6, [sp, #8]
   15158:	mov	r7, r3
   1515c:	str	r8, [sp, #16]
   15160:	mov	r8, r1
   15164:	str	lr, [sp, #20]
   15168:	bl	1363c <table_get_cell_ptr@@Base>
   1516c:	mov	r6, r0
   15170:	mov	r1, r5
   15174:	mov	r0, r4
   15178:	bl	13a9c <table_get_col_ptr@@Base>
   1517c:	ldr	r2, [r0, #4]
   15180:	cmp	r2, #10
   15184:	bne	151d8 <table_set_short@@Base+0x90>
   15188:	ldr	r0, [r6]
   1518c:	cmp	r0, #0
   15190:	beq	151c4 <table_set_short@@Base+0x7c>
   15194:	mov	r2, r5
   15198:	mov	r1, r8
   1519c:	strh	r7, [r0]
   151a0:	mov	r3, #1
   151a4:	mov	r0, r4
   151a8:	bl	12ab0 <table_notify@@Base>
   151ac:	mov	r0, #0
   151b0:	ldrd	r4, [sp]
   151b4:	ldrd	r6, [sp, #8]
   151b8:	ldr	r8, [sp, #16]
   151bc:	add	sp, sp, #20
   151c0:	pop	{pc}		; (ldr pc, [sp], #4)
   151c4:	mov	r0, #2
   151c8:	bl	11b7c <malloc@plt>
   151cc:	cmp	r0, #0
   151d0:	str	r0, [r6]
   151d4:	bne	15194 <table_set_short@@Base+0x4c>
   151d8:	mvn	r0, #0
   151dc:	b	151b0 <table_set_short@@Base+0x68>

000151e0 <table_set_ushort@@Base>:
   151e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   151e4:	mov	r5, r2
   151e8:	mov	r4, r0
   151ec:	strd	r6, [sp, #8]
   151f0:	mov	r7, r3
   151f4:	str	r8, [sp, #16]
   151f8:	mov	r8, r1
   151fc:	str	lr, [sp, #20]
   15200:	bl	1363c <table_get_cell_ptr@@Base>
   15204:	mov	r6, r0
   15208:	mov	r1, r5
   1520c:	mov	r0, r4
   15210:	bl	13a9c <table_get_col_ptr@@Base>
   15214:	ldr	r2, [r0, #4]
   15218:	cmp	r2, #11
   1521c:	bne	15270 <table_set_ushort@@Base+0x90>
   15220:	ldr	r0, [r6]
   15224:	cmp	r0, #0
   15228:	beq	1525c <table_set_ushort@@Base+0x7c>
   1522c:	mov	r2, r5
   15230:	mov	r1, r8
   15234:	strh	r7, [r0]
   15238:	mov	r3, #1
   1523c:	mov	r0, r4
   15240:	bl	12ab0 <table_notify@@Base>
   15244:	mov	r0, #0
   15248:	ldrd	r4, [sp]
   1524c:	ldrd	r6, [sp, #8]
   15250:	ldr	r8, [sp, #16]
   15254:	add	sp, sp, #20
   15258:	pop	{pc}		; (ldr pc, [sp], #4)
   1525c:	mov	r0, #2
   15260:	bl	11b7c <malloc@plt>
   15264:	cmp	r0, #0
   15268:	str	r0, [r6]
   1526c:	bne	1522c <table_set_ushort@@Base+0x4c>
   15270:	mvn	r0, #0
   15274:	b	15248 <table_set_ushort@@Base+0x68>

00015278 <table_set_long@@Base>:
   15278:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1527c:	mov	r5, r2
   15280:	mov	r4, r0
   15284:	strd	r6, [sp, #8]
   15288:	mov	r6, r3
   1528c:	mov	r7, r1
   15290:	str	r8, [sp, #16]
   15294:	str	lr, [sp, #20]
   15298:	bl	1363c <table_get_cell_ptr@@Base>
   1529c:	mov	r8, r0
   152a0:	mov	r1, r5
   152a4:	mov	r0, r4
   152a8:	bl	13a9c <table_get_col_ptr@@Base>
   152ac:	ldr	r3, [r0, #4]
   152b0:	cmp	r3, #12
   152b4:	beq	152d0 <table_set_long@@Base+0x58>
   152b8:	mvn	r0, #0
   152bc:	ldrd	r4, [sp]
   152c0:	ldrd	r6, [sp, #8]
   152c4:	ldr	r8, [sp, #16]
   152c8:	add	sp, sp, #20
   152cc:	pop	{pc}		; (ldr pc, [sp], #4)
   152d0:	ldr	r0, [r8]
   152d4:	cmp	r0, #0
   152d8:	beq	152fc <table_set_long@@Base+0x84>
   152dc:	mov	r2, r5
   152e0:	mov	r1, r7
   152e4:	str	r6, [r0]
   152e8:	mov	r3, #1
   152ec:	mov	r0, r4
   152f0:	bl	12ab0 <table_notify@@Base>
   152f4:	mov	r0, #0
   152f8:	b	152bc <table_set_long@@Base+0x44>
   152fc:	mov	r0, #4
   15300:	bl	11b7c <malloc@plt>
   15304:	cmp	r0, #0
   15308:	str	r0, [r8]
   1530c:	bne	152dc <table_set_long@@Base+0x64>
   15310:	b	152b8 <table_set_long@@Base+0x40>

00015314 <table_set_ulong@@Base>:
   15314:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15318:	mov	r5, r2
   1531c:	mov	r4, r0
   15320:	strd	r6, [sp, #8]
   15324:	mov	r6, r3
   15328:	mov	r7, r1
   1532c:	str	r8, [sp, #16]
   15330:	str	lr, [sp, #20]
   15334:	bl	1363c <table_get_cell_ptr@@Base>
   15338:	mov	r8, r0
   1533c:	mov	r1, r5
   15340:	mov	r0, r4
   15344:	bl	13a9c <table_get_col_ptr@@Base>
   15348:	ldr	r3, [r0, #4]
   1534c:	cmp	r3, #13
   15350:	beq	1536c <table_set_ulong@@Base+0x58>
   15354:	mvn	r0, #0
   15358:	ldrd	r4, [sp]
   1535c:	ldrd	r6, [sp, #8]
   15360:	ldr	r8, [sp, #16]
   15364:	add	sp, sp, #20
   15368:	pop	{pc}		; (ldr pc, [sp], #4)
   1536c:	ldr	r0, [r8]
   15370:	cmp	r0, #0
   15374:	beq	15398 <table_set_ulong@@Base+0x84>
   15378:	mov	r2, r5
   1537c:	mov	r1, r7
   15380:	str	r6, [r0]
   15384:	mov	r3, #1
   15388:	mov	r0, r4
   1538c:	bl	12ab0 <table_notify@@Base>
   15390:	mov	r0, #0
   15394:	b	15358 <table_set_ulong@@Base+0x44>
   15398:	mov	r0, #4
   1539c:	bl	11b7c <malloc@plt>
   153a0:	cmp	r0, #0
   153a4:	str	r0, [r8]
   153a8:	bne	15378 <table_set_ulong@@Base+0x64>
   153ac:	b	15354 <table_set_ulong@@Base+0x40>

000153b0 <table_set_llong@@Base>:
   153b0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   153b4:	mov	r5, r2
   153b8:	mov	r4, r0
   153bc:	strd	r6, [sp, #8]
   153c0:	mov	r6, r1
   153c4:	str	r8, [sp, #16]
   153c8:	str	lr, [sp, #20]
   153cc:	bl	1363c <table_get_cell_ptr@@Base>
   153d0:	mov	r7, r0
   153d4:	mov	r1, r5
   153d8:	mov	r0, r4
   153dc:	bl	13a9c <table_get_col_ptr@@Base>
   153e0:	ldr	r3, [r0, #4]
   153e4:	cmp	r3, #14
   153e8:	beq	15404 <table_set_llong@@Base+0x54>
   153ec:	mvn	r0, #0
   153f0:	ldrd	r4, [sp]
   153f4:	ldrd	r6, [sp, #8]
   153f8:	ldr	r8, [sp, #16]
   153fc:	add	sp, sp, #20
   15400:	pop	{pc}		; (ldr pc, [sp], #4)
   15404:	ldr	ip, [r7]
   15408:	cmp	ip, #0
   1540c:	beq	1543c <table_set_llong@@Base+0x8c>
   15410:	ldr	r7, [sp, #24]
   15414:	mov	r0, r4
   15418:	mov	r2, r5
   1541c:	mov	r1, r6
   15420:	mov	r3, #1
   15424:	ldr	lr, [sp, #28]
   15428:	str	r7, [ip]
   1542c:	str	lr, [ip, #4]
   15430:	bl	12ab0 <table_notify@@Base>
   15434:	mov	r0, #0
   15438:	b	153f0 <table_set_llong@@Base+0x40>
   1543c:	mov	r0, #8
   15440:	bl	11b7c <malloc@plt>
   15444:	cmp	r0, #0
   15448:	mov	ip, r0
   1544c:	str	r0, [r7]
   15450:	bne	15410 <table_set_llong@@Base+0x60>
   15454:	b	153ec <table_set_llong@@Base+0x3c>

00015458 <table_set_ullong@@Base>:
   15458:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1545c:	mov	r5, r2
   15460:	mov	r4, r0
   15464:	strd	r6, [sp, #8]
   15468:	mov	r6, r1
   1546c:	str	r8, [sp, #16]
   15470:	str	lr, [sp, #20]
   15474:	bl	1363c <table_get_cell_ptr@@Base>
   15478:	mov	r7, r0
   1547c:	mov	r1, r5
   15480:	mov	r0, r4
   15484:	bl	13a9c <table_get_col_ptr@@Base>
   15488:	ldr	r3, [r0, #4]
   1548c:	cmp	r3, #15
   15490:	beq	154ac <table_set_ullong@@Base+0x54>
   15494:	mvn	r0, #0
   15498:	ldrd	r4, [sp]
   1549c:	ldrd	r6, [sp, #8]
   154a0:	ldr	r8, [sp, #16]
   154a4:	add	sp, sp, #20
   154a8:	pop	{pc}		; (ldr pc, [sp], #4)
   154ac:	ldr	ip, [r7]
   154b0:	cmp	ip, #0
   154b4:	beq	154e4 <table_set_ullong@@Base+0x8c>
   154b8:	ldr	r7, [sp, #24]
   154bc:	mov	r0, r4
   154c0:	mov	r2, r5
   154c4:	mov	r1, r6
   154c8:	mov	r3, #1
   154cc:	ldr	lr, [sp, #28]
   154d0:	str	r7, [ip]
   154d4:	str	lr, [ip, #4]
   154d8:	bl	12ab0 <table_notify@@Base>
   154dc:	mov	r0, #0
   154e0:	b	15498 <table_set_ullong@@Base+0x40>
   154e4:	mov	r0, #8
   154e8:	bl	11b7c <malloc@plt>
   154ec:	cmp	r0, #0
   154f0:	mov	ip, r0
   154f4:	str	r0, [r7]
   154f8:	bne	154b8 <table_set_ullong@@Base+0x60>
   154fc:	b	15494 <table_set_ullong@@Base+0x3c>

00015500 <table_set_float@@Base>:
   15500:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15504:	mov	r5, r2
   15508:	mov	r4, r0
   1550c:	strd	r6, [sp, #8]
   15510:	mov	r7, r1
   15514:	vmov	r6, s0
   15518:	str	r8, [sp, #16]
   1551c:	str	lr, [sp, #20]
   15520:	bl	1363c <table_get_cell_ptr@@Base>
   15524:	mov	r8, r0
   15528:	mov	r1, r5
   1552c:	mov	r0, r4
   15530:	bl	13a9c <table_get_col_ptr@@Base>
   15534:	ldr	r3, [r0, #4]
   15538:	cmp	r3, #16
   1553c:	beq	15558 <table_set_float@@Base+0x58>
   15540:	mvn	r0, #0
   15544:	ldrd	r4, [sp]
   15548:	ldrd	r6, [sp, #8]
   1554c:	ldr	r8, [sp, #16]
   15550:	add	sp, sp, #20
   15554:	pop	{pc}		; (ldr pc, [sp], #4)
   15558:	ldr	r0, [r8]
   1555c:	cmp	r0, #0
   15560:	beq	15584 <table_set_float@@Base+0x84>
   15564:	mov	r2, r5
   15568:	mov	r1, r7
   1556c:	str	r6, [r0]
   15570:	mov	r3, #1
   15574:	mov	r0, r4
   15578:	bl	12ab0 <table_notify@@Base>
   1557c:	mov	r0, #0
   15580:	b	15544 <table_set_float@@Base+0x44>
   15584:	mov	r0, #4
   15588:	bl	11b7c <malloc@plt>
   1558c:	cmp	r0, #0
   15590:	str	r0, [r8]
   15594:	bne	15564 <table_set_float@@Base+0x64>
   15598:	b	15540 <table_set_float@@Base+0x40>

0001559c <table_set_double@@Base>:
   1559c:	strd	r4, [sp, #-20]!	; 0xffffffec
   155a0:	mov	r5, r2
   155a4:	mov	r4, r0
   155a8:	strd	r6, [sp, #8]
   155ac:	mov	r6, r1
   155b0:	str	lr, [sp, #16]
   155b4:	sub	sp, sp, #12
   155b8:	vstr	d0, [sp]
   155bc:	bl	1363c <table_get_cell_ptr@@Base>
   155c0:	mov	r7, r0
   155c4:	mov	r1, r5
   155c8:	mov	r0, r4
   155cc:	bl	13a9c <table_get_col_ptr@@Base>
   155d0:	ldr	r3, [r0, #4]
   155d4:	cmp	r3, #17
   155d8:	beq	155f4 <table_set_double@@Base+0x58>
   155dc:	mvn	r0, #0
   155e0:	add	sp, sp, #12
   155e4:	ldrd	r4, [sp]
   155e8:	ldrd	r6, [sp, #8]
   155ec:	add	sp, sp, #16
   155f0:	pop	{pc}		; (ldr pc, [sp], #4)
   155f4:	ldr	ip, [r7]
   155f8:	cmp	ip, #0
   155fc:	beq	15628 <table_set_double@@Base+0x8c>
   15600:	ldm	sp, {r7, lr}
   15604:	mov	r0, r4
   15608:	mov	r2, r5
   1560c:	mov	r1, r6
   15610:	mov	r3, #1
   15614:	str	r7, [ip]
   15618:	str	lr, [ip, #4]
   1561c:	bl	12ab0 <table_notify@@Base>
   15620:	mov	r0, #0
   15624:	b	155e0 <table_set_double@@Base+0x44>
   15628:	mov	r0, #8
   1562c:	bl	11b7c <malloc@plt>
   15630:	cmp	r0, #0
   15634:	mov	ip, r0
   15638:	str	r0, [r7]
   1563c:	bne	15600 <table_set_double@@Base+0x64>
   15640:	b	155dc <table_set_double@@Base+0x40>

00015644 <table_set_ldouble@@Base>:
   15644:	strd	r4, [sp, #-20]!	; 0xffffffec
   15648:	mov	r5, r2
   1564c:	mov	r4, r0
   15650:	strd	r6, [sp, #8]
   15654:	mov	r6, r1
   15658:	str	lr, [sp, #16]
   1565c:	sub	sp, sp, #12
   15660:	vstr	d0, [sp]
   15664:	bl	1363c <table_get_cell_ptr@@Base>
   15668:	mov	r7, r0
   1566c:	mov	r1, r5
   15670:	mov	r0, r4
   15674:	bl	13a9c <table_get_col_ptr@@Base>
   15678:	ldr	r3, [r0, #4]
   1567c:	cmp	r3, #18
   15680:	beq	1569c <table_set_ldouble@@Base+0x58>
   15684:	mvn	r0, #0
   15688:	add	sp, sp, #12
   1568c:	ldrd	r4, [sp]
   15690:	ldrd	r6, [sp, #8]
   15694:	add	sp, sp, #16
   15698:	pop	{pc}		; (ldr pc, [sp], #4)
   1569c:	ldr	ip, [r7]
   156a0:	cmp	ip, #0
   156a4:	beq	156d0 <table_set_ldouble@@Base+0x8c>
   156a8:	ldm	sp, {r7, lr}
   156ac:	mov	r0, r4
   156b0:	mov	r2, r5
   156b4:	mov	r1, r6
   156b8:	mov	r3, #1
   156bc:	str	r7, [ip]
   156c0:	str	lr, [ip, #4]
   156c4:	bl	12ab0 <table_notify@@Base>
   156c8:	mov	r0, #0
   156cc:	b	15688 <table_set_ldouble@@Base+0x44>
   156d0:	mov	r0, #8
   156d4:	bl	11b7c <malloc@plt>
   156d8:	cmp	r0, #0
   156dc:	mov	ip, r0
   156e0:	str	r0, [r7]
   156e4:	bne	156a8 <table_set_ldouble@@Base+0x64>
   156e8:	b	15684 <table_set_ldouble@@Base+0x40>

000156ec <table_set_string@@Base>:
   156ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   156f0:	mov	r5, r2
   156f4:	mov	r4, r0
   156f8:	strd	r6, [sp, #8]
   156fc:	mov	r6, r3
   15700:	mov	r7, r1
   15704:	str	r8, [sp, #16]
   15708:	str	lr, [sp, #20]
   1570c:	bl	1363c <table_get_cell_ptr@@Base>
   15710:	mov	r8, r0
   15714:	mov	r1, r5
   15718:	mov	r0, r4
   1571c:	bl	13a9c <table_get_col_ptr@@Base>
   15720:	ldr	r3, [r0, #4]
   15724:	cmp	r3, #21
   15728:	beq	15744 <table_set_string@@Base+0x58>
   1572c:	mvn	r0, #0
   15730:	ldrd	r4, [sp]
   15734:	ldrd	r6, [sp, #8]
   15738:	ldr	r8, [sp, #16]
   1573c:	add	sp, sp, #20
   15740:	pop	{pc}		; (ldr pc, [sp], #4)
   15744:	mov	r0, r6
   15748:	bl	11ba0 <strlen@plt>
   1574c:	add	r1, r0, #1
   15750:	ldr	r0, [r8]
   15754:	bl	11b58 <realloc@plt>
   15758:	cmp	r0, #0
   1575c:	str	r0, [r8]
   15760:	beq	1572c <table_set_string@@Base+0x40>
   15764:	mov	r1, r6
   15768:	bl	11b64 <strcpy@plt>
   1576c:	mov	r0, r4
   15770:	mov	r2, r5
   15774:	mov	r1, r7
   15778:	mov	r3, #1
   1577c:	bl	12ab0 <table_notify@@Base>
   15780:	mov	r0, #0
   15784:	b	15730 <table_set_string@@Base+0x44>

00015788 <table_set_char@@Base>:
   15788:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1578c:	mov	r5, r2
   15790:	mov	r4, r0
   15794:	strd	r6, [sp, #8]
   15798:	mov	r6, r3
   1579c:	mov	r7, r1
   157a0:	str	r8, [sp, #16]
   157a4:	str	lr, [sp, #20]
   157a8:	bl	1363c <table_get_cell_ptr@@Base>
   157ac:	mov	r8, r0
   157b0:	mov	r1, r5
   157b4:	mov	r0, r4
   157b8:	bl	13a9c <table_get_col_ptr@@Base>
   157bc:	ldr	r3, [r0, #4]
   157c0:	cmp	r3, #19
   157c4:	beq	157e0 <table_set_char@@Base+0x58>
   157c8:	mvn	r0, #0
   157cc:	ldrd	r4, [sp]
   157d0:	ldrd	r6, [sp, #8]
   157d4:	ldr	r8, [sp, #16]
   157d8:	add	sp, sp, #20
   157dc:	pop	{pc}		; (ldr pc, [sp], #4)
   157e0:	ldr	r0, [r8]
   157e4:	cmp	r0, #0
   157e8:	beq	1580c <table_set_char@@Base+0x84>
   157ec:	mov	r2, r5
   157f0:	mov	r1, r7
   157f4:	strb	r6, [r0]
   157f8:	mov	r3, #1
   157fc:	mov	r0, r4
   15800:	bl	12ab0 <table_notify@@Base>
   15804:	mov	r0, #0
   15808:	b	157cc <table_set_char@@Base+0x44>
   1580c:	mov	r0, #1
   15810:	bl	11b7c <malloc@plt>
   15814:	cmp	r0, #0
   15818:	str	r0, [r8]
   1581c:	bne	157ec <table_set_char@@Base+0x64>
   15820:	b	157c8 <table_set_char@@Base+0x40>

00015824 <table_set_uchar@@Base>:
   15824:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15828:	mov	r5, r2
   1582c:	mov	r4, r0
   15830:	strd	r6, [sp, #8]
   15834:	mov	r6, r3
   15838:	mov	r7, r1
   1583c:	str	r8, [sp, #16]
   15840:	str	lr, [sp, #20]
   15844:	bl	1363c <table_get_cell_ptr@@Base>
   15848:	mov	r8, r0
   1584c:	mov	r1, r5
   15850:	mov	r0, r4
   15854:	bl	13a9c <table_get_col_ptr@@Base>
   15858:	ldr	r3, [r0, #4]
   1585c:	cmp	r3, #20
   15860:	beq	1587c <table_set_uchar@@Base+0x58>
   15864:	mvn	r0, #0
   15868:	ldrd	r4, [sp]
   1586c:	ldrd	r6, [sp, #8]
   15870:	ldr	r8, [sp, #16]
   15874:	add	sp, sp, #20
   15878:	pop	{pc}		; (ldr pc, [sp], #4)
   1587c:	ldr	r0, [r8]
   15880:	cmp	r0, #0
   15884:	beq	158a8 <table_set_uchar@@Base+0x84>
   15888:	mov	r2, r5
   1588c:	mov	r1, r7
   15890:	strb	r6, [r0]
   15894:	mov	r3, #1
   15898:	mov	r0, r4
   1589c:	bl	12ab0 <table_notify@@Base>
   158a0:	mov	r0, #0
   158a4:	b	15868 <table_set_uchar@@Base+0x44>
   158a8:	mov	r0, #1
   158ac:	bl	11b7c <malloc@plt>
   158b0:	cmp	r0, #0
   158b4:	str	r0, [r8]
   158b8:	bne	15888 <table_set_uchar@@Base+0x64>
   158bc:	b	15864 <table_set_uchar@@Base+0x40>

000158c0 <table_set_ptr@@Base>:
   158c0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   158c4:	mov	r5, r2
   158c8:	mov	r4, r0
   158cc:	strd	r6, [sp, #8]
   158d0:	mov	r7, r3
   158d4:	str	r8, [sp, #16]
   158d8:	mov	r8, r1
   158dc:	str	lr, [sp, #20]
   158e0:	bl	1363c <table_get_cell_ptr@@Base>
   158e4:	mov	r6, r0
   158e8:	mov	r1, r5
   158ec:	mov	r0, r4
   158f0:	bl	13a9c <table_get_col_ptr@@Base>
   158f4:	ldr	r2, [r0, #4]
   158f8:	cmp	r2, #23
   158fc:	mvnne	r0, #0
   15900:	bne	15920 <table_set_ptr@@Base+0x60>
   15904:	mov	r0, r4
   15908:	mov	r2, r5
   1590c:	str	r7, [r6]
   15910:	mov	r1, r8
   15914:	mov	r3, #1
   15918:	bl	12ab0 <table_notify@@Base>
   1591c:	mov	r0, #0
   15920:	ldrd	r4, [sp]
   15924:	ldrd	r6, [sp, #8]
   15928:	ldr	r8, [sp, #16]
   1592c:	add	sp, sp, #20
   15930:	pop	{pc}		; (ldr pc, [sp], #4)
   15934:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15938:	strd	r6, [sp, #8]
   1593c:	strd	r8, [sp, #16]
   15940:	strd	sl, [sp, #24]
   15944:	str	lr, [sp, #32]
   15948:	sub	sp, sp, #36	; 0x24
   1594c:	ldr	lr, [sp, #72]	; 0x48
   15950:	sub	lr, lr, r3
   15954:	cmp	lr, #0
   15958:	str	lr, [sp, #20]
   1595c:	ble	15a88 <table_set_ptr@@Base+0x1c8>
   15960:	ldr	r5, [sp, #72]	; 0x48
   15964:	mov	sl, r2
   15968:	mov	r6, r0
   1596c:	mov	r4, r1
   15970:	add	fp, lr, #1
   15974:	str	r3, [sp, #28]
   15978:	ldr	ip, [sp, #76]	; 0x4c
   1597c:	mov	r7, r3
   15980:	add	r9, r5, r3
   15984:	mov	r5, #0
   15988:	add	r9, r9, r9, lsr #31
   1598c:	asr	r9, r9, #1
   15990:	add	r8, r9, #1
   15994:	stm	sp, {r9, ip}
   15998:	bl	15934 <table_set_ptr@@Base+0x74>
   1599c:	ldr	r1, [sp, #72]	; 0x48
   159a0:	mov	r2, sl
   159a4:	mov	r3, r8
   159a8:	mov	r0, r6
   159ac:	ldr	ip, [sp, #76]	; 0x4c
   159b0:	stm	sp, {r1, ip}
   159b4:	mov	r1, r4
   159b8:	bl	15934 <table_set_ptr@@Base+0x74>
   159bc:	mov	r1, sl
   159c0:	mov	r0, r6
   159c4:	bl	13aac <table_get_column_compare_function@@Base>
   159c8:	str	sl, [sp, #12]
   159cc:	ldr	sl, [sp, #76]	; 0x4c
   159d0:	str	r0, [sp, #16]
   159d4:	cmp	sl, #0
   159d8:	bne	15aa4 <table_set_ptr@@Base+0x1e4>
   159dc:	cmp	r9, r7
   159e0:	blt	15a34 <table_set_ptr@@Base+0x174>
   159e4:	ldr	r3, [sp, #72]	; 0x48
   159e8:	cmp	r3, r8
   159ec:	blt	15afc <table_set_ptr@@Base+0x23c>
   159f0:	mov	r1, r7
   159f4:	mov	r0, r6
   159f8:	ldr	r2, [sp, #12]
   159fc:	bl	14164 <table_get@@Base>
   15a00:	mov	r3, r0
   15a04:	mov	r1, r8
   15a08:	ldr	r2, [sp, #12]
   15a0c:	mov	r0, r6
   15a10:	str	r3, [sp, #24]
   15a14:	bl	14164 <table_get@@Base>
   15a18:	ldr	r3, [sp, #24]
   15a1c:	mov	r1, r0
   15a20:	mov	r0, r3
   15a24:	ldr	r3, [sp, #16]
   15a28:	blx	r3
   15a2c:	cmp	r0, #0
   15a30:	blt	15afc <table_set_ptr@@Base+0x23c>
   15a34:	mov	r1, r8
   15a38:	mov	r0, r6
   15a3c:	bl	14720 <table_get_row_ptr@@Base>
   15a40:	ldr	r3, [r0]
   15a44:	add	r8, r8, #1
   15a48:	str	r3, [r4, r5, lsl #2]
   15a4c:	add	r5, r5, #1
   15a50:	cmp	r5, fp
   15a54:	bne	159d4 <table_set_ptr@@Base+0x114>
   15a58:	ldr	r3, [sp, #20]
   15a5c:	ldr	r5, [sp, #28]
   15a60:	add	r7, r5, #1
   15a64:	add	r7, r7, r3
   15a68:	mov	r2, r4
   15a6c:	mov	r1, r5
   15a70:	mov	r0, r6
   15a74:	add	r5, r5, #1
   15a78:	bl	1472c <table_set_row_ptr@@Base>
   15a7c:	cmp	r7, r5
   15a80:	add	r4, r4, #4
   15a84:	bne	15a68 <table_set_ptr@@Base+0x1a8>
   15a88:	add	sp, sp, #36	; 0x24
   15a8c:	ldrd	r4, [sp]
   15a90:	ldrd	r6, [sp, #8]
   15a94:	ldrd	r8, [sp, #16]
   15a98:	ldrd	sl, [sp, #24]
   15a9c:	add	sp, sp, #32
   15aa0:	pop	{pc}		; (ldr pc, [sp], #4)
   15aa4:	cmp	r9, r7
   15aa8:	blt	15a34 <table_set_ptr@@Base+0x174>
   15aac:	ldr	r3, [sp, #72]	; 0x48
   15ab0:	cmp	r3, r8
   15ab4:	blt	15afc <table_set_ptr@@Base+0x23c>
   15ab8:	mov	r1, r7
   15abc:	mov	r0, r6
   15ac0:	ldr	r2, [sp, #12]
   15ac4:	bl	14164 <table_get@@Base>
   15ac8:	mov	r3, r0
   15acc:	mov	r1, r8
   15ad0:	ldr	r2, [sp, #12]
   15ad4:	mov	r0, r6
   15ad8:	str	r3, [sp, #24]
   15adc:	bl	14164 <table_get@@Base>
   15ae0:	ldr	r3, [sp, #24]
   15ae4:	mov	r1, r0
   15ae8:	mov	r0, r3
   15aec:	ldr	r3, [sp, #16]
   15af0:	blx	r3
   15af4:	cmp	r0, #0
   15af8:	ble	15a34 <table_set_ptr@@Base+0x174>
   15afc:	mov	r1, r7
   15b00:	mov	r0, r6
   15b04:	bl	14720 <table_get_row_ptr@@Base>
   15b08:	ldr	r3, [r0]
   15b0c:	add	r7, r7, #1
   15b10:	str	r3, [r4, r5, lsl #2]
   15b14:	b	15a4c <table_set_ptr@@Base+0x18c>

00015b18 <table_column_sort@@Base>:
   15b18:	cmp	r3, #0
   15b1c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15b20:	strd	r6, [sp, #8]
   15b24:	strd	r8, [sp, #16]
   15b28:	strd	sl, [sp, #24]
   15b2c:	mov	fp, r0
   15b30:	str	lr, [sp, #32]
   15b34:	sub	sp, sp, #44	; 0x2c
   15b38:	str	r2, [sp, #24]
   15b3c:	str	r3, [sp, #32]
   15b40:	movgt	r3, r1
   15b44:	str	r1, [sp, #36]	; 0x24
   15b48:	strgt	r3, [sp, #16]
   15b4c:	movgt	r3, #0
   15b50:	strgt	r3, [sp, #8]
   15b54:	bgt	15bc0 <table_column_sort@@Base+0xa8>
   15b58:	b	15d14 <table_column_sort@@Base+0x1fc>
   15b5c:	ldr	r3, [sp, #36]	; 0x24
   15b60:	mov	r1, #4
   15b64:	ldr	r6, [r3]
   15b68:	ldr	r3, [sp, #24]
   15b6c:	ldr	r5, [r3]
   15b70:	bl	11b1c <calloc@plt>
   15b74:	mov	r4, r0
   15b78:	sub	r0, r8, #1
   15b7c:	mov	r2, r6
   15b80:	mov	r1, r4
   15b84:	mov	r3, r7
   15b88:	stm	sp, {r0, r5}
   15b8c:	mov	r0, fp
   15b90:	bl	15934 <table_set_ptr@@Base+0x74>
   15b94:	mov	r0, r4
   15b98:	bl	11b40 <free@plt>
   15b9c:	ldr	r3, [sp, #8]
   15ba0:	ldr	r2, [sp, #16]
   15ba4:	add	r3, r3, #1
   15ba8:	add	r2, r2, #4
   15bac:	str	r3, [sp, #8]
   15bb0:	str	r2, [sp, #16]
   15bb4:	ldr	r2, [sp, #32]
   15bb8:	cmp	r2, r3
   15bbc:	beq	15d14 <table_column_sort@@Base+0x1fc>
   15bc0:	mov	r0, fp
   15bc4:	bl	1452c <table_get_row_length@@Base>
   15bc8:	ldr	r7, [sp, #8]
   15bcc:	mov	r8, r0
   15bd0:	str	r0, [sp, #20]
   15bd4:	cmp	r7, #0
   15bd8:	beq	15b5c <table_column_sort@@Base+0x44>
   15bdc:	ldr	r3, [sp, #16]
   15be0:	mov	r0, fp
   15be4:	ldr	r1, [r3, #-4]
   15be8:	bl	13aac <table_get_column_compare_function@@Base>
   15bec:	ldr	r3, [sp, #20]
   15bf0:	mov	r8, r0
   15bf4:	cmp	r3, #0
   15bf8:	ble	15b9c <table_column_sort@@Base+0x84>
   15bfc:	mvn	r2, #0
   15c00:	mov	r6, #0
   15c04:	add	r3, r3, r2
   15c08:	mov	r9, r2
   15c0c:	str	r2, [sp, #12]
   15c10:	str	r3, [sp, #28]
   15c14:	b	15c98 <table_column_sort@@Base+0x180>
   15c18:	cmn	r9, #1
   15c1c:	beq	15c88 <table_column_sort@@Base+0x170>
   15c20:	ldr	r3, [sp, #12]
   15c24:	cmp	r3, r6
   15c28:	beq	15cfc <table_column_sort@@Base+0x1e4>
   15c2c:	ldr	r2, [sp, #8]
   15c30:	mov	r1, #4
   15c34:	ldr	r3, [sp, #16]
   15c38:	ldr	sl, [sp, #12]
   15c3c:	ldr	r7, [r3]
   15c40:	ldr	r3, [sp, #24]
   15c44:	sub	r0, sl, r9
   15c48:	add	r0, r0, #1
   15c4c:	ldr	r5, [r3, r2, lsl #2]
   15c50:	bl	11b1c <calloc@plt>
   15c54:	mvn	ip, #0
   15c58:	mov	r4, r0
   15c5c:	str	sl, [sp]
   15c60:	mov	r3, r9
   15c64:	mov	r1, r0
   15c68:	mov	r2, r7
   15c6c:	mov	r0, fp
   15c70:	str	r5, [sp, #4]
   15c74:	mov	r9, ip
   15c78:	str	ip, [sp, #12]
   15c7c:	bl	15934 <table_set_ptr@@Base+0x74>
   15c80:	mov	r0, r4
   15c84:	bl	11b40 <free@plt>
   15c88:	ldr	r3, [sp, #20]
   15c8c:	add	r6, r6, #1
   15c90:	cmp	r3, r6
   15c94:	beq	15b9c <table_column_sort@@Base+0x84>
   15c98:	cmp	r6, #0
   15c9c:	beq	15c18 <table_column_sort@@Base+0x100>
   15ca0:	ldr	r3, [sp, #8]
   15ca4:	sub	r7, r6, #1
   15ca8:	ldr	r4, [sp, #16]
   15cac:	sub	r5, r3, #1
   15cb0:	ldr	r2, [r4, #-4]!
   15cb4:	mov	r1, r6
   15cb8:	mov	r0, fp
   15cbc:	bl	14164 <table_get@@Base>
   15cc0:	mov	sl, r0
   15cc4:	mov	r1, r7
   15cc8:	mov	r0, fp
   15ccc:	sub	r5, r5, #1
   15cd0:	ldr	r2, [r4]
   15cd4:	bl	14164 <table_get@@Base>
   15cd8:	mov	r1, r0
   15cdc:	mov	r0, sl
   15ce0:	blx	r8
   15ce4:	cmp	r0, #0
   15ce8:	bne	15c18 <table_column_sort@@Base+0x100>
   15cec:	cmn	r5, #1
   15cf0:	bne	15cb0 <table_column_sort@@Base+0x198>
   15cf4:	cmn	r9, #1
   15cf8:	moveq	r9, r7
   15cfc:	ldr	r3, [sp, #28]
   15d00:	cmp	r3, r6
   15d04:	strne	r6, [sp, #12]
   15d08:	bne	15c88 <table_column_sort@@Base+0x170>
   15d0c:	str	r3, [sp, #12]
   15d10:	b	15c2c <table_column_sort@@Base+0x114>
   15d14:	mvn	r2, #0
   15d18:	mov	r0, fp
   15d1c:	mov	r1, r2
   15d20:	mov	r3, #32
   15d24:	add	sp, sp, #44	; 0x2c
   15d28:	ldrd	r4, [sp]
   15d2c:	ldrd	r6, [sp, #8]
   15d30:	ldrd	r8, [sp, #16]
   15d34:	ldrd	sl, [sp, #24]
   15d38:	ldr	lr, [sp, #32]
   15d3c:	add	sp, sp, #36	; 0x24
   15d40:	b	12ab0 <table_notify@@Base>

00015d44 <__libc_csu_init@@Base>:
   15d44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15d48:	mov	r7, r0
   15d4c:	ldr	r6, [pc, #72]	; 15d9c <__libc_csu_init@@Base+0x58>
   15d50:	ldr	r5, [pc, #72]	; 15da0 <__libc_csu_init@@Base+0x5c>
   15d54:	add	r6, pc, r6
   15d58:	add	r5, pc, r5
   15d5c:	sub	r6, r6, r5
   15d60:	mov	r8, r1
   15d64:	mov	r9, r2
   15d68:	bl	11afc <calloc@plt-0x20>
   15d6c:	asrs	r6, r6, #2
   15d70:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d74:	mov	r4, #0
   15d78:	add	r4, r4, #1
   15d7c:	ldr	r3, [r5], #4
   15d80:	mov	r2, r9
   15d84:	mov	r1, r8
   15d88:	mov	r0, r7
   15d8c:	blx	r3
   15d90:	cmp	r6, r4
   15d94:	bne	15d78 <__libc_csu_init@@Base+0x34>
   15d98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d9c:			; <UNDEFINED> instruction: 0x000111b8
   15da0:			; <UNDEFINED> instruction: 0x000111b0

00015da4 <__libc_csu_fini@@Base>:
   15da4:	bx	lr

Disassembly of section .fini:

00015da8 <.fini>:
   15da8:	push	{r3, lr}
   15dac:	pop	{r3, pc}
