

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Tue Aug  1 06:39:59 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   112107|   112107| 1.121 ms | 1.121 ms |  112107|  112107|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 1.1      |       12|       12|         1|          -|          -|    12|    no    |
        |- l_gemm_i2      |   110904|   110904|      9242|          -|          -|    12|    no    |
        | + l_j2          |     9240|     9240|       770|          -|          -|    12|    no    |
        |  ++ l_S_k_0_k1  |      768|      768|        12|          -|          -|    64|    no    |
        |- l_norm_i3      |     1032|     1032|        86|          -|          -|    12|    no    |
        | + l_j3          |       84|       84|         7|          -|          -|    12|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 18 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 
18 --> 19 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:54]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%v22_0 = phi i4 [ 0, %0 ], [ %v22, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'v22_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln54 = icmp eq i4 %v22_0, -4" [kernel.cpp:54]   --->   Operation 28 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%v22 = add i4 %v22_0, 1" [kernel.cpp:54]   --->   Operation 30 'add' 'v22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader1.preheader, label %.preheader2.preheader" [kernel.cpp:54]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v22_0, i4 0)" [kernel.cpp:56]   --->   Operation 32 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %tmp_61 to i9" [kernel.cpp:56]   --->   Operation 33 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_62 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v22_0, i2 0)" [kernel.cpp:56]   --->   Operation 34 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i6 %tmp_62 to i9" [kernel.cpp:56]   --->   Operation 35 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%sub_ln56 = sub i9 %zext_ln56, %zext_ln56_1" [kernel.cpp:56]   --->   Operation 36 'sub' 'sub_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:55]   --->   Operation 37 'br' <Predicate = (!icmp_ln54)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:59]   --->   Operation 38 'br' <Predicate = (icmp_ln54)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%v23_0 = phi i4 [ %v23, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 39 'phi' 'v23_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln55 = icmp eq i4 %v23_0, -4" [kernel.cpp:55]   --->   Operation 40 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_390 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 41 'speclooptripcount' 'empty_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%v23 = add i4 %v23_0, 1" [kernel.cpp:55]   --->   Operation 42 'add' 'v23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %.loopexit.loopexit, label %1" [kernel.cpp:55]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i4 %v23_0 to i9" [kernel.cpp:56]   --->   Operation 44 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln56 = add i9 %sub_ln56, %zext_ln56_2" [kernel.cpp:56]   --->   Operation 45 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i9 %add_ln56 to i64" [kernel.cpp:56]   --->   Operation 46 'sext' 'sext_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%v21_addr = getelementptr [144 x float]* %v21, i64 0, i64 %sext_ln56" [kernel.cpp:56]   --->   Operation 47 'getelementptr' 'v21_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v21_addr, align 4" [kernel.cpp:56]   --->   Operation 48 'store' <Predicate = (!icmp_ln55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:55]   --->   Operation 49 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 50 'br' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.91>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i2, %l_gemm_i2_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 51 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln59 = icmp eq i4 %i2_0, -4" [kernel.cpp:59]   --->   Operation 52 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 53 'speclooptripcount' 'empty_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.73ns)   --->   "%i2 = add i4 %i2_0, 1" [kernel.cpp:59]   --->   Operation 54 'add' 'i2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.preheader.preheader, label %l_gemm_i2_begin" [kernel.cpp:59]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [kernel.cpp:59]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)" [kernel.cpp:59]   --->   Operation 57 'specregionbegin' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i2_0, i6 0)" [kernel.cpp:62]   --->   Operation 58 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %tmp_63 to i11" [kernel.cpp:65]   --->   Operation 59 'zext' 'zext_ln65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i2_0, i4 0)" [kernel.cpp:65]   --->   Operation 60 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i8 %tmp_64 to i9" [kernel.cpp:65]   --->   Operation 61 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_65 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i2_0, i2 0)" [kernel.cpp:65]   --->   Operation 62 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i6 %tmp_65 to i9" [kernel.cpp:65]   --->   Operation 63 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.91ns)   --->   "%sub_ln65 = sub i9 %zext_ln65_1, %zext_ln65_2" [kernel.cpp:65]   --->   Operation 64 'sub' 'sub_ln65' <Predicate = (!icmp_ln59)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:60]   --->   Operation 65 'br' <Predicate = (!icmp_ln59)> <Delay = 1.76>
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:71]   --->   Operation 66 'br' <Predicate = (icmp_ln59)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 1.82>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ 0, %l_gemm_i2_begin ], [ %j2, %l_j2_end ]"   --->   Operation 67 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.30ns)   --->   "%icmp_ln60 = icmp eq i4 %j2_0, -4" [kernel.cpp:60]   --->   Operation 68 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 69 'speclooptripcount' 'empty_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%j2 = add i4 %j2_0, 1" [kernel.cpp:60]   --->   Operation 70 'add' 'j2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %l_gemm_i2_end, label %l_j2_begin" [kernel.cpp:60]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [kernel.cpp:60]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [kernel.cpp:60]   --->   Operation 73 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %j2_0 to i9" [kernel.cpp:63]   --->   Operation 74 'zext' 'zext_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_68 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %j2_0, i6 0)" [kernel.cpp:63]   --->   Operation 75 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i10 %tmp_68 to i11" [kernel.cpp:65]   --->   Operation 76 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln65 = add i9 %zext_ln63, %sub_ln65" [kernel.cpp:65]   --->   Operation 77 'add' 'add_ln65' <Predicate = (!icmp_ln60)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i9 %add_ln65 to i64" [kernel.cpp:65]   --->   Operation 78 'sext' 'sext_ln65' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%v21_addr_1 = getelementptr [144 x float]* %v21, i64 0, i64 %sext_ln65" [kernel.cpp:65]   --->   Operation 79 'getelementptr' 'v21_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:61]   --->   Operation 80 'br' <Predicate = (!icmp_ln60)> <Delay = 1.76>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp)" [kernel.cpp:70]   --->   Operation 81 'specregionend' 'empty_395' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:59]   --->   Operation 82 'br' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.98>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%k1_0 = phi i7 [ 0, %l_j2_begin ], [ %k1, %4 ]"   --->   Operation 83 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.48ns)   --->   "%icmp_ln61 = icmp eq i7 %k1_0, -64" [kernel.cpp:61]   --->   Operation 84 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 85 'speclooptripcount' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.87ns)   --->   "%k1 = add i7 %k1_0, 1" [kernel.cpp:61]   --->   Operation 86 'add' 'k1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %l_j2_end, label %4" [kernel.cpp:61]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i7 %k1_0 to i11" [kernel.cpp:62]   --->   Operation 88 'zext' 'zext_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln62 = add i11 %zext_ln65, %zext_ln62" [kernel.cpp:62]   --->   Operation 89 'add' 'add_ln62' <Predicate = (!icmp_ln61)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i11 %add_ln62 to i64" [kernel.cpp:62]   --->   Operation 90 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%v19_addr = getelementptr [768 x float]* %v19, i64 0, i64 %zext_ln62_1" [kernel.cpp:62]   --->   Operation 91 'getelementptr' 'v19_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln63 = add i11 %zext_ln65_3, %zext_ln62" [kernel.cpp:63]   --->   Operation 92 'add' 'add_ln63' <Predicate = (!icmp_ln61)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i11 %add_ln63 to i64" [kernel.cpp:63]   --->   Operation 93 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%v20_addr = getelementptr [768 x float]* %v20, i64 0, i64 %zext_ln63_1" [kernel.cpp:63]   --->   Operation 94 'getelementptr' 'v20_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (3.25ns)   --->   "%v27 = load float* %v19_addr, align 4" [kernel.cpp:62]   --->   Operation 95 'load' 'v27' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 96 [2/2] (3.25ns)   --->   "%v28 = load float* %v20_addr, align 4" [kernel.cpp:63]   --->   Operation 96 'load' 'v28' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_394 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_2)" [kernel.cpp:69]   --->   Operation 97 'specregionend' 'empty_394' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:60]   --->   Operation 98 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%v27 = load float* %v19_addr, align 4" [kernel.cpp:62]   --->   Operation 99 'load' 'v27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 100 [1/2] (3.25ns)   --->   "%v28 = load float* %v20_addr, align 4" [kernel.cpp:63]   --->   Operation 100 'load' 'v28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 8 <SV = 6> <Delay = 5.70>
ST_8 : Operation 101 [4/4] (5.70ns)   --->   "%v29 = fmul float %v27, %v28" [kernel.cpp:64]   --->   Operation 101 'fmul' 'v29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.70>
ST_9 : Operation 102 [3/4] (5.70ns)   --->   "%v29 = fmul float %v27, %v28" [kernel.cpp:64]   --->   Operation 102 'fmul' 'v29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 103 [2/4] (5.70ns)   --->   "%v29 = fmul float %v27, %v28" [kernel.cpp:64]   --->   Operation 103 'fmul' 'v29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [2/2] (3.25ns)   --->   "%v30 = load float* %v21_addr_1, align 4" [kernel.cpp:65]   --->   Operation 104 'load' 'v30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 105 [1/4] (5.70ns)   --->   "%v29 = fmul float %v27, %v28" [kernel.cpp:64]   --->   Operation 105 'fmul' 'v29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/2] (3.25ns)   --->   "%v30 = load float* %v21_addr_1, align 4" [kernel.cpp:65]   --->   Operation 106 'load' 'v30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 12 <SV = 10> <Delay = 7.25>
ST_12 : Operation 107 [5/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 107 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 108 [4/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 108 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 109 [3/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 109 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 110 [2/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 110 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 111 [1/5] (7.25ns)   --->   "%v31 = fadd float %v30, %v29" [kernel.cpp:66]   --->   Operation 111 'fadd' 'v31' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 3.25>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [kernel.cpp:61]   --->   Operation 112 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (3.25ns)   --->   "store float %v31, float* %v21_addr_1, align 4" [kernel.cpp:67]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:61]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 1.91>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i3, %l_norm_i3_end ], [ 0, %.preheader.preheader ]"   --->   Operation 115 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp eq i4 %i3_0, -4" [kernel.cpp:71]   --->   Operation 116 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%empty_396 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 117 'speclooptripcount' 'empty_396' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (1.73ns)   --->   "%i3 = add i4 %i3_0, 1" [kernel.cpp:71]   --->   Operation 118 'add' 'i3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %7, label %l_norm_i3_begin" [kernel.cpp:71]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [kernel.cpp:71]   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [kernel.cpp:71]   --->   Operation 121 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i3_0, i4 0)" [kernel.cpp:73]   --->   Operation 122 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %tmp_66 to i9" [kernel.cpp:73]   --->   Operation 123 'zext' 'zext_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_67 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i3_0, i2 0)" [kernel.cpp:73]   --->   Operation 124 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i6 %tmp_67 to i9" [kernel.cpp:73]   --->   Operation 125 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (1.91ns)   --->   "%sub_ln73 = sub i9 %zext_ln73, %zext_ln73_1" [kernel.cpp:73]   --->   Operation 126 'sub' 'sub_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:72]   --->   Operation 127 'br' <Predicate = (!icmp_ln71)> <Delay = 1.76>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:78]   --->   Operation 128 'ret' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 5.07>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ 0, %l_norm_i3_begin ], [ %j3, %6 ]"   --->   Operation 129 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (1.30ns)   --->   "%icmp_ln72 = icmp eq i4 %j3_0, -4" [kernel.cpp:72]   --->   Operation 130 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 131 'speclooptripcount' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (1.73ns)   --->   "%j3 = add i4 %j3_0, 1" [kernel.cpp:72]   --->   Operation 132 'add' 'j3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %l_norm_i3_end, label %6" [kernel.cpp:72]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i4 %j3_0 to i9" [kernel.cpp:73]   --->   Operation 134 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (1.82ns)   --->   "%add_ln73 = add i9 %sub_ln73, %zext_ln73_2" [kernel.cpp:73]   --->   Operation 135 'add' 'add_ln73' <Predicate = (!icmp_ln72)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i9 %add_ln73 to i64" [kernel.cpp:73]   --->   Operation 136 'sext' 'sext_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%v21_addr_2 = getelementptr [144 x float]* %v21, i64 0, i64 %sext_ln73" [kernel.cpp:73]   --->   Operation 137 'getelementptr' 'v21_addr_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 138 [2/2] (3.25ns)   --->   "%v34 = load float* %v21_addr_2, align 4" [kernel.cpp:74]   --->   Operation 138 'load' 'v34' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_s)" [kernel.cpp:77]   --->   Operation 139 'specregionend' 'empty_398' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:71]   --->   Operation 140 'br' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 3.25>
ST_20 : Operation 141 [1/2] (3.25ns)   --->   "%v34 = load float* %v21_addr_2, align 4" [kernel.cpp:74]   --->   Operation 141 'load' 'v34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 21 <SV = 6> <Delay = 5.70>
ST_21 : Operation 142 [4/4] (5.70ns)   --->   "%v35 = fmul float %v34, 1.250000e-01" [kernel.cpp:74]   --->   Operation 142 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 7> <Delay = 5.70>
ST_22 : Operation 143 [3/4] (5.70ns)   --->   "%v35 = fmul float %v34, 1.250000e-01" [kernel.cpp:74]   --->   Operation 143 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 5.70>
ST_23 : Operation 144 [2/4] (5.70ns)   --->   "%v35 = fmul float %v34, 1.250000e-01" [kernel.cpp:74]   --->   Operation 144 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.70>
ST_24 : Operation 145 [1/4] (5.70ns)   --->   "%v35 = fmul float %v34, 1.250000e-01" [kernel.cpp:74]   --->   Operation 145 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 3.25>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind" [kernel.cpp:72]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (3.25ns)   --->   "store float %v35, float* %v21_addr_2, align 4" [kernel.cpp:75]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:72]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v22') with incoming values : ('v22', kernel.cpp:54) [6]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v22') with incoming values : ('v22', kernel.cpp:54) [6]  (0 ns)
	'sub' operation ('sub_ln56', kernel.cpp:56) [16]  (1.92 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('v23') with incoming values : ('v23', kernel.cpp:55) [19]  (0 ns)
	'add' operation ('add_ln56', kernel.cpp:56) [26]  (1.82 ns)
	'getelementptr' operation ('v21_addr', kernel.cpp:56) [28]  (0 ns)
	'store' operation ('store_ln56', kernel.cpp:56) of constant 0 on array 'v21' [29]  (3.25 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i2') with incoming values : ('i2', kernel.cpp:59) [36]  (0 ns)
	'sub' operation ('sub_ln65', kernel.cpp:65) [50]  (1.92 ns)

 <State 5>: 1.82ns
The critical path consists of the following:
	'phi' operation ('j2') with incoming values : ('j2', kernel.cpp:60) [53]  (0 ns)
	'add' operation ('add_ln65', kernel.cpp:65) [64]  (1.82 ns)

 <State 6>: 4.98ns
The critical path consists of the following:
	'phi' operation ('k1') with incoming values : ('k1', kernel.cpp:61) [69]  (0 ns)
	'add' operation ('add_ln62', kernel.cpp:62) [77]  (1.73 ns)
	'getelementptr' operation ('v19_addr', kernel.cpp:62) [79]  (0 ns)
	'load' operation ('v27', kernel.cpp:62) on array 'v19' [83]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v27', kernel.cpp:62) on array 'v19' [83]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v29', kernel.cpp:64) [85]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v29', kernel.cpp:64) [85]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v29', kernel.cpp:64) [85]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v29', kernel.cpp:64) [85]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v31', kernel.cpp:66) [87]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v31', kernel.cpp:66) [87]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v31', kernel.cpp:66) [87]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v31', kernel.cpp:66) [87]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v31', kernel.cpp:66) [87]  (7.26 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln67', kernel.cpp:67) of variable 'v31', kernel.cpp:66 on array 'v21' [88]  (3.25 ns)

 <State 18>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i3') with incoming values : ('i3', kernel.cpp:71) [99]  (0 ns)
	'sub' operation ('sub_ln73', kernel.cpp:73) [111]  (1.92 ns)

 <State 19>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j3') with incoming values : ('j3', kernel.cpp:72) [114]  (0 ns)
	'add' operation ('add_ln73', kernel.cpp:73) [122]  (1.82 ns)
	'getelementptr' operation ('v21_addr_2', kernel.cpp:73) [124]  (0 ns)
	'load' operation ('v34', kernel.cpp:74) on array 'v21' [125]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('v34', kernel.cpp:74) on array 'v21' [125]  (3.25 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v35', kernel.cpp:74) [126]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v35', kernel.cpp:74) [126]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v35', kernel.cpp:74) [126]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v35', kernel.cpp:74) [126]  (5.7 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln75', kernel.cpp:75) of variable 'v35', kernel.cpp:74 on array 'v21' [127]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
