#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 29 10:59:52 2019
# Process ID: 7744
# Current directory: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3316 C:\Users\felix\Desktop\VHDL\Stimulator_FPGA\project_3\project_3.xpr
# Log file: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/vivado.log
# Journal file: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/felix/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.xpr
WARNING: [Board 49-91] Board repository path '{C:XilinxoardFilesivado-boards-master
ewoard_files}' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'C:/Users/felix/Desktop/VHDL/project_3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/felix/Desktop/AppData/Roaming/Xilinx/Vivado/{C:XilinxoardFilesivado-boards-master
ewoard_files}', nor could it be found using path 'C:/Users/felix/AppData/Roaming/Xilinx/Vivado/{C:XilinxoardFilesivado-boards-master
ewoard_files}'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 637.602 ; gain = 80.184
open_project C:/Users/felix/Desktop/VHDL/SPI_DEMO/SPI_DEMO.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/felix/AppData/Roaming/Xilinx/Vivado/{C:XilinxoardFilesivado-boards-master
ewoard_files}'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 736.523 ; gain = 46.297
update_compile_order -fileset sources_1
current_project project_3
add_files -fileset constrs_1 -norecurse C:/Users/felix/Desktop/VHDL/SPI_DEMO/SPI_DEMO.srcs/constrs_1/imports/Documents/Arty-A7-35-Master.xdc
import_files -fileset constrs_1 C:/Users/felix/Desktop/VHDL/SPI_DEMO/SPI_DEMO.srcs/constrs_1/imports/Documents/Arty-A7-35-Master.xdc
set_property target_language VHDL [current_project]
launch_runs synth_1 -jobs 4
[Mon Jul 29 11:24:15 2019] Launched synth_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1/runme.log
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Channel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/SPI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/MemoryTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoryTB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim/xsim.dir/ChannelTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 29 11:25:35 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 796.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 810.453 ; gain = 13.586
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 816.813 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 897.477 ; gain = 32.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 958.535 ; gain = 0.551
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/ChannelTB/UUT/TX_Done}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 960.563 ; gain = 1.023
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/ChannelTB/UUT/TX_Done}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 962.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Channel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 8 [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:138]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit channeltb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 968.488 ; gain = 4.500
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/WRCNT}} 
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/rdcnt}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.840 ; gain = 0.000
current_project SPI_DEMO
close_project
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/Write}} 
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/Write_Z1}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Channel'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.840 ; gain = 0.000
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/ChannelTB/UUT/WriteMemA}} 
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/ChannelTB/UUT/WriteMem}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.840 ; gain = 0.000
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.840 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Jul 29 13:10:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1/runme.log
[Mon Jul 29 13:10:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1810.723 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1810.723 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1925.840 ; gain = 611.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2142.715 ; gain = 0.000
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/memory}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2142.715 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Jul 29 13:20:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1/runme.log
[Mon Jul 29 13:20:42 2019] Launched impl_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2150.113 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2150.113 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2380.539 ; gain = 237.824
report_utilization -name utilization_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Jul 29 13:30:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1/runme.log
[Mon Jul 29 13:30:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Jul 29 13:37:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1/runme.log
[Mon Jul 29 13:37:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/impl_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Jul 29 13:41:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1/runme.log
[Mon Jul 29 13:41:01 2019] Launched impl_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2759.414 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2759.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2759.414 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 4
[Mon Jul 29 13:48:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2759.414 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2759.414 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2759.414 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Jul 29 13:55:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1/runme.log
[Mon Jul 29 13:55:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2764.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2764.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Jul 29 14:02:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/synth_1/runme.log
[Mon Jul 29 14:02:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.runs/impl_1/runme.log
launch_simulation -simset [get_filesets sim_2 ] -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/constrs_1/imports/Documents/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/constrs_1/imports/Documents/Arty-A7-35-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/synth/func/xsim/ChannelTB_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/synth/func/xsim/ChannelTB_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/synth/func/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/synth/func/xsim/ChannelTB_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-3107] analyzing entity 'Memory_0'
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-3107] analyzing entity 'Channel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/MemoryTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoryTB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_func_synth xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'adresswidth' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:19]
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'wordwidth' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:20]
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'clock' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:21]
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'spi_clock' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:22]
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'nwave' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:23]
ERROR: [VRFC 10-3290] entity port 'waveaddr' does not match with type integer of component port [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:28]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit channeltb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2764.008 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Channel'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2764.008 ; gain = 0.000
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1537] value 1 is out of target constraint range 0 to 0 [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:135]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit channeltb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
ERROR: Index 1 out of bound 0 downto 0
Time: 670 ns  Iteration: 1  Process: /ChannelTB/UUT/MemoryMUX
  File: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd

HDL Line: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd:162
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} 159
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} -line 159
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} 195
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} -line 195
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
ERROR: Index 1 out of bound 0 downto 0
Time: 670 ns  Iteration: 1  Process: /ChannelTB/UUT/MemoryMUX
  File: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd

HDL Line: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd:162
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
ERROR: Index 1 out of bound 0 downto 0
Time: 670 ns  Iteration: 1  Process: /ChannelTB/UUT/MemoryMUX
  File: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd

HDL Line: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd:162
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2764.008 ; gain = 0.000
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd} 69
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd} -line 69
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd} 69
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd} -line 69
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
ERROR: Index 1 out of bound 0 downto 0
Time: 670 ns  Iteration: 1  Process: /ChannelTB/UUT/MemoryMUX
  File: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd

HDL Line: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd:162
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2764.008 ; gain = 0.000
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} 162
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} -line 162
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:03:34 ; elapsed = 00:03:10 . Memory (MB): peak = 2764.008 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2764.008 ; gain = 0.000
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
ERROR: [VRFC 10-1412] syntax error near wait [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:210]
ERROR: [VRFC 10-3782] unit 'arch' ignored due to previous errors [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2764.008 ; gain = 0.000
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'ChannelTB' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj ChannelTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ChannelTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_behav xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(wordwidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.SPI_Master [\SPI_Master(quarz_taktfrequenz=5...]
Compiling architecture behavioral of entity xil_defaultlib.Channel [\Channel(adresswidth=3,wordwidth...]
Compiling architecture arch of entity xil_defaultlib.channeltb
Built simulation snapshot ChannelTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ChannelTB_behav -key {Behavioral:sim_2:Functional:ChannelTB} -tclbatch {ChannelTB.tcl} -view {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ChannelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.008 ; gain = 0.000
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 15:46:33 2019...
