// Seed: 1852050550
module sample (
    output id_0,
    output id_1,
    input logic id_2
);
  logic id_3;
  type_11(
      id_0
  );
  logic id_4;
  defparam id_5 = (1) >= 1, id_6 = ~id_3;
  int   id_7;
  type_13 id_8 (
      .id_0 (id_1),
      .id_1 (1),
      .id_2 (1),
      .id_3 (),
      .id_4 (1'h0 + id_6),
      .id_5 (1),
      .id_6 (id_4),
      .id_7 (),
      .id_8 (1),
      .id_9 (id_5),
      .id_10(1'b0),
      .id_11(1),
      .id_12(1),
      .id_13(id_0),
      .id_14(1),
      .id_15(id_6),
      .id_16(id_3),
      .id_17(1)
  );
endmodule
