{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624058589091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624058589097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 00:23:08 2021 " "Processing started: Sat Jun 19 00:23:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624058589097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058589097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calendario1 -c Calendario1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calendario1 -c Calendario1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058589097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624058590289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624058590289 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1624058602282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Behavioral " "Found design unit 1: Mux-Behavioral" {  } { { "Mux.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "Reg.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602289 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regpulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegPulseGenerator-Behavioral " "Found design unit 1: RegPulseGenerator-Behavioral" {  } { { "RegPulseGenerator.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/RegPulseGenerator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602296 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegPulseGenerator " "Found entity 1: RegPulseGenerator" {  } { { "RegPulseGenerator.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/RegPulseGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4Bits-RTL " "Found design unit 1: Counter4Bits-RTL" {  } { { "Counter4Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Counter4Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602302 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bits " "Found entity 1: Counter4Bits" {  } { { "Counter4Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Counter4Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602309 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter5Bits-RTL " "Found design unit 1: Counter5Bits-RTL" {  } { { "Counter5Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Counter5Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter5Bits " "Found entity 1: Counter5Bits" {  } { { "Counter5Bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/Counter5Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diasdomes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diasdomes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DiasDoMes-RTL " "Found design unit 1: DiasDoMes-RTL" {  } { { "DiasDoMes.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/DiasDoMes.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602316 ""} { "Info" "ISGN_ENTITY_NAME" "1 DiasDoMes " "Found entity 1: DiasDoMes" {  } { { "DiasDoMes.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/DiasDoMes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meucalendario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meucalendario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MeuCalendario-Structural " "Found design unit 1: MeuCalendario-Structural" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602319 ""} { "Info" "ISGN_ENTITY_NAME" "1 MeuCalendario " "Found entity 1: MeuCalendario" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-BehaVioral " "Found design unit 1: BCD-BehaVioral" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602322 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispCntrl-v9 " "Found design unit 1: DispCntrl-v9" {  } { { "DispCntrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/DispCntrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602326 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispCntrl " "Found entity 1: DispCntrl" {  } { { "DispCntrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/DispCntrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058602326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058602326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MeuCalendario " "Elaborating entity \"MeuCalendario\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624058602447 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG MeuCalendario.vhd(17) " "VHDL Signal Declaration warning at MeuCalendario.vhd(17): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624058602456 "|MeuCalendario"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MeuCalendario.vhd(18) " "VHDL Signal Declaration warning at MeuCalendario.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624058602456 "|MeuCalendario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegPulseGenerator RegPulseGenerator:RegPulseGenerator A:behavioral " "Elaborating entity \"RegPulseGenerator\" using architecture \"A:behavioral\" for hierarchy \"RegPulseGenerator:RegPulseGenerator\"" {  } { { "MeuCalendario.vhd" "RegPulseGenerator" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058602489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DiasDoMes DiasDoMes:DiasDoMes A:rtl " "Elaborating entity \"DiasDoMes\" using architecture \"A:rtl\" for hierarchy \"DiasDoMes:DiasDoMes\"" {  } { { "MeuCalendario.vhd" "DiasDoMes" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058602500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter5Bits Counter5Bits:CounterDosDias A:rtl " "Elaborating entity \"Counter5Bits\" using architecture \"A:rtl\" for hierarchy \"Counter5Bits:CounterDosDias\"" {  } { { "MeuCalendario.vhd" "CounterDosDias" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058602507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Counter4Bits:CounterDosAnos1 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Counter4Bits:CounterDosAnos1\"" {  } { { "MeuCalendario.vhd" "CounterDosAnos1" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058602515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD BCD:DiasBCD A:behavioral " "Elaborating entity \"BCD\" using architecture \"A:behavioral\" for hierarchy \"BCD:DiasBCD\"" {  } { { "MeuCalendario.vhd" "DiasBCD" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 119 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058602523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux Mux:Mux A:behavioral " "Elaborating entity \"Mux\" using architecture \"A:behavioral\" for hierarchy \"Mux:Mux\"" {  } { { "MeuCalendario.vhd" "Mux" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058602530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:Bin7SegDecoder A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:Bin7SegDecoder\"" {  } { { "MeuCalendario.vhd" "Bin7SegDecoder" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058602536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DispCntrl DispCntrl:DispCntrl A:v9 " "Elaborating entity \"DispCntrl\" using architecture \"A:v9\" for hierarchy \"DispCntrl:DispCntrl\"" {  } { { "MeuCalendario.vhd" "DispCntrl" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058602542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Reg Reg:dispDias1 A:behavioral " "Elaborating entity \"Reg\" using architecture \"A:behavioral\" for hierarchy \"Reg:dispDias1\"" {  } { { "MeuCalendario.vhd" "dispDias1" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058602550 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:MesesBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:MesesBCD\|Mod0\"" {  } { { "BCD.vhd" "Mod0" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624058602946 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:DiasBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:DiasBCD\|Div0\"" {  } { { "BCD.vhd" "Div0" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624058602946 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:DiasBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:DiasBCD\|Mod0\"" {  } { { "BCD.vhd" "Mod0" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624058602946 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:MesesBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:MesesBCD\|Div0\"" {  } { { "BCD.vhd" "Div0" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624058602946 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624058602946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:MesesBCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD:MesesBCD\|lpm_divide:Mod0\"" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058603059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:MesesBCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD:MesesBCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624058603059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624058603059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624058603059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624058603059 ""}  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624058603059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058603119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058603119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058603141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058603141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058603167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058603167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058603223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058603223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058603269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058603269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:DiasBCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCD:DiasBCD\|lpm_divide:Div0\"" {  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058603313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:DiasBCD\|lpm_divide:Div0 " "Instantiated megafunction \"BCD:DiasBCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624058603313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624058603313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624058603313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624058603313 ""}  } { { "BCD.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/BCD.vhd" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624058603313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/db/lpm_divide_ghm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058603349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058603349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058603376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058603376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/db/alt_u_div_44f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624058603401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058603401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624058603715 "|MeuCalendario|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624058603715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624058603783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624058604457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624058604457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624058604612 "|MeuCalendario|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624058604612 "|MeuCalendario|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MeuCalendario.vhd" "" { Text "C:/intelFPGA_lite/17.1/.LSD/Projeto/Fase1/MeuCalendario.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624058604612 "|MeuCalendario|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624058604612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "453 " "Implemented 453 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624058604613 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624058604613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624058604613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624058604613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624058604629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 00:23:24 2021 " "Processing ended: Sat Jun 19 00:23:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624058604629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624058604629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624058604629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624058604629 ""}
