#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d10af669a0 .scope module, "half_adder" "half_adder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "C";
o000001d10afb6fa8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d10af66b30_0 .net "A", 0 0, o000001d10afb6fa8;  0 drivers
o000001d10afb6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d10af66bd0_0 .net "B", 0 0, o000001d10afb6fd8;  0 drivers
v000001d10af66c70_0 .var "C", 0 0;
v000001d10af6d5e0_0 .var "S", 0 0;
E_000001d10afb4d10 .event anyedge, v000001d10af66bd0_0, v000001d10af66b30_0;
    .scope S_000001d10af669a0;
T_0 ;
    %wait E_000001d10afb4d10;
    %delay 5, 0;
    %load/vec4 v000001d10af66b30_0;
    %load/vec4 v000001d10af66bd0_0;
    %xor;
    %store/vec4 v000001d10af6d5e0_0, 0, 1;
    %load/vec4 v000001d10af66b30_0;
    %load/vec4 v000001d10af66bd0_0;
    %and;
    %store/vec4 v000001d10af66c70_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "half_adder.v";
