4:08:51 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "CFXS_HWD_ICE40_TestDev_syn.prj" -log "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-0ATB960

# Fri Oct 14 16:10:11 2022

#Implementation: CFXS_HWD_ICE40_TestDev_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":15:7:15:22|Top entity is set to CFXS_HWD_TestDev.
@W: CD645 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":4:8:4:11|Ignoring undefined library cfxs
@W: CD642 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":5:27:5:27|Ignoring use clause - library cfxs not found ...
@E: CD255 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":24:52:24:52|No identifier "requiredbits" in scope
@E: CD424 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":47:16:47:16|Expecting architecture identifier
2 errors parsing file X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd
@W: CD645 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\FixedDebounce.vhd":4:8:4:11|Ignoring undefined library cfxs
@E: CD255 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\FixedDebounce.vhd":24:44:24:44|No identifier "cfxs" in scope
@E: CD424 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\FixedDebounce.vhd":56:16:56:16|Expecting architecture identifier
4 errors parsing file X:\CFXS\CFXS-HDL-Library\VHDL\Components\FixedDebounce.vhd
@W: CD645 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":4:8:4:11|Ignoring undefined library cfxs
@W: CD642 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":5:27:5:27|Ignoring use clause - library cfxs not found ...
@E: CD255 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":55:63:55:63|No identifier "requiredbits" in scope
@E: CD255 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":57:62:57:62|No identifier "requiredbits" in scope
@E: CD200 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":95:16:95:43|Misspelled variable, signal or procedure name?
@E: CD424 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":132:16:132:16|Expecting architecture identifier
8 errors parsing file X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd
@W: CD645 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":4:8:4:11|Ignoring undefined library cfxs
@W: CD642 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":5:27:5:27|Ignoring use clause - library cfxs not found ...
@W: CD642 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":6:35:6:35|Ignoring use clause - library cfxs not found ...
@E: CD255 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":45:59:45:59|No identifier "requiredbits" in scope
@E: CD591 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":65:8:65:14|Object cfxs is not a library
@E: CD415 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":77:36:77:36|Expecting keyword is
@E: CD415 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":77:36:77:36|Too many errors - aborting.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 16:10:12 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 16:10:12 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "CFXS_HWD_ICE40_TestDev_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 66 seconds
Current Implementation CFXS_HWD_ICE40_TestDev_Implmnt its sbt path: X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "CFXS_HWD_ICE40_TestDev_syn.prj" -log "CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-0ATB960

# Fri Oct 14 16:13:29 2022

#Implementation: CFXS_HWD_ICE40_TestDev_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":15:7:15:22|Top entity is set to CFXS_HWD_TestDev.
@E: CD592 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":64:38:64:55|Instantiated entity cfxs.fixeddebounce has not been analyzed.
@E: CD415 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":77:36:77:36|Expecting keyword is
@E: CD632 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":90:46:90:46|duplicate entity name cfxs
@E: CD632 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":107:40:107:40|duplicate entity name cfxs
@E: CD424 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":129:16:129:16|Expecting architecture identifier
5 errors parsing file X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 16:13:29 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 16:13:29 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "CFXS_HWD_ICE40_TestDev_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 49 seconds
Current Implementation CFXS_HWD_ICE40_TestDev_Implmnt its sbt path: X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "CFXS_HWD_ICE40_TestDev_syn.prj" -log "CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-0ATB960

# Fri Oct 14 16:14:42 2022

#Implementation: CFXS_HWD_ICE40_TestDev_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":15:7:15:22|Top entity is set to CFXS_HWD_TestDev.
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":15:7:15:22|Synthesizing work.cfxs_hwd_testdev.rtl.
@W: CD638 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":45:11:45:27|Signal reg_swclk_divider is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":8:7:8:19|Synthesizing cfxs.interface_swd.rtl.
@N: CD233 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":60:25:60:26|Using sequential encoding for type datadirection_t.
@W: CD638 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":47:11:47:27|Signal reg_sendlinereset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":48:11:48:32|Signal reg_sendswitchsequence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":61:11:61:19|Signal dir_swdio is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for cfxs.interface_swd.rtl
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":8:7:8:20|Synthesizing cfxs.pulsegenerator.rtl.
Post processing for cfxs.pulsegenerator.rtl
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":8:7:8:20|Synthesizing cfxs.pulsegenerator.rtl.
Post processing for cfxs.pulsegenerator.rtl
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\FixedDebounce.vhd":7:7:7:19|Synthesizing cfxs.fixeddebounce.rtl.
Post processing for cfxs.fixeddebounce.rtl
Post processing for work.cfxs_hwd_testdev.rtl
@N: CL159 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":28:8:28:33|Input request_SendSwitchSequence is unused.
@W: CL157 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":20:8:20:12|Output o_led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":18:8:18:15|Input i_switch is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 16:14:42 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 16:14:42 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 16:14:42 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 16:14:43 2022

###########################################################]
Pre-mapping Report

# Fri Oct 14 16:14:43 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev_scck.rpt 
Printing clock  summary report in "X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_1 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[5] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_2 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[4] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_3 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[3] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_4 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[2] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist CFXS_HWD_TestDev

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                               Requested     Requested     Clock                                            Clock                     Clock
Clock                                               Frequency     Period        Type                                             Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
CFXS_HWD_TestDev|slow_clock_derived_clock           1.0 MHz       1000.000      derived (from CFXS_HWD_TestDev|system_clock)     Autoconstr_clkgroup_0     42   
CFXS_HWD_TestDev|system_clock                       1.0 MHz       1000.000      inferred                                         Autoconstr_clkgroup_0     15   
Interface_SWD|clock_SWCLK_Divided_derived_clock     1.0 MHz       1000.000      derived (from CFXS_HWD_TestDev|system_clock)     Autoconstr_clkgroup_0     10   
================================================================================================================================================================

@W: MT529 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":73:8:73:9|Found inferred clock CFXS_HWD_TestDev|system_clock which controls 15 sequential elements including instance_SWD_Interface.reg_SWCLK_DividerCounter[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_1 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[5] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_2 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[4] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_3 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[3] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_4 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[2] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 16:14:43 2022

###########################################################]
Map & Optimize Report

# Fri Oct 14 16:14:44 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_1 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[5] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_2 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[4] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_3 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[3] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":20:8:20:12|Tristate driver o_led_4 (in view: work.CFXS_HWD_TestDev(rtl)) on net o_led[2] (in view: work.CFXS_HWD_TestDev(rtl)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|User-specified initial value defined for instance instance_ButtonDebouncer.reg_StableCount_1[11:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|User-specified initial value defined for instance instance_ButtonDebouncer.reg_StableCount_0[11:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|User-specified initial value defined for instance instance_ButtonDebouncer.reg_OutputState[1:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_ResetPulseGenerator.reg_Counter[12:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_ResetPulseGenerator.reg_LastTrigger is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":92:8:92:9|User-specified initial value defined for instance instance_SWD_Interface.reg_LineReset_HighBitsToSend[5:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":92:8:92:9|User-specified initial value defined for instance instance_SWD_Interface.reg_LineReset_LowBitsToSend[1:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":73:8:73:9|User-specified initial value defined for instance instance_SWD_Interface.reg_SWCLK_DividerCounter[5:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":92:8:92:9|User-specified initial value defined for instance instance_SWD_Interface.reg_LineReset_InProgress is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":92:8:92:9|User-specified initial value defined for instance instance_SWD_Interface.reg_SWDIO is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":73:8:73:9|User-specified initial value defined for instance instance_SWD_Interface.clock_SWCLK_Divided is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":53:74:53:74|User-specified initial value defined for instance slow_clock is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":58:8:58:9|User-specified initial value defined for instance reg_SlowClockCounter[6:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_TestPulse.reg_Counter[0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_TestPulse.reg_LastTrigger is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":58:8:58:9|Found counter in view:work.CFXS_HWD_TestDev(rtl) instance reg_SlowClockCounter[6:0] 
@N: MO231 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|Found counter in view:cfxs.FixedDebounce(rtl) instance reg_StableCount_1[11:0] 
@N: MO231 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|Found counter in view:cfxs.FixedDebounce(rtl) instance reg_StableCount_0[11:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		 128 /        67
   2		0h:00m:00s		    -1.79ns		 128 /        67

   3		0h:00m:00s		    -1.79ns		 134 /        67
   4		0h:00m:00s		    -1.79ns		 136 /        67


   5		0h:00m:00s		    -0.60ns		 138 /        67
@N: FX1016 :"x:\cfxs\cfxs-hwd-debug-probe\dev\lattice\cfxs_hwd_ice40_testdev\src\main.vhd":17:8:17:19|SB_GB_IO inserted on the port system_clock.
@N: FX1017 :|SB_GB inserted on the net N_52.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock CFXS_HWD_TestDev|slow_clock_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock Interface_SWD|clock_SWCLK_Divided_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 67 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
52 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------------
@K:CKID0001       system_clock_ibuf_gb_io     SB_GB_IO               67         slow_clock     
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\synwork\CFXS_HWD_ICE40_TestDev_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock CFXS_HWD_TestDev|system_clock with period 9.11ns. Please declare a user-defined clock on object "p:system_clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Oct 14 16:14:44 2022
#


Top view:               CFXS_HWD_TestDev
Requested Frequency:    109.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.607

                                  Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
CFXS_HWD_TestDev|system_clock     109.8 MHz     93.3 MHz      9.106         10.713        -1.607     inferred     Autoconstr_clkgroup_0
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CFXS_HWD_TestDev|system_clock  CFXS_HWD_TestDev|system_clock  |  9.106       -1.607  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CFXS_HWD_TestDev|system_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                       Arrival           
Instance                                          Reference                         Type        Pin     Net                      Time        Slack 
                                                  Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------
instance_ResetPulseGenerator.reg_Counter[8]       CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_Counter[8]           0.796       -1.607
instance_ResetPulseGenerator.reg_Counter[4]       CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_Counter[4]           0.796       -1.535
instance_ResetPulseGenerator.reg_Counter[9]       CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_Counter[9]           0.796       -1.535
instance_ResetPulseGenerator.reg_Counter[10]      CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_Counter[10]          0.796       -1.504
instance_ResetPulseGenerator.reg_Counter[5]       CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_Counter[5]           0.796       -1.462
instance_ResetPulseGenerator.reg_Counter[6]       CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_Counter[6]           0.796       -1.431
instance_ResetPulseGenerator.reg_Counter[11]      CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_Counter[11]          0.796       -1.411
instance_ResetPulseGenerator.reg_Counter[7]       CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_Counter[7]           0.796       -1.338
instance_ButtonDebouncer.reg_StableCount_0[2]     CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_StableCount_0[2]     0.796       -1.338
instance_ButtonDebouncer.reg_StableCount_1[2]     CFXS_HWD_TestDev|system_clock     SB_DFFE     Q       reg_StableCount_1[2]     0.796       -1.338
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                          Required           
Instance                                         Reference                         Type        Pin     Net                         Time         Slack 
                                                 Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------
instance_ResetPulseGenerator.reg_Counter[3]      CFXS_HWD_TestDev|system_clock     SB_DFFE     D       reg_Counter_5_0_i[3]        8.951        -1.607
instance_ResetPulseGenerator.reg_Counter[4]      CFXS_HWD_TestDev|system_clock     SB_DFFE     D       reg_Counter_5_0_i[4]        8.951        -1.607
instance_ResetPulseGenerator.reg_Counter[5]      CFXS_HWD_TestDev|system_clock     SB_DFFE     D       reg_Counter_5_0_i[5]        8.951        -1.607
instance_ResetPulseGenerator.reg_Counter[6]      CFXS_HWD_TestDev|system_clock     SB_DFFE     D       reg_Counter_5_0_i[6]        8.951        -1.607
instance_ResetPulseGenerator.reg_Counter[9]      CFXS_HWD_TestDev|system_clock     SB_DFFE     D       reg_Counter_5_0_i[9]        8.951        -1.607
instance_ResetPulseGenerator.reg_Counter[10]     CFXS_HWD_TestDev|system_clock     SB_DFFE     D       reg_Counter_5_0_i[10]       8.951        -1.607
instance_ResetPulseGenerator.reg_Counter[11]     CFXS_HWD_TestDev|system_clock     SB_DFFE     D       reg_Counter_5_0_i[11]       8.951        -1.607
instance_ResetPulseGenerator.reg_Counter[12]     CFXS_HWD_TestDev|system_clock     SB_DFFE     D       reg_Counter_5_0_i[12]       8.951        -1.607
instance_ResetPulseGenerator.reg_Counter[0]      CFXS_HWD_TestDev|system_clock     SB_DFFE     D       un1_reg_Counter_1_axb_0     8.951        -1.535
instance_ButtonDebouncer.reg_OutputState[0]      CFXS_HWD_TestDev|system_clock     SB_DFF      D       reg_OutputState_0           8.951        -1.338
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.607

    Number of logic level(s):                4
    Starting point:                          instance_ResetPulseGenerator.reg_Counter[8] / Q
    Ending point:                            instance_ResetPulseGenerator.reg_Counter[3] / D
    The start point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C
    The end   point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
instance_ResetPulseGenerator.reg_Counter[8]              SB_DFFE     Q        Out     0.796     0.796       -         
reg_Counter[8]                                           Net         -        -       1.599     -           3         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     I0       In      -         2.395       -         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     O        Out     0.661     3.056       -         
un2_output_7                                             Net         -        -       1.371     -           2         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     I0       In      -         4.427       -         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     O        Out     0.661     5.089       -         
reg_Counter_RNIHVFN2[0]                                  Net         -        -       1.371     -           1         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     I2       In      -         6.460       -         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     O        Out     0.558     7.018       -         
target_nreset_c                                          Net         -        -       1.371     -           12        
instance_ResetPulseGenerator.reg_Counter_RNO[3]          SB_LUT4     I0       In      -         8.389       -         
instance_ResetPulseGenerator.reg_Counter_RNO[3]          SB_LUT4     O        Out     0.661     9.050       -         
reg_Counter_5_0_i[3]                                     Net         -        -       1.507     -           1         
instance_ResetPulseGenerator.reg_Counter[3]              SB_DFFE     D        In      -         10.557      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.713 is 3.494(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.607

    Number of logic level(s):                4
    Starting point:                          instance_ResetPulseGenerator.reg_Counter[8] / Q
    Ending point:                            instance_ResetPulseGenerator.reg_Counter[6] / D
    The start point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C
    The end   point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
instance_ResetPulseGenerator.reg_Counter[8]              SB_DFFE     Q        Out     0.796     0.796       -         
reg_Counter[8]                                           Net         -        -       1.599     -           3         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     I0       In      -         2.395       -         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     O        Out     0.661     3.056       -         
un2_output_7                                             Net         -        -       1.371     -           2         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     I0       In      -         4.427       -         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     O        Out     0.661     5.089       -         
reg_Counter_RNIHVFN2[0]                                  Net         -        -       1.371     -           1         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     I2       In      -         6.460       -         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     O        Out     0.558     7.018       -         
target_nreset_c                                          Net         -        -       1.371     -           12        
instance_ResetPulseGenerator.reg_Counter_RNO[6]          SB_LUT4     I0       In      -         8.389       -         
instance_ResetPulseGenerator.reg_Counter_RNO[6]          SB_LUT4     O        Out     0.661     9.050       -         
reg_Counter_5_0_i[6]                                     Net         -        -       1.507     -           1         
instance_ResetPulseGenerator.reg_Counter[6]              SB_DFFE     D        In      -         10.557      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.713 is 3.494(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.607

    Number of logic level(s):                4
    Starting point:                          instance_ResetPulseGenerator.reg_Counter[8] / Q
    Ending point:                            instance_ResetPulseGenerator.reg_Counter[5] / D
    The start point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C
    The end   point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
instance_ResetPulseGenerator.reg_Counter[8]              SB_DFFE     Q        Out     0.796     0.796       -         
reg_Counter[8]                                           Net         -        -       1.599     -           3         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     I0       In      -         2.395       -         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     O        Out     0.661     3.056       -         
un2_output_7                                             Net         -        -       1.371     -           2         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     I0       In      -         4.427       -         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     O        Out     0.661     5.089       -         
reg_Counter_RNIHVFN2[0]                                  Net         -        -       1.371     -           1         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     I2       In      -         6.460       -         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     O        Out     0.558     7.018       -         
target_nreset_c                                          Net         -        -       1.371     -           12        
instance_ResetPulseGenerator.reg_Counter_RNO[5]          SB_LUT4     I0       In      -         8.389       -         
instance_ResetPulseGenerator.reg_Counter_RNO[5]          SB_LUT4     O        Out     0.661     9.050       -         
reg_Counter_5_0_i[5]                                     Net         -        -       1.507     -           1         
instance_ResetPulseGenerator.reg_Counter[5]              SB_DFFE     D        In      -         10.557      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.713 is 3.494(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.607

    Number of logic level(s):                4
    Starting point:                          instance_ResetPulseGenerator.reg_Counter[8] / Q
    Ending point:                            instance_ResetPulseGenerator.reg_Counter[4] / D
    The start point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C
    The end   point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
instance_ResetPulseGenerator.reg_Counter[8]              SB_DFFE     Q        Out     0.796     0.796       -         
reg_Counter[8]                                           Net         -        -       1.599     -           3         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     I0       In      -         2.395       -         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     O        Out     0.661     3.056       -         
un2_output_7                                             Net         -        -       1.371     -           2         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     I0       In      -         4.427       -         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     O        Out     0.661     5.089       -         
reg_Counter_RNIHVFN2[0]                                  Net         -        -       1.371     -           1         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     I2       In      -         6.460       -         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     O        Out     0.558     7.018       -         
target_nreset_c                                          Net         -        -       1.371     -           12        
instance_ResetPulseGenerator.reg_Counter_RNO[4]          SB_LUT4     I0       In      -         8.389       -         
instance_ResetPulseGenerator.reg_Counter_RNO[4]          SB_LUT4     O        Out     0.661     9.050       -         
reg_Counter_5_0_i[4]                                     Net         -        -       1.507     -           1         
instance_ResetPulseGenerator.reg_Counter[4]              SB_DFFE     D        In      -         10.557      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.713 is 3.494(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.607

    Number of logic level(s):                4
    Starting point:                          instance_ResetPulseGenerator.reg_Counter[8] / Q
    Ending point:                            instance_ResetPulseGenerator.reg_Counter[12] / D
    The start point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C
    The end   point is clocked by            CFXS_HWD_TestDev|system_clock [rising] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
instance_ResetPulseGenerator.reg_Counter[8]              SB_DFFE     Q        Out     0.796     0.796       -         
reg_Counter[8]                                           Net         -        -       1.599     -           3         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     I0       In      -         2.395       -         
instance_ResetPulseGenerator.reg_Counter_RNISQ1C1[8]     SB_LUT4     O        Out     0.661     3.056       -         
un2_output_7                                             Net         -        -       1.371     -           2         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     I0       In      -         4.427       -         
instance_ResetPulseGenerator.reg_Counter_RNIHVFN2[0]     SB_LUT4     O        Out     0.661     5.089       -         
reg_Counter_RNIHVFN2[0]                                  Net         -        -       1.371     -           1         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     I2       In      -         6.460       -         
instance_ResetPulseGenerator.reg_Counter_RNILAOK3[0]     SB_LUT4     O        Out     0.558     7.018       -         
target_nreset_c                                          Net         -        -       1.371     -           12        
instance_ResetPulseGenerator.reg_Counter_RNO[12]         SB_LUT4     I0       In      -         8.389       -         
instance_ResetPulseGenerator.reg_Counter_RNO[12]         SB_LUT4     O        Out     0.661     9.050       -         
reg_Counter_5_0_i[12]                                    Net         -        -       1.507     -           1         
instance_ResetPulseGenerator.reg_Counter[12]             SB_DFFE     D        In      -         10.557      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.713 is 3.494(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for CFXS_HWD_TestDev 

Mapping to part: ice40up5kuwg30
Cell usage:
GND             4 uses
SB_CARRY        49 uses
SB_DFF          17 uses
SB_DFFE         40 uses
SB_DFFESR       2 uses
SB_DFFESS       2 uses
SB_DFFSR        2 uses
SB_DFFSS        4 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         114 uses

I/O ports: 23
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   67 (1%)
Total load per clock:
   CFXS_HWD_TestDev|system_clock: 1

@S |Mapping Summary:
Total  LUTs: 114 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 114 = 114 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 16:14:44 2022

###########################################################]


Synthesis exit by 0.
Current Implementation CFXS_HWD_ICE40_TestDev_Implmnt its sbt path: X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.edf " "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\netlist" "-pUWG30" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.edf...
start to read sdc/scf file X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.scf
sdc_reader OK X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.scf
Stored edif netlist at X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\netlist\oadb-CFXS_HWD_TestDev...
Warning: The terminal o_led_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_led_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_led_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_led_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: CFXS_HWD_TestDev

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\netlist\oadb-CFXS_HWD_TestDev" --outdir "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package UWG30 --deviceMarketName iCE40UP5K --sdc-file "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\outputs\placer\CFXS_HWD_TestDev_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\netlist\oadb-CFXS_HWD_TestDev --outdir X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package UWG30 --deviceMarketName iCE40UP5K --sdc-file X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\outputs\placer\CFXS_HWD_TestDev_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - UWG30
Design database      - X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\netlist\oadb-CFXS_HWD_TestDev
SDC file             - X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt\netlist\oadb-CFXS_HWD_TestDev/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	114
    Number of DFFs      	:	67
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 14
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 3
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 21
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 19
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 19
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "CFXS_HWD_ICE40_TestDev_syn.prj" -log "CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of CFXS_HWD_ICE40_TestDev_Implmnt/CFXS_HWD_ICE40_TestDev.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-0ATB960

# Fri Oct 14 16:22:07 2022

#Implementation: CFXS_HWD_ICE40_TestDev_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":15:7:15:22|Top entity is set to CFXS_HWD_TestDev.
File X:\CFXS\CFXS-HDL-Library\VHDL\Packages\Types.vhd changed - recompiling
File X:\CFXS\CFXS-HDL-Library\VHDL\Packages\Utils.vhd changed - recompiling
File X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd changed - recompiling
File X:\CFXS\CFXS-HDL-Library\VHDL\Components\FixedDebounce.vhd changed - recompiling
File X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd changed - recompiling
File X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":15:7:15:22|Synthesizing work.cfxs_hwd_testdev.rtl.
@W: CD638 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":45:11:45:27|Signal reg_swclk_divider is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":8:7:8:19|Synthesizing cfxs.interface_swd.rtl.
@N: CD233 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":60:25:60:26|Using sequential encoding for type datadirection_t.
@W: CD638 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":47:11:47:27|Signal reg_sendlinereset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":48:11:48:32|Signal reg_sendswitchsequence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":61:11:61:19|Signal dir_swdio is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for cfxs.interface_swd.rtl
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":8:7:8:20|Synthesizing cfxs.pulsegenerator.rtl.
Post processing for cfxs.pulsegenerator.rtl
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":8:7:8:20|Synthesizing cfxs.pulsegenerator.rtl.
Post processing for cfxs.pulsegenerator.rtl
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\FixedDebounce.vhd":7:7:7:19|Synthesizing cfxs.fixeddebounce.rtl.
Post processing for cfxs.fixeddebounce.rtl
Post processing for work.cfxs_hwd_testdev.rtl
@N: CL159 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":28:8:28:33|Input request_SendSwitchSequence is unused.
@W: CL157 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":20:8:20:12|Output o_led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\src\main.vhd":18:8:18:15|Input i_switch is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 16:22:07 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 16:22:07 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 16:22:07 2022

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\synlog\CFXS_HWD_ICE40_TestDev_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\synlog\CFXS_HWD_ICE40_TestDev_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev\CFXS_HWD_ICE40_TestDev_Implmnt\synlog\CFXS_HWD_ICE40_TestDev_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation CFXS_HWD_ICE40_TestDev_Implmnt its sbt path: X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Lattice/CFXS_HWD_ICE40_TestDev/CFXS_HWD_ICE40_TestDev_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds
7:59:36 PM
