// Seed: 302255508
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wand id_4,
    input wor id_5,
    output tri id_6,
    input uwire id_7,
    output wor id_8,
    output uwire id_9,
    input wand id_10,
    input tri1 id_11,
    input wor id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    output wor id_16,
    input tri0 id_17,
    input supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply0 id_21,
    output tri1 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input uwire id_25,
    input supply1 id_26,
    input tri0 id_27
);
  always @(posedge id_26 - id_13);
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    input tri0 id_15,
    input wor id_16,
    input uwire id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_6,
      id_7,
      id_7,
      id_3,
      id_7,
      id_9,
      id_7,
      id_7,
      id_14,
      id_17,
      id_13,
      id_6,
      id_4,
      id_10,
      id_7,
      id_12,
      id_11,
      id_8,
      id_14,
      id_16,
      id_7,
      id_12,
      id_2,
      id_9,
      id_13,
      id_0
  );
  assign modCall_1.type_6 = 0;
endmodule
