

================================================================
== Vitis HLS Report for 'subFloat64Sigs'
================================================================
* Date:           Tue Jun 18 22:36:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.514 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        8|  5.000 ns|  40.000 ns|    1|    8|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    4914|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        1|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     574|    -|
|Register             |        -|     -|     1852|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        1|     0|     1852|    5488|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |countLeadingZerosHigh_U  |float64_mul_countLeadingZerosHigh_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    4|     1|         1024|
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                               |        1|  0|   0|    0|   256|    4|     1|         1024|
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln146_fu_1656_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln207_fu_1404_p2       |         +|   0|  0|   71|          64|          10|
    |add_ln226_fu_1550_p2       |         +|   0|  0|   71|          64|          10|
    |add_ln248_fu_1346_p2       |         +|   0|  0|   16|           7|           7|
    |expDiff_1_fu_773_p2        |         +|   0|  0|   18|          11|           2|
    |expDiff_3_fu_719_p2        |         +|   0|  0|   19|          12|           1|
    |shiftCount_3_fu_1352_p2    |         +|   0|  0|   16|           7|           7|
    |zExp_fu_1288_p2            |         +|   0|  0|   19|          12|           2|
    |expDiff_fu_599_p2          |         -|   0|  0|   19|          12|          12|
    |sub_ln217_fu_1430_p2       |         -|   0|  0|   19|           1|          12|
    |sub_ln249_fu_1362_p2       |         -|   0|  0|   19|          12|          12|
    |sub_ln412_fu_888_p2        |         -|   0|  0|   19|           1|          12|
    |sub_ln73_fu_1217_p2        |         -|   0|  0|   13|           1|           6|
    |zSig_1_fu_990_p2           |         -|   0|  0|   71|          64|          64|
    |zSig_fu_1278_p2            |         -|   0|  0|   71|          64|          64|
    |and_ln100_1_fu_821_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln100_3_fu_1088_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln100_5_fu_1118_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln100_7_fu_701_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln100_9_fu_852_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln100_fu_1702_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln207_fu_1417_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln227_fu_1586_p2       |       and|   0|  0|   54|          54|          54|
    |ap_condition_1286          |       and|   0|  0|    2|           1|           1|
    |ap_condition_1516          |       and|   0|  0|    2|           1|           1|
    |grp_fu_510_p2              |      icmp|   0|  0|   58|          51|           1|
    |grp_fu_515_p2              |      icmp|   0|  0|   58|          51|           1|
    |icmp_ln100_10_fu_846_p2    |      icmp|   0|  0|   70|          63|          54|
    |icmp_ln100_2_fu_815_p2     |      icmp|   0|  0|   70|          63|          54|
    |icmp_ln100_4_fu_1082_p2    |      icmp|   0|  0|   70|          63|          54|
    |icmp_ln100_6_fu_1112_p2    |      icmp|   0|  0|   70|          63|          54|
    |icmp_ln100_8_fu_695_p2     |      icmp|   0|  0|   70|          63|          54|
    |icmp_ln100_fu_1696_p2      |      icmp|   0|  0|   70|          63|          54|
    |icmp_ln204_fu_1389_p2      |      icmp|   0|  0|   19|          12|          11|
    |icmp_ln206_fu_1394_p2      |      icmp|   0|  0|   19|          12|          11|
    |icmp_ln207_fu_1399_p2      |      icmp|   0|  0|   19|          12|          11|
    |icmp_ln220_fu_1520_p2      |      icmp|   0|  0|   17|          10|           1|
    |icmp_ln224_fu_1544_p2      |      icmp|   0|  0|   17|          10|           1|
    |icmp_ln227_fu_1566_p2      |      icmp|   0|  0|   18|          10|          11|
    |icmp_ln228_fu_1626_p2      |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln265_fu_1034_p2      |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln270_fu_1294_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln291_fu_1006_p2      |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln380_fu_641_p2       |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln386_fu_671_p2       |      icmp|   0|  0|   69|          62|           1|
    |icmp_ln396_fu_877_p2       |      icmp|   0|  0|   69|          62|          62|
    |icmp_ln398_fu_881_p2       |      icmp|   0|  0|   69|          62|          62|
    |icmp_ln402_fu_707_p2       |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln404_fu_755_p2       |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln408_fu_713_p2       |      icmp|   0|  0|   18|          11|           1|
    |icmp_ln420_fu_761_p2       |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln422_fu_791_p2       |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln426_fu_767_p2       |      icmp|   0|  0|   18|          11|           1|
    |icmp_ln67_1_fu_893_p2      |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln67_2_fu_1435_p2     |      icmp|   0|  0|   19|          12|          12|
    |icmp_ln67_fu_1178_p2       |      icmp|   0|  0|   18|          11|           1|
    |icmp_ln71_1_fu_908_p2      |      icmp|   0|  0|   13|           6|           1|
    |icmp_ln71_2_fu_1449_p2     |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln71_fu_1192_p2       |      icmp|   0|  0|   12|           5|           1|
    |icmp_ln73_1_fu_942_p2      |      icmp|   0|  0|   71|          64|           1|
    |icmp_ln73_2_fu_1472_p2     |      icmp|   0|  0|   71|          64|           1|
    |icmp_ln73_fu_1232_p2       |      icmp|   0|  0|   71|          64|           1|
    |icmp_ln87_1_fu_1098_p2     |      icmp|   0|  0|   71|          64|          55|
    |icmp_ln87_2_fu_832_p2      |      icmp|   0|  0|   71|          64|          55|
    |icmp_ln87_fu_1712_p2       |      icmp|   0|  0|   71|          64|          55|
    |z_1_fu_1198_p2             |      icmp|   0|  0|   70|          63|           1|
    |z_4_fu_914_p2              |      icmp|   0|  0|   70|          63|           1|
    |z_7_fu_1506_p2             |      icmp|   0|  0|   71|          64|           1|
    |lshr_ln73_1_fu_927_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln73_2_fu_1459_p2     |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln73_fu_1211_p2       |      lshr|   0|  0|  182|          64|          64|
    |ap_condition_360           |        or|   0|  0|    2|           1|           1|
    |ap_condition_368           |        or|   0|  0|    2|           1|           1|
    |grp_fu_529_p2              |        or|   0|  0|   64|          52|          64|
    |grp_fu_534_p2              |        or|   0|  0|   64|          64|          52|
    |or_ln121_1_fu_1123_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln121_2_fu_857_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln121_fu_1718_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln146_1_fu_1682_p2      |        or|   0|  0|   64|          64|          63|
    |or_ln146_fu_1153_p2        |        or|   0|  0|   64|          64|          63|
    |or_ln224_2_fu_1602_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln224_fu_1592_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln386_fu_665_p2         |        or|   0|  0|   62|          62|          62|
    |or_ln69_1_fu_1669_p2       |        or|   0|  0|   32|          32|           4|
    |or_ln69_2_fu_1526_p2       |        or|   0|  0|   32|          32|           3|
    |or_ln69_fu_651_p2          |        or|   0|  0|   32|          32|           5|
    |or_ln73_1_fu_952_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln73_2_fu_1482_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln73_fu_1252_p2         |        or|   0|  0|    2|           1|           1|
    |expDiff_2_fu_779_p3        |    select|   0|  0|   11|           1|          11|
    |expDiff_4_fu_743_p3        |    select|   0|  0|   12|           1|          12|
    |select_ln123_1_fu_1731_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln123_2_fu_1129_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln123_3_fu_1137_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln123_4_fu_862_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln123_5_fu_870_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln123_fu_1723_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln146_fu_1631_p3    |    select|   0|  0|   12|           1|           1|
    |select_ln220_fu_1537_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln248_fu_1339_p3    |    select|   0|  0|    5|           1|           5|
    |select_ln265_1_fu_1046_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln270_fu_1299_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln291_fu_1016_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln408_fu_735_p3     |    select|   0|  0|   63|           1|          63|
    |select_ln426_fu_1168_p3    |    select|   0|  0|   63|           1|          63|
    |shiftCount_1_fu_1317_p3    |    select|   0|  0|    5|           1|           5|
    |shiftCount_2_fu_1324_p3    |    select|   0|  0|    5|           1|           5|
    |shiftCount_fu_1310_p3      |    select|   0|  0|    6|           1|           6|
    |shl_ln249_fu_1379_p2       |       shl|   0|  0|  182|          64|          64|
    |shl_ln73_1_fu_936_p2       |       shl|   0|  0|  182|          64|          64|
    |shl_ln73_2_fu_1467_p2      |       shl|   0|  0|  182|          64|          64|
    |shl_ln73_fu_1226_p2        |       shl|   0|  0|  182|          64|          64|
    |grp_fu_539_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln220_fu_1531_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln227_fu_1576_p2       |       xor|   0|  0|    2|           2|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 4914|        2966|        2485|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+-----+-----------+-----+-----------+
    |                          Name                          | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------------+-----+-----------+-----+-----------+
    |aExp_1_reg_211                                          |    9|          2|   11|         22|
    |aExp_3_reg_264                                          |    9|          2|   11|         22|
    |aSig_4_reg_234                                          |    9|          2|   64|        128|
    |ap_NS_fsm                                               |  161|         36|    1|         36|
    |ap_phi_mux_aSig_4_phi_fu_237_p4                         |    9|          2|   64|        128|
    |ap_phi_mux_bSig_3_phi_fu_299_p4                         |    9|          2|   64|        128|
    |ap_phi_mux_empty_29_phi_fu_247_p4                       |    9|          2|   53|        106|
    |ap_phi_mux_empty_30_phi_fu_309_p4                       |    9|          2|   53|        106|
    |ap_phi_mux_empty_31_phi_fu_350_p6                       |    9|          2|   64|        128|
    |ap_phi_mux_float_exception_flags_flag_6_phi_fu_413_p24  |    9|          2|    1|          2|
    |ap_phi_mux_float_exception_flags_new_6_phi_fu_448_p24   |    9|          2|   32|         64|
    |ap_phi_mux_retval_0_phi_fu_482_p24                      |    9|          2|   64|        128|
    |ap_phi_mux_roundBits_2_phi_fu_362_p6                    |    9|          2|   10|         20|
    |ap_phi_mux_zSig_2_phi_fu_278_p4                         |   14|          3|   64|        192|
    |ap_phi_mux_z_10_phi_fu_288_p6                           |    9|          2|   64|        128|
    |ap_return                                               |    9|          2|   64|        128|
    |bExp_1_reg_199                                          |    9|          2|   11|         22|
    |bExp_3_reg_253                                          |    9|          2|   11|         22|
    |bSig_3_reg_296                                          |    9|          2|   64|        128|
    |empty_29_reg_244                                        |    9|          2|   53|        106|
    |empty_30_reg_306                                        |    9|          2|   53|        106|
    |empty_31_reg_347                                        |    9|          2|   64|        128|
    |float_exception_flags_flag_4_reg_370                    |    9|          2|    1|          2|
    |float_exception_flags_flag_6_reg_408                    |   31|          6|    1|          6|
    |float_exception_flags_loc_1_reg_384                     |    9|          2|   32|         64|
    |float_exception_flags_new_6_reg_444                     |   20|          4|   32|        128|
    |float_exception_flags_o                                 |    9|          2|   32|         64|
    |retval_0_reg_477                                        |   54|         10|   64|        640|
    |roundBits_2_reg_359                                     |    9|          2|   10|         20|
    |zExp_2_reg_315                                          |    9|          2|   11|         22|
    |zExp_assign_2_reg_395                                   |    9|          2|   12|         24|
    |zSig_2_reg_275                                          |    9|          2|   64|        128|
    |zSign_assign_1_reg_326                                  |    9|          2|    1|          2|
    |z_10_reg_285                                            |   14|          3|   64|        192|
    |z_8_reg_336                                             |   14|          3|   64|        192|
    |z_9_reg_223                                             |   14|          3|   64|        192|
    +--------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                   |  574|        124| 1392|       3654|
    +--------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |aExp_1_reg_211                        |  11|   0|   11|          0|
    |aExp_3_reg_264                        |  11|   0|   11|          0|
    |aExp_reg_1772                         |  11|   0|   11|          0|
    |aSig_4_reg_234                        |  64|   0|   64|          0|
    |aSig_reg_1784                         |  52|   0|   62|         10|
    |and_ln100_1_reg_1918                  |   1|   0|    1|          0|
    |and_ln100_7_reg_1844                  |   1|   0|    1|          0|
    |and_ln207_reg_2127                    |   1|   0|    1|          0|
    |and_ln227_reg_2167                    |  54|   0|   54|          0|
    |ap_CS_fsm                             |  35|   0|   35|          0|
    |ap_return_preg                        |  64|   0|   64|          0|
    |bExp_1_reg_199                        |  11|   0|   11|          0|
    |bExp_3_reg_253                        |  11|   0|   11|          0|
    |bExp_reg_1778                         |  11|   0|   11|          0|
    |bSig_3_reg_296                        |  64|   0|   64|          0|
    |bSig_reg_1800                         |  52|   0|   62|         10|
    |empty_27_reg_1761                     |  52|   0|   52|          0|
    |empty_28_reg_1767                     |  52|   0|   52|          0|
    |empty_29_reg_244                      |  53|   0|   63|         10|
    |empty_30_reg_306                      |  53|   0|   63|         10|
    |empty_31_reg_347                      |  64|   0|   64|          0|
    |expDiff_2_reg_1898                    |  11|   0|   11|          0|
    |expDiff_4_reg_1865                    |  12|   0|   12|          0|
    |float_exception_flags_flag_4_reg_370  |   1|   0|    1|          0|
    |float_exception_flags_flag_6_reg_408  |   1|   0|    1|          0|
    |float_exception_flags_load_reg_1821   |  32|   0|   32|          0|
    |float_exception_flags_loc_1_reg_384   |  32|   0|   32|          0|
    |float_exception_flags_new_6_reg_444   |  32|   0|   32|          0|
    |icmp_ln100_11_reg_1850                |   1|   0|    1|          0|
    |icmp_ln100_1_reg_1913                 |   1|   0|    1|          0|
    |icmp_ln100_5_reg_1879                 |   1|   0|    1|          0|
    |icmp_ln100_7_reg_1884                 |   1|   0|    1|          0|
    |icmp_ln204_reg_2119                   |   1|   0|    1|          0|
    |icmp_ln206_reg_2123                   |   1|   0|    1|          0|
    |icmp_ln224_reg_2161                   |   1|   0|    1|          0|
    |icmp_ln265_reg_1986                   |   1|   0|    1|          0|
    |icmp_ln270_reg_2071                   |   1|   0|    1|          0|
    |icmp_ln291_reg_1981                   |   1|   0|    1|          0|
    |icmp_ln380_reg_1817                   |   1|   0|    1|          0|
    |icmp_ln396_reg_1942                   |   1|   0|    1|          0|
    |icmp_ln398_reg_1946                   |   1|   0|    1|          0|
    |icmp_ln402_reg_1855                   |   1|   0|    1|          0|
    |icmp_ln420_reg_1889                   |   1|   0|    1|          0|
    |icmp_ln426_reg_1893                   |   1|   0|    1|          0|
    |icmp_ln67_reg_2032                    |   1|   0|    1|          0|
    |icmp_ln71_reg_2036                    |   1|   0|    1|          0|
    |icmp_ln73_reg_2045                    |   1|   0|    1|          0|
    |or_ln69_reg_1826                      |  31|   0|   32|          1|
    |retval_0_reg_477                      |  64|   0|   64|          0|
    |roundBits_2_reg_359                   |  10|   0|   10|          0|
    |roundBits_reg_2113                    |  10|   0|   10|          0|
    |select_ln408_reg_1859                 |  53|   0|   63|         10|
    |sext_ln246_reg_2081                   |  12|   0|   12|          0|
    |shl_ln249_reg_2102                    |  64|   0|   64|          0|
    |sub_ln249_reg_2086                    |  12|   0|   12|          0|
    |tmp_14_reg_1992                       |   8|   0|    8|          0|
    |tmp_15_reg_1998                       |   8|   0|    8|          0|
    |tmp_17_reg_2131                       |   1|   0|    1|          0|
    |tmp_4_reg_1837                        |   1|   0|    1|          0|
    |tmp_reg_2055                          |  63|   0|   63|          0|
    |trunc_ln249_reg_2097                  |   6|   0|    6|          0|
    |trunc_ln371_1_reg_1905                |   6|   0|    6|          0|
    |trunc_ln371_2_reg_1871                |   6|   0|    6|          0|
    |trunc_ln73_reg_2050                   |   1|   0|    1|          0|
    |zExp_2_reg_315                        |  11|   0|   11|          0|
    |zExp_assign_2_reg_395                 |  12|   0|   12|          0|
    |zExp_reg_2065                         |  12|   0|   12|          0|
    |zSig_1_reg_1971                       |  64|   0|   64|          0|
    |zSig_2_reg_275                        |  64|   0|   64|          0|
    |zSig_reg_2060                         |  64|   0|   64|          0|
    |zSign_assign_1_reg_326                |   1|   0|    1|          0|
    |z_10_reg_285                          |  64|   0|   64|          0|
    |z_8_reg_336                           |  64|   0|   64|          0|
    |z_9_reg_223                           |  64|   0|   64|          0|
    |zext_ln370_1_reg_1795                 |  52|   0|   63|         11|
    |zext_ln370_2_reg_1806                 |  52|   0|   64|         12|
    |zext_ln370_3_reg_1811                 |  52|   0|   63|         11|
    |zext_ln370_reg_1790                   |  52|   0|   64|         12|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1852|   0| 1949|         97|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|         subFloat64Sigs|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|         subFloat64Sigs|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|         subFloat64Sigs|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|         subFloat64Sigs|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|         subFloat64Sigs|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|         subFloat64Sigs|  return value|
|ap_return                       |  out|   64|  ap_ctrl_hs|         subFloat64Sigs|  return value|
|a                               |   in|   64|     ap_none|                      a|        scalar|
|b                               |   in|   64|     ap_none|                      b|        scalar|
|zSign                           |   in|    1|     ap_none|                  zSign|        scalar|
|float_exception_flags_i         |   in|   32|     ap_ovld|  float_exception_flags|       pointer|
|float_exception_flags_o         |  out|   32|     ap_ovld|  float_exception_flags|       pointer|
|float_exception_flags_o_ap_vld  |  out|    1|     ap_ovld|  float_exception_flags|       pointer|
+--------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 9 2 27 10 13 20 21 29 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 27 
9 --> 22 11 27 
10 --> 11 
11 --> 12 
12 --> 23 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 27 
20 --> 27 
21 --> 22 
22 --> 12 
23 --> 24 
24 --> 25 
25 --> 26 28 
26 --> 27 
27 --> 
28 --> 27 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zSign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zSign"   --->   Operation 36 'read' 'zSign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 37 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 38 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = trunc i64 %b_read"   --->   Operation 39 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_26 = trunc i64 %a_read"   --->   Operation 40 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_27 = trunc i64 %b_read"   --->   Operation 41 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_28 = trunc i64 %a_read"   --->   Operation 42 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%aExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %a_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:374]   --->   Operation 43 'partselect' 'aExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i11 %aExp" [benchmarks/chstone/dfsin/src/softfloat.c:369]   --->   Operation 44 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %b_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:376]   --->   Operation 45 'partselect' 'bExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i11 %bExp" [benchmarks/chstone/dfsin/src/softfloat.c:369]   --->   Operation 46 'zext' 'zext_ln369_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.96ns)   --->   "%expDiff = sub i12 %zext_ln369, i12 %zext_ln369_1" [benchmarks/chstone/dfsin/src/softfloat.c:377]   --->   Operation 47 'sub' 'expDiff' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i12 %expDiff" [benchmarks/chstone/dfsin/src/softfloat.c:371]   --->   Operation 48 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%aSig = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i52.i10, i52 %empty_28, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:378]   --->   Operation 49 'bitconcatenate' 'aSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i62 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 50 'zext' 'zext_ln370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln370_1 = zext i62 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 51 'zext' 'zext_ln370_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%bSig = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i52.i10, i52 %empty_27, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:379]   --->   Operation 52 'bitconcatenate' 'bSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln370_2 = zext i62 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 53 'zext' 'zext_ln370_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln370_3 = zext i62 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 54 'zext' 'zext_ln370_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.99ns)   --->   "%icmp_ln380 = icmp_sgt  i12 %expDiff, i12 0" [benchmarks/chstone/dfsin/src/softfloat.c:380]   --->   Operation 55 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%float_exception_flags_load = load i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 56 'load' 'float_exception_flags_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln69 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 57 'or' 'or_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %if.end, void %aExpBigger" [benchmarks/chstone/dfsin/src/softfloat.c:380]   --->   Operation 58 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %expDiff, i32 11" [benchmarks/chstone/dfsin/src/softfloat.c:382]   --->   Operation 59 'bitselect' 'tmp_4' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %tmp_4, void %if.end7, void %bExpBigger" [benchmarks/chstone/dfsin/src/softfloat.c:382]   --->   Operation 60 'br' 'br_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.91ns)   --->   "%switch_ln384 = switch i11 %aExp, void %if.end16, i11 2047, void %if.then9, i11 0, void %if.then15" [benchmarks/chstone/dfsin/src/softfloat.c:384]   --->   Operation 61 'switch' 'switch_ln384' <Predicate = (!icmp_ln380 & !tmp_4)> <Delay = 0.91>
ST_1 : Operation 62 [1/1] (0.46ns)   --->   "%br_ln395 = br void %if.end16" [benchmarks/chstone/dfsin/src/softfloat.c:395]   --->   Operation 62 'br' 'br_ln395' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 0)> <Delay = 0.46>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%or_ln386 = or i62 %bSig, i62 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:386]   --->   Operation 63 'or' 'or_ln386' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.35ns) (out node of the LUT)   --->   "%icmp_ln386 = icmp_eq  i62 %or_ln386, i62 0" [benchmarks/chstone/dfsin/src/softfloat.c:386]   --->   Operation 64 'icmp' 'icmp_ln386' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.75ns)   --->   "%br_ln386 = br i1 %icmp_ln386, void %if.then10, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:386]   --->   Operation 65 'br' 'br_ln386' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047)> <Delay = 0.75>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 66 'partselect' 'tmp_10' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%and_ln100_8 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_10, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 67 'bitconcatenate' 'and_ln100_8' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.35ns)   --->   "%icmp_ln100_8 = icmp_eq  i63 %and_ln100_8, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 68 'icmp' 'icmp_ln100_8' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.31ns)   --->   "%icmp_ln100_9 = icmp_ne  i51 %empty_26, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 69 'icmp' 'icmp_ln100_9' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.14ns)   --->   "%and_ln100_7 = and i1 %icmp_ln100_8, i1 %icmp_ln100_9" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 70 'and' 'and_ln100_7' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.31ns)   --->   "%icmp_ln100_11 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 71 'icmp' 'icmp_ln100_11' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.96ns)   --->   "%icmp_ln402 = icmp_eq  i11 %bExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:402]   --->   Operation 72 'icmp' 'icmp_ln402' <Predicate = (!icmp_ln380 & tmp_4)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln402 = br i1 %icmp_ln402, void %if.end32, void %if.then26" [benchmarks/chstone/dfsin/src/softfloat.c:402]   --->   Operation 73 'br' 'br_ln402' <Predicate = (!icmp_ln380 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.96ns)   --->   "%icmp_ln408 = icmp_eq  i11 %aExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:408]   --->   Operation 74 'icmp' 'icmp_ln408' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.99ns)   --->   "%expDiff_3 = add i12 %expDiff, i12 1" [benchmarks/chstone/dfsin/src/softfloat.c:409]   --->   Operation 75 'add' 'expDiff_3' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%aSig_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i52.i10, i1 1, i52 %empty_28, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:411]   --->   Operation 76 'bitconcatenate' 'aSig_1' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%select_ln408 = select i1 %icmp_ln408, i63 %zext_ln370_1, i63 %aSig_1" [benchmarks/chstone/dfsin/src/softfloat.c:408]   --->   Operation 77 'select' 'select_ln408' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.36ns)   --->   "%expDiff_4 = select i1 %icmp_ln408, i12 %expDiff_3, i12 %expDiff" [benchmarks/chstone/dfsin/src/softfloat.c:408]   --->   Operation 78 'select' 'expDiff_4' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln371_2 = trunc i12 %expDiff_4" [benchmarks/chstone/dfsin/src/softfloat.c:371]   --->   Operation 79 'trunc' 'trunc_ln371_2' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.31ns)   --->   "%icmp_ln404 = icmp_eq  i52 %empty_27, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:404]   --->   Operation 80 'icmp' 'icmp_ln404' <Predicate = (!icmp_ln380 & tmp_4 & icmp_ln402)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln404 = br i1 %icmp_ln404, void %if.then28, void %if.end30" [benchmarks/chstone/dfsin/src/softfloat.c:404]   --->   Operation 81 'br' 'br_ln404' <Predicate = (!icmp_ln380 & tmp_4 & icmp_ln402)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.31ns)   --->   "%icmp_ln100_5 = icmp_ne  i51 %empty_26, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 82 'icmp' 'icmp_ln100_5' <Predicate = (!icmp_ln380 & tmp_4 & icmp_ln402 & !icmp_ln404)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.31ns)   --->   "%icmp_ln100_7 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 83 'icmp' 'icmp_ln100_7' <Predicate = (!icmp_ln380 & tmp_4 & icmp_ln402 & !icmp_ln404)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.96ns)   --->   "%icmp_ln420 = icmp_eq  i11 %aExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:420]   --->   Operation 84 'icmp' 'icmp_ln420' <Predicate = (icmp_ln380)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln420 = br i1 %icmp_ln420, void %if.end47, void %if.then42" [benchmarks/chstone/dfsin/src/softfloat.c:420]   --->   Operation 85 'br' 'br_ln420' <Predicate = (icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.96ns)   --->   "%icmp_ln426 = icmp_eq  i11 %bExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:426]   --->   Operation 86 'icmp' 'icmp_ln426' <Predicate = (icmp_ln380 & !icmp_ln420)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.96ns)   --->   "%expDiff_1 = add i11 %trunc_ln371, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:427]   --->   Operation 87 'add' 'expDiff_1' <Predicate = (icmp_ln380 & !icmp_ln420)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.37ns)   --->   "%expDiff_2 = select i1 %icmp_ln426, i11 %expDiff_1, i11 %trunc_ln371" [benchmarks/chstone/dfsin/src/softfloat.c:426]   --->   Operation 88 'select' 'expDiff_2' <Predicate = (icmp_ln380 & !icmp_ln420)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln371_1 = trunc i11 %expDiff_2" [benchmarks/chstone/dfsin/src/softfloat.c:371]   --->   Operation 89 'trunc' 'trunc_ln371_1' <Predicate = (icmp_ln380 & !icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.31ns)   --->   "%icmp_ln422 = icmp_eq  i52 %empty_28, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:422]   --->   Operation 90 'icmp' 'icmp_ln422' <Predicate = (icmp_ln380 & icmp_ln420)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.75ns)   --->   "%br_ln422 = br i1 %icmp_ln422, void %if.then44, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:422]   --->   Operation 91 'br' 'br_ln422' <Predicate = (icmp_ln380 & icmp_ln420)> <Delay = 0.75>
ST_1 : Operation 92 [1/1] (1.31ns)   --->   "%icmp_ln100_1 = icmp_ne  i51 %empty_26, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 92 'icmp' 'icmp_ln100_1' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 93 'partselect' 'tmp_8' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln100_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_8, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 94 'bitconcatenate' 'and_ln100_2' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.35ns)   --->   "%icmp_ln100_2 = icmp_eq  i63 %and_ln100_2, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 95 'icmp' 'icmp_ln100_2' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.31ns)   --->   "%icmp_ln100_3 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 96 'icmp' 'icmp_ln100_3' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.14ns)   --->   "%and_ln100_1 = and i1 %icmp_ln100_2, i1 %icmp_ln100_3" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 97 'and' 'and_ln100_1' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_2)   --->   "%shl_ln87_2 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 98 'shl' 'shl_ln87_2' <Predicate = (!and_ln100_7)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87_2 = icmp_ugt  i64 %shl_ln87_2, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 99 'icmp' 'icmp_ln87_2' <Predicate = (!and_ln100_7)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 100 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%and_ln100_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_11, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 101 'bitconcatenate' 'and_ln100_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.35ns)   --->   "%icmp_ln100_10 = icmp_eq  i63 %and_ln100_s, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 102 'icmp' 'icmp_ln100_10' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.14ns)   --->   "%and_ln100_9 = and i1 %icmp_ln100_10, i1 %icmp_ln100_11" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 103 'and' 'and_ln100_9' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln119_2 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 104 'or' 'or_ln119_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln120_2 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 105 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.14ns)   --->   "%or_ln121_2 = or i1 %and_ln100_7, i1 %and_ln100_9" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 106 'or' 'or_ln121_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_9, void %cond.false.i, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 107 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_5)   --->   "%select_ln123_4 = select i1 %icmp_ln87_2, i64 %or_ln120_2, i64 %or_ln119_2" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 108 'select' 'select_ln123_4' <Predicate = (!and_ln100_9 & !and_ln100_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_5 = select i1 %and_ln100_7, i64 %or_ln119_2, i64 %select_ln123_4" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 109 'select' 'select_ln123_5' <Predicate = (!and_ln100_9)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 110 'br' 'br_ln123' <Predicate = (!and_ln100_9)> <Delay = 0.75>

State 9 <SV = 1> <Delay = 2.10>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%bExp_1 = phi i11 1, void %if.then15, i11 %bExp, void %if.end7"   --->   Operation 111 'phi' 'bExp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%aExp_1 = phi i11 1, void %if.then15, i11 %aExp, void %if.end7"   --->   Operation 112 'phi' 'aExp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (1.35ns)   --->   "%icmp_ln396 = icmp_ult  i62 %bSig, i62 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:396]   --->   Operation 113 'icmp' 'icmp_ln396' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.46ns)   --->   "%br_ln396 = br i1 %icmp_ln396, void %if.end19, void %aBigger" [benchmarks/chstone/dfsin/src/softfloat.c:396]   --->   Operation 114 'br' 'br_ln396' <Predicate = true> <Delay = 0.46>
ST_9 : Operation 115 [1/1] (1.35ns)   --->   "%icmp_ln398 = icmp_ult  i62 %aSig, i62 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:398]   --->   Operation 115 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln396)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.75ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %cleanup, void %bBigger" [benchmarks/chstone/dfsin/src/softfloat.c:398]   --->   Operation 116 'br' 'br_ln398' <Predicate = (!icmp_ln396)> <Delay = 0.75>

State 10 <SV = 1> <Delay = 3.32>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln408 = zext i63 %select_ln408" [benchmarks/chstone/dfsin/src/softfloat.c:408]   --->   Operation 117 'zext' 'zext_ln408' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.99ns)   --->   "%sub_ln412 = sub i12 0, i12 %expDiff_4" [benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 118 'sub' 'sub_ln412' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.99ns)   --->   "%icmp_ln67_1 = icmp_eq  i12 %expDiff_4, i12 0" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 119 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.50ns)   --->   "%br_ln67 = br i1 %icmp_ln67_1, void %if.else.i, void %shift64RightJamming.exit" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 120 'br' 'br_ln67' <Predicate = true> <Delay = 0.50>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln412, i32 6, i32 11" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 121 'partselect' 'tmp_7' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.84ns)   --->   "%icmp_ln71_1 = icmp_slt  i6 %tmp_7, i6 1" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 122 'icmp' 'icmp_ln71_1' <Predicate = (!icmp_ln67_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %if.else5.i, void %if.then2.i" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 123 'br' 'br_ln71' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (1.35ns)   --->   "%z_4 = icmp_ne  i63 %select_ln408, i63 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 124 'icmp' 'z_4' <Predicate = (!icmp_ln67_1 & !icmp_ln71_1)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i1 %z_4" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 125 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln67_1 & !icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.50ns)   --->   "%br_ln0 = br void %shift64RightJamming.exit"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln67_1 & !icmp_ln71_1)> <Delay = 0.50>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i12 %sub_ln412" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 127 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.31ns)   --->   "%lshr_ln73_1 = lshr i64 %zext_ln408, i64 %zext_ln73_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 128 'lshr' 'lshr_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i6 %trunc_ln371_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 129 'zext' 'zext_ln73_3' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.31ns)   --->   "%shl_ln73_1 = shl i64 %zext_ln408, i64 %zext_ln73_3" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 130 'shl' 'shl_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.36ns)   --->   "%icmp_ln73_1 = icmp_ne  i64 %shl_ln73_1, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 131 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i64 %lshr_ln73_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 132 'trunc' 'trunc_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.14ns)   --->   "%or_ln73_1 = or i1 %trunc_ln73_1, i1 %icmp_ln73_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 133 'or' 'or_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_1, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 134 'partselect' 'tmp_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%z_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_1, i1 %or_ln73_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 135 'bitconcatenate' 'z_3' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.50ns)   --->   "%br_ln74 = br void %shift64RightJamming.exit" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 136 'br' 'br_ln74' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.50>

State 11 <SV = 2> <Delay = 1.82>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%z_9 = phi i64 %z_3, void %if.then2.i, i64 %zext_ln77_1, void %if.else5.i, i64 %zext_ln408, void %if.end32"   --->   Operation 137 'phi' 'z_9' <Predicate = (tmp_4)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%bSig_4 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i52.i10, i1 1, i52 %empty_27, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:413]   --->   Operation 138 'bitconcatenate' 'bSig_4' <Predicate = (tmp_4)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.46ns)   --->   "%br_ln413 = br void %bBigger" [benchmarks/chstone/dfsin/src/softfloat.c:413]   --->   Operation 139 'br' 'br_ln413' <Predicate = (tmp_4)> <Delay = 0.46>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node zSig_1)   --->   "%aSig_4 = phi i64 %z_9, void %shift64RightJamming.exit, i64 %zext_ln370, void %if.end19"   --->   Operation 140 'phi' 'aSig_4' <Predicate = (icmp_ln398) | (tmp_4)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node zSig_1)   --->   "%empty_29 = phi i63 %bSig_4, void %shift64RightJamming.exit, i63 %zext_ln370_3, void %if.end19"   --->   Operation 141 'phi' 'empty_29' <Predicate = (icmp_ln398) | (tmp_4)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node zSig_1)   --->   "%zext_ln370_5 = zext i63 %empty_29" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 142 'zext' 'zext_ln370_5' <Predicate = (icmp_ln398) | (tmp_4)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (1.36ns) (out node of the LUT)   --->   "%zSig_1 = sub i64 %zext_ln370_5, i64 %aSig_4" [benchmarks/chstone/dfsin/src/softfloat.c:415]   --->   Operation 143 'sub' 'zSig_1' <Predicate = (icmp_ln398) | (tmp_4)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 3> <Delay = 3.44>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%bExp_3 = phi i11 %bExp, void %shift64RightJamming.exit, i11 %bExp_1, void %if.end19"   --->   Operation 144 'phi' 'bExp_3' <Predicate = (!icmp_ln380 & !icmp_ln396 & icmp_ln398) | (!icmp_ln380 & tmp_4)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.14ns)   --->   "%xor_ln417 = xor i1 %zSign_read, i1 1" [benchmarks/chstone/dfsin/src/softfloat.c:417]   --->   Operation 145 'xor' 'xor_ln417' <Predicate = (!icmp_ln380 & !icmp_ln396 & icmp_ln398) | (!icmp_ln380 & tmp_4)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.46ns)   --->   "%br_ln418 = br void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:418]   --->   Operation 146 'br' 'br_ln418' <Predicate = (!icmp_ln380 & !icmp_ln396 & icmp_ln398) | (!icmp_ln380 & tmp_4)> <Delay = 0.46>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%aExp_3 = phi i11 %aExp, void %shift64RightJamming.exit83, i11 %aExp_1, void %if.end16"   --->   Operation 147 'phi' 'aExp_3' <Predicate = (!tmp_4 & icmp_ln396) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.46ns)   --->   "%br_ln434 = br void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:434]   --->   Operation 148 'br' 'br_ln434' <Predicate = (!tmp_4 & icmp_ln396) | (icmp_ln380)> <Delay = 0.46>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%zSig_2 = phi i64 %zSig, void %aBigger, i64 %zSig_1, void %bBigger"   --->   Operation 149 'phi' 'zSig_2' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %zSig_2, i32 32, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 150 'partselect' 'tmp_12' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (1.14ns)   --->   "%icmp_ln291 = icmp_eq  i32 %tmp_12, i32 0" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 151 'icmp' 'icmp_ln291' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln291 = trunc i64 %zSig_2" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 152 'trunc' 'trunc_ln291' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.28ns)   --->   "%select_ln291 = select i1 %icmp_ln291, i32 %trunc_ln291, i32 %tmp_12" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 153 'select' 'select_ln291' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln291, i32 16, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 154 'partselect' 'tmp_13' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.12ns)   --->   "%icmp_ln265 = icmp_eq  i16 %tmp_13, i16 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 155 'icmp' 'icmp_ln265' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln265_1)   --->   "%shl_ln268 = shl i32 %select_ln291, i32 16" [benchmarks/chstone/dfsin/src/softfloat-macros:268->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 156 'shl' 'shl_ln268' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln265_1 = select i1 %icmp_ln265, i32 %shl_ln268, i32 %select_ln291" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 157 'select' 'select_ln265_1' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_1, i32 24, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 158 'partselect' 'tmp_14' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_1, i32 16, i32 23" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 159 'partselect' 'tmp_15' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>

State 13 <SV = 1> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.00>

State 16 <SV = 4> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.00>

State 19 <SV = 7> <Delay = 2.69>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 160 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%and_ln100_4 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_9, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 161 'bitconcatenate' 'and_ln100_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (1.35ns)   --->   "%icmp_ln100_4 = icmp_eq  i63 %and_ln100_4, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 162 'icmp' 'icmp_ln100_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (0.14ns)   --->   "%and_ln100_3 = and i1 %icmp_ln100_4, i1 %icmp_ln100_5" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 163 'and' 'and_ln100_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_1)   --->   "%shl_ln87_1 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 164 'shl' 'shl_ln87_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87_1 = icmp_ugt  i64 %shl_ln87_1, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 165 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 166 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%and_ln100_6 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_s, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 167 'bitconcatenate' 'and_ln100_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (1.35ns)   --->   "%icmp_ln100_6 = icmp_eq  i63 %and_ln100_6, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 168 'icmp' 'icmp_ln100_6' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (0.14ns)   --->   "%and_ln100_5 = and i1 %icmp_ln100_6, i1 %icmp_ln100_7" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 169 'and' 'and_ln100_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln119_1 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 170 'or' 'or_ln119_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln120_1 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 171 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.14ns)   --->   "%or_ln121_1 = or i1 %and_ln100_3, i1 %and_ln100_5" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 172 'or' 'or_ln121_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_5, void %cond.false.i29, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 173 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_19 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_3)   --->   "%select_ln123_2 = select i1 %icmp_ln87_1, i64 %or_ln120_1, i64 %or_ln119_1" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 174 'select' 'select_ln123_2' <Predicate = (!and_ln100_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 175 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_3 = select i1 %and_ln100_3, i64 %or_ln119_1, i64 %select_ln123_2" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 175 'select' 'select_ln123_3' <Predicate = (!and_ln100_5)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 176 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 176 'br' 'br_ln123' <Predicate = (!and_ln100_5)> <Delay = 0.75>

State 20 <SV = 7> <Delay = 0.90>
ST_20 : Operation 177 [1/1] (0.14ns)   --->   "%xor_ln146 = xor i1 %zSign_read, i1 1" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:406]   --->   Operation 177 'xor' 'xor_ln146' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln146, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:406]   --->   Operation 178 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln146 = or i64 %shl_ln1, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:406]   --->   Operation 179 'or' 'or_ln146' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.75ns)   --->   "%br_ln406 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:406]   --->   Operation 180 'br' 'br_ln406' <Predicate = true> <Delay = 0.75>

State 21 <SV = 1> <Delay = 3.51>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%bSig_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i52.i10, i1 1, i52 %empty_27, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:429]   --->   Operation 181 'bitconcatenate' 'bSig_1' <Predicate = (!icmp_ln426)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.42ns)   --->   "%select_ln426 = select i1 %icmp_ln426, i63 %zext_ln370_3, i63 %bSig_1" [benchmarks/chstone/dfsin/src/softfloat.c:426]   --->   Operation 182 'select' 'select_ln426' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i63 %select_ln426" [benchmarks/chstone/dfsin/src/softfloat.c:426]   --->   Operation 183 'zext' 'zext_ln426' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.96ns)   --->   "%icmp_ln67 = icmp_eq  i11 %expDiff_2, i11 0" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 184 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.50ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %if.else.i69, void %shift64RightJamming.exit83" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 185 'br' 'br_ln67' <Predicate = true> <Delay = 0.50>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %expDiff_2, i32 6, i32 10" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 186 'partselect' 'tmp_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.82ns)   --->   "%icmp_ln71 = icmp_eq  i5 %tmp_5, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 187 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %if.else5.i81, void %if.then2.i78" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 188 'br' 'br_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (1.35ns)   --->   "%z_1 = icmp_ne  i63 %select_ln426, i63 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 189 'icmp' 'z_1' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %z_1" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 190 'zext' 'zext_ln77' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.50ns)   --->   "%br_ln0 = br void %shift64RightJamming.exit83"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 0.50>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i11 %expDiff_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 192 'zext' 'zext_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (1.31ns)   --->   "%lshr_ln73 = lshr i64 %zext_ln426, i64 %zext_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 193 'lshr' 'lshr_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.84ns)   --->   "%sub_ln73 = sub i6 0, i6 %trunc_ln371_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 194 'sub' 'sub_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i6 %sub_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 195 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (1.31ns)   --->   "%shl_ln73 = shl i64 %zext_ln426, i64 %zext_ln73_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 196 'shl' 'shl_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 197 [1/1] (1.36ns)   --->   "%icmp_ln73 = icmp_ne  i64 %shl_ln73, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 197 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i64 %lshr_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 198 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 199 'partselect' 'tmp' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>

State 22 <SV = 2> <Delay = 2.47>
ST_22 : Operation 200 [1/1] (0.14ns)   --->   "%or_ln73 = or i1 %trunc_ln73, i1 %icmp_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 200 'or' 'or_ln73' <Predicate = (icmp_ln380 & !icmp_ln67 & icmp_ln71)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%z = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp, i1 %or_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 201 'bitconcatenate' 'z' <Predicate = (icmp_ln380 & !icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.50ns)   --->   "%br_ln74 = br void %shift64RightJamming.exit83" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 202 'br' 'br_ln74' <Predicate = (icmp_ln380 & !icmp_ln67 & icmp_ln71)> <Delay = 0.50>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%z_10 = phi i64 %z, void %if.then2.i78, i64 %zext_ln77, void %if.else5.i81, i64 %zext_ln426, void %if.end47"   --->   Operation 203 'phi' 'z_10' <Predicate = (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%aSig_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i52.i10, i1 1, i52 %empty_28, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:431]   --->   Operation 204 'bitconcatenate' 'aSig_2' <Predicate = (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.46ns)   --->   "%br_ln431 = br void %aBigger" [benchmarks/chstone/dfsin/src/softfloat.c:431]   --->   Operation 205 'br' 'br_ln431' <Predicate = (icmp_ln380)> <Delay = 0.46>
ST_22 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node zSig)   --->   "%bSig_3 = phi i64 %z_10, void %shift64RightJamming.exit83, i64 %zext_ln370_2, void %if.end16"   --->   Operation 206 'phi' 'bSig_3' <Predicate = (icmp_ln396) | (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node zSig)   --->   "%empty_30 = phi i63 %aSig_2, void %shift64RightJamming.exit83, i63 %zext_ln370_1, void %if.end16"   --->   Operation 207 'phi' 'empty_30' <Predicate = (icmp_ln396) | (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node zSig)   --->   "%zext_ln370_4 = zext i63 %empty_30" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 208 'zext' 'zext_ln370_4' <Predicate = (icmp_ln396) | (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (1.36ns) (out node of the LUT)   --->   "%zSig = sub i64 %zext_ln370_4, i64 %bSig_3" [benchmarks/chstone/dfsin/src/softfloat.c:433]   --->   Operation 209 'sub' 'zSig' <Predicate = (icmp_ln396) | (icmp_ln380)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 4> <Delay = 2.56>
ST_23 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node zExp)   --->   "%zExp_2 = phi i11 %aExp_3, void %aBigger, i11 %bExp_3, void %bBigger"   --->   Operation 210 'phi' 'zExp_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node zExp)   --->   "%zext_ln367 = zext i11 %zExp_2" [benchmarks/chstone/dfsin/src/softfloat.c:367]   --->   Operation 211 'zext' 'zext_ln367' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.96ns) (out node of the LUT)   --->   "%zExp = add i12 %zext_ln367, i12 4095" [benchmarks/chstone/dfsin/src/softfloat.c:436]   --->   Operation 212 'add' 'zExp' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 213 [1/1] (0.87ns)   --->   "%icmp_ln270 = icmp_eq  i8 %tmp_14, i8 0" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 213 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (0.40ns)   --->   "%select_ln270 = select i1 %icmp_ln270, i8 %tmp_15, i8 %tmp_14" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 214 'select' 'select_ln270' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i8 %select_ln270" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 215 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%countLeadingZerosHigh_addr = getelementptr i4 %countLeadingZerosHigh, i64 0, i64 %zext_ln275" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 216 'getelementptr' 'countLeadingZerosHigh_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [2/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 217 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>

State 24 <SV = 5> <Delay = 3.49>
ST_24 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_2)   --->   "%shiftCount = select i1 %icmp_ln265, i5 16, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 218 'select' 'shiftCount' <Predicate = (!icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_2)   --->   "%shiftCount_1 = select i1 %icmp_ln265, i5 24, i5 8" [benchmarks/chstone/dfsin/src/softfloat-macros:272->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 219 'select' 'shiftCount_1' <Predicate = (icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 220 [1/1] (0.34ns) (out node of the LUT)   --->   "%shiftCount_2 = select i1 %icmp_ln270, i5 %shiftCount_1, i5 %shiftCount" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 220 'select' 'shiftCount_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i5 %shiftCount_2" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 221 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 222 [1/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 222 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i4 %countLeadingZerosHigh_load" [benchmarks/chstone/dfsin/src/softfloat-macros:262->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 223 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (0.36ns)   --->   "%select_ln248 = select i1 %icmp_ln291, i7 31, i7 127" [benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 224 'select' 'select_ln248' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln248 = add i7 %select_ln248, i7 %zext_ln270" [benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 225 'add' 'add_ln248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 226 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%shiftCount_3 = add i7 %add_ln248, i7 %zext_ln262" [benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 226 'add' 'shiftCount_3' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln246 = sext i7 %shiftCount_3" [benchmarks/chstone/dfsin/src/softfloat.c:246->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 227 'sext' 'sext_ln246' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (0.99ns)   --->   "%sub_ln249 = sub i12 %zExp, i12 %sext_ln246" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 228 'sub' 'sub_ln249' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i12 %sub_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 229 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i7 %shiftCount_3" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 230 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i32 %sext_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 231 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (1.30ns)   --->   "%shl_ln249 = shl i64 %zSig_2, i64 %zext_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 232 'shl' 'shl_ln249' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%roundBits = trunc i64 %shl_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:203->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 233 'trunc' 'roundBits' <Predicate = true> <Delay = 0.00>

State 25 <SV = 6> <Delay = 3.32>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%zSign_assign_1 = phi i1 %zSign_read, void %aBigger, i1 %xor_ln417, void %bBigger" [benchmarks/chstone/dfsin/src/softfloat.c:417]   --->   Operation 234 'phi' 'zSign_assign_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.99ns)   --->   "%icmp_ln204 = icmp_ugt  i12 %sub_ln249, i12 2044" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 235 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 236 [1/1] (0.46ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %if.end41.i.i, void %if.then18.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 236 'br' 'br_ln204' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 237 [1/1] (0.99ns)   --->   "%icmp_ln206 = icmp_sgt  i12 %sub_ln249, i12 2045" [benchmarks/chstone/dfsin/src/softfloat.c:206->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 237 'icmp' 'icmp_ln206' <Predicate = (icmp_ln204)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln206, void %lor.lhs.false.i.i, void %if.then26.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 238 'br' 'br_ln207' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_25 : Operation 239 [1/1] (0.99ns)   --->   "%icmp_ln207 = icmp_eq  i12 %sub_ln249, i12 2045" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 239 'icmp' 'icmp_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/1] (1.36ns)   --->   "%add_ln207 = add i64 %shl_ln249, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 240 'add' 'add_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln207, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 241 'bitselect' 'tmp_16' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.14ns)   --->   "%and_ln207 = and i1 %icmp_ln207, i1 %tmp_16" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 242 'and' 'and_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %and_ln207, void %if.end29.i.i, void %if.then26.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 243 'br' 'br_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_ln249, i32 11" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 244 'bitselect' 'tmp_17' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.46ns)   --->   "%br_ln212 = br i1 %tmp_17, void %if.end41.i.i, void %if.then31.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 245 'br' 'br_ln212' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.46>
ST_25 : Operation 246 [1/1] (0.99ns)   --->   "%sub_ln217 = sub i12 0, i12 %sub_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 246 'sub' 'sub_ln217' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 247 [1/1] (0.99ns)   --->   "%icmp_ln67_2 = icmp_eq  i12 %zExp, i12 %sext_ln246" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 247 'icmp' 'icmp_ln67_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (0.50ns)   --->   "%br_ln67 = br i1 %icmp_ln67_2, void %if.else.i.i.i, void %shift64RightJamming.exit.i.i" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 248 'br' 'br_ln67' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17)> <Delay = 0.50>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %sub_ln217, i32 6, i32 7" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 249 'partselect' 'tmp_18' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2)> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (0.62ns)   --->   "%icmp_ln71_2 = icmp_eq  i2 %tmp_18, i2 1" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 250 'icmp' 'icmp_ln71_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_2, void %if.then2.i.i.i, void %if.else5.i.i.i" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 251 'br' 'br_ln71' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2)> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i12 %sub_ln217" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 252 'zext' 'zext_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (1.30ns)   --->   "%lshr_ln73_2 = lshr i64 %shl_ln249, i64 %zext_ln73_4" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 253 'lshr' 'lshr_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i6 %trunc_ln249" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 254 'zext' 'zext_ln73_5' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (1.30ns)   --->   "%shl_ln73_2 = shl i64 %shl_ln249, i64 %zext_ln73_5" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 255 'shl' 'shl_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 256 [1/1] (1.36ns)   --->   "%icmp_ln73_2 = icmp_ne  i64 %shl_ln73_2, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 256 'icmp' 'icmp_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln73_2 = trunc i64 %lshr_ln73_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 257 'trunc' 'trunc_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.14ns)   --->   "%or_ln73_2 = or i1 %trunc_ln73_2, i1 %icmp_ln73_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 258 'or' 'or_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_2, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 259 'partselect' 'tmp_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%z_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_2, i1 %or_ln73_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 260 'bitconcatenate' 'z_6' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.50ns)   --->   "%br_ln74 = br void %shift64RightJamming.exit.i.i" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 261 'br' 'br_ln74' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.50>
ST_25 : Operation 262 [1/1] (1.36ns)   --->   "%z_7 = icmp_ne  i64 %shl_ln249, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 262 'icmp' 'z_7' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & icmp_ln71_2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i1 %z_7" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 263 'zext' 'zext_ln77_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.50ns)   --->   "%br_ln0 = br void %shift64RightJamming.exit.i.i"   --->   Operation 264 'br' 'br_ln0' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & icmp_ln71_2)> <Delay = 0.50>

State 26 <SV = 7> <Delay = 3.41>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%z_8 = phi i64 %z_6, void %if.then2.i.i.i, i64 %zext_ln77_2, void %if.else5.i.i.i, i64 %shl_ln249, void %if.then31.i.i"   --->   Operation 265 'phi' 'z_8' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%roundBits_1 = trunc i64 %z_8" [benchmarks/chstone/dfsin/src/softfloat.c:219->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 266 'trunc' 'roundBits_1' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.93ns)   --->   "%icmp_ln220 = icmp_eq  i10 %roundBits_1, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 267 'icmp' 'icmp_ln220' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln220)   --->   "%or_ln69_2 = or i32 %float_exception_flags_load, i32 4" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:221->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 268 'or' 'or_ln69_2' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.14ns)   --->   "%xor_ln220 = xor i1 %icmp_ln220, i1 1" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 269 'xor' 'xor_ln220' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 270 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln220 = select i1 %icmp_ln220, i32 %float_exception_flags_load, i32 %or_ln69_2" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 270 'select' 'select_ln220' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 271 [1/1] (0.46ns)   --->   "%br_ln222 = br void %if.end41.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:222->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 271 'br' 'br_ln222' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.46>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%empty_31 = phi i64 %z_8, void %shift64RightJamming.exit.i.i, i64 %shl_ln249, void %if.end29.i.i, i64 %shl_ln249, void %normalizeRoundAndPack"   --->   Operation 272 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%roundBits_2 = phi i10 %roundBits_1, void %shift64RightJamming.exit.i.i, i10 %roundBits, void %if.end29.i.i, i10 %roundBits, void %normalizeRoundAndPack"   --->   Operation 273 'phi' 'roundBits_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (0.93ns)   --->   "%icmp_ln224 = icmp_ne  i10 %roundBits_2, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 274 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 275 [1/1] (1.36ns)   --->   "%add_ln226 = add i64 %empty_31, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:226->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 275 'add' 'add_ln226' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%trunc_ln5 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln226, i32 10, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 276 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.93ns)   --->   "%icmp_ln227 = icmp_eq  i10 %roundBits_2, i10 512" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 277 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%zext_ln227 = zext i1 %icmp_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 278 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%xor_ln227 = xor i2 %zext_ln227, i2 3" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 279 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%sext_ln227 = sext i2 %xor_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 280 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln227 = and i54 %trunc_ln5, i54 %sext_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 281 'and' 'and_ln227' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 8> <Delay = 3.44>
ST_27 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln224)   --->   "%float_exception_flags_flag_4 = phi i1 %xor_ln220, void %shift64RightJamming.exit.i.i, i1 0, void %if.end29.i.i, i1 0, void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 282 'phi' 'float_exception_flags_flag_4' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%float_exception_flags_loc_1 = phi i32 %select_ln220, void %shift64RightJamming.exit.i.i, i32 %float_exception_flags_load, void %if.end29.i.i, i32 %float_exception_flags_load, void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 283 'phi' 'float_exception_flags_loc_1' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%zExp_assign_2 = phi i12 0, void %shift64RightJamming.exit.i.i, i12 %sub_ln249, void %if.end29.i.i, i12 %sub_ln249, void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 284 'phi' 'zExp_assign_2' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln224 = or i1 %float_exception_flags_flag_4, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 285 'or' 'or_ln224' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i32 %float_exception_flags_loc_1" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 286 'trunc' 'trunc_ln224' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (0.14ns)   --->   "%or_ln224_2 = or i1 %trunc_ln224, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 287 'or' 'or_ln224_2' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %float_exception_flags_loc_1, i32 1, i32 31" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 288 'partselect' 'tmp_3' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln224_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_3, i1 %or_ln224_2" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 289 'bitconcatenate' 'or_ln224_1' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (1.32ns)   --->   "%icmp_ln228 = icmp_eq  i54 %and_ln227, i54 0" [benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 290 'icmp' 'icmp_ln228' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 1.32> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%select_ln146 = select i1 %icmp_ln228, i12 0, i12 %zExp_assign_2" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 291 'select' 'select_ln146' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%shl_ln146_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %select_ln146, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 292 'bitconcatenate' 'shl_ln146_2' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%or_ln146_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i9.i54, i1 %zSign_assign_1, i9 0, i54 %and_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 293 'bitconcatenate' 'or_ln146_2' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln146 = add i64 %shl_ln146_2, i64 %or_ln146_2" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 294 'add' 'add_ln146' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (0.75ns)   --->   "%br_ln230 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 295 'br' 'br_ln230' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.75>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%float_exception_flags_flag_6 = phi i1 0, void %if.then42, i1 %or_ln121, void %if.then44, i1 %or_ln121, void %cond.false.i62, i1 1, void %if.then26.i.i, i1 %or_ln224, void %if.end41.i.i, i1 0, void %if.end30, i1 %or_ln121_1, void %if.then28, i1 %or_ln121_1, void %cond.false.i29, i1 0, void %if.end19, i1 %or_ln121_2, void %if.then10, i1 %or_ln121_2, void %cond.false.i, i1 1, void %if.then9" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 296 'phi' 'float_exception_flags_flag_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%float_exception_flags_new_6 = phi i32 0, void %if.then42, i32 %or_ln69, void %if.then44, i32 %or_ln69, void %cond.false.i62, i32 %or_ln69_1, void %if.then26.i.i, i32 %or_ln224_1, void %if.end41.i.i, i32 0, void %if.end30, i32 %or_ln69, void %if.then28, i32 %or_ln69, void %cond.false.i29, i32 0, void %if.end19, i32 %or_ln69, void %if.then10, i32 %or_ln69, void %cond.false.i, i32 %or_ln69, void %if.then9" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 297 'phi' 'float_exception_flags_new_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (0.00ns)   --->   "%retval_0 = phi i64 %a_read, void %if.then42, i64 %or_ln120, void %if.then44, i64 %select_ln123_1, void %cond.false.i62, i64 %or_ln146_1, void %if.then26.i.i, i64 %add_ln146, void %if.end41.i.i, i64 %or_ln146, void %if.end30, i64 %or_ln120_1, void %if.then28, i64 %select_ln123_3, void %cond.false.i29, i64 0, void %if.end19, i64 %or_ln120_2, void %if.then10, i64 %select_ln123_5, void %cond.false.i, i64 9223372036854775807, void %if.then9" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 298 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %float_exception_flags_flag_6, void %cleanup.new, void %mergeST" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 299 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %float_exception_flags_new_6, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 300 'store' 'store_ln69' <Predicate = (float_exception_flags_flag_6)> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.new"   --->   Operation 301 'br' 'br_ln0' <Predicate = (float_exception_flags_flag_6)> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%ret_ln439 = ret i64 %retval_0" [benchmarks/chstone/dfsin/src/softfloat.c:439]   --->   Operation 302 'ret' 'ret_ln439' <Predicate = true> <Delay = 0.00>

State 28 <SV = 7> <Delay = 0.75>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln69_1 = or i32 %float_exception_flags_load, i32 9" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:209->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 303 'or' 'or_ln69_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln146_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign_assign_1, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 304 'bitconcatenate' 'shl_ln146_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln146_1 = or i64 %shl_ln146_1, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 305 'or' 'or_ln146_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (0.75ns)   --->   "%br_ln210 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 306 'br' 'br_ln210' <Predicate = true> <Delay = 0.75>

State 29 <SV = 1> <Delay = 0.00>

State 30 <SV = 2> <Delay = 0.00>

State 31 <SV = 3> <Delay = 0.00>

State 32 <SV = 4> <Delay = 0.00>

State 33 <SV = 5> <Delay = 0.00>

State 34 <SV = 6> <Delay = 0.00>

State 35 <SV = 7> <Delay = 2.69>
ST_35 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 307 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 308 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_6, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 308 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 309 [1/1] (1.35ns)   --->   "%icmp_ln100 = icmp_eq  i63 %and_ln, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 309 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 310 [1/1] (0.14ns)   --->   "%and_ln100 = and i1 %icmp_ln100, i1 %icmp_ln100_1" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 310 'and' 'and_ln100' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87)   --->   "%shl_ln87 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 311 'shl' 'shl_ln87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 312 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87 = icmp_ugt  i64 %shl_ln87, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 312 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln119 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 313 'or' 'or_ln119' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln120 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 314 'or' 'or_ln120' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 315 [1/1] (0.14ns)   --->   "%or_ln121 = or i1 %and_ln100, i1 %and_ln100_1" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 315 'or' 'or_ln121' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 316 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_1, void %cond.false.i62, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 316 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_35 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_1)   --->   "%select_ln123 = select i1 %icmp_ln87, i64 %or_ln120, i64 %or_ln119" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 317 'select' 'select_ln123' <Predicate = (!and_ln100_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 318 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_1 = select i1 %and_ln100, i64 %or_ln119, i64 %select_ln123" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 318 'select' 'select_ln123_1' <Predicate = (!and_ln100_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 319 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 319 'br' 'br_ln123' <Predicate = (!and_ln100_1)> <Delay = 0.75>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zSign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ float_exception_flags]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ countLeadingZerosHigh]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
zSign_read                   (read          ) [ 000000000111100000001111110000000000]
b_read                       (read          ) [ 001111111000011111110000000001111111]
a_read                       (read          ) [ 011111111111111111111111111111111111]
empty                        (trunc         ) [ 000000000000000000000000000000000000]
empty_26                     (trunc         ) [ 000000000000000000000000000000000000]
empty_27                     (trunc         ) [ 000000000111000000000100000000000000]
empty_28                     (trunc         ) [ 000000000100000000000110000000000000]
aExp                         (partselect    ) [ 011111111111111111111111111111111111]
zext_ln369                   (zext          ) [ 000000000000000000000000000000000000]
bExp                         (partselect    ) [ 010000000111100000000110000000000000]
zext_ln369_1                 (zext          ) [ 000000000000000000000000000000000000]
expDiff                      (sub           ) [ 000000000000000000000000000000000000]
trunc_ln371                  (trunc         ) [ 000000000000000000000000000000000000]
aSig                         (bitconcatenate) [ 000000000100000000000000000000000000]
zext_ln370                   (zext          ) [ 000000000111000000000000000000000000]
zext_ln370_1                 (zext          ) [ 000000000100000000000110000000000000]
bSig                         (bitconcatenate) [ 000000000100000000000000000000000000]
zext_ln370_2                 (zext          ) [ 000000000100000000000110000000000000]
zext_ln370_3                 (zext          ) [ 000000000111000000000100000000000000]
icmp_ln380                   (icmp          ) [ 011111111111111111111111111111111111]
float_exception_flags_load   (load          ) [ 001111111111111111111111111111111111]
or_ln69                      (or            ) [ 011111111111111111111111111111111111]
br_ln380                     (br            ) [ 000000000000000000000000000000000000]
tmp_4                        (bitselect     ) [ 011111111111111111111111111111111111]
br_ln382                     (br            ) [ 000000000000000000000000000000000000]
switch_ln384                 (switch        ) [ 010000000100000000000000000000000000]
br_ln395                     (br            ) [ 010000000100000000000000000000000000]
or_ln386                     (or            ) [ 000000000000000000000000000000000000]
icmp_ln386                   (icmp          ) [ 010000000000000000000000000000000000]
br_ln386                     (br            ) [ 011111111111111111111111111111111111]
tmp_10                       (partselect    ) [ 000000000000000000000000000000000000]
and_ln100_8                  (bitconcatenate) [ 000000000000000000000000000000000000]
icmp_ln100_8                 (icmp          ) [ 000000000000000000000000000000000000]
icmp_ln100_9                 (icmp          ) [ 000000000000000000000000000000000000]
and_ln100_7                  (and           ) [ 001111111000000000000000000000000000]
icmp_ln100_11                (icmp          ) [ 001111111000000000000000000000000000]
icmp_ln402                   (icmp          ) [ 011111111111111111111111111111111111]
br_ln402                     (br            ) [ 000000000000000000000000000000000000]
icmp_ln408                   (icmp          ) [ 000000000000000000000000000000000000]
expDiff_3                    (add           ) [ 000000000000000000000000000000000000]
aSig_1                       (bitconcatenate) [ 000000000000000000000000000000000000]
select_ln408                 (select        ) [ 000000000010000000000000000000000000]
expDiff_4                    (select        ) [ 000000000010000000000000000000000000]
trunc_ln371_2                (trunc         ) [ 000000000010000000000000000000000000]
icmp_ln404                   (icmp          ) [ 010000000000000000000000000000000000]
br_ln404                     (br            ) [ 000000000000000000000000000000000000]
icmp_ln100_5                 (icmp          ) [ 000000000000011111110000000000000000]
icmp_ln100_7                 (icmp          ) [ 000000000000011111110000000000000000]
icmp_ln420                   (icmp          ) [ 011111111111111111111111111111111111]
br_ln420                     (br            ) [ 000000000000000000000000000000000000]
icmp_ln426                   (icmp          ) [ 000000000000000000000100000000000000]
expDiff_1                    (add           ) [ 000000000000000000000000000000000000]
expDiff_2                    (select        ) [ 000000000000000000000100000000000000]
trunc_ln371_1                (trunc         ) [ 000000000000000000000100000000000000]
icmp_ln422                   (icmp          ) [ 010000000000000000000000000000000000]
br_ln422                     (br            ) [ 011111111111111111111111111111111111]
icmp_ln100_1                 (icmp          ) [ 000000000000000000000000000001111111]
tmp_8                        (partselect    ) [ 000000000000000000000000000000000000]
and_ln100_2                  (bitconcatenate) [ 000000000000000000000000000000000000]
icmp_ln100_2                 (icmp          ) [ 000000000000000000000000000000000000]
icmp_ln100_3                 (icmp          ) [ 000000000000000000000000000000000000]
and_ln100_1                  (and           ) [ 000000000000000000000000000001111111]
shl_ln87_2                   (shl           ) [ 000000000000000000000000000000000000]
icmp_ln87_2                  (icmp          ) [ 000000000000000000000000000000000000]
tmp_11                       (partselect    ) [ 000000000000000000000000000000000000]
and_ln100_s                  (bitconcatenate) [ 000000000000000000000000000000000000]
icmp_ln100_10                (icmp          ) [ 000000000000000000000000000000000000]
and_ln100_9                  (and           ) [ 000000001000000000000000000000000000]
or_ln119_2                   (or            ) [ 000000000000000000000000000000000000]
or_ln120_2                   (or            ) [ 010000001100000000011000000110000001]
or_ln121_2                   (or            ) [ 010000001100000000011000000110000001]
br_ln123                     (br            ) [ 010000001100000000011000000110000001]
select_ln123_4               (select        ) [ 000000000000000000000000000000000000]
select_ln123_5               (select        ) [ 010000001100000000011000000110000001]
br_ln123                     (br            ) [ 010000001100000000011000000110000001]
bExp_1                       (phi           ) [ 000000000111100000000110000000000000]
aExp_1                       (phi           ) [ 000000000111100000000110000000000000]
icmp_ln396                   (icmp          ) [ 000000000101100000000011111110000000]
br_ln396                     (br            ) [ 000000000101100000000010000000000000]
icmp_ln398                   (icmp          ) [ 000000000101100000000011111110000000]
br_ln398                     (br            ) [ 010000001101100000011011111110000001]
zext_ln408                   (zext          ) [ 000000000011000000000000000000000000]
sub_ln412                    (sub           ) [ 000000000000000000000000000000000000]
icmp_ln67_1                  (icmp          ) [ 000000000010000000000000000000000000]
br_ln67                      (br            ) [ 000000000011000000000000000000000000]
tmp_7                        (partselect    ) [ 000000000000000000000000000000000000]
icmp_ln71_1                  (icmp          ) [ 000000000010000000000000000000000000]
br_ln71                      (br            ) [ 000000000000000000000000000000000000]
z_4                          (icmp          ) [ 000000000000000000000000000000000000]
zext_ln77_1                  (zext          ) [ 000000000011000000000000000000000000]
br_ln0                       (br            ) [ 000000000011000000000000000000000000]
zext_ln73_2                  (zext          ) [ 000000000000000000000000000000000000]
lshr_ln73_1                  (lshr          ) [ 000000000000000000000000000000000000]
zext_ln73_3                  (zext          ) [ 000000000000000000000000000000000000]
shl_ln73_1                   (shl           ) [ 000000000000000000000000000000000000]
icmp_ln73_1                  (icmp          ) [ 000000000000000000000000000000000000]
trunc_ln73_1                 (trunc         ) [ 000000000000000000000000000000000000]
or_ln73_1                    (or            ) [ 000000000000000000000000000000000000]
tmp_1                        (partselect    ) [ 000000000000000000000000000000000000]
z_3                          (bitconcatenate) [ 000000000011000000000000000000000000]
br_ln74                      (br            ) [ 000000000011000000000000000000000000]
z_9                          (phi           ) [ 000000000001000000000000000000000000]
bSig_4                       (bitconcatenate) [ 000000000000000000000000000000000000]
br_ln413                     (br            ) [ 000000000101100000000000000000000000]
aSig_4                       (phi           ) [ 000000000001000000000000000000000000]
empty_29                     (phi           ) [ 000000000001000000000000000000000000]
zext_ln370_5                 (zext          ) [ 000000000000000000000000000000000000]
zSig_1                       (sub           ) [ 000000000000100000000000000000000000]
bExp_3                       (phi           ) [ 000000000000100000000011000000000000]
xor_ln417                    (xor           ) [ 000000000000100000000001110000000000]
br_ln418                     (br            ) [ 000000000000100000000001110000000000]
aExp_3                       (phi           ) [ 000000000001100000000001000000000000]
br_ln434                     (br            ) [ 000000000000100000000001110000000000]
zSig_2                       (phi           ) [ 000000000000100000000001100000000000]
tmp_12                       (partselect    ) [ 000000000000000000000000000000000000]
icmp_ln291                   (icmp          ) [ 000000000000000000000001100000000000]
trunc_ln291                  (trunc         ) [ 000000000000000000000000000000000000]
select_ln291                 (select        ) [ 000000000000000000000000000000000000]
tmp_13                       (partselect    ) [ 000000000000000000000000000000000000]
icmp_ln265                   (icmp          ) [ 000000000000000000000001100000000000]
shl_ln268                    (shl           ) [ 000000000000000000000000000000000000]
select_ln265_1               (select        ) [ 000000000000000000000000000000000000]
tmp_14                       (partselect    ) [ 000000000000000000000001000000000000]
tmp_15                       (partselect    ) [ 000000000000000000000001000000000000]
tmp_9                        (partselect    ) [ 000000000000000000000000000000000000]
and_ln100_4                  (bitconcatenate) [ 000000000000000000000000000000000000]
icmp_ln100_4                 (icmp          ) [ 000000000000000000000000000000000000]
and_ln100_3                  (and           ) [ 000000000000000000000000000000000000]
shl_ln87_1                   (shl           ) [ 000000000000000000000000000000000000]
icmp_ln87_1                  (icmp          ) [ 000000000000000000000000000000000000]
tmp_s                        (partselect    ) [ 000000000000000000000000000000000000]
and_ln100_6                  (bitconcatenate) [ 000000000000000000000000000000000000]
icmp_ln100_6                 (icmp          ) [ 000000000000000000000000000000000000]
and_ln100_5                  (and           ) [ 000000000000000000010000000000000000]
or_ln119_1                   (or            ) [ 000000000000000000000000000000000000]
or_ln120_1                   (or            ) [ 010000001100000000011000000110000001]
or_ln121_1                   (or            ) [ 010000001100000000011000000110000001]
br_ln123                     (br            ) [ 010000001100000000011000000110000001]
select_ln123_2               (select        ) [ 000000000000000000000000000000000000]
select_ln123_3               (select        ) [ 010000001100000000011000000110000001]
br_ln123                     (br            ) [ 010000001100000000011000000110000001]
xor_ln146                    (xor           ) [ 000000000000000000000000000000000000]
shl_ln1                      (bitconcatenate) [ 000000000000000000000000000000000000]
or_ln146                     (or            ) [ 010000001100000000011000000110000001]
br_ln406                     (br            ) [ 010000001100000000011000000110000001]
bSig_1                       (bitconcatenate) [ 000000000000000000000000000000000000]
select_ln426                 (select        ) [ 000000000000000000000000000000000000]
zext_ln426                   (zext          ) [ 000000000000000000000110000000000000]
icmp_ln67                    (icmp          ) [ 000000000000000000000110000000000000]
br_ln67                      (br            ) [ 000000000000000000000110000000000000]
tmp_5                        (partselect    ) [ 000000000000000000000000000000000000]
icmp_ln71                    (icmp          ) [ 000000000000000000000110000000000000]
br_ln71                      (br            ) [ 000000000000000000000000000000000000]
z_1                          (icmp          ) [ 000000000000000000000000000000000000]
zext_ln77                    (zext          ) [ 000000000000000000000110000000000000]
br_ln0                       (br            ) [ 000000000000000000000110000000000000]
zext_ln73                    (zext          ) [ 000000000000000000000000000000000000]
lshr_ln73                    (lshr          ) [ 000000000000000000000000000000000000]
sub_ln73                     (sub           ) [ 000000000000000000000000000000000000]
zext_ln73_1                  (zext          ) [ 000000000000000000000000000000000000]
shl_ln73                     (shl           ) [ 000000000000000000000000000000000000]
icmp_ln73                    (icmp          ) [ 000000000000000000000010000000000000]
trunc_ln73                   (trunc         ) [ 000000000000000000000010000000000000]
tmp                          (partselect    ) [ 000000000000000000000010000000000000]
or_ln73                      (or            ) [ 000000000000000000000000000000000000]
z                            (bitconcatenate) [ 000000000000000000000000000000000000]
br_ln74                      (br            ) [ 000000000000000000000000000000000000]
z_10                         (phi           ) [ 000000000000000000000010000000000000]
aSig_2                       (bitconcatenate) [ 000000000000000000000000000000000000]
br_ln431                     (br            ) [ 000000000100100000000010000000000000]
bSig_3                       (phi           ) [ 000000000000000000000010000000000000]
empty_30                     (phi           ) [ 000000000000000000000010000000000000]
zext_ln370_4                 (zext          ) [ 000000000000000000000000000000000000]
zSig                         (sub           ) [ 000000000000100000000000000000000000]
zExp_2                       (phi           ) [ 000000000000000000000001000000000000]
zext_ln367                   (zext          ) [ 000000000000000000000000000000000000]
zExp                         (add           ) [ 000000000000000000000000110000000000]
icmp_ln270                   (icmp          ) [ 000000000000000000000000100000000000]
select_ln270                 (select        ) [ 000000000000000000000000000000000000]
zext_ln275                   (zext          ) [ 000000000000000000000000000000000000]
countLeadingZerosHigh_addr   (getelementptr ) [ 000000000000000000000000100000000000]
shiftCount                   (select        ) [ 000000000000000000000000000000000000]
shiftCount_1                 (select        ) [ 000000000000000000000000000000000000]
shiftCount_2                 (select        ) [ 000000000000000000000000000000000000]
zext_ln270                   (zext          ) [ 000000000000000000000000000000000000]
countLeadingZerosHigh_load   (load          ) [ 000000000000000000000000000000000000]
zext_ln262                   (zext          ) [ 000000000000000000000000000000000000]
select_ln248                 (select        ) [ 000000000000000000000000000000000000]
add_ln248                    (add           ) [ 000000000000000000000000000000000000]
shiftCount_3                 (add           ) [ 000000000000000000000000000000000000]
sext_ln246                   (sext          ) [ 000000000000000000000000010000000000]
sub_ln249                    (sub           ) [ 000000000000000000000000011110000000]
trunc_ln249                  (trunc         ) [ 000000000000000000000000010000000000]
sext_ln249                   (sext          ) [ 000000000000000000000000000000000000]
zext_ln249                   (zext          ) [ 000000000000000000000000000000000000]
shl_ln249                    (shl           ) [ 000000000000000000000000011000000000]
roundBits                    (trunc         ) [ 000000000000000000000000011000000000]
zSign_assign_1               (phi           ) [ 000000000000000000000001111110000000]
icmp_ln204                   (icmp          ) [ 000000000000000000000000011110000000]
br_ln204                     (br            ) [ 000000000000000000000000011110000000]
icmp_ln206                   (icmp          ) [ 000000000000000000000000011110000000]
br_ln207                     (br            ) [ 000000000000000000000000000000000000]
icmp_ln207                   (icmp          ) [ 000000000000000000000000000000000000]
add_ln207                    (add           ) [ 000000000000000000000000000000000000]
tmp_16                       (bitselect     ) [ 000000000000000000000000000000000000]
and_ln207                    (and           ) [ 000000000000000000000000011110000000]
br_ln207                     (br            ) [ 000000000000000000000000000000000000]
tmp_17                       (bitselect     ) [ 000000000000000000000000011000000000]
br_ln212                     (br            ) [ 000000000000000000000000011110000000]
sub_ln217                    (sub           ) [ 000000000000000000000000000000000000]
icmp_ln67_2                  (icmp          ) [ 000000000000000000000000010000000000]
br_ln67                      (br            ) [ 000000000000000000000000011000000000]
tmp_18                       (partselect    ) [ 000000000000000000000000000000000000]
icmp_ln71_2                  (icmp          ) [ 000000000000000000000000010000000000]
br_ln71                      (br            ) [ 000000000000000000000000000000000000]
zext_ln73_4                  (zext          ) [ 000000000000000000000000000000000000]
lshr_ln73_2                  (lshr          ) [ 000000000000000000000000000000000000]
zext_ln73_5                  (zext          ) [ 000000000000000000000000000000000000]
shl_ln73_2                   (shl           ) [ 000000000000000000000000000000000000]
icmp_ln73_2                  (icmp          ) [ 000000000000000000000000000000000000]
trunc_ln73_2                 (trunc         ) [ 000000000000000000000000000000000000]
or_ln73_2                    (or            ) [ 000000000000000000000000000000000000]
tmp_2                        (partselect    ) [ 000000000000000000000000000000000000]
z_6                          (bitconcatenate) [ 000000000000000000000000011000000000]
br_ln74                      (br            ) [ 000000000000000000000000011000000000]
z_7                          (icmp          ) [ 000000000000000000000000000000000000]
zext_ln77_2                  (zext          ) [ 000000000000000000000000011000000000]
br_ln0                       (br            ) [ 000000000000000000000000011000000000]
z_8                          (phi           ) [ 000000000000000000000000001000000000]
roundBits_1                  (trunc         ) [ 000000000000000000000000000000000000]
icmp_ln220                   (icmp          ) [ 000000000000000000000000000000000000]
or_ln69_2                    (or            ) [ 000000000000000000000000000000000000]
xor_ln220                    (xor           ) [ 000000000000000000000000011100000000]
select_ln220                 (select        ) [ 000000000000000000000000011100000000]
br_ln222                     (br            ) [ 000000000000000000000000011100000000]
empty_31                     (phi           ) [ 000000000000000000000000001000000000]
roundBits_2                  (phi           ) [ 000000000000000000000000001000000000]
icmp_ln224                   (icmp          ) [ 000000000000000000000000000100000000]
add_ln226                    (add           ) [ 000000000000000000000000000000000000]
trunc_ln5                    (partselect    ) [ 000000000000000000000000000000000000]
icmp_ln227                   (icmp          ) [ 000000000000000000000000000000000000]
zext_ln227                   (zext          ) [ 000000000000000000000000000000000000]
xor_ln227                    (xor           ) [ 000000000000000000000000000000000000]
sext_ln227                   (sext          ) [ 000000000000000000000000000000000000]
and_ln227                    (and           ) [ 000000000000000000000000000100000000]
float_exception_flags_flag_4 (phi           ) [ 000000000000000000000000000100000000]
float_exception_flags_loc_1  (phi           ) [ 000000000000000000000000000100000000]
zExp_assign_2                (phi           ) [ 000000000000000000000000000100000000]
or_ln224                     (or            ) [ 000000000000000000000000000000000000]
trunc_ln224                  (trunc         ) [ 000000000000000000000000000000000000]
or_ln224_2                   (or            ) [ 000000000000000000000000000000000000]
tmp_3                        (partselect    ) [ 000000000000000000000000000000000000]
or_ln224_1                   (bitconcatenate) [ 000000000000000000000000000000000000]
icmp_ln228                   (icmp          ) [ 000000000000000000000000000000000000]
select_ln146                 (select        ) [ 000000000000000000000000000000000000]
shl_ln146_2                  (bitconcatenate) [ 000000000000000000000000000000000000]
or_ln146_2                   (bitconcatenate) [ 000000000000000000000000000000000000]
add_ln146                    (add           ) [ 000000000000000000000000000000000000]
br_ln230                     (br            ) [ 000000000000000000000000000000000000]
float_exception_flags_flag_6 (phi           ) [ 000000000000000000000000000100000000]
float_exception_flags_new_6  (phi           ) [ 000000000000000000000000000100000000]
retval_0                     (phi           ) [ 000000000000000000000000000100000000]
br_ln121                     (br            ) [ 000000000000000000000000000000000000]
store_ln69                   (store         ) [ 000000000000000000000000000000000000]
br_ln0                       (br            ) [ 000000000000000000000000000000000000]
ret_ln439                    (ret           ) [ 000000000000000000000000000000000000]
or_ln69_1                    (or            ) [ 010000001100000000011000000110000001]
shl_ln146_1                  (bitconcatenate) [ 000000000000000000000000000000000000]
or_ln146_1                   (or            ) [ 010000001100000000011000000110000001]
br_ln210                     (br            ) [ 010000001100000000011000000110000001]
tmp_6                        (partselect    ) [ 000000000000000000000000000000000000]
and_ln                       (bitconcatenate) [ 000000000000000000000000000000000000]
icmp_ln100                   (icmp          ) [ 000000000000000000000000000000000000]
and_ln100                    (and           ) [ 000000000000000000000000000000000000]
shl_ln87                     (shl           ) [ 000000000000000000000000000000000000]
icmp_ln87                    (icmp          ) [ 000000000000000000000000000000000000]
or_ln119                     (or            ) [ 000000000000000000000000000000000000]
or_ln120                     (or            ) [ 010000001100000000011000000110000001]
or_ln121                     (or            ) [ 010000001100000000011000000110000001]
br_ln123                     (br            ) [ 010000001100000000011000000110000001]
select_ln123                 (select        ) [ 000000000000000000000000000000000000]
select_ln123_1               (select        ) [ 010000001100000000011000000110000001]
br_ln123                     (br            ) [ 010000001100000000011000000110000001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zSign">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zSign"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="float_exception_flags">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_exception_flags"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="countLeadingZerosHigh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="countLeadingZerosHigh"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i52.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i12.i51"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i1.i52.i10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i12.i52"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i9.i54"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="zSign_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zSign_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="b_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="a_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="countLeadingZerosHigh_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="countLeadingZerosHigh_addr/23 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="countLeadingZerosHigh_load/23 "/>
</bind>
</comp>

<comp id="199" class="1005" name="bExp_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="1"/>
<pin id="201" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="bExp_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="bExp_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="11" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bExp_1/9 "/>
</bind>
</comp>

<comp id="211" class="1005" name="aExp_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="1"/>
<pin id="213" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="aExp_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="aExp_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="11" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="aExp_1/9 "/>
</bind>
</comp>

<comp id="223" class="1005" name="z_9_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="z_9 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="z_9_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="63" slack="1"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_9/11 "/>
</bind>
</comp>

<comp id="234" class="1005" name="aSig_4_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="236" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="aSig_4 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="aSig_4_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="62" slack="2"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="aSig_4/11 "/>
</bind>
</comp>

<comp id="244" class="1005" name="empty_29_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="246" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_29 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="empty_29_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="63" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="62" slack="2"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_29/11 "/>
</bind>
</comp>

<comp id="253" class="1005" name="bExp_3_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="1"/>
<pin id="255" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="bExp_3 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="bExp_3_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="3"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="11" slack="2"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bExp_3/12 "/>
</bind>
</comp>

<comp id="264" class="1005" name="aExp_3_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="1"/>
<pin id="266" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="aExp_3 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="aExp_3_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="3"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="11" slack="2"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="aExp_3/12 "/>
</bind>
</comp>

<comp id="275" class="1005" name="zSig_2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="2"/>
<pin id="277" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zSig_2 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="zSig_2_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="64" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zSig_2/12 "/>
</bind>
</comp>

<comp id="285" class="1005" name="z_10_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="287" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="z_10 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="z_10_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="63" slack="1"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_10/22 "/>
</bind>
</comp>

<comp id="296" class="1005" name="bSig_3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="298" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="bSig_3 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="bSig_3_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="62" slack="2"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bSig_3/22 "/>
</bind>
</comp>

<comp id="306" class="1005" name="empty_30_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="308" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_30 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="empty_30_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="63" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="62" slack="2"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_30/22 "/>
</bind>
</comp>

<comp id="315" class="1005" name="zExp_2_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="317" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opset="zExp_2 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="zExp_2_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="11" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zExp_2/23 "/>
</bind>
</comp>

<comp id="326" class="1005" name="zSign_assign_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="zSign_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="zSign_assign_1_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="6"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="3"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zSign_assign_1/25 "/>
</bind>
</comp>

<comp id="336" class="1005" name="z_8_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="338" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="z_8 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="z_8_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="4" bw="64" slack="2"/>
<pin id="345" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_8/26 "/>
</bind>
</comp>

<comp id="347" class="1005" name="empty_31_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="349" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_31 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="empty_31_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="64" slack="2"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="4" bw="64" slack="2"/>
<pin id="356" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_31/26 "/>
</bind>
</comp>

<comp id="359" class="1005" name="roundBits_2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="361" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="roundBits_2 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="roundBits_2_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="10" slack="2"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="4" bw="10" slack="2"/>
<pin id="368" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="roundBits_2/26 "/>
</bind>
</comp>

<comp id="370" class="1005" name="float_exception_flags_flag_4_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="2"/>
<pin id="372" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="float_exception_flags_flag_4 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="float_exception_flags_flag_4_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="2"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="4" bw="1" slack="2"/>
<pin id="380" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="float_exception_flags_flag_4/27 "/>
</bind>
</comp>

<comp id="384" class="1005" name="float_exception_flags_loc_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="386" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="float_exception_flags_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="float_exception_flags_loc_1_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="float_exception_flags_loc_1/27 "/>
</bind>
</comp>

<comp id="395" class="1005" name="zExp_assign_2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="1"/>
<pin id="397" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zExp_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="zExp_assign_2_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="12" slack="3"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="4" bw="12" slack="3"/>
<pin id="405" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zExp_assign_2/27 "/>
</bind>
</comp>

<comp id="408" class="1005" name="float_exception_flags_flag_6_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="float_exception_flags_flag_6 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="float_exception_flags_flag_6_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="8"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="1" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="4" bw="1" slack="1"/>
<pin id="419" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="6" bw="1" slack="1"/>
<pin id="421" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="8" bw="1" slack="0"/>
<pin id="423" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="10" bw="1" slack="1"/>
<pin id="425" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="12" bw="1" slack="1"/>
<pin id="427" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="14" bw="1" slack="1"/>
<pin id="429" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="16" bw="1" slack="7"/>
<pin id="431" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="18" bw="1" slack="1"/>
<pin id="433" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="20" bw="1" slack="1"/>
<pin id="435" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="22" bw="1" slack="8"/>
<pin id="437" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="24" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="float_exception_flags_flag_6/27 "/>
</bind>
</comp>

<comp id="444" class="1005" name="float_exception_flags_new_6_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="float_exception_flags_new_6 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="float_exception_flags_new_6_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="8"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="32" slack="8"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="4" bw="32" slack="8"/>
<pin id="454" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="6" bw="32" slack="1"/>
<pin id="456" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="8" bw="32" slack="0"/>
<pin id="458" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="10" bw="1" slack="1"/>
<pin id="460" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="12" bw="32" slack="8"/>
<pin id="462" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="14" bw="32" slack="8"/>
<pin id="464" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="16" bw="1" slack="7"/>
<pin id="466" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="18" bw="32" slack="8"/>
<pin id="468" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="20" bw="32" slack="8"/>
<pin id="470" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="22" bw="32" slack="8"/>
<pin id="472" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="24" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="float_exception_flags_new_6/27 "/>
</bind>
</comp>

<comp id="477" class="1005" name="retval_0_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="7"/>
<pin id="479" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="retval_0 (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="retval_0_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="8"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="64" slack="1"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="4" bw="64" slack="1"/>
<pin id="488" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="6" bw="64" slack="1"/>
<pin id="490" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="8" bw="64" slack="0"/>
<pin id="492" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="10" bw="64" slack="1"/>
<pin id="494" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="12" bw="64" slack="1"/>
<pin id="496" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="14" bw="64" slack="1"/>
<pin id="498" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="16" bw="1" slack="7"/>
<pin id="500" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="18" bw="64" slack="1"/>
<pin id="502" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="20" bw="64" slack="1"/>
<pin id="504" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="22" bw="64" slack="8"/>
<pin id="506" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="24" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0/27 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="51" slack="0"/>
<pin id="512" dir="0" index="1" bw="51" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_9/1 icmp_ln100_5/1 icmp_ln100_1/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="51" slack="0"/>
<pin id="517" dir="0" index="1" bw="51" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_11/1 icmp_ln100_7/1 icmp_ln100_3/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="0" index="1" bw="64" slack="7"/>
<pin id="523" dir="0" index="2" bw="7" slack="0"/>
<pin id="524" dir="0" index="3" bw="7" slack="0"/>
<pin id="525" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/8 tmp_s/19 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="7"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln119_2/8 or_ln119_1/19 or_ln119/35 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="7"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_2/8 or_ln120_1/19 or_ln120/35 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="3"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/12 xor_ln146/20 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="0"/>
<pin id="546" dir="0" index="1" bw="64" slack="7"/>
<pin id="547" dir="0" index="2" bw="7" slack="0"/>
<pin id="548" dir="0" index="3" bw="7" slack="0"/>
<pin id="549" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/19 tmp_6/35 "/>
</bind>
</comp>

<comp id="553" class="1004" name="empty_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="empty_26_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="empty_27_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="empty_28_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="aExp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="0" index="2" bw="7" slack="0"/>
<pin id="575" dir="0" index="3" bw="7" slack="0"/>
<pin id="576" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="aExp/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln369_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln369/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="bExp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="0" index="2" bw="7" slack="0"/>
<pin id="589" dir="0" index="3" bw="7" slack="0"/>
<pin id="590" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bExp/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln369_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln369_1/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="expDiff_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="11" slack="0"/>
<pin id="601" dir="0" index="1" bw="11" slack="0"/>
<pin id="602" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="expDiff/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln371_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="12" slack="0"/>
<pin id="607" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln371/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="aSig_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="62" slack="0"/>
<pin id="611" dir="0" index="1" bw="52" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="aSig/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln370_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="62" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln370/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln370_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="62" slack="0"/>
<pin id="623" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln370_1/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="bSig_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="62" slack="0"/>
<pin id="627" dir="0" index="1" bw="52" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bSig/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln370_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="62" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln370_2/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln370_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="62" slack="0"/>
<pin id="639" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln370_3/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln380_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="0"/>
<pin id="643" dir="0" index="1" bw="12" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln380/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="float_exception_flags_load_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="float_exception_flags_load/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="or_ln69_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_4_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="12" slack="0"/>
<pin id="660" dir="0" index="2" bw="5" slack="0"/>
<pin id="661" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="or_ln386_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="62" slack="0"/>
<pin id="667" dir="0" index="1" bw="62" slack="0"/>
<pin id="668" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln386_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="62" slack="0"/>
<pin id="673" dir="0" index="1" bw="62" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln386/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_10_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="12" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="0"/>
<pin id="680" dir="0" index="2" bw="7" slack="0"/>
<pin id="681" dir="0" index="3" bw="7" slack="0"/>
<pin id="682" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="and_ln100_8_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="63" slack="0"/>
<pin id="689" dir="0" index="1" bw="12" slack="0"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_8/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln100_8_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="63" slack="0"/>
<pin id="697" dir="0" index="1" bw="63" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_8/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="and_ln100_7_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_7/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln402_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="11" slack="0"/>
<pin id="709" dir="0" index="1" bw="11" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln402/1 "/>
</bind>
</comp>

<comp id="713" class="1004" name="icmp_ln408_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="0" index="1" bw="11" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln408/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="expDiff_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="expDiff_3/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="aSig_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="63" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="52" slack="0"/>
<pin id="729" dir="0" index="3" bw="1" slack="0"/>
<pin id="730" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="aSig_1/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="select_ln408_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="63" slack="0"/>
<pin id="738" dir="0" index="2" bw="63" slack="0"/>
<pin id="739" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln408/1 "/>
</bind>
</comp>

<comp id="743" class="1004" name="expDiff_4_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="12" slack="0"/>
<pin id="746" dir="0" index="2" bw="12" slack="0"/>
<pin id="747" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="expDiff_4/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln371_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="0"/>
<pin id="753" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln371_2/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln404_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="52" slack="0"/>
<pin id="757" dir="0" index="1" bw="52" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln404/1 "/>
</bind>
</comp>

<comp id="761" class="1004" name="icmp_ln420_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="0"/>
<pin id="763" dir="0" index="1" bw="11" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln420/1 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln426_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="0"/>
<pin id="769" dir="0" index="1" bw="11" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln426/1 "/>
</bind>
</comp>

<comp id="773" class="1004" name="expDiff_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="11" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="expDiff_1/1 "/>
</bind>
</comp>

<comp id="779" class="1004" name="expDiff_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="11" slack="0"/>
<pin id="782" dir="0" index="2" bw="11" slack="0"/>
<pin id="783" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="expDiff_2/1 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln371_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="0"/>
<pin id="789" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln371_1/1 "/>
</bind>
</comp>

<comp id="791" class="1004" name="icmp_ln422_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="52" slack="0"/>
<pin id="793" dir="0" index="1" bw="52" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/1 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_8_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="12" slack="0"/>
<pin id="799" dir="0" index="1" bw="64" slack="0"/>
<pin id="800" dir="0" index="2" bw="7" slack="0"/>
<pin id="801" dir="0" index="3" bw="7" slack="0"/>
<pin id="802" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="807" class="1004" name="and_ln100_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="63" slack="0"/>
<pin id="809" dir="0" index="1" bw="12" slack="0"/>
<pin id="810" dir="0" index="2" bw="1" slack="0"/>
<pin id="811" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_2/1 "/>
</bind>
</comp>

<comp id="815" class="1004" name="icmp_ln100_2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="63" slack="0"/>
<pin id="817" dir="0" index="1" bw="63" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_2/1 "/>
</bind>
</comp>

<comp id="821" class="1004" name="and_ln100_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_1/1 "/>
</bind>
</comp>

<comp id="827" class="1004" name="shl_ln87_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="7"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87_2/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="icmp_ln87_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="0"/>
<pin id="834" dir="0" index="1" bw="64" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_2/8 "/>
</bind>
</comp>

<comp id="838" class="1004" name="and_ln100_s_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="63" slack="0"/>
<pin id="840" dir="0" index="1" bw="12" slack="0"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_s/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln100_10_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="63" slack="0"/>
<pin id="848" dir="0" index="1" bw="63" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_10/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="and_ln100_9_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="7"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_9/8 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln121_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="7"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_2/8 "/>
</bind>
</comp>

<comp id="862" class="1004" name="select_ln123_4_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="64" slack="0"/>
<pin id="865" dir="0" index="2" bw="64" slack="0"/>
<pin id="866" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_4/8 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln123_5_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="7"/>
<pin id="872" dir="0" index="1" bw="64" slack="0"/>
<pin id="873" dir="0" index="2" bw="64" slack="0"/>
<pin id="874" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_5/8 "/>
</bind>
</comp>

<comp id="877" class="1004" name="icmp_ln396_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="62" slack="1"/>
<pin id="879" dir="0" index="1" bw="62" slack="1"/>
<pin id="880" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln396/9 "/>
</bind>
</comp>

<comp id="881" class="1004" name="icmp_ln398_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="62" slack="1"/>
<pin id="883" dir="0" index="1" bw="62" slack="1"/>
<pin id="884" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398/9 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln408_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="63" slack="1"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln408/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sub_ln412_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="12" slack="1"/>
<pin id="891" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln412/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="icmp_ln67_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="12" slack="1"/>
<pin id="895" dir="0" index="1" bw="12" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_7_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="6" slack="0"/>
<pin id="900" dir="0" index="1" bw="12" slack="0"/>
<pin id="901" dir="0" index="2" bw="4" slack="0"/>
<pin id="902" dir="0" index="3" bw="5" slack="0"/>
<pin id="903" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="908" class="1004" name="icmp_ln71_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="6" slack="0"/>
<pin id="910" dir="0" index="1" bw="6" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_1/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="z_4_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="63" slack="1"/>
<pin id="916" dir="0" index="1" bw="63" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="z_4/10 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln77_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln73_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="12" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/10 "/>
</bind>
</comp>

<comp id="927" class="1004" name="lshr_ln73_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="63" slack="0"/>
<pin id="929" dir="0" index="1" bw="12" slack="0"/>
<pin id="930" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln73_1/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln73_3_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="6" slack="1"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_3/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="shl_ln73_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="63" slack="0"/>
<pin id="938" dir="0" index="1" bw="6" slack="0"/>
<pin id="939" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln73_1/10 "/>
</bind>
</comp>

<comp id="942" class="1004" name="icmp_ln73_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="0"/>
<pin id="944" dir="0" index="1" bw="64" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/10 "/>
</bind>
</comp>

<comp id="948" class="1004" name="trunc_ln73_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="64" slack="0"/>
<pin id="950" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_1/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="or_ln73_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_1/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="63" slack="0"/>
<pin id="960" dir="0" index="1" bw="64" slack="0"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="0" index="3" bw="7" slack="0"/>
<pin id="963" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="968" class="1004" name="z_3_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="0"/>
<pin id="970" dir="0" index="1" bw="63" slack="0"/>
<pin id="971" dir="0" index="2" bw="1" slack="0"/>
<pin id="972" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z_3/10 "/>
</bind>
</comp>

<comp id="976" class="1004" name="bSig_4_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="63" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="0" index="2" bw="52" slack="2"/>
<pin id="980" dir="0" index="3" bw="1" slack="0"/>
<pin id="981" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bSig_4/11 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln370_5_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="63" slack="0"/>
<pin id="988" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln370_5/11 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zSig_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="63" slack="0"/>
<pin id="992" dir="0" index="1" bw="64" slack="0"/>
<pin id="993" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="zSig_1/11 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_12_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="64" slack="0"/>
<pin id="999" dir="0" index="2" bw="7" slack="0"/>
<pin id="1000" dir="0" index="3" bw="7" slack="0"/>
<pin id="1001" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="icmp_ln291_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln291/12 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="trunc_ln291_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="0"/>
<pin id="1014" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln291/12 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="select_ln291_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="32" slack="0"/>
<pin id="1019" dir="0" index="2" bw="32" slack="0"/>
<pin id="1020" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln291/12 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_13_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="16" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="0"/>
<pin id="1027" dir="0" index="2" bw="6" slack="0"/>
<pin id="1028" dir="0" index="3" bw="6" slack="0"/>
<pin id="1029" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="icmp_ln265_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="0"/>
<pin id="1036" dir="0" index="1" bw="16" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln265/12 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="shl_ln268_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="6" slack="0"/>
<pin id="1043" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln268/12 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="select_ln265_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="32" slack="0"/>
<pin id="1049" dir="0" index="2" bw="32" slack="0"/>
<pin id="1050" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln265_1/12 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_14_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="32" slack="0"/>
<pin id="1057" dir="0" index="2" bw="6" slack="0"/>
<pin id="1058" dir="0" index="3" bw="6" slack="0"/>
<pin id="1059" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_15_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="0" index="2" bw="6" slack="0"/>
<pin id="1068" dir="0" index="3" bw="6" slack="0"/>
<pin id="1069" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="and_ln100_4_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="63" slack="0"/>
<pin id="1076" dir="0" index="1" bw="12" slack="0"/>
<pin id="1077" dir="0" index="2" bw="1" slack="0"/>
<pin id="1078" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_4/19 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="icmp_ln100_4_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="63" slack="0"/>
<pin id="1084" dir="0" index="1" bw="63" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_4/19 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="and_ln100_3_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="7"/>
<pin id="1091" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_3/19 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="shl_ln87_1_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="64" slack="7"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87_1/19 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="icmp_ln87_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="64" slack="0"/>
<pin id="1100" dir="0" index="1" bw="64" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_1/19 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="and_ln100_6_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="63" slack="0"/>
<pin id="1106" dir="0" index="1" bw="12" slack="0"/>
<pin id="1107" dir="0" index="2" bw="1" slack="0"/>
<pin id="1108" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_6/19 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="icmp_ln100_6_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="63" slack="0"/>
<pin id="1114" dir="0" index="1" bw="63" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_6/19 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="and_ln100_5_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="7"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_5/19 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="or_ln121_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_1/19 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="select_ln123_2_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="64" slack="0"/>
<pin id="1132" dir="0" index="2" bw="64" slack="0"/>
<pin id="1133" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_2/19 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="select_ln123_3_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="64" slack="0"/>
<pin id="1140" dir="0" index="2" bw="64" slack="0"/>
<pin id="1141" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_3/19 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="shl_ln1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="64" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="0" index="2" bw="1" slack="0"/>
<pin id="1149" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/20 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="or_ln146_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="64" slack="0"/>
<pin id="1155" dir="0" index="1" bw="64" slack="0"/>
<pin id="1156" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146/20 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="bSig_1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="63" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="0" index="2" bw="52" slack="1"/>
<pin id="1163" dir="0" index="3" bw="1" slack="0"/>
<pin id="1164" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bSig_1/21 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="select_ln426_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="1"/>
<pin id="1170" dir="0" index="1" bw="63" slack="1"/>
<pin id="1171" dir="0" index="2" bw="63" slack="0"/>
<pin id="1172" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln426/21 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="zext_ln426_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="63" slack="0"/>
<pin id="1176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln426/21 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="icmp_ln67_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="11" slack="1"/>
<pin id="1180" dir="0" index="1" bw="11" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/21 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_5_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="5" slack="0"/>
<pin id="1185" dir="0" index="1" bw="11" slack="1"/>
<pin id="1186" dir="0" index="2" bw="4" slack="0"/>
<pin id="1187" dir="0" index="3" bw="5" slack="0"/>
<pin id="1188" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/21 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="icmp_ln71_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="5" slack="0"/>
<pin id="1194" dir="0" index="1" bw="5" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/21 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="z_1_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="63" slack="0"/>
<pin id="1200" dir="0" index="1" bw="63" slack="0"/>
<pin id="1201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="z_1/21 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="zext_ln77_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/21 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="zext_ln73_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="11" slack="1"/>
<pin id="1210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/21 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="lshr_ln73_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="63" slack="0"/>
<pin id="1213" dir="0" index="1" bw="11" slack="0"/>
<pin id="1214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln73/21 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="sub_ln73_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="6" slack="1"/>
<pin id="1220" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/21 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="zext_ln73_1_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="6" slack="0"/>
<pin id="1224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/21 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="shl_ln73_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="63" slack="0"/>
<pin id="1228" dir="0" index="1" bw="6" slack="0"/>
<pin id="1229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln73/21 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="icmp_ln73_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="0"/>
<pin id="1234" dir="0" index="1" bw="64" slack="0"/>
<pin id="1235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/21 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="trunc_ln73_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="64" slack="0"/>
<pin id="1240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/21 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="63" slack="0"/>
<pin id="1244" dir="0" index="1" bw="64" slack="0"/>
<pin id="1245" dir="0" index="2" bw="1" slack="0"/>
<pin id="1246" dir="0" index="3" bw="7" slack="0"/>
<pin id="1247" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="or_ln73_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="0" index="1" bw="1" slack="1"/>
<pin id="1255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/22 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="z_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="64" slack="0"/>
<pin id="1258" dir="0" index="1" bw="63" slack="1"/>
<pin id="1259" dir="0" index="2" bw="1" slack="0"/>
<pin id="1260" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z/22 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="aSig_2_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="63" slack="0"/>
<pin id="1266" dir="0" index="1" bw="1" slack="0"/>
<pin id="1267" dir="0" index="2" bw="52" slack="2"/>
<pin id="1268" dir="0" index="3" bw="1" slack="0"/>
<pin id="1269" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="aSig_2/22 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="zext_ln370_4_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="63" slack="0"/>
<pin id="1276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln370_4/22 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="zSig_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="63" slack="0"/>
<pin id="1280" dir="0" index="1" bw="64" slack="0"/>
<pin id="1281" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="zSig/22 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="zext_ln367_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="11" slack="0"/>
<pin id="1286" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln367/23 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="zExp_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="11" slack="0"/>
<pin id="1290" dir="0" index="1" bw="1" slack="0"/>
<pin id="1291" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="zExp/23 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="icmp_ln270_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="1"/>
<pin id="1296" dir="0" index="1" bw="8" slack="0"/>
<pin id="1297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln270/23 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="select_ln270_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="0"/>
<pin id="1301" dir="0" index="1" bw="8" slack="1"/>
<pin id="1302" dir="0" index="2" bw="8" slack="1"/>
<pin id="1303" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln270/23 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="zext_ln275_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="0"/>
<pin id="1307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln275/23 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="shiftCount_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="2"/>
<pin id="1312" dir="0" index="1" bw="5" slack="0"/>
<pin id="1313" dir="0" index="2" bw="5" slack="0"/>
<pin id="1314" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shiftCount/24 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="shiftCount_1_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="2"/>
<pin id="1319" dir="0" index="1" bw="5" slack="0"/>
<pin id="1320" dir="0" index="2" bw="5" slack="0"/>
<pin id="1321" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shiftCount_1/24 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="shiftCount_2_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="1"/>
<pin id="1326" dir="0" index="1" bw="5" slack="0"/>
<pin id="1327" dir="0" index="2" bw="5" slack="0"/>
<pin id="1328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shiftCount_2/24 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="zext_ln270_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="5" slack="0"/>
<pin id="1333" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270/24 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="zext_ln262_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="4" slack="0"/>
<pin id="1337" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/24 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="select_ln248_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="2"/>
<pin id="1341" dir="0" index="1" bw="7" slack="0"/>
<pin id="1342" dir="0" index="2" bw="7" slack="0"/>
<pin id="1343" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln248/24 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="add_ln248_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="6" slack="0"/>
<pin id="1348" dir="0" index="1" bw="5" slack="0"/>
<pin id="1349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/24 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="shiftCount_3_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="7" slack="0"/>
<pin id="1354" dir="0" index="1" bw="4" slack="0"/>
<pin id="1355" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shiftCount_3/24 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="sext_ln246_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="7" slack="0"/>
<pin id="1360" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln246/24 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="sub_ln249_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="12" slack="1"/>
<pin id="1364" dir="0" index="1" bw="7" slack="0"/>
<pin id="1365" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln249/24 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="trunc_ln249_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="12" slack="0"/>
<pin id="1369" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln249/24 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="sext_ln249_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="7" slack="0"/>
<pin id="1373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln249/24 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="zext_ln249_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="7" slack="0"/>
<pin id="1377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/24 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="shl_ln249_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="64" slack="2"/>
<pin id="1381" dir="0" index="1" bw="32" slack="0"/>
<pin id="1382" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln249/24 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="roundBits_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="64" slack="0"/>
<pin id="1387" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="roundBits/24 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="icmp_ln204_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="12" slack="1"/>
<pin id="1391" dir="0" index="1" bw="12" slack="0"/>
<pin id="1392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/25 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="icmp_ln206_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="12" slack="1"/>
<pin id="1396" dir="0" index="1" bw="12" slack="0"/>
<pin id="1397" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/25 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="icmp_ln207_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="12" slack="1"/>
<pin id="1401" dir="0" index="1" bw="12" slack="0"/>
<pin id="1402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/25 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="add_ln207_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="64" slack="1"/>
<pin id="1406" dir="0" index="1" bw="11" slack="0"/>
<pin id="1407" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/25 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="tmp_16_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="0"/>
<pin id="1411" dir="0" index="1" bw="64" slack="0"/>
<pin id="1412" dir="0" index="2" bw="7" slack="0"/>
<pin id="1413" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/25 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="and_ln207_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="0"/>
<pin id="1419" dir="0" index="1" bw="1" slack="0"/>
<pin id="1420" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln207/25 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="tmp_17_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="0"/>
<pin id="1425" dir="0" index="1" bw="12" slack="1"/>
<pin id="1426" dir="0" index="2" bw="5" slack="0"/>
<pin id="1427" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/25 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="sub_ln217_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="1" slack="0"/>
<pin id="1432" dir="0" index="1" bw="12" slack="1"/>
<pin id="1433" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln217/25 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="icmp_ln67_2_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="12" slack="2"/>
<pin id="1437" dir="0" index="1" bw="12" slack="1"/>
<pin id="1438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_2/25 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="tmp_18_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="2" slack="0"/>
<pin id="1441" dir="0" index="1" bw="12" slack="0"/>
<pin id="1442" dir="0" index="2" bw="4" slack="0"/>
<pin id="1443" dir="0" index="3" bw="4" slack="0"/>
<pin id="1444" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/25 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="icmp_ln71_2_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="2" slack="0"/>
<pin id="1451" dir="0" index="1" bw="2" slack="0"/>
<pin id="1452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_2/25 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="zext_ln73_4_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="12" slack="0"/>
<pin id="1457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_4/25 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="lshr_ln73_2_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="64" slack="1"/>
<pin id="1461" dir="0" index="1" bw="12" slack="0"/>
<pin id="1462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln73_2/25 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="zext_ln73_5_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="6" slack="1"/>
<pin id="1466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_5/25 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="shl_ln73_2_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="64" slack="1"/>
<pin id="1469" dir="0" index="1" bw="6" slack="0"/>
<pin id="1470" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln73_2/25 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="icmp_ln73_2_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="64" slack="0"/>
<pin id="1474" dir="0" index="1" bw="64" slack="0"/>
<pin id="1475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_2/25 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="trunc_ln73_2_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="64" slack="0"/>
<pin id="1480" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_2/25 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="or_ln73_2_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="0"/>
<pin id="1484" dir="0" index="1" bw="1" slack="0"/>
<pin id="1485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_2/25 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="tmp_2_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="63" slack="0"/>
<pin id="1490" dir="0" index="1" bw="64" slack="0"/>
<pin id="1491" dir="0" index="2" bw="1" slack="0"/>
<pin id="1492" dir="0" index="3" bw="7" slack="0"/>
<pin id="1493" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/25 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="z_6_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="64" slack="0"/>
<pin id="1500" dir="0" index="1" bw="63" slack="0"/>
<pin id="1501" dir="0" index="2" bw="1" slack="0"/>
<pin id="1502" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z_6/25 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="z_7_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="64" slack="1"/>
<pin id="1508" dir="0" index="1" bw="64" slack="0"/>
<pin id="1509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="z_7/25 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="zext_ln77_2_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="0"/>
<pin id="1513" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_2/25 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="roundBits_1_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="64" slack="0"/>
<pin id="1517" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="roundBits_1/26 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="icmp_ln220_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="10" slack="0"/>
<pin id="1522" dir="0" index="1" bw="10" slack="0"/>
<pin id="1523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/26 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="or_ln69_2_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1528" dir="0" index="1" bw="32" slack="0"/>
<pin id="1529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_2/26 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="xor_ln220_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="1" slack="0"/>
<pin id="1533" dir="0" index="1" bw="1" slack="0"/>
<pin id="1534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln220/26 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="select_ln220_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="0"/>
<pin id="1539" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1540" dir="0" index="2" bw="32" slack="0"/>
<pin id="1541" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln220/26 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="icmp_ln224_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="10" slack="0"/>
<pin id="1546" dir="0" index="1" bw="10" slack="0"/>
<pin id="1547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/26 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="add_ln226_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="64" slack="0"/>
<pin id="1552" dir="0" index="1" bw="11" slack="0"/>
<pin id="1553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/26 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="trunc_ln5_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="54" slack="0"/>
<pin id="1558" dir="0" index="1" bw="64" slack="0"/>
<pin id="1559" dir="0" index="2" bw="5" slack="0"/>
<pin id="1560" dir="0" index="3" bw="7" slack="0"/>
<pin id="1561" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/26 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="icmp_ln227_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="10" slack="0"/>
<pin id="1568" dir="0" index="1" bw="10" slack="0"/>
<pin id="1569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/26 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="zext_ln227_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="1" slack="0"/>
<pin id="1574" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/26 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="xor_ln227_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="2" slack="0"/>
<pin id="1578" dir="0" index="1" bw="2" slack="0"/>
<pin id="1579" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln227/26 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="sext_ln227_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="2" slack="0"/>
<pin id="1584" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln227/26 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="and_ln227_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="54" slack="0"/>
<pin id="1588" dir="0" index="1" bw="54" slack="0"/>
<pin id="1589" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln227/26 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="or_ln224_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="1" slack="0"/>
<pin id="1594" dir="0" index="1" bw="1" slack="1"/>
<pin id="1595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln224/27 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="trunc_ln224_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="0"/>
<pin id="1600" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/27 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="or_ln224_2_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="0"/>
<pin id="1604" dir="0" index="1" bw="1" slack="1"/>
<pin id="1605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln224_2/27 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="tmp_3_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="31" slack="0"/>
<pin id="1609" dir="0" index="1" bw="32" slack="0"/>
<pin id="1610" dir="0" index="2" bw="1" slack="0"/>
<pin id="1611" dir="0" index="3" bw="6" slack="0"/>
<pin id="1612" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/27 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="or_ln224_1_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="0"/>
<pin id="1619" dir="0" index="1" bw="31" slack="0"/>
<pin id="1620" dir="0" index="2" bw="1" slack="0"/>
<pin id="1621" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln224_1/27 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="icmp_ln228_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="54" slack="1"/>
<pin id="1628" dir="0" index="1" bw="54" slack="0"/>
<pin id="1629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228/27 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="select_ln146_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="1" slack="0"/>
<pin id="1633" dir="0" index="1" bw="12" slack="0"/>
<pin id="1634" dir="0" index="2" bw="12" slack="0"/>
<pin id="1635" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln146/27 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="shl_ln146_2_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="64" slack="0"/>
<pin id="1641" dir="0" index="1" bw="12" slack="0"/>
<pin id="1642" dir="0" index="2" bw="1" slack="0"/>
<pin id="1643" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln146_2/27 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="or_ln146_2_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="64" slack="0"/>
<pin id="1649" dir="0" index="1" bw="1" slack="2"/>
<pin id="1650" dir="0" index="2" bw="1" slack="0"/>
<pin id="1651" dir="0" index="3" bw="54" slack="1"/>
<pin id="1652" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln146_2/27 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="add_ln146_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="64" slack="0"/>
<pin id="1658" dir="0" index="1" bw="64" slack="0"/>
<pin id="1659" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/27 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="store_ln69_store_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="0"/>
<pin id="1665" dir="0" index="1" bw="32" slack="0"/>
<pin id="1666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/27 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="or_ln69_1_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="32" slack="7"/>
<pin id="1671" dir="0" index="1" bw="32" slack="0"/>
<pin id="1672" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_1/28 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="shl_ln146_1_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="64" slack="0"/>
<pin id="1676" dir="0" index="1" bw="1" slack="1"/>
<pin id="1677" dir="0" index="2" bw="1" slack="0"/>
<pin id="1678" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln146_1/28 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="or_ln146_1_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="64" slack="0"/>
<pin id="1684" dir="0" index="1" bw="64" slack="0"/>
<pin id="1685" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146_1/28 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="and_ln_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="63" slack="0"/>
<pin id="1690" dir="0" index="1" bw="12" slack="0"/>
<pin id="1691" dir="0" index="2" bw="1" slack="0"/>
<pin id="1692" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/35 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="icmp_ln100_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="63" slack="0"/>
<pin id="1698" dir="0" index="1" bw="63" slack="0"/>
<pin id="1699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/35 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="and_ln100_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="1" slack="0"/>
<pin id="1704" dir="0" index="1" bw="1" slack="7"/>
<pin id="1705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100/35 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="shl_ln87_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="64" slack="7"/>
<pin id="1709" dir="0" index="1" bw="1" slack="0"/>
<pin id="1710" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87/35 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="icmp_ln87_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="64" slack="0"/>
<pin id="1714" dir="0" index="1" bw="64" slack="0"/>
<pin id="1715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/35 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="or_ln121_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="0"/>
<pin id="1720" dir="0" index="1" bw="1" slack="7"/>
<pin id="1721" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/35 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="select_ln123_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="1" slack="0"/>
<pin id="1725" dir="0" index="1" bw="64" slack="0"/>
<pin id="1726" dir="0" index="2" bw="64" slack="0"/>
<pin id="1727" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/35 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="select_ln123_1_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="1" slack="0"/>
<pin id="1733" dir="0" index="1" bw="64" slack="0"/>
<pin id="1734" dir="0" index="2" bw="64" slack="0"/>
<pin id="1735" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_1/35 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="zSign_read_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="1" slack="3"/>
<pin id="1741" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="zSign_read "/>
</bind>
</comp>

<comp id="1745" class="1005" name="b_read_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="64" slack="7"/>
<pin id="1747" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1754" class="1005" name="a_read_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="64" slack="7"/>
<pin id="1756" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="1761" class="1005" name="empty_27_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="52" slack="1"/>
<pin id="1763" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="empty_28_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="52" slack="2"/>
<pin id="1769" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="aExp_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="11" slack="1"/>
<pin id="1774" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="aExp "/>
</bind>
</comp>

<comp id="1778" class="1005" name="bExp_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="11" slack="1"/>
<pin id="1780" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="bExp "/>
</bind>
</comp>

<comp id="1784" class="1005" name="aSig_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="62" slack="1"/>
<pin id="1786" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="aSig "/>
</bind>
</comp>

<comp id="1790" class="1005" name="zext_ln370_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="64" slack="2"/>
<pin id="1792" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln370 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="zext_ln370_1_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="63" slack="2"/>
<pin id="1797" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln370_1 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="bSig_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="62" slack="1"/>
<pin id="1802" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bSig "/>
</bind>
</comp>

<comp id="1806" class="1005" name="zext_ln370_2_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="64" slack="2"/>
<pin id="1808" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln370_2 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="zext_ln370_3_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="63" slack="1"/>
<pin id="1813" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln370_3 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="icmp_ln380_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="1" slack="2"/>
<pin id="1819" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln380 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="float_exception_flags_load_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="32" slack="7"/>
<pin id="1823" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="float_exception_flags_load "/>
</bind>
</comp>

<comp id="1826" class="1005" name="or_ln69_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="32" slack="8"/>
<pin id="1828" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="or_ln69 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="tmp_4_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="1" slack="2"/>
<pin id="1839" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="and_ln100_7_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="1" slack="7"/>
<pin id="1846" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="and_ln100_7 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="icmp_ln100_11_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="1" slack="7"/>
<pin id="1852" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln100_11 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="icmp_ln402_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="1" slack="8"/>
<pin id="1857" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln402 "/>
</bind>
</comp>

<comp id="1859" class="1005" name="select_ln408_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="63" slack="1"/>
<pin id="1861" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="select_ln408 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="expDiff_4_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="12" slack="1"/>
<pin id="1867" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="expDiff_4 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="trunc_ln371_2_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="6" slack="1"/>
<pin id="1873" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln371_2 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="icmp_ln100_5_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="1" slack="7"/>
<pin id="1881" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln100_5 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="icmp_ln100_7_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="1" slack="7"/>
<pin id="1886" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln100_7 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="icmp_ln420_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="8"/>
<pin id="1891" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln420 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="icmp_ln426_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="1" slack="1"/>
<pin id="1895" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln426 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="expDiff_2_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="11" slack="1"/>
<pin id="1900" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="expDiff_2 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="trunc_ln371_1_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="6" slack="1"/>
<pin id="1907" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln371_1 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="icmp_ln100_1_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="7"/>
<pin id="1915" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln100_1 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="and_ln100_1_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="1" slack="7"/>
<pin id="1920" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="and_ln100_1 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="or_ln120_2_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="64" slack="1"/>
<pin id="1928" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln120_2 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="or_ln121_2_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="1" slack="1"/>
<pin id="1933" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln121_2 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="select_ln123_5_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="64" slack="1"/>
<pin id="1939" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123_5 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="icmp_ln396_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="1" slack="1"/>
<pin id="1944" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln396 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="icmp_ln398_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="1" slack="1"/>
<pin id="1948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln398 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="zext_ln408_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="64" slack="1"/>
<pin id="1952" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln408 "/>
</bind>
</comp>

<comp id="1961" class="1005" name="zext_ln77_1_reg_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="64" slack="1"/>
<pin id="1963" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77_1 "/>
</bind>
</comp>

<comp id="1966" class="1005" name="z_3_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="64" slack="1"/>
<pin id="1968" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_3 "/>
</bind>
</comp>

<comp id="1971" class="1005" name="zSig_1_reg_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="64" slack="1"/>
<pin id="1973" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zSig_1 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="xor_ln417_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="1" slack="3"/>
<pin id="1978" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln417 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="icmp_ln291_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="1" slack="2"/>
<pin id="1983" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln291 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="icmp_ln265_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="1" slack="2"/>
<pin id="1988" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln265 "/>
</bind>
</comp>

<comp id="1992" class="1005" name="tmp_14_reg_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="8" slack="1"/>
<pin id="1994" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="tmp_15_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="8" slack="1"/>
<pin id="2000" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="2006" class="1005" name="or_ln120_1_reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="64" slack="1"/>
<pin id="2008" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln120_1 "/>
</bind>
</comp>

<comp id="2011" class="1005" name="or_ln121_1_reg_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="1" slack="1"/>
<pin id="2013" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln121_1 "/>
</bind>
</comp>

<comp id="2017" class="1005" name="select_ln123_3_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="64" slack="1"/>
<pin id="2019" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123_3 "/>
</bind>
</comp>

<comp id="2022" class="1005" name="or_ln146_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="64" slack="1"/>
<pin id="2024" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln146 "/>
</bind>
</comp>

<comp id="2027" class="1005" name="zext_ln426_reg_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="64" slack="1"/>
<pin id="2029" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln426 "/>
</bind>
</comp>

<comp id="2032" class="1005" name="icmp_ln67_reg_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="1" slack="1"/>
<pin id="2034" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="icmp_ln71_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="1" slack="1"/>
<pin id="2038" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="2040" class="1005" name="zext_ln77_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="64" slack="1"/>
<pin id="2042" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="icmp_ln73_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="1" slack="1"/>
<pin id="2047" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="2050" class="1005" name="trunc_ln73_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="1"/>
<pin id="2052" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln73 "/>
</bind>
</comp>

<comp id="2055" class="1005" name="tmp_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="63" slack="1"/>
<pin id="2057" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2060" class="1005" name="zSig_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="64" slack="1"/>
<pin id="2062" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zSig "/>
</bind>
</comp>

<comp id="2065" class="1005" name="zExp_reg_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="12" slack="1"/>
<pin id="2067" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zExp "/>
</bind>
</comp>

<comp id="2071" class="1005" name="icmp_ln270_reg_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="1" slack="1"/>
<pin id="2073" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln270 "/>
</bind>
</comp>

<comp id="2076" class="1005" name="countLeadingZerosHigh_addr_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="8" slack="1"/>
<pin id="2078" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="countLeadingZerosHigh_addr "/>
</bind>
</comp>

<comp id="2081" class="1005" name="sext_ln246_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="12" slack="1"/>
<pin id="2083" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln246 "/>
</bind>
</comp>

<comp id="2086" class="1005" name="sub_ln249_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="12" slack="1"/>
<pin id="2088" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln249 "/>
</bind>
</comp>

<comp id="2097" class="1005" name="trunc_ln249_reg_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="6" slack="1"/>
<pin id="2099" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln249 "/>
</bind>
</comp>

<comp id="2102" class="1005" name="shl_ln249_reg_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="64" slack="1"/>
<pin id="2104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln249 "/>
</bind>
</comp>

<comp id="2113" class="1005" name="roundBits_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="10" slack="2"/>
<pin id="2115" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="roundBits "/>
</bind>
</comp>

<comp id="2119" class="1005" name="icmp_ln204_reg_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="1" slack="1"/>
<pin id="2121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln204 "/>
</bind>
</comp>

<comp id="2123" class="1005" name="icmp_ln206_reg_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="1" slack="2"/>
<pin id="2125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="2127" class="1005" name="and_ln207_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="1" slack="2"/>
<pin id="2129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln207 "/>
</bind>
</comp>

<comp id="2131" class="1005" name="tmp_17_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="1" slack="1"/>
<pin id="2133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2141" class="1005" name="z_6_reg_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="64" slack="1"/>
<pin id="2143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_6 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="zext_ln77_2_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="64" slack="1"/>
<pin id="2148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77_2 "/>
</bind>
</comp>

<comp id="2151" class="1005" name="xor_ln220_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="1" slack="1"/>
<pin id="2153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln220 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="select_ln220_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="32" slack="1"/>
<pin id="2158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln220 "/>
</bind>
</comp>

<comp id="2161" class="1005" name="icmp_ln224_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="1" slack="1"/>
<pin id="2163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln224 "/>
</bind>
</comp>

<comp id="2167" class="1005" name="and_ln227_reg_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="54" slack="1"/>
<pin id="2169" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="and_ln227 "/>
</bind>
</comp>

<comp id="2173" class="1005" name="or_ln69_1_reg_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="32" slack="1"/>
<pin id="2175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln69_1 "/>
</bind>
</comp>

<comp id="2178" class="1005" name="or_ln146_1_reg_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="64" slack="1"/>
<pin id="2180" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln146_1 "/>
</bind>
</comp>

<comp id="2183" class="1005" name="or_ln120_reg_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="64" slack="1"/>
<pin id="2185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln120 "/>
</bind>
</comp>

<comp id="2188" class="1005" name="or_ln121_reg_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="1" slack="1"/>
<pin id="2190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln121 "/>
</bind>
</comp>

<comp id="2194" class="1005" name="select_ln123_1_reg_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="64" slack="1"/>
<pin id="2196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="172"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="62" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="243"><net_src comp="226" pin="6"/><net_sink comp="237" pin=0"/></net>

<net id="262"><net_src comp="199" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="273"><net_src comp="211" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="284"><net_src comp="278" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="305"><net_src comp="288" pin="6"/><net_sink comp="299" pin=0"/></net>

<net id="324"><net_src comp="264" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="253" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="335"><net_src comp="329" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="358"><net_src comp="339" pin="6"/><net_sink comp="350" pin=0"/></net>

<net id="373"><net_src comp="148" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="382"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="370" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="398"><net_src comp="24" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="407"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="411"><net_src comp="148" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="439"><net_src comp="408" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="440"><net_src comp="408" pin="1"/><net_sink comp="413" pin=6"/></net>

<net id="441"><net_src comp="408" pin="1"/><net_sink comp="413" pin=10"/></net>

<net id="442"><net_src comp="408" pin="1"/><net_sink comp="413" pin=16"/></net>

<net id="443"><net_src comp="408" pin="1"/><net_sink comp="413" pin=22"/></net>

<net id="447"><net_src comp="162" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="474"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="475"><net_src comp="444" pin="1"/><net_sink comp="448" pin=10"/></net>

<net id="476"><net_src comp="444" pin="1"/><net_sink comp="448" pin=16"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="164" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="508"><net_src comp="477" pin="1"/><net_sink comp="482" pin=16"/></net>

<net id="509"><net_src comp="477" pin="1"/><net_sink comp="482" pin=22"/></net>

<net id="514"><net_src comp="44" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="44" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="38" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="40" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="18" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="533"><net_src comp="60" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="52" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="38" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="40" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="18" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="556"><net_src comp="174" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="561"><net_src comp="180" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="566"><net_src comp="174" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="180" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="14" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="180" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="16" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="18" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="584"><net_src comp="571" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="14" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="174" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="16" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="18" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="598"><net_src comp="585" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="581" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="20" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="567" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="22" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="609" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="20" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="563" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="22" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="625" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="599" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="24" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="6" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="26" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="28" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="599" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="30" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="669"><net_src comp="625" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="609" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="36" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="38" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="180" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="40" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="18" pin="0"/><net_sink comp="677" pin=3"/></net>

<net id="692"><net_src comp="42" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="677" pin="4"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="44" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="687" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="46" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="510" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="585" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="32" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="571" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="34" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="599" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="48" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="50" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="52" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="567" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="22" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="740"><net_src comp="713" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="621" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="725" pin="4"/><net_sink comp="735" pin=2"/></net>

<net id="748"><net_src comp="713" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="719" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="599" pin="2"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="563" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="54" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="571" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="32" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="585" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="34" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="605" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="32" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="767" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="605" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="779" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="567" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="54" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="803"><net_src comp="38" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="174" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="40" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="18" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="812"><net_src comp="42" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="797" pin="4"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="44" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="807" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="46" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="515" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="56" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="58" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="843"><net_src comp="42" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="520" pin="4"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="44" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="850"><net_src comp="838" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="46" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="861"><net_src comp="852" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="832" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="534" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="529" pin="2"/><net_sink comp="862" pin=2"/></net>

<net id="875"><net_src comp="529" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="876"><net_src comp="862" pin="3"/><net_sink comp="870" pin=2"/></net>

<net id="892"><net_src comp="24" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="24" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="64" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="888" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="906"><net_src comp="66" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="907"><net_src comp="30" pin="0"/><net_sink comp="898" pin=3"/></net>

<net id="912"><net_src comp="898" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="68" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="70" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="914" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="888" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="885" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="923" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="940"><net_src comp="885" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="72" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="927" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="948" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="942" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="964"><net_src comp="74" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="927" pin="2"/><net_sink comp="958" pin=1"/></net>

<net id="966"><net_src comp="76" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="967"><net_src comp="78" pin="0"/><net_sink comp="958" pin=3"/></net>

<net id="973"><net_src comp="80" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="958" pin="4"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="952" pin="2"/><net_sink comp="968" pin=2"/></net>

<net id="982"><net_src comp="50" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="52" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="22" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="985"><net_src comp="976" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="989"><net_src comp="247" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="986" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="237" pin="4"/><net_sink comp="990" pin=1"/></net>

<net id="1002"><net_src comp="82" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="278" pin="4"/><net_sink comp="996" pin=1"/></net>

<net id="1004"><net_src comp="84" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1005"><net_src comp="78" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1010"><net_src comp="996" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="86" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="278" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1021"><net_src comp="1006" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="1012" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="996" pin="4"/><net_sink comp="1016" pin=2"/></net>

<net id="1030"><net_src comp="88" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="1016" pin="3"/><net_sink comp="1024" pin=1"/></net>

<net id="1032"><net_src comp="26" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1033"><net_src comp="90" pin="0"/><net_sink comp="1024" pin=3"/></net>

<net id="1038"><net_src comp="1024" pin="4"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="92" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="1016" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="26" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1051"><net_src comp="1034" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="1040" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="1016" pin="3"/><net_sink comp="1046" pin=2"/></net>

<net id="1060"><net_src comp="94" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="1046" pin="3"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="96" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="90" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1070"><net_src comp="94" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="1046" pin="3"/><net_sink comp="1064" pin=1"/></net>

<net id="1072"><net_src comp="26" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1073"><net_src comp="98" pin="0"/><net_sink comp="1064" pin=3"/></net>

<net id="1079"><net_src comp="42" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="544" pin="4"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="44" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1086"><net_src comp="1074" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="46" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1097"><net_src comp="56" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1102"><net_src comp="1093" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="58" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1109"><net_src comp="42" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="520" pin="4"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="44" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1116"><net_src comp="1104" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="46" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1127"><net_src comp="1088" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1118" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1134"><net_src comp="1098" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1135"><net_src comp="534" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1136"><net_src comp="529" pin="2"/><net_sink comp="1129" pin=2"/></net>

<net id="1142"><net_src comp="1088" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="529" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="1129" pin="3"/><net_sink comp="1137" pin=2"/></net>

<net id="1150"><net_src comp="100" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="539" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1152"><net_src comp="70" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1157"><net_src comp="1145" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="102" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1165"><net_src comp="50" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="52" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1167"><net_src comp="22" pin="0"/><net_sink comp="1159" pin=3"/></net>

<net id="1173"><net_src comp="1159" pin="4"/><net_sink comp="1168" pin=2"/></net>

<net id="1177"><net_src comp="1168" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1182"><net_src comp="34" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1189"><net_src comp="104" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1190"><net_src comp="66" pin="0"/><net_sink comp="1183" pin=2"/></net>

<net id="1191"><net_src comp="106" pin="0"/><net_sink comp="1183" pin=3"/></net>

<net id="1196"><net_src comp="1183" pin="4"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="108" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1202"><net_src comp="1168" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="70" pin="0"/><net_sink comp="1198" pin=1"/></net>

<net id="1207"><net_src comp="1198" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1215"><net_src comp="1174" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1208" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="110" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1225"><net_src comp="1217" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1230"><net_src comp="1174" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="1222" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="72" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1241"><net_src comp="1211" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1248"><net_src comp="74" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="1211" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1250"><net_src comp="76" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1251"><net_src comp="78" pin="0"/><net_sink comp="1242" pin=3"/></net>

<net id="1261"><net_src comp="80" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="1252" pin="2"/><net_sink comp="1256" pin=2"/></net>

<net id="1263"><net_src comp="1256" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="1270"><net_src comp="50" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="52" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1272"><net_src comp="22" pin="0"/><net_sink comp="1264" pin=3"/></net>

<net id="1273"><net_src comp="1264" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="1277"><net_src comp="309" pin="4"/><net_sink comp="1274" pin=0"/></net>

<net id="1282"><net_src comp="1274" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="299" pin="4"/><net_sink comp="1278" pin=1"/></net>

<net id="1287"><net_src comp="318" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1292"><net_src comp="1284" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="112" pin="0"/><net_sink comp="1288" pin=1"/></net>

<net id="1298"><net_src comp="114" pin="0"/><net_sink comp="1294" pin=1"/></net>

<net id="1304"><net_src comp="1294" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1308"><net_src comp="1299" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1315"><net_src comp="116" pin="0"/><net_sink comp="1310" pin=1"/></net>

<net id="1316"><net_src comp="108" pin="0"/><net_sink comp="1310" pin=2"/></net>

<net id="1322"><net_src comp="118" pin="0"/><net_sink comp="1317" pin=1"/></net>

<net id="1323"><net_src comp="120" pin="0"/><net_sink comp="1317" pin=2"/></net>

<net id="1329"><net_src comp="1317" pin="3"/><net_sink comp="1324" pin=1"/></net>

<net id="1330"><net_src comp="1310" pin="3"/><net_sink comp="1324" pin=2"/></net>

<net id="1334"><net_src comp="1324" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1338"><net_src comp="193" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1344"><net_src comp="122" pin="0"/><net_sink comp="1339" pin=1"/></net>

<net id="1345"><net_src comp="124" pin="0"/><net_sink comp="1339" pin=2"/></net>

<net id="1350"><net_src comp="1339" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1331" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1356"><net_src comp="1346" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="1335" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1361"><net_src comp="1352" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1366"><net_src comp="1358" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="1370"><net_src comp="1362" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="1352" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1378"><net_src comp="1371" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1383"><net_src comp="275" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="1375" pin="1"/><net_sink comp="1379" pin=1"/></net>

<net id="1388"><net_src comp="1379" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1393"><net_src comp="126" pin="0"/><net_sink comp="1389" pin=1"/></net>

<net id="1398"><net_src comp="128" pin="0"/><net_sink comp="1394" pin=1"/></net>

<net id="1403"><net_src comp="128" pin="0"/><net_sink comp="1399" pin=1"/></net>

<net id="1408"><net_src comp="130" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1414"><net_src comp="132" pin="0"/><net_sink comp="1409" pin=0"/></net>

<net id="1415"><net_src comp="1404" pin="2"/><net_sink comp="1409" pin=1"/></net>

<net id="1416"><net_src comp="78" pin="0"/><net_sink comp="1409" pin=2"/></net>

<net id="1421"><net_src comp="1399" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="1409" pin="3"/><net_sink comp="1417" pin=1"/></net>

<net id="1428"><net_src comp="28" pin="0"/><net_sink comp="1423" pin=0"/></net>

<net id="1429"><net_src comp="30" pin="0"/><net_sink comp="1423" pin=2"/></net>

<net id="1434"><net_src comp="24" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1445"><net_src comp="134" pin="0"/><net_sink comp="1439" pin=0"/></net>

<net id="1446"><net_src comp="1430" pin="2"/><net_sink comp="1439" pin=1"/></net>

<net id="1447"><net_src comp="66" pin="0"/><net_sink comp="1439" pin=2"/></net>

<net id="1448"><net_src comp="136" pin="0"/><net_sink comp="1439" pin=3"/></net>

<net id="1453"><net_src comp="1439" pin="4"/><net_sink comp="1449" pin=0"/></net>

<net id="1454"><net_src comp="138" pin="0"/><net_sink comp="1449" pin=1"/></net>

<net id="1458"><net_src comp="1430" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1463"><net_src comp="1455" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="1471"><net_src comp="1464" pin="1"/><net_sink comp="1467" pin=1"/></net>

<net id="1476"><net_src comp="1467" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1477"><net_src comp="72" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1481"><net_src comp="1459" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1486"><net_src comp="1478" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="1472" pin="2"/><net_sink comp="1482" pin=1"/></net>

<net id="1494"><net_src comp="74" pin="0"/><net_sink comp="1488" pin=0"/></net>

<net id="1495"><net_src comp="1459" pin="2"/><net_sink comp="1488" pin=1"/></net>

<net id="1496"><net_src comp="76" pin="0"/><net_sink comp="1488" pin=2"/></net>

<net id="1497"><net_src comp="78" pin="0"/><net_sink comp="1488" pin=3"/></net>

<net id="1503"><net_src comp="80" pin="0"/><net_sink comp="1498" pin=0"/></net>

<net id="1504"><net_src comp="1488" pin="4"/><net_sink comp="1498" pin=1"/></net>

<net id="1505"><net_src comp="1482" pin="2"/><net_sink comp="1498" pin=2"/></net>

<net id="1510"><net_src comp="72" pin="0"/><net_sink comp="1506" pin=1"/></net>

<net id="1514"><net_src comp="1506" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1518"><net_src comp="339" pin="6"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1524"><net_src comp="1515" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1525"><net_src comp="22" pin="0"/><net_sink comp="1520" pin=1"/></net>

<net id="1530"><net_src comp="140" pin="0"/><net_sink comp="1526" pin=1"/></net>

<net id="1535"><net_src comp="1520" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1536"><net_src comp="52" pin="0"/><net_sink comp="1531" pin=1"/></net>

<net id="1542"><net_src comp="1520" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1543"><net_src comp="1526" pin="2"/><net_sink comp="1537" pin=2"/></net>

<net id="1548"><net_src comp="362" pin="6"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="22" pin="0"/><net_sink comp="1544" pin=1"/></net>

<net id="1554"><net_src comp="350" pin="6"/><net_sink comp="1550" pin=0"/></net>

<net id="1555"><net_src comp="130" pin="0"/><net_sink comp="1550" pin=1"/></net>

<net id="1562"><net_src comp="142" pin="0"/><net_sink comp="1556" pin=0"/></net>

<net id="1563"><net_src comp="1550" pin="2"/><net_sink comp="1556" pin=1"/></net>

<net id="1564"><net_src comp="106" pin="0"/><net_sink comp="1556" pin=2"/></net>

<net id="1565"><net_src comp="78" pin="0"/><net_sink comp="1556" pin=3"/></net>

<net id="1570"><net_src comp="362" pin="6"/><net_sink comp="1566" pin=0"/></net>

<net id="1571"><net_src comp="144" pin="0"/><net_sink comp="1566" pin=1"/></net>

<net id="1575"><net_src comp="1566" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1580"><net_src comp="1572" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1581"><net_src comp="146" pin="0"/><net_sink comp="1576" pin=1"/></net>

<net id="1585"><net_src comp="1576" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1590"><net_src comp="1556" pin="4"/><net_sink comp="1586" pin=0"/></net>

<net id="1591"><net_src comp="1582" pin="1"/><net_sink comp="1586" pin=1"/></net>

<net id="1596"><net_src comp="374" pin="6"/><net_sink comp="1592" pin=0"/></net>

<net id="1597"><net_src comp="1592" pin="2"/><net_sink comp="413" pin=8"/></net>

<net id="1601"><net_src comp="387" pin="6"/><net_sink comp="1598" pin=0"/></net>

<net id="1606"><net_src comp="1598" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1613"><net_src comp="150" pin="0"/><net_sink comp="1607" pin=0"/></net>

<net id="1614"><net_src comp="387" pin="6"/><net_sink comp="1607" pin=1"/></net>

<net id="1615"><net_src comp="76" pin="0"/><net_sink comp="1607" pin=2"/></net>

<net id="1616"><net_src comp="90" pin="0"/><net_sink comp="1607" pin=3"/></net>

<net id="1622"><net_src comp="152" pin="0"/><net_sink comp="1617" pin=0"/></net>

<net id="1623"><net_src comp="1607" pin="4"/><net_sink comp="1617" pin=1"/></net>

<net id="1624"><net_src comp="1602" pin="2"/><net_sink comp="1617" pin=2"/></net>

<net id="1625"><net_src comp="1617" pin="3"/><net_sink comp="448" pin=8"/></net>

<net id="1630"><net_src comp="154" pin="0"/><net_sink comp="1626" pin=1"/></net>

<net id="1636"><net_src comp="1626" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1637"><net_src comp="24" pin="0"/><net_sink comp="1631" pin=1"/></net>

<net id="1638"><net_src comp="399" pin="6"/><net_sink comp="1631" pin=2"/></net>

<net id="1644"><net_src comp="156" pin="0"/><net_sink comp="1639" pin=0"/></net>

<net id="1645"><net_src comp="1631" pin="3"/><net_sink comp="1639" pin=1"/></net>

<net id="1646"><net_src comp="54" pin="0"/><net_sink comp="1639" pin=2"/></net>

<net id="1653"><net_src comp="158" pin="0"/><net_sink comp="1647" pin=0"/></net>

<net id="1654"><net_src comp="326" pin="1"/><net_sink comp="1647" pin=1"/></net>

<net id="1655"><net_src comp="160" pin="0"/><net_sink comp="1647" pin=2"/></net>

<net id="1660"><net_src comp="1639" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1661"><net_src comp="1647" pin="4"/><net_sink comp="1656" pin=1"/></net>

<net id="1662"><net_src comp="1656" pin="2"/><net_sink comp="482" pin=8"/></net>

<net id="1667"><net_src comp="448" pin="24"/><net_sink comp="1663" pin=0"/></net>

<net id="1668"><net_src comp="6" pin="0"/><net_sink comp="1663" pin=1"/></net>

<net id="1673"><net_src comp="166" pin="0"/><net_sink comp="1669" pin=1"/></net>

<net id="1679"><net_src comp="100" pin="0"/><net_sink comp="1674" pin=0"/></net>

<net id="1680"><net_src comp="326" pin="1"/><net_sink comp="1674" pin=1"/></net>

<net id="1681"><net_src comp="70" pin="0"/><net_sink comp="1674" pin=2"/></net>

<net id="1686"><net_src comp="1674" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1687"><net_src comp="102" pin="0"/><net_sink comp="1682" pin=1"/></net>

<net id="1693"><net_src comp="42" pin="0"/><net_sink comp="1688" pin=0"/></net>

<net id="1694"><net_src comp="544" pin="4"/><net_sink comp="1688" pin=1"/></net>

<net id="1695"><net_src comp="44" pin="0"/><net_sink comp="1688" pin=2"/></net>

<net id="1700"><net_src comp="1688" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1701"><net_src comp="46" pin="0"/><net_sink comp="1696" pin=1"/></net>

<net id="1706"><net_src comp="1696" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1711"><net_src comp="56" pin="0"/><net_sink comp="1707" pin=1"/></net>

<net id="1716"><net_src comp="1707" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1717"><net_src comp="58" pin="0"/><net_sink comp="1712" pin=1"/></net>

<net id="1722"><net_src comp="1702" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1728"><net_src comp="1712" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1729"><net_src comp="534" pin="2"/><net_sink comp="1723" pin=1"/></net>

<net id="1730"><net_src comp="529" pin="2"/><net_sink comp="1723" pin=2"/></net>

<net id="1736"><net_src comp="1702" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1737"><net_src comp="529" pin="2"/><net_sink comp="1731" pin=1"/></net>

<net id="1738"><net_src comp="1723" pin="3"/><net_sink comp="1731" pin=2"/></net>

<net id="1742"><net_src comp="168" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1744"><net_src comp="1739" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1748"><net_src comp="174" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1750"><net_src comp="1745" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1751"><net_src comp="1745" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1752"><net_src comp="1745" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1753"><net_src comp="1745" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1757"><net_src comp="180" pin="2"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1759"><net_src comp="1754" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1760"><net_src comp="1754" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1764"><net_src comp="563" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="976" pin=2"/></net>

<net id="1766"><net_src comp="1761" pin="1"/><net_sink comp="1159" pin=2"/></net>

<net id="1770"><net_src comp="567" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1264" pin=2"/></net>

<net id="1775"><net_src comp="571" pin="4"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1777"><net_src comp="1772" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1781"><net_src comp="585" pin="4"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1783"><net_src comp="1778" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1787"><net_src comp="609" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1789"><net_src comp="1784" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1793"><net_src comp="617" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1798"><net_src comp="621" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1803"><net_src comp="625" pin="3"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1805"><net_src comp="1800" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1809"><net_src comp="633" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1814"><net_src comp="637" pin="1"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1816"><net_src comp="1811" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1820"><net_src comp="641" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1824"><net_src comp="647" pin="1"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1829"><net_src comp="651" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="448" pin=4"/></net>

<net id="1832"><net_src comp="1826" pin="1"/><net_sink comp="448" pin=12"/></net>

<net id="1833"><net_src comp="1826" pin="1"/><net_sink comp="448" pin=14"/></net>

<net id="1834"><net_src comp="1826" pin="1"/><net_sink comp="448" pin=18"/></net>

<net id="1835"><net_src comp="1826" pin="1"/><net_sink comp="448" pin=20"/></net>

<net id="1836"><net_src comp="1826" pin="1"/><net_sink comp="448" pin=22"/></net>

<net id="1840"><net_src comp="657" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1847"><net_src comp="701" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1849"><net_src comp="1844" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1853"><net_src comp="515" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1858"><net_src comp="707" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1862"><net_src comp="735" pin="3"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1864"><net_src comp="1859" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1868"><net_src comp="743" pin="3"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1870"><net_src comp="1865" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1874"><net_src comp="751" pin="1"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1882"><net_src comp="510" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1887"><net_src comp="515" pin="2"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1892"><net_src comp="761" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1896"><net_src comp="767" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1901"><net_src comp="779" pin="3"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1903"><net_src comp="1898" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1904"><net_src comp="1898" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1908"><net_src comp="787" pin="1"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1916"><net_src comp="510" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="1702" pin=1"/></net>

<net id="1921"><net_src comp="821" pin="2"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1718" pin=1"/></net>

<net id="1929"><net_src comp="534" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="482" pin=18"/></net>

<net id="1934"><net_src comp="857" pin="2"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="413" pin=18"/></net>

<net id="1936"><net_src comp="1931" pin="1"/><net_sink comp="413" pin=20"/></net>

<net id="1940"><net_src comp="870" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="482" pin=20"/></net>

<net id="1945"><net_src comp="877" pin="2"/><net_sink comp="1942" pin=0"/></net>

<net id="1949"><net_src comp="881" pin="2"/><net_sink comp="1946" pin=0"/></net>

<net id="1953"><net_src comp="885" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="1964"><net_src comp="919" pin="1"/><net_sink comp="1961" pin=0"/></net>

<net id="1965"><net_src comp="1961" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1969"><net_src comp="968" pin="3"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1974"><net_src comp="990" pin="2"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1979"><net_src comp="539" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1984"><net_src comp="1006" pin="2"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1989"><net_src comp="1034" pin="2"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1991"><net_src comp="1986" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1995"><net_src comp="1054" pin="4"/><net_sink comp="1992" pin=0"/></net>

<net id="1996"><net_src comp="1992" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1997"><net_src comp="1992" pin="1"/><net_sink comp="1299" pin=2"/></net>

<net id="2001"><net_src comp="1064" pin="4"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="2009"><net_src comp="534" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="482" pin=12"/></net>

<net id="2014"><net_src comp="1123" pin="2"/><net_sink comp="2011" pin=0"/></net>

<net id="2015"><net_src comp="2011" pin="1"/><net_sink comp="413" pin=12"/></net>

<net id="2016"><net_src comp="2011" pin="1"/><net_sink comp="413" pin=14"/></net>

<net id="2020"><net_src comp="1137" pin="3"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="482" pin=14"/></net>

<net id="2025"><net_src comp="1153" pin="2"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="482" pin=10"/></net>

<net id="2030"><net_src comp="1174" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2031"><net_src comp="2027" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="2035"><net_src comp="1178" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2039"><net_src comp="1192" pin="2"/><net_sink comp="2036" pin=0"/></net>

<net id="2043"><net_src comp="1204" pin="1"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="2048"><net_src comp="1232" pin="2"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="2053"><net_src comp="1238" pin="1"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="2058"><net_src comp="1242" pin="4"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="2063"><net_src comp="1278" pin="2"/><net_sink comp="2060" pin=0"/></net>

<net id="2064"><net_src comp="2060" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="2068"><net_src comp="1288" pin="2"/><net_sink comp="2065" pin=0"/></net>

<net id="2069"><net_src comp="2065" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="2070"><net_src comp="2065" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="2074"><net_src comp="1294" pin="2"/><net_sink comp="2071" pin=0"/></net>

<net id="2075"><net_src comp="2071" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="2079"><net_src comp="186" pin="3"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="2084"><net_src comp="1358" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="1435" pin=1"/></net>

<net id="2089"><net_src comp="1362" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="2091"><net_src comp="2086" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="2092"><net_src comp="2086" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="2093"><net_src comp="2086" pin="1"/><net_sink comp="1423" pin=1"/></net>

<net id="2094"><net_src comp="2086" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="2095"><net_src comp="2086" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="2096"><net_src comp="2086" pin="1"/><net_sink comp="399" pin=4"/></net>

<net id="2100"><net_src comp="1367" pin="1"/><net_sink comp="2097" pin=0"/></net>

<net id="2101"><net_src comp="2097" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="2105"><net_src comp="1379" pin="2"/><net_sink comp="2102" pin=0"/></net>

<net id="2106"><net_src comp="2102" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="2107"><net_src comp="2102" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="2108"><net_src comp="2102" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="2109"><net_src comp="2102" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="2110"><net_src comp="2102" pin="1"/><net_sink comp="339" pin=4"/></net>

<net id="2111"><net_src comp="2102" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="2112"><net_src comp="2102" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="2116"><net_src comp="1385" pin="1"/><net_sink comp="2113" pin=0"/></net>

<net id="2117"><net_src comp="2113" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="2118"><net_src comp="2113" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="2122"><net_src comp="1389" pin="2"/><net_sink comp="2119" pin=0"/></net>

<net id="2126"><net_src comp="1394" pin="2"/><net_sink comp="2123" pin=0"/></net>

<net id="2130"><net_src comp="1417" pin="2"/><net_sink comp="2127" pin=0"/></net>

<net id="2134"><net_src comp="1423" pin="3"/><net_sink comp="2131" pin=0"/></net>

<net id="2144"><net_src comp="1498" pin="3"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="2149"><net_src comp="1511" pin="1"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="2154"><net_src comp="1531" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="2159"><net_src comp="1537" pin="3"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="2164"><net_src comp="1544" pin="2"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="2166"><net_src comp="2161" pin="1"/><net_sink comp="1602" pin=1"/></net>

<net id="2170"><net_src comp="1586" pin="2"/><net_sink comp="2167" pin=0"/></net>

<net id="2171"><net_src comp="2167" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="2172"><net_src comp="2167" pin="1"/><net_sink comp="1647" pin=3"/></net>

<net id="2176"><net_src comp="1669" pin="2"/><net_sink comp="2173" pin=0"/></net>

<net id="2177"><net_src comp="2173" pin="1"/><net_sink comp="448" pin=6"/></net>

<net id="2181"><net_src comp="1682" pin="2"/><net_sink comp="2178" pin=0"/></net>

<net id="2182"><net_src comp="2178" pin="1"/><net_sink comp="482" pin=6"/></net>

<net id="2186"><net_src comp="534" pin="2"/><net_sink comp="2183" pin=0"/></net>

<net id="2187"><net_src comp="2183" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="2191"><net_src comp="1718" pin="2"/><net_sink comp="2188" pin=0"/></net>

<net id="2192"><net_src comp="2188" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="2193"><net_src comp="2188" pin="1"/><net_sink comp="413" pin=4"/></net>

<net id="2197"><net_src comp="1731" pin="3"/><net_sink comp="2194" pin=0"/></net>

<net id="2198"><net_src comp="2194" pin="1"/><net_sink comp="482" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: float_exception_flags | {27 }
	Port: countLeadingZerosHigh | {}
 - Input state : 
	Port: subFloat64Sigs : a | {1 }
	Port: subFloat64Sigs : b | {1 }
	Port: subFloat64Sigs : zSign | {1 }
	Port: subFloat64Sigs : float_exception_flags | {1 }
	Port: subFloat64Sigs : countLeadingZerosHigh | {23 24 }
  - Chain level:
	State 1
		zext_ln369 : 1
		zext_ln369_1 : 1
		expDiff : 2
		trunc_ln371 : 3
		aSig : 1
		zext_ln370 : 2
		zext_ln370_1 : 2
		bSig : 1
		zext_ln370_2 : 2
		zext_ln370_3 : 2
		icmp_ln380 : 3
		or_ln69 : 1
		br_ln380 : 4
		tmp_4 : 3
		br_ln382 : 4
		switch_ln384 : 1
		or_ln386 : 2
		icmp_ln386 : 2
		br_ln386 : 3
		and_ln100_8 : 1
		icmp_ln100_8 : 2
		icmp_ln100_9 : 1
		and_ln100_7 : 3
		icmp_ln100_11 : 1
		icmp_ln402 : 1
		br_ln402 : 2
		icmp_ln408 : 1
		expDiff_3 : 3
		aSig_1 : 1
		select_ln408 : 3
		expDiff_4 : 4
		trunc_ln371_2 : 5
		icmp_ln404 : 1
		br_ln404 : 2
		icmp_ln100_5 : 1
		icmp_ln100_7 : 1
		icmp_ln420 : 1
		br_ln420 : 2
		icmp_ln426 : 1
		expDiff_1 : 4
		expDiff_2 : 5
		trunc_ln371_1 : 6
		icmp_ln422 : 1
		br_ln422 : 2
		icmp_ln100_1 : 1
		and_ln100_2 : 1
		icmp_ln100_2 : 2
		icmp_ln100_3 : 1
		and_ln100_1 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		and_ln100_s : 1
		icmp_ln100_10 : 2
		and_ln100_9 : 3
		or_ln121_2 : 3
		br_ln123 : 3
		select_ln123_4 : 1
		select_ln123_5 : 2
	State 9
		br_ln396 : 1
		br_ln398 : 1
	State 10
		br_ln67 : 1
		tmp_7 : 1
		icmp_ln71_1 : 2
		br_ln71 : 3
		zext_ln77_1 : 1
		zext_ln73_2 : 1
		lshr_ln73_1 : 2
		shl_ln73_1 : 1
		icmp_ln73_1 : 2
		trunc_ln73_1 : 3
		or_ln73_1 : 4
		tmp_1 : 3
		z_3 : 4
	State 11
		aSig_4 : 1
		empty_29 : 1
		zext_ln370_5 : 2
		zSig_1 : 3
	State 12
		zSig_2 : 1
		tmp_12 : 2
		icmp_ln291 : 3
		trunc_ln291 : 2
		select_ln291 : 4
		tmp_13 : 5
		icmp_ln265 : 6
		shl_ln268 : 5
		select_ln265_1 : 7
		tmp_14 : 8
		tmp_15 : 8
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		and_ln100_4 : 1
		icmp_ln100_4 : 2
		and_ln100_3 : 3
		and_ln100_6 : 1
		icmp_ln100_6 : 2
		and_ln100_5 : 3
		or_ln121_1 : 3
		br_ln123 : 3
		select_ln123_2 : 1
		select_ln123_3 : 3
	State 20
		or_ln146 : 1
	State 21
		select_ln426 : 1
		zext_ln426 : 2
		br_ln67 : 1
		icmp_ln71 : 1
		br_ln71 : 2
		z_1 : 2
		zext_ln77 : 3
		lshr_ln73 : 3
		zext_ln73_1 : 1
		shl_ln73 : 3
		icmp_ln73 : 4
		trunc_ln73 : 4
		tmp : 4
	State 22
		z_10 : 1
		bSig_3 : 2
		empty_30 : 1
		zext_ln370_4 : 2
		zSig : 3
	State 23
		zext_ln367 : 1
		zExp : 2
		select_ln270 : 1
		zext_ln275 : 2
		countLeadingZerosHigh_addr : 3
		countLeadingZerosHigh_load : 4
	State 24
		shiftCount_2 : 1
		zext_ln270 : 2
		zext_ln262 : 1
		add_ln248 : 3
		shiftCount_3 : 4
		sext_ln246 : 5
		sub_ln249 : 6
		trunc_ln249 : 7
		sext_ln249 : 5
		zext_ln249 : 6
		shl_ln249 : 7
		roundBits : 8
	State 25
		br_ln204 : 1
		br_ln207 : 1
		tmp_16 : 1
		and_ln207 : 2
		br_ln207 : 2
		br_ln212 : 1
		br_ln67 : 1
		tmp_18 : 1
		icmp_ln71_2 : 2
		br_ln71 : 3
		zext_ln73_4 : 1
		lshr_ln73_2 : 2
		shl_ln73_2 : 1
		icmp_ln73_2 : 2
		trunc_ln73_2 : 3
		or_ln73_2 : 4
		tmp_2 : 3
		z_6 : 4
		zext_ln77_2 : 1
	State 26
		roundBits_1 : 1
		icmp_ln220 : 2
		xor_ln220 : 3
		select_ln220 : 3
		empty_31 : 1
		roundBits_2 : 2
		icmp_ln224 : 3
		add_ln226 : 2
		trunc_ln5 : 3
		icmp_ln227 : 3
		zext_ln227 : 4
		xor_ln227 : 5
		sext_ln227 : 5
		and_ln227 : 6
	State 27
		or_ln224 : 1
		trunc_ln224 : 1
		or_ln224_2 : 2
		tmp_3 : 1
		or_ln224_1 : 2
		select_ln146 : 1
		shl_ln146_2 : 2
		add_ln146 : 3
		float_exception_flags_flag_6 : 1
		float_exception_flags_new_6 : 3
		retval_0 : 4
		br_ln121 : 2
		store_ln69 : 4
		ret_ln439 : 5
	State 28
		or_ln146_1 : 1
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		and_ln : 1
		icmp_ln100 : 2
		and_ln100 : 3
		or_ln121 : 3
		select_ln123 : 1
		select_ln123_1 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |       grp_fu_510       |    0    |    58   |
|          |       grp_fu_515       |    0    |    58   |
|          |    icmp_ln380_fu_641   |    0    |    19   |
|          |    icmp_ln386_fu_671   |    0    |    69   |
|          |   icmp_ln100_8_fu_695  |    0    |    70   |
|          |    icmp_ln402_fu_707   |    0    |    18   |
|          |    icmp_ln408_fu_713   |    0    |    18   |
|          |    icmp_ln404_fu_755   |    0    |    59   |
|          |    icmp_ln420_fu_761   |    0    |    18   |
|          |    icmp_ln426_fu_767   |    0    |    18   |
|          |    icmp_ln422_fu_791   |    0    |    59   |
|          |   icmp_ln100_2_fu_815  |    0    |    70   |
|          |   icmp_ln87_2_fu_832   |    0    |    71   |
|          |  icmp_ln100_10_fu_846  |    0    |    70   |
|          |    icmp_ln396_fu_877   |    0    |    69   |
|          |    icmp_ln398_fu_881   |    0    |    69   |
|          |   icmp_ln67_1_fu_893   |    0    |    19   |
|          |   icmp_ln71_1_fu_908   |    0    |    13   |
|          |       z_4_fu_914       |    0    |    70   |
|          |   icmp_ln73_1_fu_942   |    0    |    71   |
|          |   icmp_ln291_fu_1006   |    0    |    39   |
|   icmp   |   icmp_ln265_fu_1034   |    0    |    23   |
|          |  icmp_ln100_4_fu_1082  |    0    |    70   |
|          |   icmp_ln87_1_fu_1098  |    0    |    71   |
|          |  icmp_ln100_6_fu_1112  |    0    |    70   |
|          |    icmp_ln67_fu_1178   |    0    |    18   |
|          |    icmp_ln71_fu_1192   |    0    |    12   |
|          |       z_1_fu_1198      |    0    |    70   |
|          |    icmp_ln73_fu_1232   |    0    |    71   |
|          |   icmp_ln270_fu_1294   |    0    |    15   |
|          |   icmp_ln204_fu_1389   |    0    |    19   |
|          |   icmp_ln206_fu_1394   |    0    |    19   |
|          |   icmp_ln207_fu_1399   |    0    |    19   |
|          |   icmp_ln67_2_fu_1435  |    0    |    19   |
|          |   icmp_ln71_2_fu_1449  |    0    |    9    |
|          |   icmp_ln73_2_fu_1472  |    0    |    71   |
|          |       z_7_fu_1506      |    0    |    71   |
|          |   icmp_ln220_fu_1520   |    0    |    17   |
|          |   icmp_ln224_fu_1544   |    0    |    17   |
|          |   icmp_ln227_fu_1566   |    0    |    17   |
|          |   icmp_ln228_fu_1626   |    0    |    61   |
|          |   icmp_ln100_fu_1696   |    0    |    70   |
|          |    icmp_ln87_fu_1712   |    0    |    71   |
|----------|------------------------|---------|---------|
|          |    shl_ln87_2_fu_827   |    0    |    0    |
|          |    shl_ln73_1_fu_936   |    0    |   179   |
|          |    shl_ln268_fu_1040   |    0    |    0    |
|    shl   |   shl_ln87_1_fu_1093   |    0    |    0    |
|          |    shl_ln73_fu_1226    |    0    |   179   |
|          |    shl_ln249_fu_1379   |    0    |   182   |
|          |   shl_ln73_2_fu_1467   |    0    |   182   |
|          |    shl_ln87_fu_1707    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   select_ln408_fu_735  |    0    |    63   |
|          |    expDiff_4_fu_743    |    0    |    12   |
|          |    expDiff_2_fu_779    |    0    |    11   |
|          |  select_ln123_4_fu_862 |    0    |    64   |
|          |  select_ln123_5_fu_870 |    0    |    64   |
|          |  select_ln291_fu_1016  |    0    |    32   |
|          | select_ln265_1_fu_1046 |    0    |    32   |
|          | select_ln123_2_fu_1129 |    0    |    64   |
|          | select_ln123_3_fu_1137 |    0    |    64   |
|  select  |  select_ln426_fu_1168  |    0    |    63   |
|          |  select_ln270_fu_1299  |    0    |    8    |
|          |   shiftCount_fu_1310   |    0    |    5    |
|          |  shiftCount_1_fu_1317  |    0    |    5    |
|          |  shiftCount_2_fu_1324  |    0    |    5    |
|          |  select_ln248_fu_1339  |    0    |    7    |
|          |  select_ln220_fu_1537  |    0    |    32   |
|          |  select_ln146_fu_1631  |    0    |    12   |
|          |  select_ln123_fu_1723  |    0    |    64   |
|          | select_ln123_1_fu_1731 |    0    |    64   |
|----------|------------------------|---------|---------|
|          |   lshr_ln73_1_fu_927   |    0    |   179   |
|   lshr   |    lshr_ln73_fu_1211   |    0    |   179   |
|          |   lshr_ln73_2_fu_1459  |    0    |   182   |
|----------|------------------------|---------|---------|
|          |    expDiff_3_fu_719    |    0    |    19   |
|          |    expDiff_1_fu_773    |    0    |    18   |
|          |      zExp_fu_1288      |    0    |    18   |
|    add   |    add_ln248_fu_1346   |    0    |    13   |
|          |  shiftCount_3_fu_1352  |    0    |    16   |
|          |    add_ln207_fu_1404   |    0    |    71   |
|          |    add_ln226_fu_1550   |    0    |    71   |
|          |    add_ln146_fu_1656   |    0    |    71   |
|----------|------------------------|---------|---------|
|          |     expDiff_fu_599     |    0    |    18   |
|          |    sub_ln412_fu_888    |    0    |    19   |
|          |      zSig_1_fu_990     |    0    |    71   |
|    sub   |    sub_ln73_fu_1217    |    0    |    13   |
|          |      zSig_fu_1278      |    0    |    71   |
|          |    sub_ln249_fu_1362   |    0    |    19   |
|          |    sub_ln217_fu_1430   |    0    |    19   |
|----------|------------------------|---------|---------|
|          |       grp_fu_529       |    0    |    0    |
|          |       grp_fu_534       |    0    |    0    |
|          |     or_ln69_fu_651     |    0    |    0    |
|          |     or_ln386_fu_665    |    0    |    62   |
|          |    or_ln121_2_fu_857   |    0    |    2    |
|          |    or_ln73_1_fu_952    |    0    |    2    |
|          |   or_ln121_1_fu_1123   |    0    |    2    |
|    or    |    or_ln146_fu_1153    |    0    |    0    |
|          |     or_ln73_fu_1252    |    0    |    2    |
|          |    or_ln73_2_fu_1482   |    0    |    2    |
|          |    or_ln69_2_fu_1526   |    0    |    0    |
|          |    or_ln224_fu_1592    |    0    |    2    |
|          |   or_ln224_2_fu_1602   |    0    |    2    |
|          |    or_ln69_1_fu_1669   |    0    |    0    |
|          |   or_ln146_1_fu_1682   |    0    |    0    |
|          |    or_ln121_fu_1718    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   and_ln100_7_fu_701   |    0    |    2    |
|          |   and_ln100_1_fu_821   |    0    |    2    |
|          |   and_ln100_9_fu_852   |    0    |    2    |
|    and   |   and_ln100_3_fu_1088  |    0    |    2    |
|          |   and_ln100_5_fu_1118  |    0    |    2    |
|          |    and_ln207_fu_1417   |    0    |    2    |
|          |    and_ln227_fu_1586   |    0    |    54   |
|          |    and_ln100_fu_1702   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |       grp_fu_539       |    0    |    2    |
|    xor   |    xor_ln220_fu_1531   |    0    |    2    |
|          |    xor_ln227_fu_1576   |    0    |    2    |
|----------|------------------------|---------|---------|
|          | zSign_read_read_fu_168 |    0    |    0    |
|   read   |   b_read_read_fu_174   |    0    |    0    |
|          |   a_read_read_fu_180   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       grp_fu_520       |    0    |    0    |
|          |       grp_fu_544       |    0    |    0    |
|          |       aExp_fu_571      |    0    |    0    |
|          |       bExp_fu_585      |    0    |    0    |
|          |      tmp_10_fu_677     |    0    |    0    |
|          |      tmp_8_fu_797      |    0    |    0    |
|          |      tmp_7_fu_898      |    0    |    0    |
|          |      tmp_1_fu_958      |    0    |    0    |
|partselect|      tmp_12_fu_996     |    0    |    0    |
|          |     tmp_13_fu_1024     |    0    |    0    |
|          |     tmp_14_fu_1054     |    0    |    0    |
|          |     tmp_15_fu_1064     |    0    |    0    |
|          |      tmp_5_fu_1183     |    0    |    0    |
|          |       tmp_fu_1242      |    0    |    0    |
|          |     tmp_18_fu_1439     |    0    |    0    |
|          |      tmp_2_fu_1488     |    0    |    0    |
|          |    trunc_ln5_fu_1556   |    0    |    0    |
|          |      tmp_3_fu_1607     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      empty_fu_553      |    0    |    0    |
|          |     empty_26_fu_558    |    0    |    0    |
|          |     empty_27_fu_563    |    0    |    0    |
|          |     empty_28_fu_567    |    0    |    0    |
|          |   trunc_ln371_fu_605   |    0    |    0    |
|          |  trunc_ln371_2_fu_751  |    0    |    0    |
|          |  trunc_ln371_1_fu_787  |    0    |    0    |
|   trunc  |   trunc_ln73_1_fu_948  |    0    |    0    |
|          |   trunc_ln291_fu_1012  |    0    |    0    |
|          |   trunc_ln73_fu_1238   |    0    |    0    |
|          |   trunc_ln249_fu_1367  |    0    |    0    |
|          |    roundBits_fu_1385   |    0    |    0    |
|          |  trunc_ln73_2_fu_1478  |    0    |    0    |
|          |   roundBits_1_fu_1515  |    0    |    0    |
|          |   trunc_ln224_fu_1598  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln369_fu_581   |    0    |    0    |
|          |   zext_ln369_1_fu_595  |    0    |    0    |
|          |    zext_ln370_fu_617   |    0    |    0    |
|          |   zext_ln370_1_fu_621  |    0    |    0    |
|          |   zext_ln370_2_fu_633  |    0    |    0    |
|          |   zext_ln370_3_fu_637  |    0    |    0    |
|          |    zext_ln408_fu_885   |    0    |    0    |
|          |   zext_ln77_1_fu_919   |    0    |    0    |
|          |   zext_ln73_2_fu_923   |    0    |    0    |
|          |   zext_ln73_3_fu_933   |    0    |    0    |
|          |   zext_ln370_5_fu_986  |    0    |    0    |
|          |   zext_ln426_fu_1174   |    0    |    0    |
|   zext   |    zext_ln77_fu_1204   |    0    |    0    |
|          |    zext_ln73_fu_1208   |    0    |    0    |
|          |   zext_ln73_1_fu_1222  |    0    |    0    |
|          |  zext_ln370_4_fu_1274  |    0    |    0    |
|          |   zext_ln367_fu_1284   |    0    |    0    |
|          |   zext_ln275_fu_1305   |    0    |    0    |
|          |   zext_ln270_fu_1331   |    0    |    0    |
|          |   zext_ln262_fu_1335   |    0    |    0    |
|          |   zext_ln249_fu_1375   |    0    |    0    |
|          |   zext_ln73_4_fu_1455  |    0    |    0    |
|          |   zext_ln73_5_fu_1464  |    0    |    0    |
|          |   zext_ln77_2_fu_1511  |    0    |    0    |
|          |   zext_ln227_fu_1572   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       aSig_fu_609      |    0    |    0    |
|          |       bSig_fu_625      |    0    |    0    |
|          |   and_ln100_8_fu_687   |    0    |    0    |
|          |      aSig_1_fu_725     |    0    |    0    |
|          |   and_ln100_2_fu_807   |    0    |    0    |
|          |   and_ln100_s_fu_838   |    0    |    0    |
|          |       z_3_fu_968       |    0    |    0    |
|          |      bSig_4_fu_976     |    0    |    0    |
|          |   and_ln100_4_fu_1074  |    0    |    0    |
|bitconcatenate|   and_ln100_6_fu_1104  |    0    |    0    |
|          |     shl_ln1_fu_1145    |    0    |    0    |
|          |     bSig_1_fu_1159     |    0    |    0    |
|          |        z_fu_1256       |    0    |    0    |
|          |     aSig_2_fu_1264     |    0    |    0    |
|          |       z_6_fu_1498      |    0    |    0    |
|          |   or_ln224_1_fu_1617   |    0    |    0    |
|          |   shl_ln146_2_fu_1639  |    0    |    0    |
|          |   or_ln146_2_fu_1647   |    0    |    0    |
|          |   shl_ln146_1_fu_1674  |    0    |    0    |
|          |     and_ln_fu_1688     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_4_fu_657      |    0    |    0    |
| bitselect|     tmp_16_fu_1409     |    0    |    0    |
|          |     tmp_17_fu_1423     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   sext_ln246_fu_1358   |    0    |    0    |
|   sext   |   sext_ln249_fu_1371   |    0    |    0    |
|          |   sext_ln227_fu_1582   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   4537  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|           aExp_1_reg_211           |   11   |
|           aExp_3_reg_264           |   11   |
|            aExp_reg_1772           |   11   |
|           aSig_4_reg_234           |   64   |
|            aSig_reg_1784           |   62   |
|           a_read_reg_1754          |   64   |
|        and_ln100_1_reg_1918        |    1   |
|        and_ln100_7_reg_1844        |    1   |
|         and_ln207_reg_2127         |    1   |
|         and_ln227_reg_2167         |   54   |
|           bExp_1_reg_199           |   11   |
|           bExp_3_reg_253           |   11   |
|            bExp_reg_1778           |   11   |
|           bSig_3_reg_296           |   64   |
|            bSig_reg_1800           |   62   |
|           b_read_reg_1745          |   64   |
| countLeadingZerosHigh_addr_reg_2076|    8   |
|          empty_27_reg_1761         |   52   |
|          empty_28_reg_1767         |   52   |
|          empty_29_reg_244          |   63   |
|          empty_30_reg_306          |   63   |
|          empty_31_reg_347          |   64   |
|         expDiff_2_reg_1898         |   11   |
|         expDiff_4_reg_1865         |   12   |
|float_exception_flags_flag_4_reg_370|    1   |
|float_exception_flags_flag_6_reg_408|    1   |
| float_exception_flags_load_reg_1821|   32   |
| float_exception_flags_loc_1_reg_384|   32   |
| float_exception_flags_new_6_reg_444|   32   |
|       icmp_ln100_11_reg_1850       |    1   |
|        icmp_ln100_1_reg_1913       |    1   |
|        icmp_ln100_5_reg_1879       |    1   |
|        icmp_ln100_7_reg_1884       |    1   |
|         icmp_ln204_reg_2119        |    1   |
|         icmp_ln206_reg_2123        |    1   |
|         icmp_ln224_reg_2161        |    1   |
|         icmp_ln265_reg_1986        |    1   |
|         icmp_ln270_reg_2071        |    1   |
|         icmp_ln291_reg_1981        |    1   |
|         icmp_ln380_reg_1817        |    1   |
|         icmp_ln396_reg_1942        |    1   |
|         icmp_ln398_reg_1946        |    1   |
|         icmp_ln402_reg_1855        |    1   |
|         icmp_ln420_reg_1889        |    1   |
|         icmp_ln426_reg_1893        |    1   |
|         icmp_ln67_reg_2032         |    1   |
|         icmp_ln71_reg_2036         |    1   |
|         icmp_ln73_reg_2045         |    1   |
|         or_ln120_1_reg_2006        |   64   |
|         or_ln120_2_reg_1926        |   64   |
|          or_ln120_reg_2183         |   64   |
|         or_ln121_1_reg_2011        |    1   |
|         or_ln121_2_reg_1931        |    1   |
|          or_ln121_reg_2188         |    1   |
|         or_ln146_1_reg_2178        |   64   |
|          or_ln146_reg_2022         |   64   |
|         or_ln69_1_reg_2173         |   32   |
|          or_ln69_reg_1826          |   32   |
|          retval_0_reg_477          |   64   |
|         roundBits_2_reg_359        |   10   |
|         roundBits_reg_2113         |   10   |
|       select_ln123_1_reg_2194      |   64   |
|       select_ln123_3_reg_2017      |   64   |
|       select_ln123_5_reg_1937      |   64   |
|        select_ln220_reg_2156       |   32   |
|        select_ln408_reg_1859       |   63   |
|         sext_ln246_reg_2081        |   12   |
|         shl_ln249_reg_2102         |   64   |
|         sub_ln249_reg_2086         |   12   |
|           tmp_14_reg_1992          |    8   |
|           tmp_15_reg_1998          |    8   |
|           tmp_17_reg_2131          |    1   |
|           tmp_4_reg_1837           |    1   |
|            tmp_reg_2055            |   63   |
|        trunc_ln249_reg_2097        |    6   |
|       trunc_ln371_1_reg_1905       |    6   |
|       trunc_ln371_2_reg_1871       |    6   |
|         trunc_ln73_reg_2050        |    1   |
|         xor_ln220_reg_2151         |    1   |
|         xor_ln417_reg_1976         |    1   |
|           zExp_2_reg_315           |   11   |
|        zExp_assign_2_reg_395       |   12   |
|            zExp_reg_2065           |   12   |
|           zSig_1_reg_1971          |   64   |
|           zSig_2_reg_275           |   64   |
|            zSig_reg_2060           |   64   |
|       zSign_assign_1_reg_326       |    1   |
|         zSign_read_reg_1739        |    1   |
|            z_10_reg_285            |   64   |
|            z_3_reg_1966            |   64   |
|            z_6_reg_2141            |   64   |
|             z_8_reg_336            |   64   |
|             z_9_reg_223            |   64   |
|        zext_ln370_1_reg_1795       |   63   |
|        zext_ln370_2_reg_1806       |   64   |
|        zext_ln370_3_reg_1811       |   63   |
|         zext_ln370_reg_1790        |   64   |
|         zext_ln408_reg_1950        |   64   |
|         zext_ln426_reg_2027        |   64   |
|        zext_ln77_1_reg_1961        |   64   |
|        zext_ln77_2_reg_2146        |   64   |
|         zext_ln77_reg_2040         |   64   |
+------------------------------------+--------+
|                Total               |  3016  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|           grp_access_fu_193          |  p0  |   2  |   8  |   16   ||    9    |
|            bExp_1_reg_199            |  p0  |   2  |  11  |   22   ||    9    |
|            aExp_1_reg_211            |  p0  |   2  |  11  |   22   ||    9    |
| float_exception_flags_flag_6_reg_408 |  p0  |   2  |   1  |    2   |
|           retval_0_reg_477           |  p0  |   2  |  64  |   128  |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   190  ||   2.3   ||    27   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  4537  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |  3016  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  3016  |  4564  |
+-----------+--------+--------+--------+
