
Application_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008174  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08008414  08008414  00009414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008574  08008574  0000a084  2**0
                  CONTENTS
  4 .ARM          00000008  08008574  08008574  00009574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800857c  0800857c  0000a084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800857c  0800857c  0000957c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008580  08008580  00009580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  24000000  08008584  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  24000084  08008608  0000a084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400033c  08008608  0000a33c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001413e  00000000  00000000  0000a0b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ae0  00000000  00000000  0001e1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  00020cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aac  00000000  00000000  00021ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a31c  00000000  00000000  00022564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015076  00000000  00000000  0005c880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017c788  00000000  00000000  000718f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ee07e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d9c  00000000  00000000  001ee0c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  001f1e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000084 	.word	0x24000084
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080083fc 	.word	0x080083fc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000088 	.word	0x24000088
 80002dc:	080083fc 	.word	0x080083fc

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000684:	4b3d      	ldr	r3, [pc, #244]	@ (800077c <SystemInit+0xfc>)
 8000686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068a:	4a3c      	ldr	r2, [pc, #240]	@ (800077c <SystemInit+0xfc>)
 800068c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000694:	4b39      	ldr	r3, [pc, #228]	@ (800077c <SystemInit+0xfc>)
 8000696:	691b      	ldr	r3, [r3, #16]
 8000698:	4a38      	ldr	r2, [pc, #224]	@ (800077c <SystemInit+0xfc>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a0:	4b37      	ldr	r3, [pc, #220]	@ (8000780 <SystemInit+0x100>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	2b06      	cmp	r3, #6
 80006aa:	d807      	bhi.n	80006bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ac:	4b34      	ldr	r3, [pc, #208]	@ (8000780 <SystemInit+0x100>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f023 030f 	bic.w	r3, r3, #15
 80006b4:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <SystemInit+0x100>)
 80006b6:	f043 0307 	orr.w	r3, r3, #7
 80006ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006bc:	4b31      	ldr	r3, [pc, #196]	@ (8000784 <SystemInit+0x104>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a30      	ldr	r2, [pc, #192]	@ (8000784 <SystemInit+0x104>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <SystemInit+0x104>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <SystemInit+0x104>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	492c      	ldr	r1, [pc, #176]	@ (8000784 <SystemInit+0x104>)
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <SystemInit+0x108>)
 80006d6:	4013      	ands	r3, r2
 80006d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006da:	4b29      	ldr	r3, [pc, #164]	@ (8000780 <SystemInit+0x100>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f003 0308 	and.w	r3, r3, #8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d007      	beq.n	80006f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e6:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <SystemInit+0x100>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f023 030f 	bic.w	r3, r3, #15
 80006ee:	4a24      	ldr	r2, [pc, #144]	@ (8000780 <SystemInit+0x100>)
 80006f0:	f043 0307 	orr.w	r3, r3, #7
 80006f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <SystemInit+0x104>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <SystemInit+0x104>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <SystemInit+0x104>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000708:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <SystemInit+0x104>)
 800070a:	4a20      	ldr	r2, [pc, #128]	@ (800078c <SystemInit+0x10c>)
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <SystemInit+0x104>)
 8000710:	4a1f      	ldr	r2, [pc, #124]	@ (8000790 <SystemInit+0x110>)
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <SystemInit+0x104>)
 8000716:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <SystemInit+0x114>)
 8000718:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <SystemInit+0x104>)
 800071c:	2200      	movs	r2, #0
 800071e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <SystemInit+0x104>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <SystemInit+0x114>)
 8000724:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <SystemInit+0x104>)
 8000728:	2200      	movs	r2, #0
 800072a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <SystemInit+0x104>)
 800072e:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <SystemInit+0x114>)
 8000730:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <SystemInit+0x104>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a11      	ldr	r2, [pc, #68]	@ (8000784 <SystemInit+0x104>)
 800073e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <SystemInit+0x104>)
 8000746:	2200      	movs	r2, #0
 8000748:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <SystemInit+0x118>)
 800074c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <SystemInit+0x118>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <SystemInit+0x11c>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <SystemInit+0x120>)
 800075c:	4013      	ands	r3, r2
 800075e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000762:	d202      	bcs.n	800076a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <SystemInit+0x124>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800076a:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <SystemInit+0x128>)
 800076c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000770:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	52002000 	.word	0x52002000
 8000784:	58024400 	.word	0x58024400
 8000788:	eaf6ed7f 	.word	0xeaf6ed7f
 800078c:	02020200 	.word	0x02020200
 8000790:	01ff0000 	.word	0x01ff0000
 8000794:	01010280 	.word	0x01010280
 8000798:	580000c0 	.word	0x580000c0
 800079c:	5c001000 	.word	0x5c001000
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	51008108 	.word	0x51008108
 80007a8:	52004000 	.word	0x52004000

080007ac <EE_Init>:
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */

uint16_t EE_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b092      	sub	sp, #72	@ 0x48
 80007b0:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 80007b2:	2306      	movs	r3, #6
 80007b4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80007b8:	2306      	movs	r3, #6
 80007ba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t VarIdx = 0;
 80007be:	2300      	movs	r3, #0
 80007c0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  uint16_t EepromStatus = 0, ReadStatus = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80007c8:	2300      	movs	r3, #0
 80007ca:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  int16_t x = -1;
 80007cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007d0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	637b      	str	r3, [r7, #52]	@ 0x34
  FLASH_EraseInitTypeDef pEraseInit;
  uint32_t valid[8] = {0x0000};
 80007d8:	463b      	mov	r3, r7
 80007da:	2220      	movs	r2, #32
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f007 f98c 	bl	8007afc <memset>
 
  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80007e4:	4bc0      	ldr	r3, [pc, #768]	@ (8000ae8 <EE_Init+0x33c>)
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80007ec:	4bbf      	ldr	r3, [pc, #764]	@ (8000aec <EE_Init+0x340>)
 80007ee:	881b      	ldrh	r3, [r3, #0]
 80007f0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80007f4:	2300      	movs	r3, #0
 80007f6:	623b      	str	r3, [r7, #32]
  pEraseInit.Banks = FLASH_BANK_2 ;
 80007f8:	2302      	movs	r3, #2
 80007fa:	627b      	str	r3, [r7, #36]	@ 0x24
  pEraseInit.Sector = PAGE0_ID;
 80007fc:	2306      	movs	r3, #6
 80007fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  pEraseInit.NbSectors = 1;
 8000800:	2301      	movs	r3, #1
 8000802:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000804:	2320      	movs	r3, #32
 8000806:	633b      	str	r3, [r7, #48]	@ 0x30
  
  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 8000808:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800080c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000810:	4293      	cmp	r3, r2
 8000812:	d00b      	beq.n	800082c <EE_Init+0x80>
 8000814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000818:	f280 81df 	bge.w	8000bda <EE_Init+0x42e>
 800081c:	2b00      	cmp	r3, #0
 800081e:	f000 8123 	beq.w	8000a68 <EE_Init+0x2bc>
 8000822:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000826:	4293      	cmp	r3, r2
 8000828:	d05e      	beq.n	80008e8 <EE_Init+0x13c>
 800082a:	e1d6      	b.n	8000bda <EE_Init+0x42e>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 800082c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000830:	2b00      	cmp	r3, #0
 8000832:	d11a      	bne.n	800086a <EE_Init+0xbe>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000834:	48ac      	ldr	r0, [pc, #688]	@ (8000ae8 <EE_Init+0x33c>)
 8000836:	f000 f9f3 	bl	8000c20 <EE_VerifyPageFullyErased>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	f040 81d9 	bne.w	8000bf4 <EE_Init+0x448>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000842:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000846:	f107 0320 	add.w	r3, r7, #32
 800084a:	4611      	mov	r1, r2
 800084c:	4618      	mov	r0, r3
 800084e:	f002 f92f 	bl	8002ab0 <HAL_FLASHEx_Erase>
 8000852:	4603      	mov	r3, r0
 8000854:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000858:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800085c:	2b00      	cmp	r3, #0
 800085e:	f000 81c9 	beq.w	8000bf4 <EE_Init+0x448>
          {
            return FlashStatus;
 8000862:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000866:	b29b      	uxth	r3, r3
 8000868:	e1cc      	b.n	8000c04 <EE_Init+0x458>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 800086a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800086e:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000872:	4293      	cmp	r3, r2
 8000874:	d12a      	bne.n	80008cc <EE_Init+0x120>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000876:	489c      	ldr	r0, [pc, #624]	@ (8000ae8 <EE_Init+0x33c>)
 8000878:	f000 f9d2 	bl	8000c20 <EE_VerifyPageFullyErased>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d112      	bne.n	80008a8 <EE_Init+0xfc>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000882:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000886:	f107 0320 	add.w	r3, r7, #32
 800088a:	4611      	mov	r1, r2
 800088c:	4618      	mov	r0, r3
 800088e:	f002 f90f 	bl	8002ab0 <HAL_FLASHEx_Erase>
 8000892:	4603      	mov	r3, r0
 8000894:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000898:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800089c:	2b00      	cmp	r3, #0
 800089e:	d003      	beq.n	80008a8 <EE_Init+0xfc>
          {
            return FlashStatus;
 80008a0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	e1ad      	b.n	8000c04 <EE_Init+0x458>
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE1_BASE_ADDRESS, ((uint32_t)valid));
 80008a8:	463b      	mov	r3, r7
 80008aa:	461a      	mov	r2, r3
 80008ac:	498f      	ldr	r1, [pc, #572]	@ (8000aec <EE_Init+0x340>)
 80008ae:	2001      	movs	r0, #1
 80008b0:	f001 ff96 	bl	80027e0 <HAL_FLASH_Program>
 80008b4:	4603      	mov	r3, r0
 80008b6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80008ba:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80008be:	2b00      	cmp	r3, #0
 80008c0:	f000 8198 	beq.w	8000bf4 <EE_Init+0x448>
        {
          return FlashStatus;
 80008c4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	e19b      	b.n	8000c04 <EE_Init+0x458>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 80008cc:	f000 fa3c 	bl	8000d48 <EE_Format>
 80008d0:	4603      	mov	r3, r0
 80008d2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80008d6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80008da:	2b00      	cmp	r3, #0
 80008dc:	f000 818a 	beq.w	8000bf4 <EE_Init+0x448>
        {
          return FlashStatus;
 80008e0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80008e4:	b29b      	uxth	r3, r3
 80008e6:	e18d      	b.n	8000c04 <EE_Init+0x458>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 80008e8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d174      	bne.n	80009da <EE_Init+0x22e>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80008f0:	2300      	movs	r3, #0
 80008f2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80008f6:	e038      	b.n	800096a <EE_Init+0x1be>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 80008f8:	4b7d      	ldr	r3, [pc, #500]	@ (8000af0 <EE_Init+0x344>)
 80008fa:	881b      	ldrh	r3, [r3, #0]
 80008fc:	b29a      	uxth	r2, r3
 80008fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000902:	497c      	ldr	r1, [pc, #496]	@ (8000af4 <EE_Init+0x348>)
 8000904:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000908:	429a      	cmp	r2, r3
 800090a:	d103      	bne.n	8000914 <EE_Init+0x168>
          {
            x = VarIdx;
 800090c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000910:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
          }
          if (VarIdx != x)
 8000914:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8000918:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 800091c:	429a      	cmp	r2, r3
 800091e:	d01f      	beq.n	8000960 <EE_Init+0x1b4>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8000920:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000924:	4a73      	ldr	r2, [pc, #460]	@ (8000af4 <EE_Init+0x348>)
 8000926:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800092a:	4973      	ldr	r1, [pc, #460]	@ (8000af8 <EE_Init+0x34c>)
 800092c:	4618      	mov	r0, r3
 800092e:	f000 f9a1 	bl	8000c74 <EE_ReadVariable>
 8000932:	4603      	mov	r3, r0
 8000934:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8000936:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000938:	2b01      	cmp	r3, #1
 800093a:	d011      	beq.n	8000960 <EE_Init+0x1b4>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 800093c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000940:	4a6c      	ldr	r2, [pc, #432]	@ (8000af4 <EE_Init+0x348>)
 8000942:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000946:	4a6c      	ldr	r2, [pc, #432]	@ (8000af8 <EE_Init+0x34c>)
 8000948:	8812      	ldrh	r2, [r2, #0]
 800094a:	4611      	mov	r1, r2
 800094c:	4618      	mov	r0, r3
 800094e:	f000 faa5 	bl	8000e9c <EE_VerifyPageFullWriteVariable>
 8000952:	4603      	mov	r3, r0
 8000954:	87fb      	strh	r3, [r7, #62]	@ 0x3e
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8000956:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <EE_Init+0x1b4>
              {
                return EepromStatus;
 800095c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800095e:	e151      	b.n	8000c04 <EE_Init+0x458>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000960:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000964:	3301      	adds	r3, #1
 8000966:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800096a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800096e:	2b01      	cmp	r3, #1
 8000970:	d9c2      	bls.n	80008f8 <EE_Init+0x14c>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE0_BASE_ADDRESS, ((uint32_t)valid));
 8000972:	463b      	mov	r3, r7
 8000974:	461a      	mov	r2, r3
 8000976:	495c      	ldr	r1, [pc, #368]	@ (8000ae8 <EE_Init+0x33c>)
 8000978:	2001      	movs	r0, #1
 800097a:	f001 ff31 	bl	80027e0 <HAL_FLASH_Program>
 800097e:	4603      	mov	r3, r0
 8000980:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
     
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000984:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000988:	2b00      	cmp	r3, #0
 800098a:	d003      	beq.n	8000994 <EE_Init+0x1e8>
        {
          return FlashStatus;
 800098c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000990:	b29b      	uxth	r3, r3
 8000992:	e137      	b.n	8000c04 <EE_Init+0x458>
        }
        pEraseInit.Sector = PAGE1_ID;
 8000994:	2307      	movs	r3, #7
 8000996:	62bb      	str	r3, [r7, #40]	@ 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 8000998:	2302      	movs	r3, #2
 800099a:	627b      	str	r3, [r7, #36]	@ 0x24
        pEraseInit.NbSectors = 1;
 800099c:	2301      	movs	r3, #1
 800099e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80009a0:	2320      	movs	r3, #32
 80009a2:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80009a4:	4851      	ldr	r0, [pc, #324]	@ (8000aec <EE_Init+0x340>)
 80009a6:	f000 f93b 	bl	8000c20 <EE_VerifyPageFullyErased>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	f040 8123 	bne.w	8000bf8 <EE_Init+0x44c>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80009b2:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80009b6:	f107 0320 	add.w	r3, r7, #32
 80009ba:	4611      	mov	r1, r2
 80009bc:	4618      	mov	r0, r3
 80009be:	f002 f877 	bl	8002ab0 <HAL_FLASHEx_Erase>
 80009c2:	4603      	mov	r3, r0
 80009c4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80009c8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	f000 8113 	beq.w	8000bf8 <EE_Init+0x44c>
          {
            return FlashStatus;
 80009d2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	e114      	b.n	8000c04 <EE_Init+0x458>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 80009da:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80009de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d132      	bne.n	8000a4c <EE_Init+0x2a0>
      {
        pEraseInit.Sector = PAGE1_ID;
 80009e6:	2307      	movs	r3, #7
 80009e8:	62bb      	str	r3, [r7, #40]	@ 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 80009ea:	2302      	movs	r3, #2
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
        pEraseInit.NbSectors = 1;
 80009ee:	2301      	movs	r3, #1
 80009f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80009f2:	2320      	movs	r3, #32
 80009f4:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80009f6:	483d      	ldr	r0, [pc, #244]	@ (8000aec <EE_Init+0x340>)
 80009f8:	f000 f912 	bl	8000c20 <EE_VerifyPageFullyErased>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d112      	bne.n	8000a28 <EE_Init+0x27c>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000a02:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000a06:	f107 0320 	add.w	r3, r7, #32
 8000a0a:	4611      	mov	r1, r2
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f002 f84f 	bl	8002ab0 <HAL_FLASHEx_Erase>
 8000a12:	4603      	mov	r3, r0
 8000a14:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000a18:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d003      	beq.n	8000a28 <EE_Init+0x27c>
          {
            return FlashStatus;
 8000a20:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	e0ed      	b.n	8000c04 <EE_Init+0x458>
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE0_BASE_ADDRESS, ((uint32_t)valid));
 8000a28:	463b      	mov	r3, r7
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	492e      	ldr	r1, [pc, #184]	@ (8000ae8 <EE_Init+0x33c>)
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f001 fed6 	bl	80027e0 <HAL_FLASH_Program>
 8000a34:	4603      	mov	r3, r0
 8000a36:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000a3a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	f000 80da 	beq.w	8000bf8 <EE_Init+0x44c>
        {
          return FlashStatus;
 8000a44:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	e0db      	b.n	8000c04 <EE_Init+0x458>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8000a4c:	f000 f97c 	bl	8000d48 <EE_Format>
 8000a50:	4603      	mov	r3, r0
 8000a52:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000a56:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	f000 80cc 	beq.w	8000bf8 <EE_Init+0x44c>
        {
          return FlashStatus;
 8000a60:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	e0cd      	b.n	8000c04 <EE_Init+0x458>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8000a68:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d10d      	bne.n	8000a8c <EE_Init+0x2e0>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8000a70:	f000 f96a 	bl	8000d48 <EE_Format>
 8000a74:	4603      	mov	r3, r0
 8000a76:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000a7a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	f000 80bc 	beq.w	8000bfc <EE_Init+0x450>
        {
          return FlashStatus;
 8000a84:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	e0bb      	b.n	8000c04 <EE_Init+0x458>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 8000a8c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000a90:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d122      	bne.n	8000ade <EE_Init+0x332>
      {
        pEraseInit.Sector = PAGE1_ID;
 8000a98:	2307      	movs	r3, #7
 8000a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	627b      	str	r3, [r7, #36]	@ 0x24
        pEraseInit.NbSectors = 1;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000aa8:	4810      	ldr	r0, [pc, #64]	@ (8000aec <EE_Init+0x340>)
 8000aaa:	f000 f8b9 	bl	8000c20 <EE_VerifyPageFullyErased>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	f040 80a3 	bne.w	8000bfc <EE_Init+0x450>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000ab6:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000aba:	f107 0320 	add.w	r3, r7, #32
 8000abe:	4611      	mov	r1, r2
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f001 fff5 	bl	8002ab0 <HAL_FLASHEx_Erase>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000acc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	f000 8093 	beq.w	8000bfc <EE_Init+0x450>
          {
            return FlashStatus;
 8000ad6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	e092      	b.n	8000c04 <EE_Init+0x458>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8000ae4:	e043      	b.n	8000b6e <EE_Init+0x3c2>
 8000ae6:	bf00      	nop
 8000ae8:	081c0000 	.word	0x081c0000
 8000aec:	081e0000 	.word	0x081e0000
 8000af0:	081c0006 	.word	0x081c0006
 8000af4:	2400001c 	.word	0x2400001c
 8000af8:	240000a0 	.word	0x240000a0
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8000afc:	4b43      	ldr	r3, [pc, #268]	@ (8000c0c <EE_Init+0x460>)
 8000afe:	881b      	ldrh	r3, [r3, #0]
 8000b00:	b29a      	uxth	r2, r3
 8000b02:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000b06:	4942      	ldr	r1, [pc, #264]	@ (8000c10 <EE_Init+0x464>)
 8000b08:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d103      	bne.n	8000b18 <EE_Init+0x36c>
          {
            x = VarIdx;
 8000b10:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000b14:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
          }
          if (VarIdx != x)
 8000b18:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8000b1c:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d01f      	beq.n	8000b64 <EE_Init+0x3b8>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8000b24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000b28:	4a39      	ldr	r2, [pc, #228]	@ (8000c10 <EE_Init+0x464>)
 8000b2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b2e:	4939      	ldr	r1, [pc, #228]	@ (8000c14 <EE_Init+0x468>)
 8000b30:	4618      	mov	r0, r3
 8000b32:	f000 f89f 	bl	8000c74 <EE_ReadVariable>
 8000b36:	4603      	mov	r3, r0
 8000b38:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8000b3a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d011      	beq.n	8000b64 <EE_Init+0x3b8>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8000b40:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000b44:	4a32      	ldr	r2, [pc, #200]	@ (8000c10 <EE_Init+0x464>)
 8000b46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b4a:	4a32      	ldr	r2, [pc, #200]	@ (8000c14 <EE_Init+0x468>)
 8000b4c:	8812      	ldrh	r2, [r2, #0]
 8000b4e:	4611      	mov	r1, r2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f000 f9a3 	bl	8000e9c <EE_VerifyPageFullWriteVariable>
 8000b56:	4603      	mov	r3, r0
 8000b58:	87fb      	strh	r3, [r7, #62]	@ 0x3e
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8000b5a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <EE_Init+0x3b8>
              {
                return EepromStatus;
 8000b60:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000b62:	e04f      	b.n	8000c04 <EE_Init+0x458>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8000b64:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000b68:	3301      	adds	r3, #1
 8000b6a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8000b6e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d9c2      	bls.n	8000afc <EE_Init+0x350>
              }
            }
          }
        }
        /* Mark Page1 as valid */         
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE1_BASE_ADDRESS, ((uint32_t)valid));
 8000b76:	463b      	mov	r3, r7
 8000b78:	461a      	mov	r2, r3
 8000b7a:	4927      	ldr	r1, [pc, #156]	@ (8000c18 <EE_Init+0x46c>)
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	f001 fe2f 	bl	80027e0 <HAL_FLASH_Program>
 8000b82:	4603      	mov	r3, r0
 8000b84:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8000b88:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d003      	beq.n	8000b98 <EE_Init+0x3ec>
        {
          return FlashStatus;
 8000b90:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	e035      	b.n	8000c04 <EE_Init+0x458>
        }
        pEraseInit.Sector = PAGE0_ID;
 8000b98:	2306      	movs	r3, #6
 8000b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	627b      	str	r3, [r7, #36]	@ 0x24
        pEraseInit.NbSectors = 1;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000ba4:	2320      	movs	r3, #32
 8000ba6:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000ba8:	481c      	ldr	r0, [pc, #112]	@ (8000c1c <EE_Init+0x470>)
 8000baa:	f000 f839 	bl	8000c20 <EE_VerifyPageFullyErased>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d123      	bne.n	8000bfc <EE_Init+0x450>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000bb4:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000bb8:	f107 0320 	add.w	r3, r7, #32
 8000bbc:	4611      	mov	r1, r2
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f001 ff76 	bl	8002ab0 <HAL_FLASHEx_Erase>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000bca:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d014      	beq.n	8000bfc <EE_Init+0x450>
          {
            return FlashStatus;
 8000bd2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	e014      	b.n	8000c04 <EE_Init+0x458>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8000bda:	f000 f8b5 	bl	8000d48 <EE_Format>
 8000bde:	4603      	mov	r3, r0
 8000be0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8000be4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d009      	beq.n	8000c00 <EE_Init+0x454>
      {
        return FlashStatus;
 8000bec:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	e007      	b.n	8000c04 <EE_Init+0x458>
      break;
 8000bf4:	bf00      	nop
 8000bf6:	e004      	b.n	8000c02 <EE_Init+0x456>
      break;
 8000bf8:	bf00      	nop
 8000bfa:	e002      	b.n	8000c02 <EE_Init+0x456>
      break;
 8000bfc:	bf00      	nop
 8000bfe:	e000      	b.n	8000c02 <EE_Init+0x456>
      }
      break;
 8000c00:	bf00      	nop
  }

  return HAL_OK;
 8000c02:	2300      	movs	r3, #0
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3748      	adds	r7, #72	@ 0x48
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	081e0006 	.word	0x081e0006
 8000c10:	2400001c 	.word	0x2400001c
 8000c14:	240000a0 	.word	0x240000a0
 8000c18:	081e0000 	.word	0x081e0000
 8000c1c:	081c0000 	.word	0x081c0000

08000c20 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b087      	sub	sp, #28
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t EndAddress;
  uint32_t ReadStatus = 1;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	617b      	str	r3, [r7, #20]
  uint16_t AddressValue = 0x5555;
 8000c2c:	f245 5355 	movw	r3, #21845	@ 0x5555
 8000c30:	827b      	strh	r3, [r7, #18]
   
  /* Compute page end-address */
  EndAddress = (uint32_t)(Address + (PAGE_SIZE - 4U));
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <EE_VerifyPageFullyErased+0x50>)
 8000c36:	4413      	add	r3, r2
 8000c38:	60fb      	str	r3, [r7, #12]
  
  /* Check each active page address starting from end */
  while (Address <= EndAddress)
 8000c3a:	e00d      	b.n	8000c58 <EE_VerifyPageFullyErased+0x38>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	827b      	strh	r3, [r7, #18]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 8000c42:	8a7b      	ldrh	r3, [r7, #18]
 8000c44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d002      	beq.n	8000c52 <EE_VerifyPageFullyErased+0x32>
    {
      
      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	617b      	str	r3, [r7, #20]

      break;
 8000c50:	e006      	b.n	8000c60 <EE_VerifyPageFullyErased+0x40>
    }
    /* Next address location */
    Address = Address + 4;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	3304      	adds	r3, #4
 8000c56:	607b      	str	r3, [r7, #4]
  while (Address <= EndAddress)
 8000c58:	687a      	ldr	r2, [r7, #4]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d9ed      	bls.n	8000c3c <EE_VerifyPageFullyErased+0x1c>
  }
  
  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	b29b      	uxth	r3, r3
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	371c      	adds	r7, #28
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	0001fffc 	.word	0x0001fffc

08000c74 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b086      	sub	sp, #24
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	6039      	str	r1, [r7, #0]
 8000c7e:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8000c84:	f245 5355 	movw	r3, #21845	@ 0x5555
 8000c88:	81bb      	strh	r3, [r7, #12]
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8000c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <EE_ReadVariable+0x88>)
 8000c90:	613b      	str	r3, [r7, #16]
 8000c92:	4b1a      	ldr	r3, [pc, #104]	@ (8000cfc <EE_ReadVariable+0x88>)
 8000c94:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8000c96:	2000      	movs	r0, #0
 8000c98:	f000 f8ba 	bl	8000e10 <EE_FindValidPage>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8000ca0:	89fb      	ldrh	r3, [r7, #14]
 8000ca2:	2bab      	cmp	r3, #171	@ 0xab
 8000ca4:	d101      	bne.n	8000caa <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8000ca6:	23ab      	movs	r3, #171	@ 0xab
 8000ca8:	e024      	b.n	8000cf4 <EE_ReadVariable+0x80>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8000caa:	89fb      	ldrh	r3, [r7, #14]
 8000cac:	f203 430e 	addw	r3, r3, #1038	@ 0x40e
 8000cb0:	045b      	lsls	r3, r3, #17
 8000cb2:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 32) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8000cb4:	89fb      	ldrh	r3, [r7, #14]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	045a      	lsls	r2, r3, #17
 8000cba:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <EE_ReadVariable+0x8c>)
 8000cbc:	4413      	add	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 32))
 8000cc0:	e012      	b.n	8000ce8 <EE_ReadVariable+0x74>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8000cc2:	693b      	ldr	r3, [r7, #16]
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8000cc8:	89ba      	ldrh	r2, [r7, #12]
 8000cca:	88fb      	ldrh	r3, [r7, #6]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d108      	bne.n	8000ce2 <EE_ReadVariable+0x6e>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 32));
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	3b20      	subs	r3, #32
 8000cd4:	881b      	ldrh	r3, [r3, #0]
 8000cd6:	b29a      	uxth	r2, r3
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	82fb      	strh	r3, [r7, #22]

      break;
 8000ce0:	e007      	b.n	8000cf2 <EE_ReadVariable+0x7e>
    }
    else
    {
      /* Next address location */
      Address = Address - 64;  
 8000ce2:	693b      	ldr	r3, [r7, #16]
 8000ce4:	3b40      	subs	r3, #64	@ 0x40
 8000ce6:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 32))
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	3320      	adds	r3, #32
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d8e7      	bhi.n	8000cc2 <EE_ReadVariable+0x4e>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8000cf2:	8afb      	ldrh	r3, [r7, #22]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	081c0000 	.word	0x081c0000
 8000d00:	081bffe0 	.word	0x081bffe0

08000d04 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	460a      	mov	r2, r1
 8000d0e:	80fb      	strh	r3, [r7, #6]
 8000d10:	4613      	mov	r3, r2
 8000d12:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	81fb      	strh	r3, [r7, #14]
  
  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8000d18:	88ba      	ldrh	r2, [r7, #4]
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	4611      	mov	r1, r2
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 f8bc 	bl	8000e9c <EE_VerifyPageFullWriteVariable>
 8000d24:	4603      	mov	r3, r0
 8000d26:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8000d28:	89fb      	ldrh	r3, [r7, #14]
 8000d2a:	2b80      	cmp	r3, #128	@ 0x80
 8000d2c:	d107      	bne.n	8000d3e <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 8000d2e:	88ba      	ldrh	r2, [r7, #4]
 8000d30:	88fb      	ldrh	r3, [r7, #6]
 8000d32:	4611      	mov	r1, r2
 8000d34:	4618      	mov	r0, r3
 8000d36:	f000 f927 	bl	8000f88 <EE_PageTransfer>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 8000d3e:	89fb      	ldrh	r3, [r7, #14]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formatting
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b090      	sub	sp, #64	@ 0x40
 8000d4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t SectorError = 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	63bb      	str	r3, [r7, #56]	@ 0x38
  FLASH_EraseInitTypeDef pEraseInit;
  uint32_t valid[8] = {0x0000};
 8000d58:	1d3b      	adds	r3, r7, #4
 8000d5a:	2220      	movs	r2, #32
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f006 fecc 	bl	8007afc <memset>
  
  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS; 
 8000d64:	2300      	movs	r3, #0
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24
  pEraseInit.Banks = FLASH_BANK_2 ;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  pEraseInit.Sector = PAGE0_ID;
 8000d6c:	2306      	movs	r3, #6
 8000d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pEraseInit.NbSectors = 1;
 8000d70:	2301      	movs	r3, #1
 8000d72:	633b      	str	r3, [r7, #48]	@ 0x30
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000d74:	2320      	movs	r3, #32
 8000d76:	637b      	str	r3, [r7, #52]	@ 0x34
  
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000d78:	4823      	ldr	r0, [pc, #140]	@ (8000e08 <EE_Format+0xc0>)
 8000d7a:	f7ff ff51 	bl	8000c20 <EE_VerifyPageFullyErased>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d111      	bne.n	8000da8 <EE_Format+0x60>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8000d84:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000d88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f001 fe8e 	bl	8002ab0 <HAL_FLASHEx_Erase>
 8000d94:	4603      	mov	r3, r0
 8000d96:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8000d9a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d002      	beq.n	8000da8 <EE_Format+0x60>
    {
      return FlashStatus;
 8000da2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000da6:	e02a      	b.n	8000dfe <EE_Format+0xb6>
    }
  }
  
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */  
  FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE0_BASE_ADDRESS,((uint32_t)valid));
 8000da8:	1d3b      	adds	r3, r7, #4
 8000daa:	461a      	mov	r2, r3
 8000dac:	4916      	ldr	r1, [pc, #88]	@ (8000e08 <EE_Format+0xc0>)
 8000dae:	2001      	movs	r0, #1
 8000db0:	f001 fd16 	bl	80027e0 <HAL_FLASH_Program>
 8000db4:	4603      	mov	r3, r0
 8000db6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8000dba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d002      	beq.n	8000dc8 <EE_Format+0x80>
  {
    return FlashStatus;
 8000dc2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000dc6:	e01a      	b.n	8000dfe <EE_Format+0xb6>
  }

  pEraseInit.Sector = PAGE1_ID;
 8000dc8:	2307      	movs	r3, #7
 8000dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000dcc:	480f      	ldr	r0, [pc, #60]	@ (8000e0c <EE_Format+0xc4>)
 8000dce:	f7ff ff27 	bl	8000c20 <EE_VerifyPageFullyErased>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d111      	bne.n	8000dfc <EE_Format+0xb4>
  {  
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8000dd8:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000ddc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de0:	4611      	mov	r1, r2
 8000de2:	4618      	mov	r0, r3
 8000de4:	f001 fe64 	bl	8002ab0 <HAL_FLASHEx_Erase>
 8000de8:	4603      	mov	r3, r0
 8000dea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8000dee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d002      	beq.n	8000dfc <EE_Format+0xb4>
    {
      return FlashStatus;
 8000df6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000dfa:	e000      	b.n	8000dfe <EE_Format+0xb6>
    }
  }
  
  return HAL_OK;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3740      	adds	r7, #64	@ 0x40
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	081c0000 	.word	0x081c0000
 8000e0c:	081e0000 	.word	0x081e0000

08000e10 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8000e1a:	2306      	movs	r3, #6
 8000e1c:	81fb      	strh	r3, [r7, #14]
 8000e1e:	2306      	movs	r3, #6
 8000e20:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8000e22:	4b1c      	ldr	r3, [pc, #112]	@ (8000e94 <EE_FindValidPage+0x84>)
 8000e24:	881b      	ldrh	r3, [r3, #0]
 8000e26:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8000e28:	4b1b      	ldr	r3, [pc, #108]	@ (8000e98 <EE_FindValidPage+0x88>)
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d01b      	beq.n	8000e6c <EE_FindValidPage+0x5c>
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d125      	bne.n	8000e84 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 8000e38:	89bb      	ldrh	r3, [r7, #12]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d108      	bne.n	8000e50 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 8000e3e:	89fb      	ldrh	r3, [r7, #14]
 8000e40:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d101      	bne.n	8000e4c <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8000e48:	2300      	movs	r3, #0
 8000e4a:	e01c      	b.n	8000e86 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	e01a      	b.n	8000e86 <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 8000e50:	89fb      	ldrh	r3, [r7, #14]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d108      	bne.n	8000e68 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 8000e56:	89bb      	ldrh	r3, [r7, #12]
 8000e58:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d101      	bne.n	8000e64 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8000e60:	2301      	movs	r3, #1
 8000e62:	e010      	b.n	8000e86 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8000e64:	2300      	movs	r3, #0
 8000e66:	e00e      	b.n	8000e86 <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8000e68:	23ab      	movs	r3, #171	@ 0xab
 8000e6a:	e00c      	b.n	8000e86 <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8000e6c:	89fb      	ldrh	r3, [r7, #14]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d101      	bne.n	8000e76 <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8000e72:	2300      	movs	r3, #0
 8000e74:	e007      	b.n	8000e86 <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8000e76:	89bb      	ldrh	r3, [r7, #12]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d101      	bne.n	8000e80 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	e002      	b.n	8000e86 <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8000e80:	23ab      	movs	r3, #171	@ 0xab
 8000e82:	e000      	b.n	8000e86 <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8000e84:	2300      	movs	r3, #0
  }
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3714      	adds	r7, #20
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	081c0000 	.word	0x081c0000
 8000e98:	081e0000 	.word	0x081e0000

08000e9c <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b096      	sub	sp, #88	@ 0x58
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	460a      	mov	r2, r1
 8000ea6:	80fb      	strh	r3, [r7, #6]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8000eac:	2300      	movs	r3, #0
 8000eae:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  uint16_t ValidPage = PAGE0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8000eb8:	4b30      	ldr	r3, [pc, #192]	@ (8000f7c <EE_VerifyPageFullWriteVariable+0xe0>)
 8000eba:	657b      	str	r3, [r7, #84]	@ 0x54
 8000ebc:	4b30      	ldr	r3, [pc, #192]	@ (8000f80 <EE_VerifyPageFullWriteVariable+0xe4>)
 8000ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 
  uint32_t data32[8] = {Data};
 8000ec0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ec4:	2220      	movs	r2, #32
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f006 fe17 	bl	8007afc <memset>
 8000ece:	88bb      	ldrh	r3, [r7, #4]
 8000ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t VirtAddress1[8] = {VirtAddress};
 8000ed2:	f107 030c 	add.w	r3, r7, #12
 8000ed6:	2220      	movs	r2, #32
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f006 fe0e 	bl	8007afc <memset>
 8000ee0:	88fb      	ldrh	r3, [r7, #6]
 8000ee2:	60fb      	str	r3, [r7, #12]
  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f7ff ff93 	bl	8000e10 <EE_FindValidPage>
 8000eea:	4603      	mov	r3, r0
 8000eec:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
  
  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8000ef0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000ef4:	2bab      	cmp	r3, #171	@ 0xab
 8000ef6:	d101      	bne.n	8000efc <EE_VerifyPageFullWriteVariable+0x60>
  {
    return  NO_VALID_PAGE;
 8000ef8:	23ab      	movs	r3, #171	@ 0xab
 8000efa:	e03b      	b.n	8000f74 <EE_VerifyPageFullWriteVariable+0xd8>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8000efc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000f00:	f203 430e 	addw	r3, r3, #1038	@ 0x40e
 8000f04:	045b      	lsls	r3, r3, #17
 8000f06:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 8000f08:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	045a      	lsls	r2, r3, #17
 8000f10:	4b1c      	ldr	r3, [pc, #112]	@ (8000f84 <EE_VerifyPageFullWriteVariable+0xe8>)
 8000f12:	4413      	add	r3, r2
 8000f14:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Check each active page address starting from beginning */
  while (Address < PageEndAddress)
 8000f16:	e028      	b.n	8000f6a <EE_VerifyPageFullWriteVariable+0xce>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF) 
 8000f18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f20:	d120      	bne.n	8000f64 <EE_VerifyPageFullWriteVariable+0xc8>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, Address, ((uint32_t)data32));
 8000f22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f26:	461a      	mov	r2, r3
 8000f28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f001 fc58 	bl	80027e0 <HAL_FLASH_Program>
 8000f30:	4603      	mov	r3, r0
 8000f32:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
   
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8000f36:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d003      	beq.n	8000f46 <EE_VerifyPageFullWriteVariable+0xaa>
      {
        return FlashStatus;
 8000f3e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	e016      	b.n	8000f74 <EE_VerifyPageFullWriteVariable+0xd8>
      }
      /* Set variable virtual address */
     FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, Address + 32, ((uint32_t)VirtAddress1));
 8000f46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f48:	3320      	adds	r3, #32
 8000f4a:	f107 020c 	add.w	r2, r7, #12
 8000f4e:	4619      	mov	r1, r3
 8000f50:	2001      	movs	r0, #1
 8000f52:	f001 fc45 	bl	80027e0 <HAL_FLASH_Program>
 8000f56:	4603      	mov	r3, r0
 8000f58:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

      /* Return program operation status */
     return FlashStatus;
 8000f5c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	e007      	b.n	8000f74 <EE_VerifyPageFullWriteVariable+0xd8>
    }
    else
    {
      /* Next address location */
      Address = Address + 64; 
 8000f64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f66:	3340      	adds	r3, #64	@ 0x40
 8000f68:	657b      	str	r3, [r7, #84]	@ 0x54
  while (Address < PageEndAddress)
 8000f6a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000f6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d3d2      	bcc.n	8000f18 <EE_VerifyPageFullWriteVariable+0x7c>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8000f72:	2380      	movs	r3, #128	@ 0x80
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3758      	adds	r7, #88	@ 0x58
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	081c0000 	.word	0x081c0000
 8000f80:	081e0000 	.word	0x081e0000
 8000f84:	081bffff 	.word	0x081bffff

08000f88 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b09c      	sub	sp, #112	@ 0x70
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	460a      	mov	r2, r1
 8000f92:	80fb      	strh	r3, [r7, #6]
 8000f94:	4613      	mov	r3, r2
 8000f96:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 8000f9e:	4b6c      	ldr	r3, [pc, #432]	@ (8001150 <EE_PageTransfer+0x1c8>)
 8000fa0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  uint16_t OldPageId=0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8000fae:	2300      	movs	r3, #0
 8000fb0:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
  uint32_t SectorError = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  FLASH_EraseInitTypeDef pEraseInit;
  uint32_t valid[8] = {0x0000};
 8000fc4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fc8:	2220      	movs	r2, #32
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f006 fd95 	bl	8007afc <memset>
  uint32_t receive[8] = {0xEEEE};
 8000fd2:	f107 0308 	add.w	r3, r7, #8
 8000fd6:	2220      	movs	r2, #32
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f006 fd8e 	bl	8007afc <memset>
 8000fe0:	f64e 63ee 	movw	r3, #61166	@ 0xeeee
 8000fe4:	60bb      	str	r3, [r7, #8]
  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f7ff ff12 	bl	8000e10 <EE_FindValidPage>
 8000fec:	4603      	mov	r3, r0
 8000fee:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

  if (ValidPage == PAGE1)       /* Page1 valid */
 8000ff2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d105      	bne.n	8001006 <EE_PageTransfer+0x7e>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 8000ffa:	4b55      	ldr	r3, [pc, #340]	@ (8001150 <EE_PageTransfer+0x1c8>)
 8000ffc:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 8000ffe:	2307      	movs	r3, #7
 8001000:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8001004:	e00b      	b.n	800101e <EE_PageTransfer+0x96>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 8001006:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800100a:	2b00      	cmp	r3, #0
 800100c:	d105      	bne.n	800101a <EE_PageTransfer+0x92>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 800100e:	4b51      	ldr	r3, [pc, #324]	@ (8001154 <EE_PageTransfer+0x1cc>)
 8001010:	66fb      	str	r3, [r7, #108]	@ 0x6c
    
    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 8001012:	2306      	movs	r3, #6
 8001014:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8001018:	e001      	b.n	800101e <EE_PageTransfer+0x96>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 800101a:	23ab      	movs	r3, #171	@ 0xab
 800101c:	e094      	b.n	8001148 <EE_PageTransfer+0x1c0>
  }

  /* Set the new Page status to RECEIVE_DATA status */
 
  FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, NewPageAddress, ((uint32_t)receive));  
 800101e:	f107 0308 	add.w	r3, r7, #8
 8001022:	461a      	mov	r2, r3
 8001024:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8001026:	2001      	movs	r0, #1
 8001028:	f001 fbda 	bl	80027e0 <HAL_FLASH_Program>
 800102c:	4603      	mov	r3, r0
 800102e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001032:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <EE_PageTransfer+0xba>
  {
    return FlashStatus;
 800103a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800103e:	b29b      	uxth	r3, r3
 8001040:	e082      	b.n	8001148 <EE_PageTransfer+0x1c0>
  }
  
  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8001042:	88ba      	ldrh	r2, [r7, #4]
 8001044:	88fb      	ldrh	r3, [r7, #6]
 8001046:	4611      	mov	r1, r2
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff ff27 	bl	8000e9c <EE_VerifyPageFullWriteVariable>
 800104e:	4603      	mov	r3, r0
 8001050:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 8001054:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001058:	2b00      	cmp	r3, #0
 800105a:	d002      	beq.n	8001062 <EE_PageTransfer+0xda>
  {
    return EepromStatus;
 800105c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001060:	e072      	b.n	8001148 <EE_PageTransfer+0x1c0>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8001062:	2300      	movs	r3, #0
 8001064:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8001068:	e031      	b.n	80010ce <EE_PageTransfer+0x146>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 800106a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800106e:	4a3a      	ldr	r2, [pc, #232]	@ (8001158 <EE_PageTransfer+0x1d0>)
 8001070:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	429a      	cmp	r2, r3
 8001078:	d024      	beq.n	80010c4 <EE_PageTransfer+0x13c>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 800107a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800107e:	4a36      	ldr	r2, [pc, #216]	@ (8001158 <EE_PageTransfer+0x1d0>)
 8001080:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001084:	4935      	ldr	r1, [pc, #212]	@ (800115c <EE_PageTransfer+0x1d4>)
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fdf4 	bl	8000c74 <EE_ReadVariable>
 800108c:	4603      	mov	r3, r0
 800108e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 8001092:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8001096:	2b01      	cmp	r3, #1
 8001098:	d014      	beq.n	80010c4 <EE_PageTransfer+0x13c>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 800109a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800109e:	4a2e      	ldr	r2, [pc, #184]	@ (8001158 <EE_PageTransfer+0x1d0>)
 80010a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010a4:	4a2d      	ldr	r2, [pc, #180]	@ (800115c <EE_PageTransfer+0x1d4>)
 80010a6:	8812      	ldrh	r2, [r2, #0]
 80010a8:	4611      	mov	r1, r2
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fef6 	bl	8000e9c <EE_VerifyPageFullWriteVariable>
 80010b0:	4603      	mov	r3, r0
 80010b2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 80010b6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d002      	beq.n	80010c4 <EE_PageTransfer+0x13c>
        {
          return EepromStatus;
 80010be:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80010c2:	e041      	b.n	8001148 <EE_PageTransfer+0x1c0>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80010c4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80010c8:	3301      	adds	r3, #1
 80010ca:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80010ce:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d9c9      	bls.n	800106a <EE_PageTransfer+0xe2>
        }
      }
    }
  }

  HAL_FLASH_Unlock();
 80010d6:	f001 fc15 	bl	8002904 <HAL_FLASH_Unlock>
  
  /* Clear pending flags (if any) */  
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | 
 80010da:	4b21      	ldr	r3, [pc, #132]	@ (8001160 <EE_PageTransfer+0x1d8>)
 80010dc:	f44f 028e 	mov.w	r2, #4653056	@ 0x470000
 80010e0:	615a      	str	r2, [r3, #20]
                         FLASH_FLAG_PGSERR | FLASH_FLAG_WRPERR);

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80010e2:	2300      	movs	r3, #0
 80010e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  pEraseInit.Banks = FLASH_BANK_2 ;
 80010e6:	2302      	movs	r3, #2
 80010e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pEraseInit.Sector = OldPageId;
 80010ea:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80010ee:	653b      	str	r3, [r7, #80]	@ 0x50
  pEraseInit.NbSectors = 1;
 80010f0:	2301      	movs	r3, #1
 80010f2:	657b      	str	r3, [r7, #84]	@ 0x54
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80010f4:	2320      	movs	r3, #32
 80010f6:	65bb      	str	r3, [r7, #88]	@ 0x58
  
  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);  
 80010f8:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80010fc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001100:	4611      	mov	r1, r2
 8001102:	4618      	mov	r0, r3
 8001104:	f001 fcd4 	bl	8002ab0 <HAL_FLASHEx_Erase>
 8001108:	4603      	mov	r3, r0
 800110a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 800110e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001112:	2b00      	cmp	r3, #0
 8001114:	d003      	beq.n	800111e <EE_PageTransfer+0x196>
  {
    return FlashStatus;
 8001116:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800111a:	b29b      	uxth	r3, r3
 800111c:	e014      	b.n	8001148 <EE_PageTransfer+0x1c0>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, NewPageAddress, ((uint32_t)valid));   
 800111e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001122:	461a      	mov	r2, r3
 8001124:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8001126:	2001      	movs	r0, #1
 8001128:	f001 fb5a 	bl	80027e0 <HAL_FLASH_Program>
 800112c:	4603      	mov	r3, r0
 800112e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001132:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <EE_PageTransfer+0x1ba>
  {
    return FlashStatus;
 800113a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800113e:	b29b      	uxth	r3, r3
 8001140:	e002      	b.n	8001148 <EE_PageTransfer+0x1c0>
  }

  /* Return last operation flash status */
  return FlashStatus;
 8001142:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001146:	b29b      	uxth	r3, r3
}
 8001148:	4618      	mov	r0, r3
 800114a:	3770      	adds	r7, #112	@ 0x70
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	081c0000 	.word	0x081c0000
 8001154:	081e0000 	.word	0x081e0000
 8001158:	2400001c 	.word	0x2400001c
 800115c:	240000a0 	.word	0x240000a0
 8001160:	52002000 	.word	0x52002000

08001164 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001168:	f3bf 8f4f 	dsb	sy
}
 800116c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800116e:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <__NVIC_SystemReset+0x24>)
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001176:	4904      	ldr	r1, [pc, #16]	@ (8001188 <__NVIC_SystemReset+0x24>)
 8001178:	4b04      	ldr	r3, [pc, #16]	@ (800118c <__NVIC_SystemReset+0x28>)
 800117a:	4313      	orrs	r3, r2
 800117c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800117e:	f3bf 8f4f 	dsb	sy
}
 8001182:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <__NVIC_SystemReset+0x20>
 8001188:	e000ed00 	.word	0xe000ed00
 800118c:	05fa0004 	.word	0x05fa0004

08001190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001194:	f000 fbee 	bl	8001974 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001198:	f000 f862 	bl	8001260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800119c:	f000 f962 	bl	8001464 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011a0:	f000 f8c8 	bl	8001334 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80011a4:	f000 f912 	bl	80013cc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_FLASH_Unlock() != HAL_OK) {
 80011a8:	f001 fbac 	bl	8002904 <HAL_FLASH_Unlock>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d004      	beq.n	80011bc <main+0x2c>
	  printmsg("Unable to unlock the Flash!!\n");
 80011b2:	4822      	ldr	r0, [pc, #136]	@ (800123c <main+0xac>)
 80011b4:	f000 f9b8 	bl	8001528 <printmsg>
	  Error_Handler();
 80011b8:	f000 f9d8 	bl	800156c <Error_Handler>
  }

  if (EE_Init() != HAL_OK ){
 80011bc:	f7ff faf6 	bl	80007ac <EE_Init>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d004      	beq.n	80011d0 <main+0x40>
	  printmsg("Unable to initalize Flash-eeprom!!\n");
 80011c6:	481e      	ldr	r0, [pc, #120]	@ (8001240 <main+0xb0>)
 80011c8:	f000 f9ae 	bl	8001528 <printmsg>
	  Error_Handler();
 80011cc:	f000 f9ce 	bl	800156c <Error_Handler>
  }

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80011d0:	2000      	movs	r0, #0
 80011d2:	f000 fb59 	bl	8001888 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80011d6:	2002      	movs	r0, #2
 80011d8:	f000 fb56 	bl	8001888 <BSP_LED_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
  HAL_UART_Transmit(D_UART, TxBuffer, 20, HAL_MAX_DELAY);
 80011dc:	f04f 33ff 	mov.w	r3, #4294967295
 80011e0:	2214      	movs	r2, #20
 80011e2:	4918      	ldr	r1, [pc, #96]	@ (8001244 <main+0xb4>)
 80011e4:	4818      	ldr	r0, [pc, #96]	@ (8001248 <main+0xb8>)
 80011e6:	f004 fe5b 	bl	8005ea0 <HAL_UART_Transmit>
  HAL_Delay(2000);
 80011ea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011ee:	f000 fc53 	bl	8001a98 <HAL_Delay>
  HAL_UART_Receive(D_UART, RxBuffer, RXBUFFERSIZE, HAL_MAX_DELAY);
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	2204      	movs	r2, #4
 80011f8:	4914      	ldr	r1, [pc, #80]	@ (800124c <main+0xbc>)
 80011fa:	4813      	ldr	r0, [pc, #76]	@ (8001248 <main+0xb8>)
 80011fc:	f004 fede 	bl	8005fbc <HAL_UART_Receive>

  if (*((uint32_t*)RxBuffer) != ProgFlag) {
 8001200:	4b12      	ldr	r3, [pc, #72]	@ (800124c <main+0xbc>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a12      	ldr	r2, [pc, #72]	@ (8001250 <main+0xc0>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d004      	beq.n	8001214 <main+0x84>
	printmsg("The received buffer is different from the one expected!!\n");
 800120a:	4812      	ldr	r0, [pc, #72]	@ (8001254 <main+0xc4>)
 800120c:	f000 f98c 	bl	8001528 <printmsg>
	Error_Handler();
 8001210:	f000 f9ac 	bl	800156c <Error_Handler>
  }

  if (EE_WriteVariable(VirtAddVarTab[0], *((uint32_t*)RxBuffer)) != EE_OK) {
 8001214:	4b10      	ldr	r3, [pc, #64]	@ (8001258 <main+0xc8>)
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	4a0c      	ldr	r2, [pc, #48]	@ (800124c <main+0xbc>)
 800121a:	6812      	ldr	r2, [r2, #0]
 800121c:	b292      	uxth	r2, r2
 800121e:	4611      	mov	r1, r2
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff fd6f 	bl	8000d04 <EE_WriteVariable>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d004      	beq.n	8001236 <main+0xa6>
	printmsg("Unable to write variable to eeprom!!\n");
 800122c:	480b      	ldr	r0, [pc, #44]	@ (800125c <main+0xcc>)
 800122e:	f000 f97b 	bl	8001528 <printmsg>
	Error_Handler();
 8001232:	f000 f99b 	bl	800156c <Error_Handler>
  }

  __NVIC_SystemReset();
 8001236:	f7ff ff95 	bl	8001164 <__NVIC_SystemReset>
 800123a:	bf00      	nop
 800123c:	08008414 	.word	0x08008414
 8001240:	08008434 	.word	0x08008434
 8001244:	24000008 	.word	0x24000008
 8001248:	24000138 	.word	0x24000138
 800124c:	240001cc 	.word	0x240001cc
 8001250:	aa55aa55 	.word	0xaa55aa55
 8001254:	08008458 	.word	0x08008458
 8001258:	2400001c 	.word	0x2400001c
 800125c:	08008494 	.word	0x08008494

08001260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b09c      	sub	sp, #112	@ 0x70
 8001264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001266:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800126a:	224c      	movs	r2, #76	@ 0x4c
 800126c:	2100      	movs	r1, #0
 800126e:	4618      	mov	r0, r3
 8001270:	f006 fc44 	bl	8007afc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	2220      	movs	r2, #32
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f006 fc3e 	bl	8007afc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001280:	2004      	movs	r0, #4
 8001282:	f001 ff51 	bl	8003128 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001286:	2300      	movs	r3, #0
 8001288:	603b      	str	r3, [r7, #0]
 800128a:	4b28      	ldr	r3, [pc, #160]	@ (800132c <SystemClock_Config+0xcc>)
 800128c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800128e:	4a27      	ldr	r2, [pc, #156]	@ (800132c <SystemClock_Config+0xcc>)
 8001290:	f023 0301 	bic.w	r3, r3, #1
 8001294:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001296:	4b25      	ldr	r3, [pc, #148]	@ (800132c <SystemClock_Config+0xcc>)
 8001298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	603b      	str	r3, [r7, #0]
 80012a0:	4b23      	ldr	r3, [pc, #140]	@ (8001330 <SystemClock_Config+0xd0>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80012a8:	4a21      	ldr	r2, [pc, #132]	@ (8001330 <SystemClock_Config+0xd0>)
 80012aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012ae:	6193      	str	r3, [r2, #24]
 80012b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001330 <SystemClock_Config+0xd0>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012b8:	603b      	str	r3, [r7, #0]
 80012ba:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80012bc:	bf00      	nop
 80012be:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <SystemClock_Config+0xd0>)
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012ca:	d1f8      	bne.n	80012be <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012cc:	2302      	movs	r3, #2
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80012d0:	2301      	movs	r3, #1
 80012d2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d4:	2340      	movs	r3, #64	@ 0x40
 80012d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012d8:	2300      	movs	r3, #0
 80012da:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e0:	4618      	mov	r0, r3
 80012e2:	f001 ff7b 	bl	80031dc <HAL_RCC_OscConfig>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80012ec:	f000 f93e 	bl	800156c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f0:	233f      	movs	r3, #63	@ 0x3f
 80012f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001304:	2340      	movs	r3, #64	@ 0x40
 8001306:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	2101      	movs	r1, #1
 8001314:	4618      	mov	r0, r3
 8001316:	f002 fbbb 	bl	8003a90 <HAL_RCC_ClockConfig>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001320:	f000 f924 	bl	800156c <Error_Handler>
  }
}
 8001324:	bf00      	nop
 8001326:	3770      	adds	r7, #112	@ 0x70
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	58000400 	.word	0x58000400
 8001330:	58024800 	.word	0x58024800

08001334 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001338:	4b22      	ldr	r3, [pc, #136]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 800133a:	4a23      	ldr	r2, [pc, #140]	@ (80013c8 <MX_USART2_UART_Init+0x94>)
 800133c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800133e:	4b21      	ldr	r3, [pc, #132]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 8001340:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001344:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001346:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800134c:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 800134e:	2200      	movs	r2, #0
 8001350:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001352:	4b1c      	ldr	r3, [pc, #112]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001358:	4b1a      	ldr	r3, [pc, #104]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 800135a:	220c      	movs	r2, #12
 800135c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800135e:	4b19      	ldr	r3, [pc, #100]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001364:	4b17      	ldr	r3, [pc, #92]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 8001366:	2200      	movs	r2, #0
 8001368:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800136a:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 800136c:	2200      	movs	r2, #0
 800136e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001370:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 8001372:	2200      	movs	r2, #0
 8001374:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001376:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 8001378:	2200      	movs	r2, #0
 800137a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800137c:	4811      	ldr	r0, [pc, #68]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 800137e:	f004 fd3f 	bl	8005e00 <HAL_UART_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001388:	f000 f8f0 	bl	800156c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800138c:	2100      	movs	r1, #0
 800138e:	480d      	ldr	r0, [pc, #52]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 8001390:	f006 faca 	bl	8007928 <HAL_UARTEx_SetTxFifoThreshold>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800139a:	f000 f8e7 	bl	800156c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800139e:	2100      	movs	r1, #0
 80013a0:	4808      	ldr	r0, [pc, #32]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 80013a2:	f006 faff 	bl	80079a4 <HAL_UARTEx_SetRxFifoThreshold>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80013ac:	f000 f8de 	bl	800156c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80013b0:	4804      	ldr	r0, [pc, #16]	@ (80013c4 <MX_USART2_UART_Init+0x90>)
 80013b2:	f006 fa80 	bl	80078b6 <HAL_UARTEx_DisableFifoMode>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80013bc:	f000 f8d6 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	240000a4 	.word	0x240000a4
 80013c8:	40004400 	.word	0x40004400

080013cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013d0:	4b22      	ldr	r3, [pc, #136]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013d2:	4a23      	ldr	r2, [pc, #140]	@ (8001460 <MX_USART3_UART_Init+0x94>)
 80013d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013d6:	4b21      	ldr	r3, [pc, #132]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013de:	4b1f      	ldr	r3, [pc, #124]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013e4:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013f0:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013f2:	220c      	movs	r2, #12
 80013f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013f6:	4b19      	ldr	r3, [pc, #100]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013fc:	4b17      	ldr	r3, [pc, #92]	@ (800145c <MX_USART3_UART_Init+0x90>)
 80013fe:	2200      	movs	r2, #0
 8001400:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001402:	4b16      	ldr	r3, [pc, #88]	@ (800145c <MX_USART3_UART_Init+0x90>)
 8001404:	2200      	movs	r2, #0
 8001406:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001408:	4b14      	ldr	r3, [pc, #80]	@ (800145c <MX_USART3_UART_Init+0x90>)
 800140a:	2200      	movs	r2, #0
 800140c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800140e:	4b13      	ldr	r3, [pc, #76]	@ (800145c <MX_USART3_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001414:	4811      	ldr	r0, [pc, #68]	@ (800145c <MX_USART3_UART_Init+0x90>)
 8001416:	f004 fcf3 	bl	8005e00 <HAL_UART_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001420:	f000 f8a4 	bl	800156c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001424:	2100      	movs	r1, #0
 8001426:	480d      	ldr	r0, [pc, #52]	@ (800145c <MX_USART3_UART_Init+0x90>)
 8001428:	f006 fa7e 	bl	8007928 <HAL_UARTEx_SetTxFifoThreshold>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001432:	f000 f89b 	bl	800156c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001436:	2100      	movs	r1, #0
 8001438:	4808      	ldr	r0, [pc, #32]	@ (800145c <MX_USART3_UART_Init+0x90>)
 800143a:	f006 fab3 	bl	80079a4 <HAL_UARTEx_SetRxFifoThreshold>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001444:	f000 f892 	bl	800156c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001448:	4804      	ldr	r0, [pc, #16]	@ (800145c <MX_USART3_UART_Init+0x90>)
 800144a:	f006 fa34 	bl	80078b6 <HAL_UARTEx_DisableFifoMode>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001454:	f000 f88a 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	24000138 	.word	0x24000138
 8001460:	40004800 	.word	0x40004800

08001464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146a:	4b12      	ldr	r3, [pc, #72]	@ (80014b4 <MX_GPIO_Init+0x50>)
 800146c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001470:	4a10      	ldr	r2, [pc, #64]	@ (80014b4 <MX_GPIO_Init+0x50>)
 8001472:	f043 0301 	orr.w	r3, r3, #1
 8001476:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <MX_GPIO_Init+0x50>)
 800147c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001480:	f003 0301 	and.w	r3, r3, #1
 8001484:	607b      	str	r3, [r7, #4]
 8001486:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001488:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <MX_GPIO_Init+0x50>)
 800148a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800148e:	4a09      	ldr	r2, [pc, #36]	@ (80014b4 <MX_GPIO_Init+0x50>)
 8001490:	f043 0308 	orr.w	r3, r3, #8
 8001494:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001498:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <MX_GPIO_Init+0x50>)
 800149a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	603b      	str	r3, [r7, #0]
 80014a4:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014a6:	bf00      	nop
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	58024400 	.word	0x58024400

080014b8 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	460b      	mov	r3, r1
 80014c2:	807b      	strh	r3, [r7, #2]
	if (Size != RXBUFFERSIZE) {
 80014c4:	887b      	ldrh	r3, [r7, #2]
 80014c6:	2b04      	cmp	r3, #4
 80014c8:	d004      	beq.n	80014d4 <HAL_UARTEx_RxEventCallback+0x1c>
		printmsg("The size of the received buffer is less than the one expected!!\n");
 80014ca:	4811      	ldr	r0, [pc, #68]	@ (8001510 <HAL_UARTEx_RxEventCallback+0x58>)
 80014cc:	f000 f82c 	bl	8001528 <printmsg>
		Error_Handler();
 80014d0:	f000 f84c 	bl	800156c <Error_Handler>
	}

	if (*((uint32_t*)RxBuffer) != ProgFlag) {
 80014d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001514 <HAL_UARTEx_RxEventCallback+0x5c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001518 <HAL_UARTEx_RxEventCallback+0x60>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d004      	beq.n	80014e8 <HAL_UARTEx_RxEventCallback+0x30>
		printmsg("The received buffer is different from the one expected!!\n");
 80014de:	480f      	ldr	r0, [pc, #60]	@ (800151c <HAL_UARTEx_RxEventCallback+0x64>)
 80014e0:	f000 f822 	bl	8001528 <printmsg>
		Error_Handler();
 80014e4:	f000 f842 	bl	800156c <Error_Handler>
	}

	if (EE_WriteVariable(VirtAddVarTab[0], *((uint32_t*)RxBuffer)) != EE_OK) {
 80014e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001520 <HAL_UARTEx_RxEventCallback+0x68>)
 80014ea:	881b      	ldrh	r3, [r3, #0]
 80014ec:	4a09      	ldr	r2, [pc, #36]	@ (8001514 <HAL_UARTEx_RxEventCallback+0x5c>)
 80014ee:	6812      	ldr	r2, [r2, #0]
 80014f0:	b292      	uxth	r2, r2
 80014f2:	4611      	mov	r1, r2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff fc05 	bl	8000d04 <EE_WriteVariable>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d004      	beq.n	800150a <HAL_UARTEx_RxEventCallback+0x52>
		printmsg("Unable to write variable to eeprom!!\n");
 8001500:	4808      	ldr	r0, [pc, #32]	@ (8001524 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001502:	f000 f811 	bl	8001528 <printmsg>
		Error_Handler();
 8001506:	f000 f831 	bl	800156c <Error_Handler>
	}

	__NVIC_SystemReset();
 800150a:	f7ff fe2b 	bl	8001164 <__NVIC_SystemReset>
 800150e:	bf00      	nop
 8001510:	080084bc 	.word	0x080084bc
 8001514:	240001cc 	.word	0x240001cc
 8001518:	aa55aa55 	.word	0xaa55aa55
 800151c:	08008458 	.word	0x08008458
 8001520:	2400001c 	.word	0x2400001c
 8001524:	08008494 	.word	0x08008494

08001528 <printmsg>:
}

void printmsg(char *format, ...) {
 8001528:	b40f      	push	{r0, r1, r2, r3}
 800152a:	b580      	push	{r7, lr}
 800152c:	b09a      	sub	sp, #104	@ 0x68
 800152e:	af00      	add	r7, sp, #0
  char str[100];
  va_list args;
  va_start(args, format);
 8001530:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001534:	603b      	str	r3, [r7, #0]
  vsprintf(str, format, args);
 8001536:	1d3b      	adds	r3, r7, #4
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800153c:	4618      	mov	r0, r3
 800153e:	f006 fad3 	bl	8007ae8 <vsiprintf>
  HAL_UART_Transmit(D_UART, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	4618      	mov	r0, r3
 8001546:	f7fe fecb 	bl	80002e0 <strlen>
 800154a:	4603      	mov	r3, r0
 800154c:	b29a      	uxth	r2, r3
 800154e:	1d39      	adds	r1, r7, #4
 8001550:	f04f 33ff 	mov.w	r3, #4294967295
 8001554:	4804      	ldr	r0, [pc, #16]	@ (8001568 <printmsg+0x40>)
 8001556:	f004 fca3 	bl	8005ea0 <HAL_UART_Transmit>
  va_end(args);
}
 800155a:	bf00      	nop
 800155c:	3768      	adds	r7, #104	@ 0x68
 800155e:	46bd      	mov	sp, r7
 8001560:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001564:	b004      	add	sp, #16
 8001566:	4770      	bx	lr
 8001568:	24000138 	.word	0x24000138

0800156c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001570:	b672      	cpsid	i
}
 8001572:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <Error_Handler+0x8>

08001578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157e:	4b0a      	ldr	r3, [pc, #40]	@ (80015a8 <HAL_MspInit+0x30>)
 8001580:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001584:	4a08      	ldr	r2, [pc, #32]	@ (80015a8 <HAL_MspInit+0x30>)
 8001586:	f043 0302 	orr.w	r3, r3, #2
 800158a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800158e:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <HAL_MspInit+0x30>)
 8001590:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	58024400 	.word	0x58024400

080015ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b0bc      	sub	sp, #240	@ 0xf0
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015c4:	f107 0318 	add.w	r3, r7, #24
 80015c8:	22c0      	movs	r2, #192	@ 0xc0
 80015ca:	2100      	movs	r1, #0
 80015cc:	4618      	mov	r0, r3
 80015ce:	f006 fa95 	bl	8007afc <memset>
  if(huart->Instance==USART2)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a55      	ldr	r2, [pc, #340]	@ (800172c <HAL_UART_MspInit+0x180>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d14e      	bne.n	800167a <HAL_UART_MspInit+0xce>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015dc:	f04f 0202 	mov.w	r2, #2
 80015e0:	f04f 0300 	mov.w	r3, #0
 80015e4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015ee:	f107 0318 	add.w	r3, r7, #24
 80015f2:	4618      	mov	r0, r3
 80015f4:	f002 fdd8 	bl	80041a8 <HAL_RCCEx_PeriphCLKConfig>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80015fe:	f7ff ffb5 	bl	800156c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001602:	4b4b      	ldr	r3, [pc, #300]	@ (8001730 <HAL_UART_MspInit+0x184>)
 8001604:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001608:	4a49      	ldr	r2, [pc, #292]	@ (8001730 <HAL_UART_MspInit+0x184>)
 800160a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800160e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001612:	4b47      	ldr	r3, [pc, #284]	@ (8001730 <HAL_UART_MspInit+0x184>)
 8001614:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001618:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001620:	4b43      	ldr	r3, [pc, #268]	@ (8001730 <HAL_UART_MspInit+0x184>)
 8001622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001626:	4a42      	ldr	r2, [pc, #264]	@ (8001730 <HAL_UART_MspInit+0x184>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001630:	4b3f      	ldr	r3, [pc, #252]	@ (8001730 <HAL_UART_MspInit+0x184>)
 8001632:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	613b      	str	r3, [r7, #16]
 800163c:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800163e:	230c      	movs	r3, #12
 8001640:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001644:	2302      	movs	r3, #2
 8001646:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001650:	2300      	movs	r3, #0
 8001652:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001656:	2307      	movs	r3, #7
 8001658:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001660:	4619      	mov	r1, r3
 8001662:	4834      	ldr	r0, [pc, #208]	@ (8001734 <HAL_UART_MspInit+0x188>)
 8001664:	f001 fb96 	bl	8002d94 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001668:	2200      	movs	r2, #0
 800166a:	2100      	movs	r1, #0
 800166c:	2026      	movs	r0, #38	@ 0x26
 800166e:	f000 fb1e 	bl	8001cae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001672:	2026      	movs	r0, #38	@ 0x26
 8001674:	f000 fb35 	bl	8001ce2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001678:	e053      	b.n	8001722 <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a2e      	ldr	r2, [pc, #184]	@ (8001738 <HAL_UART_MspInit+0x18c>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d14e      	bne.n	8001722 <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001684:	f04f 0202 	mov.w	r2, #2
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001690:	2300      	movs	r3, #0
 8001692:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001696:	f107 0318 	add.w	r3, r7, #24
 800169a:	4618      	mov	r0, r3
 800169c:	f002 fd84 	bl	80041a8 <HAL_RCCEx_PeriphCLKConfig>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80016a6:	f7ff ff61 	bl	800156c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80016aa:	4b21      	ldr	r3, [pc, #132]	@ (8001730 <HAL_UART_MspInit+0x184>)
 80016ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016b0:	4a1f      	ldr	r2, [pc, #124]	@ (8001730 <HAL_UART_MspInit+0x184>)
 80016b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016b6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80016ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001730 <HAL_UART_MspInit+0x184>)
 80016bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c8:	4b19      	ldr	r3, [pc, #100]	@ (8001730 <HAL_UART_MspInit+0x184>)
 80016ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ce:	4a18      	ldr	r2, [pc, #96]	@ (8001730 <HAL_UART_MspInit+0x184>)
 80016d0:	f043 0308 	orr.w	r3, r3, #8
 80016d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016d8:	4b15      	ldr	r3, [pc, #84]	@ (8001730 <HAL_UART_MspInit+0x184>)
 80016da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016de:	f003 0308 	and.w	r3, r3, #8
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ee:	2302      	movs	r3, #2
 80016f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fa:	2300      	movs	r3, #0
 80016fc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001700:	2307      	movs	r3, #7
 8001702:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001706:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800170a:	4619      	mov	r1, r3
 800170c:	480b      	ldr	r0, [pc, #44]	@ (800173c <HAL_UART_MspInit+0x190>)
 800170e:	f001 fb41 	bl	8002d94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001712:	2200      	movs	r2, #0
 8001714:	2100      	movs	r1, #0
 8001716:	2027      	movs	r0, #39	@ 0x27
 8001718:	f000 fac9 	bl	8001cae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800171c:	2027      	movs	r0, #39	@ 0x27
 800171e:	f000 fae0 	bl	8001ce2 <HAL_NVIC_EnableIRQ>
}
 8001722:	bf00      	nop
 8001724:	37f0      	adds	r7, #240	@ 0xf0
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40004400 	.word	0x40004400
 8001730:	58024400 	.word	0x58024400
 8001734:	58020000 	.word	0x58020000
 8001738:	40004800 	.word	0x40004800
 800173c:	58020c00 	.word	0x58020c00

08001740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <NMI_Handler+0x4>

08001748 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <HardFault_Handler+0x4>

08001750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <MemManage_Handler+0x4>

08001758 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800175c:	bf00      	nop
 800175e:	e7fd      	b.n	800175c <BusFault_Handler+0x4>

08001760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001764:	bf00      	nop
 8001766:	e7fd      	b.n	8001764 <UsageFault_Handler+0x4>

08001768 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001796:	f000 f95f 	bl	8001a58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
	...

080017a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017a4:	4802      	ldr	r0, [pc, #8]	@ (80017b0 <USART2_IRQHandler+0x10>)
 80017a6:	f004 fcd1 	bl	800614c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	240000a4 	.word	0x240000a4

080017b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80017b8:	4802      	ldr	r0, [pc, #8]	@ (80017c4 <USART3_IRQHandler+0x10>)
 80017ba:	f004 fcc7 	bl	800614c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	24000138 	.word	0x24000138

080017c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017d0:	4a14      	ldr	r2, [pc, #80]	@ (8001824 <_sbrk+0x5c>)
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <_sbrk+0x60>)
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017dc:	4b13      	ldr	r3, [pc, #76]	@ (800182c <_sbrk+0x64>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d102      	bne.n	80017ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017e4:	4b11      	ldr	r3, [pc, #68]	@ (800182c <_sbrk+0x64>)
 80017e6:	4a12      	ldr	r2, [pc, #72]	@ (8001830 <_sbrk+0x68>)
 80017e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ea:	4b10      	ldr	r3, [pc, #64]	@ (800182c <_sbrk+0x64>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4413      	add	r3, r2
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d207      	bcs.n	8001808 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017f8:	f006 f988 	bl	8007b0c <__errno>
 80017fc:	4603      	mov	r3, r0
 80017fe:	220c      	movs	r2, #12
 8001800:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001802:	f04f 33ff 	mov.w	r3, #4294967295
 8001806:	e009      	b.n	800181c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001808:	4b08      	ldr	r3, [pc, #32]	@ (800182c <_sbrk+0x64>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800180e:	4b07      	ldr	r3, [pc, #28]	@ (800182c <_sbrk+0x64>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	4a05      	ldr	r2, [pc, #20]	@ (800182c <_sbrk+0x64>)
 8001818:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800181a:	68fb      	ldr	r3, [r7, #12]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	24080000 	.word	0x24080000
 8001828:	00000400 	.word	0x00000400
 800182c:	240001d0 	.word	0x240001d0
 8001830:	24000340 	.word	0x24000340

08001834 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001834:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800186c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001838:	f7fe ff22 	bl	8000680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800183c:	480c      	ldr	r0, [pc, #48]	@ (8001870 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800183e:	490d      	ldr	r1, [pc, #52]	@ (8001874 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001840:	4a0d      	ldr	r2, [pc, #52]	@ (8001878 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001844:	e002      	b.n	800184c <LoopCopyDataInit>

08001846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184a:	3304      	adds	r3, #4

0800184c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800184c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001850:	d3f9      	bcc.n	8001846 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001852:	4a0a      	ldr	r2, [pc, #40]	@ (800187c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001854:	4c0a      	ldr	r4, [pc, #40]	@ (8001880 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001858:	e001      	b.n	800185e <LoopFillZerobss>

0800185a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800185c:	3204      	adds	r2, #4

0800185e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001860:	d3fb      	bcc.n	800185a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001862:	f006 f959 	bl	8007b18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001866:	f7ff fc93 	bl	8001190 <main>
  bx  lr
 800186a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800186c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001870:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001874:	24000084 	.word	0x24000084
  ldr r2, =_sidata
 8001878:	08008584 	.word	0x08008584
  ldr r2, =_sbss
 800187c:	24000084 	.word	0x24000084
  ldr r4, =_ebss
 8001880:	2400033c 	.word	0x2400033c

08001884 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001884:	e7fe      	b.n	8001884 <ADC3_IRQHandler>
	...

08001888 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08c      	sub	sp, #48	@ 0x30
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001892:	2300      	movs	r3, #0
 8001894:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d009      	beq.n	80018b0 <BSP_LED_Init+0x28>
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d006      	beq.n	80018b0 <BSP_LED_Init+0x28>
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d003      	beq.n	80018b0 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80018a8:	f06f 0301 	mvn.w	r3, #1
 80018ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018ae:	e055      	b.n	800195c <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d10f      	bne.n	80018d6 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80018b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001968 <BSP_LED_Init+0xe0>)
 80018b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001968 <BSP_LED_Init+0xe0>)
 80018be:	f043 0302 	orr.w	r3, r3, #2
 80018c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018c6:	4b28      	ldr	r3, [pc, #160]	@ (8001968 <BSP_LED_Init+0xe0>)
 80018c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	e021      	b.n	800191a <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d10f      	bne.n	80018fc <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80018dc:	4b22      	ldr	r3, [pc, #136]	@ (8001968 <BSP_LED_Init+0xe0>)
 80018de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018e2:	4a21      	ldr	r2, [pc, #132]	@ (8001968 <BSP_LED_Init+0xe0>)
 80018e4:	f043 0310 	orr.w	r3, r3, #16
 80018e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001968 <BSP_LED_Init+0xe0>)
 80018ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018f2:	f003 0310 	and.w	r3, r3, #16
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	e00e      	b.n	800191a <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80018fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001968 <BSP_LED_Init+0xe0>)
 80018fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001902:	4a19      	ldr	r2, [pc, #100]	@ (8001968 <BSP_LED_Init+0xe0>)
 8001904:	f043 0302 	orr.w	r3, r3, #2
 8001908:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800190c:	4b16      	ldr	r3, [pc, #88]	@ (8001968 <BSP_LED_Init+0xe0>)
 800190e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	4a13      	ldr	r2, [pc, #76]	@ (800196c <BSP_LED_Init+0xe4>)
 800191e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001922:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001924:	2301      	movs	r3, #1
 8001926:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192c:	2303      	movs	r3, #3
 800192e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	4a0f      	ldr	r2, [pc, #60]	@ (8001970 <BSP_LED_Init+0xe8>)
 8001934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001938:	f107 0218 	add.w	r2, r7, #24
 800193c:	4611      	mov	r1, r2
 800193e:	4618      	mov	r0, r3
 8001940:	f001 fa28 	bl	8002d94 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	4a0a      	ldr	r2, [pc, #40]	@ (8001970 <BSP_LED_Init+0xe8>)
 8001948:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	4a07      	ldr	r2, [pc, #28]	@ (800196c <BSP_LED_Init+0xe4>)
 8001950:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001954:	2200      	movs	r2, #0
 8001956:	4619      	mov	r1, r3
 8001958:	f001 fbcc 	bl	80030f4 <HAL_GPIO_WritePin>
  }

  return ret;
 800195c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800195e:	4618      	mov	r0, r3
 8001960:	3730      	adds	r7, #48	@ 0x30
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	58024400 	.word	0x58024400
 800196c:	08008510 	.word	0x08008510
 8001970:	24000020 	.word	0x24000020

08001974 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800197a:	2003      	movs	r0, #3
 800197c:	f000 f98c 	bl	8001c98 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001980:	f002 fa3c 	bl	8003dfc <HAL_RCC_GetSysClockFreq>
 8001984:	4602      	mov	r2, r0
 8001986:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <HAL_Init+0x68>)
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	0a1b      	lsrs	r3, r3, #8
 800198c:	f003 030f 	and.w	r3, r3, #15
 8001990:	4913      	ldr	r1, [pc, #76]	@ (80019e0 <HAL_Init+0x6c>)
 8001992:	5ccb      	ldrb	r3, [r1, r3]
 8001994:	f003 031f 	and.w	r3, r3, #31
 8001998:	fa22 f303 	lsr.w	r3, r2, r3
 800199c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <HAL_Init+0x68>)
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	4a0e      	ldr	r2, [pc, #56]	@ (80019e0 <HAL_Init+0x6c>)
 80019a8:	5cd3      	ldrb	r3, [r2, r3]
 80019aa:	f003 031f 	and.w	r3, r3, #31
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	fa22 f303 	lsr.w	r3, r2, r3
 80019b4:	4a0b      	ldr	r2, [pc, #44]	@ (80019e4 <HAL_Init+0x70>)
 80019b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019b8:	4a0b      	ldr	r2, [pc, #44]	@ (80019e8 <HAL_Init+0x74>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019be:	2000      	movs	r0, #0
 80019c0:	f000 f814 	bl	80019ec <HAL_InitTick>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e002      	b.n	80019d4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80019ce:	f7ff fdd3 	bl	8001578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	58024400 	.word	0x58024400
 80019e0:	08008500 	.word	0x08008500
 80019e4:	24000004 	.word	0x24000004
 80019e8:	24000000 	.word	0x24000000

080019ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80019f4:	4b15      	ldr	r3, [pc, #84]	@ (8001a4c <HAL_InitTick+0x60>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d101      	bne.n	8001a00 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e021      	b.n	8001a44 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a00:	4b13      	ldr	r3, [pc, #76]	@ (8001a50 <HAL_InitTick+0x64>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <HAL_InitTick+0x60>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a16:	4618      	mov	r0, r3
 8001a18:	f000 f971 	bl	8001cfe <HAL_SYSTICK_Config>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e00e      	b.n	8001a44 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b0f      	cmp	r3, #15
 8001a2a:	d80a      	bhi.n	8001a42 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	6879      	ldr	r1, [r7, #4]
 8001a30:	f04f 30ff 	mov.w	r0, #4294967295
 8001a34:	f000 f93b 	bl	8001cae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a38:	4a06      	ldr	r2, [pc, #24]	@ (8001a54 <HAL_InitTick+0x68>)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	e000      	b.n	8001a44 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	24000030 	.word	0x24000030
 8001a50:	24000000 	.word	0x24000000
 8001a54:	2400002c 	.word	0x2400002c

08001a58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <HAL_IncTick+0x20>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	461a      	mov	r2, r3
 8001a62:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <HAL_IncTick+0x24>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4413      	add	r3, r2
 8001a68:	4a04      	ldr	r2, [pc, #16]	@ (8001a7c <HAL_IncTick+0x24>)
 8001a6a:	6013      	str	r3, [r2, #0]
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	24000030 	.word	0x24000030
 8001a7c:	240001d4 	.word	0x240001d4

08001a80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  return uwTick;
 8001a84:	4b03      	ldr	r3, [pc, #12]	@ (8001a94 <HAL_GetTick+0x14>)
 8001a86:	681b      	ldr	r3, [r3, #0]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	240001d4 	.word	0x240001d4

08001a98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aa0:	f7ff ffee 	bl	8001a80 <HAL_GetTick>
 8001aa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab0:	d005      	beq.n	8001abe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8001adc <HAL_Delay+0x44>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4413      	add	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001abe:	bf00      	nop
 8001ac0:	f7ff ffde 	bl	8001a80 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d8f7      	bhi.n	8001ac0 <HAL_Delay+0x28>
  {
  }
}
 8001ad0:	bf00      	nop
 8001ad2:	bf00      	nop
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	24000030 	.word	0x24000030

08001ae0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001ae4:	4b03      	ldr	r3, [pc, #12]	@ (8001af4 <HAL_GetREVID+0x14>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	0c1b      	lsrs	r3, r3, #16
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	5c001000 	.word	0x5c001000

08001af8 <__NVIC_SetPriorityGrouping>:
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b08:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <__NVIC_SetPriorityGrouping+0x40>)
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b14:	4013      	ands	r3, r2
 8001b16:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <__NVIC_SetPriorityGrouping+0x44>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b26:	4a04      	ldr	r2, [pc, #16]	@ (8001b38 <__NVIC_SetPriorityGrouping+0x40>)
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	60d3      	str	r3, [r2, #12]
}
 8001b2c:	bf00      	nop
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	e000ed00 	.word	0xe000ed00
 8001b3c:	05fa0000 	.word	0x05fa0000

08001b40 <__NVIC_GetPriorityGrouping>:
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b44:	4b04      	ldr	r3, [pc, #16]	@ (8001b58 <__NVIC_GetPriorityGrouping+0x18>)
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	0a1b      	lsrs	r3, r3, #8
 8001b4a:	f003 0307 	and.w	r3, r3, #7
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <__NVIC_EnableIRQ>:
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	db0b      	blt.n	8001b86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b6e:	88fb      	ldrh	r3, [r7, #6]
 8001b70:	f003 021f 	and.w	r2, r3, #31
 8001b74:	4907      	ldr	r1, [pc, #28]	@ (8001b94 <__NVIC_EnableIRQ+0x38>)
 8001b76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b7a:	095b      	lsrs	r3, r3, #5
 8001b7c:	2001      	movs	r0, #1
 8001b7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b86:	bf00      	nop
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	e000e100 	.word	0xe000e100

08001b98 <__NVIC_SetPriority>:
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	6039      	str	r1, [r7, #0]
 8001ba2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ba4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	db0a      	blt.n	8001bc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	b2da      	uxtb	r2, r3
 8001bb0:	490c      	ldr	r1, [pc, #48]	@ (8001be4 <__NVIC_SetPriority+0x4c>)
 8001bb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bb6:	0112      	lsls	r2, r2, #4
 8001bb8:	b2d2      	uxtb	r2, r2
 8001bba:	440b      	add	r3, r1
 8001bbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001bc0:	e00a      	b.n	8001bd8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	4908      	ldr	r1, [pc, #32]	@ (8001be8 <__NVIC_SetPriority+0x50>)
 8001bc8:	88fb      	ldrh	r3, [r7, #6]
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	3b04      	subs	r3, #4
 8001bd0:	0112      	lsls	r2, r2, #4
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	440b      	add	r3, r1
 8001bd6:	761a      	strb	r2, [r3, #24]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000e100 	.word	0xe000e100
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <NVIC_EncodePriority>:
{
 8001bec:	b480      	push	{r7}
 8001bee:	b089      	sub	sp, #36	@ 0x24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	f1c3 0307 	rsb	r3, r3, #7
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	bf28      	it	cs
 8001c0a:	2304      	movcs	r3, #4
 8001c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	3304      	adds	r3, #4
 8001c12:	2b06      	cmp	r3, #6
 8001c14:	d902      	bls.n	8001c1c <NVIC_EncodePriority+0x30>
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	3b03      	subs	r3, #3
 8001c1a:	e000      	b.n	8001c1e <NVIC_EncodePriority+0x32>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c20:	f04f 32ff 	mov.w	r2, #4294967295
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	43da      	mvns	r2, r3
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	401a      	ands	r2, r3
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c34:	f04f 31ff 	mov.w	r1, #4294967295
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3e:	43d9      	mvns	r1, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c44:	4313      	orrs	r3, r2
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3724      	adds	r7, #36	@ 0x24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
	...

08001c54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c64:	d301      	bcc.n	8001c6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c66:	2301      	movs	r3, #1
 8001c68:	e00f      	b.n	8001c8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c94 <SysTick_Config+0x40>)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c72:	210f      	movs	r1, #15
 8001c74:	f04f 30ff 	mov.w	r0, #4294967295
 8001c78:	f7ff ff8e 	bl	8001b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c7c:	4b05      	ldr	r3, [pc, #20]	@ (8001c94 <SysTick_Config+0x40>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c82:	4b04      	ldr	r3, [pc, #16]	@ (8001c94 <SysTick_Config+0x40>)
 8001c84:	2207      	movs	r2, #7
 8001c86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	e000e010 	.word	0xe000e010

08001c98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff ff29 	bl	8001af8 <__NVIC_SetPriorityGrouping>
}
 8001ca6:	bf00      	nop
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b086      	sub	sp, #24
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	60b9      	str	r1, [r7, #8]
 8001cb8:	607a      	str	r2, [r7, #4]
 8001cba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cbc:	f7ff ff40 	bl	8001b40 <__NVIC_GetPriorityGrouping>
 8001cc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	68b9      	ldr	r1, [r7, #8]
 8001cc6:	6978      	ldr	r0, [r7, #20]
 8001cc8:	f7ff ff90 	bl	8001bec <NVIC_EncodePriority>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cd2:	4611      	mov	r1, r2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff ff5f 	bl	8001b98 <__NVIC_SetPriority>
}
 8001cda:	bf00      	nop
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b082      	sub	sp, #8
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	4603      	mov	r3, r0
 8001cea:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff33 	bl	8001b5c <__NVIC_EnableIRQ>
}
 8001cf6:	bf00      	nop
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff ffa4 	bl	8001c54 <SysTick_Config>
 8001d0c:	4603      	mov	r3, r0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001d20:	f7ff feae 	bl	8001a80 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d101      	bne.n	8001d30 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e2dc      	b.n	80022ea <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d008      	beq.n	8001d4e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2280      	movs	r2, #128	@ 0x80
 8001d40:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e2cd      	b.n	80022ea <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a76      	ldr	r2, [pc, #472]	@ (8001f2c <HAL_DMA_Abort+0x214>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d04a      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a74      	ldr	r2, [pc, #464]	@ (8001f30 <HAL_DMA_Abort+0x218>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d045      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a73      	ldr	r2, [pc, #460]	@ (8001f34 <HAL_DMA_Abort+0x21c>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d040      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a71      	ldr	r2, [pc, #452]	@ (8001f38 <HAL_DMA_Abort+0x220>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d03b      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a70      	ldr	r2, [pc, #448]	@ (8001f3c <HAL_DMA_Abort+0x224>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d036      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a6e      	ldr	r2, [pc, #440]	@ (8001f40 <HAL_DMA_Abort+0x228>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d031      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a6d      	ldr	r2, [pc, #436]	@ (8001f44 <HAL_DMA_Abort+0x22c>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d02c      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a6b      	ldr	r2, [pc, #428]	@ (8001f48 <HAL_DMA_Abort+0x230>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d027      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a6a      	ldr	r2, [pc, #424]	@ (8001f4c <HAL_DMA_Abort+0x234>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d022      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a68      	ldr	r2, [pc, #416]	@ (8001f50 <HAL_DMA_Abort+0x238>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d01d      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a67      	ldr	r2, [pc, #412]	@ (8001f54 <HAL_DMA_Abort+0x23c>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d018      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a65      	ldr	r2, [pc, #404]	@ (8001f58 <HAL_DMA_Abort+0x240>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d013      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a64      	ldr	r2, [pc, #400]	@ (8001f5c <HAL_DMA_Abort+0x244>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d00e      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a62      	ldr	r2, [pc, #392]	@ (8001f60 <HAL_DMA_Abort+0x248>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d009      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a61      	ldr	r2, [pc, #388]	@ (8001f64 <HAL_DMA_Abort+0x24c>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d004      	beq.n	8001dee <HAL_DMA_Abort+0xd6>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a5f      	ldr	r2, [pc, #380]	@ (8001f68 <HAL_DMA_Abort+0x250>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d101      	bne.n	8001df2 <HAL_DMA_Abort+0xda>
 8001dee:	2301      	movs	r3, #1
 8001df0:	e000      	b.n	8001df4 <HAL_DMA_Abort+0xdc>
 8001df2:	2300      	movs	r3, #0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d013      	beq.n	8001e20 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 021e 	bic.w	r2, r2, #30
 8001e06:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	695a      	ldr	r2, [r3, #20]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e16:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	e00a      	b.n	8001e36 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 020e 	bic.w	r2, r2, #14
 8001e2e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a3c      	ldr	r2, [pc, #240]	@ (8001f2c <HAL_DMA_Abort+0x214>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d072      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a3a      	ldr	r2, [pc, #232]	@ (8001f30 <HAL_DMA_Abort+0x218>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d06d      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a39      	ldr	r2, [pc, #228]	@ (8001f34 <HAL_DMA_Abort+0x21c>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d068      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a37      	ldr	r2, [pc, #220]	@ (8001f38 <HAL_DMA_Abort+0x220>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d063      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a36      	ldr	r2, [pc, #216]	@ (8001f3c <HAL_DMA_Abort+0x224>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d05e      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a34      	ldr	r2, [pc, #208]	@ (8001f40 <HAL_DMA_Abort+0x228>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d059      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a33      	ldr	r2, [pc, #204]	@ (8001f44 <HAL_DMA_Abort+0x22c>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d054      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a31      	ldr	r2, [pc, #196]	@ (8001f48 <HAL_DMA_Abort+0x230>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d04f      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a30      	ldr	r2, [pc, #192]	@ (8001f4c <HAL_DMA_Abort+0x234>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d04a      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a2e      	ldr	r2, [pc, #184]	@ (8001f50 <HAL_DMA_Abort+0x238>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d045      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a2d      	ldr	r2, [pc, #180]	@ (8001f54 <HAL_DMA_Abort+0x23c>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d040      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8001f58 <HAL_DMA_Abort+0x240>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d03b      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a2a      	ldr	r2, [pc, #168]	@ (8001f5c <HAL_DMA_Abort+0x244>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d036      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a28      	ldr	r2, [pc, #160]	@ (8001f60 <HAL_DMA_Abort+0x248>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d031      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a27      	ldr	r2, [pc, #156]	@ (8001f64 <HAL_DMA_Abort+0x24c>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d02c      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a25      	ldr	r2, [pc, #148]	@ (8001f68 <HAL_DMA_Abort+0x250>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d027      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a24      	ldr	r2, [pc, #144]	@ (8001f6c <HAL_DMA_Abort+0x254>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d022      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a22      	ldr	r2, [pc, #136]	@ (8001f70 <HAL_DMA_Abort+0x258>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d01d      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a21      	ldr	r2, [pc, #132]	@ (8001f74 <HAL_DMA_Abort+0x25c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d018      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8001f78 <HAL_DMA_Abort+0x260>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d013      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a1e      	ldr	r2, [pc, #120]	@ (8001f7c <HAL_DMA_Abort+0x264>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d00e      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001f80 <HAL_DMA_Abort+0x268>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d009      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a1b      	ldr	r2, [pc, #108]	@ (8001f84 <HAL_DMA_Abort+0x26c>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d004      	beq.n	8001f26 <HAL_DMA_Abort+0x20e>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a19      	ldr	r2, [pc, #100]	@ (8001f88 <HAL_DMA_Abort+0x270>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d132      	bne.n	8001f8c <HAL_DMA_Abort+0x274>
 8001f26:	2301      	movs	r3, #1
 8001f28:	e031      	b.n	8001f8e <HAL_DMA_Abort+0x276>
 8001f2a:	bf00      	nop
 8001f2c:	40020010 	.word	0x40020010
 8001f30:	40020028 	.word	0x40020028
 8001f34:	40020040 	.word	0x40020040
 8001f38:	40020058 	.word	0x40020058
 8001f3c:	40020070 	.word	0x40020070
 8001f40:	40020088 	.word	0x40020088
 8001f44:	400200a0 	.word	0x400200a0
 8001f48:	400200b8 	.word	0x400200b8
 8001f4c:	40020410 	.word	0x40020410
 8001f50:	40020428 	.word	0x40020428
 8001f54:	40020440 	.word	0x40020440
 8001f58:	40020458 	.word	0x40020458
 8001f5c:	40020470 	.word	0x40020470
 8001f60:	40020488 	.word	0x40020488
 8001f64:	400204a0 	.word	0x400204a0
 8001f68:	400204b8 	.word	0x400204b8
 8001f6c:	58025408 	.word	0x58025408
 8001f70:	5802541c 	.word	0x5802541c
 8001f74:	58025430 	.word	0x58025430
 8001f78:	58025444 	.word	0x58025444
 8001f7c:	58025458 	.word	0x58025458
 8001f80:	5802546c 	.word	0x5802546c
 8001f84:	58025480 	.word	0x58025480
 8001f88:	58025494 	.word	0x58025494
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d007      	beq.n	8001fa2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fa0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a6d      	ldr	r2, [pc, #436]	@ (800215c <HAL_DMA_Abort+0x444>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d04a      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a6b      	ldr	r2, [pc, #428]	@ (8002160 <HAL_DMA_Abort+0x448>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d045      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a6a      	ldr	r2, [pc, #424]	@ (8002164 <HAL_DMA_Abort+0x44c>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d040      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a68      	ldr	r2, [pc, #416]	@ (8002168 <HAL_DMA_Abort+0x450>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d03b      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a67      	ldr	r2, [pc, #412]	@ (800216c <HAL_DMA_Abort+0x454>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d036      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a65      	ldr	r2, [pc, #404]	@ (8002170 <HAL_DMA_Abort+0x458>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d031      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a64      	ldr	r2, [pc, #400]	@ (8002174 <HAL_DMA_Abort+0x45c>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d02c      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a62      	ldr	r2, [pc, #392]	@ (8002178 <HAL_DMA_Abort+0x460>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d027      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a61      	ldr	r2, [pc, #388]	@ (800217c <HAL_DMA_Abort+0x464>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d022      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a5f      	ldr	r2, [pc, #380]	@ (8002180 <HAL_DMA_Abort+0x468>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d01d      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a5e      	ldr	r2, [pc, #376]	@ (8002184 <HAL_DMA_Abort+0x46c>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d018      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a5c      	ldr	r2, [pc, #368]	@ (8002188 <HAL_DMA_Abort+0x470>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d013      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a5b      	ldr	r2, [pc, #364]	@ (800218c <HAL_DMA_Abort+0x474>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d00e      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a59      	ldr	r2, [pc, #356]	@ (8002190 <HAL_DMA_Abort+0x478>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d009      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a58      	ldr	r2, [pc, #352]	@ (8002194 <HAL_DMA_Abort+0x47c>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d004      	beq.n	8002042 <HAL_DMA_Abort+0x32a>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a56      	ldr	r2, [pc, #344]	@ (8002198 <HAL_DMA_Abort+0x480>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d108      	bne.n	8002054 <HAL_DMA_Abort+0x33c>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f022 0201 	bic.w	r2, r2, #1
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	e007      	b.n	8002064 <HAL_DMA_Abort+0x34c>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 0201 	bic.w	r2, r2, #1
 8002062:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002064:	e013      	b.n	800208e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002066:	f7ff fd0b 	bl	8001a80 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b05      	cmp	r3, #5
 8002072:	d90c      	bls.n	800208e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2220      	movs	r2, #32
 8002078:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2203      	movs	r2, #3
 800207e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e12d      	b.n	80022ea <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1e5      	bne.n	8002066 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a2f      	ldr	r2, [pc, #188]	@ (800215c <HAL_DMA_Abort+0x444>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d04a      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a2d      	ldr	r2, [pc, #180]	@ (8002160 <HAL_DMA_Abort+0x448>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d045      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a2c      	ldr	r2, [pc, #176]	@ (8002164 <HAL_DMA_Abort+0x44c>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d040      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a2a      	ldr	r2, [pc, #168]	@ (8002168 <HAL_DMA_Abort+0x450>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d03b      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a29      	ldr	r2, [pc, #164]	@ (800216c <HAL_DMA_Abort+0x454>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d036      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a27      	ldr	r2, [pc, #156]	@ (8002170 <HAL_DMA_Abort+0x458>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d031      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a26      	ldr	r2, [pc, #152]	@ (8002174 <HAL_DMA_Abort+0x45c>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d02c      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a24      	ldr	r2, [pc, #144]	@ (8002178 <HAL_DMA_Abort+0x460>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d027      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a23      	ldr	r2, [pc, #140]	@ (800217c <HAL_DMA_Abort+0x464>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d022      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a21      	ldr	r2, [pc, #132]	@ (8002180 <HAL_DMA_Abort+0x468>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d01d      	beq.n	800213a <HAL_DMA_Abort+0x422>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a20      	ldr	r2, [pc, #128]	@ (8002184 <HAL_DMA_Abort+0x46c>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d018      	beq.n	800213a <HAL_DMA_Abort+0x422>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a1e      	ldr	r2, [pc, #120]	@ (8002188 <HAL_DMA_Abort+0x470>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d013      	beq.n	800213a <HAL_DMA_Abort+0x422>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a1d      	ldr	r2, [pc, #116]	@ (800218c <HAL_DMA_Abort+0x474>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d00e      	beq.n	800213a <HAL_DMA_Abort+0x422>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a1b      	ldr	r2, [pc, #108]	@ (8002190 <HAL_DMA_Abort+0x478>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d009      	beq.n	800213a <HAL_DMA_Abort+0x422>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a1a      	ldr	r2, [pc, #104]	@ (8002194 <HAL_DMA_Abort+0x47c>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d004      	beq.n	800213a <HAL_DMA_Abort+0x422>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a18      	ldr	r2, [pc, #96]	@ (8002198 <HAL_DMA_Abort+0x480>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d101      	bne.n	800213e <HAL_DMA_Abort+0x426>
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <HAL_DMA_Abort+0x428>
 800213e:	2300      	movs	r3, #0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d02b      	beq.n	800219c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002148:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800214e:	f003 031f 	and.w	r3, r3, #31
 8002152:	223f      	movs	r2, #63	@ 0x3f
 8002154:	409a      	lsls	r2, r3
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	609a      	str	r2, [r3, #8]
 800215a:	e02a      	b.n	80021b2 <HAL_DMA_Abort+0x49a>
 800215c:	40020010 	.word	0x40020010
 8002160:	40020028 	.word	0x40020028
 8002164:	40020040 	.word	0x40020040
 8002168:	40020058 	.word	0x40020058
 800216c:	40020070 	.word	0x40020070
 8002170:	40020088 	.word	0x40020088
 8002174:	400200a0 	.word	0x400200a0
 8002178:	400200b8 	.word	0x400200b8
 800217c:	40020410 	.word	0x40020410
 8002180:	40020428 	.word	0x40020428
 8002184:	40020440 	.word	0x40020440
 8002188:	40020458 	.word	0x40020458
 800218c:	40020470 	.word	0x40020470
 8002190:	40020488 	.word	0x40020488
 8002194:	400204a0 	.word	0x400204a0
 8002198:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021a6:	f003 031f 	and.w	r3, r3, #31
 80021aa:	2201      	movs	r2, #1
 80021ac:	409a      	lsls	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a4f      	ldr	r2, [pc, #316]	@ (80022f4 <HAL_DMA_Abort+0x5dc>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d072      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a4d      	ldr	r2, [pc, #308]	@ (80022f8 <HAL_DMA_Abort+0x5e0>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d06d      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a4c      	ldr	r2, [pc, #304]	@ (80022fc <HAL_DMA_Abort+0x5e4>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d068      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a4a      	ldr	r2, [pc, #296]	@ (8002300 <HAL_DMA_Abort+0x5e8>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d063      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a49      	ldr	r2, [pc, #292]	@ (8002304 <HAL_DMA_Abort+0x5ec>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d05e      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a47      	ldr	r2, [pc, #284]	@ (8002308 <HAL_DMA_Abort+0x5f0>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d059      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a46      	ldr	r2, [pc, #280]	@ (800230c <HAL_DMA_Abort+0x5f4>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d054      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a44      	ldr	r2, [pc, #272]	@ (8002310 <HAL_DMA_Abort+0x5f8>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d04f      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a43      	ldr	r2, [pc, #268]	@ (8002314 <HAL_DMA_Abort+0x5fc>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d04a      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a41      	ldr	r2, [pc, #260]	@ (8002318 <HAL_DMA_Abort+0x600>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d045      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a40      	ldr	r2, [pc, #256]	@ (800231c <HAL_DMA_Abort+0x604>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d040      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a3e      	ldr	r2, [pc, #248]	@ (8002320 <HAL_DMA_Abort+0x608>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d03b      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a3d      	ldr	r2, [pc, #244]	@ (8002324 <HAL_DMA_Abort+0x60c>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d036      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a3b      	ldr	r2, [pc, #236]	@ (8002328 <HAL_DMA_Abort+0x610>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d031      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a3a      	ldr	r2, [pc, #232]	@ (800232c <HAL_DMA_Abort+0x614>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d02c      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a38      	ldr	r2, [pc, #224]	@ (8002330 <HAL_DMA_Abort+0x618>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d027      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a37      	ldr	r2, [pc, #220]	@ (8002334 <HAL_DMA_Abort+0x61c>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d022      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a35      	ldr	r2, [pc, #212]	@ (8002338 <HAL_DMA_Abort+0x620>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d01d      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a34      	ldr	r2, [pc, #208]	@ (800233c <HAL_DMA_Abort+0x624>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d018      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a32      	ldr	r2, [pc, #200]	@ (8002340 <HAL_DMA_Abort+0x628>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d013      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a31      	ldr	r2, [pc, #196]	@ (8002344 <HAL_DMA_Abort+0x62c>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d00e      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a2f      	ldr	r2, [pc, #188]	@ (8002348 <HAL_DMA_Abort+0x630>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d009      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a2e      	ldr	r2, [pc, #184]	@ (800234c <HAL_DMA_Abort+0x634>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d004      	beq.n	80022a2 <HAL_DMA_Abort+0x58a>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a2c      	ldr	r2, [pc, #176]	@ (8002350 <HAL_DMA_Abort+0x638>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d101      	bne.n	80022a6 <HAL_DMA_Abort+0x58e>
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <HAL_DMA_Abort+0x590>
 80022a6:	2300      	movs	r3, #0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d015      	beq.n	80022d8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80022b4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00c      	beq.n	80022d8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022cc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80022d6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40020010 	.word	0x40020010
 80022f8:	40020028 	.word	0x40020028
 80022fc:	40020040 	.word	0x40020040
 8002300:	40020058 	.word	0x40020058
 8002304:	40020070 	.word	0x40020070
 8002308:	40020088 	.word	0x40020088
 800230c:	400200a0 	.word	0x400200a0
 8002310:	400200b8 	.word	0x400200b8
 8002314:	40020410 	.word	0x40020410
 8002318:	40020428 	.word	0x40020428
 800231c:	40020440 	.word	0x40020440
 8002320:	40020458 	.word	0x40020458
 8002324:	40020470 	.word	0x40020470
 8002328:	40020488 	.word	0x40020488
 800232c:	400204a0 	.word	0x400204a0
 8002330:	400204b8 	.word	0x400204b8
 8002334:	58025408 	.word	0x58025408
 8002338:	5802541c 	.word	0x5802541c
 800233c:	58025430 	.word	0x58025430
 8002340:	58025444 	.word	0x58025444
 8002344:	58025458 	.word	0x58025458
 8002348:	5802546c 	.word	0x5802546c
 800234c:	58025480 	.word	0x58025480
 8002350:	58025494 	.word	0x58025494

08002354 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d101      	bne.n	8002366 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e237      	b.n	80027d6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d004      	beq.n	800237c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2280      	movs	r2, #128	@ 0x80
 8002376:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e22c      	b.n	80027d6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a5c      	ldr	r2, [pc, #368]	@ (80024f4 <HAL_DMA_Abort_IT+0x1a0>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d04a      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a5b      	ldr	r2, [pc, #364]	@ (80024f8 <HAL_DMA_Abort_IT+0x1a4>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d045      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a59      	ldr	r2, [pc, #356]	@ (80024fc <HAL_DMA_Abort_IT+0x1a8>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d040      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a58      	ldr	r2, [pc, #352]	@ (8002500 <HAL_DMA_Abort_IT+0x1ac>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d03b      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a56      	ldr	r2, [pc, #344]	@ (8002504 <HAL_DMA_Abort_IT+0x1b0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d036      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a55      	ldr	r2, [pc, #340]	@ (8002508 <HAL_DMA_Abort_IT+0x1b4>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d031      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a53      	ldr	r2, [pc, #332]	@ (800250c <HAL_DMA_Abort_IT+0x1b8>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d02c      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a52      	ldr	r2, [pc, #328]	@ (8002510 <HAL_DMA_Abort_IT+0x1bc>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d027      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a50      	ldr	r2, [pc, #320]	@ (8002514 <HAL_DMA_Abort_IT+0x1c0>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d022      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a4f      	ldr	r2, [pc, #316]	@ (8002518 <HAL_DMA_Abort_IT+0x1c4>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d01d      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a4d      	ldr	r2, [pc, #308]	@ (800251c <HAL_DMA_Abort_IT+0x1c8>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d018      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002520 <HAL_DMA_Abort_IT+0x1cc>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d013      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002524 <HAL_DMA_Abort_IT+0x1d0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d00e      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a49      	ldr	r2, [pc, #292]	@ (8002528 <HAL_DMA_Abort_IT+0x1d4>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d009      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a47      	ldr	r2, [pc, #284]	@ (800252c <HAL_DMA_Abort_IT+0x1d8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d004      	beq.n	800241c <HAL_DMA_Abort_IT+0xc8>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a46      	ldr	r2, [pc, #280]	@ (8002530 <HAL_DMA_Abort_IT+0x1dc>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d101      	bne.n	8002420 <HAL_DMA_Abort_IT+0xcc>
 800241c:	2301      	movs	r3, #1
 800241e:	e000      	b.n	8002422 <HAL_DMA_Abort_IT+0xce>
 8002420:	2300      	movs	r3, #0
 8002422:	2b00      	cmp	r3, #0
 8002424:	f000 8086 	beq.w	8002534 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2204      	movs	r2, #4
 800242c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a2f      	ldr	r2, [pc, #188]	@ (80024f4 <HAL_DMA_Abort_IT+0x1a0>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d04a      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a2e      	ldr	r2, [pc, #184]	@ (80024f8 <HAL_DMA_Abort_IT+0x1a4>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d045      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a2c      	ldr	r2, [pc, #176]	@ (80024fc <HAL_DMA_Abort_IT+0x1a8>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d040      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a2b      	ldr	r2, [pc, #172]	@ (8002500 <HAL_DMA_Abort_IT+0x1ac>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d03b      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a29      	ldr	r2, [pc, #164]	@ (8002504 <HAL_DMA_Abort_IT+0x1b0>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d036      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a28      	ldr	r2, [pc, #160]	@ (8002508 <HAL_DMA_Abort_IT+0x1b4>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d031      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a26      	ldr	r2, [pc, #152]	@ (800250c <HAL_DMA_Abort_IT+0x1b8>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d02c      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a25      	ldr	r2, [pc, #148]	@ (8002510 <HAL_DMA_Abort_IT+0x1bc>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d027      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a23      	ldr	r2, [pc, #140]	@ (8002514 <HAL_DMA_Abort_IT+0x1c0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d022      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a22      	ldr	r2, [pc, #136]	@ (8002518 <HAL_DMA_Abort_IT+0x1c4>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d01d      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a20      	ldr	r2, [pc, #128]	@ (800251c <HAL_DMA_Abort_IT+0x1c8>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d018      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a1f      	ldr	r2, [pc, #124]	@ (8002520 <HAL_DMA_Abort_IT+0x1cc>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d013      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a1d      	ldr	r2, [pc, #116]	@ (8002524 <HAL_DMA_Abort_IT+0x1d0>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d00e      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002528 <HAL_DMA_Abort_IT+0x1d4>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d009      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a1a      	ldr	r2, [pc, #104]	@ (800252c <HAL_DMA_Abort_IT+0x1d8>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d004      	beq.n	80024d0 <HAL_DMA_Abort_IT+0x17c>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a19      	ldr	r2, [pc, #100]	@ (8002530 <HAL_DMA_Abort_IT+0x1dc>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d108      	bne.n	80024e2 <HAL_DMA_Abort_IT+0x18e>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f022 0201 	bic.w	r2, r2, #1
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	e178      	b.n	80027d4 <HAL_DMA_Abort_IT+0x480>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 0201 	bic.w	r2, r2, #1
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	e16f      	b.n	80027d4 <HAL_DMA_Abort_IT+0x480>
 80024f4:	40020010 	.word	0x40020010
 80024f8:	40020028 	.word	0x40020028
 80024fc:	40020040 	.word	0x40020040
 8002500:	40020058 	.word	0x40020058
 8002504:	40020070 	.word	0x40020070
 8002508:	40020088 	.word	0x40020088
 800250c:	400200a0 	.word	0x400200a0
 8002510:	400200b8 	.word	0x400200b8
 8002514:	40020410 	.word	0x40020410
 8002518:	40020428 	.word	0x40020428
 800251c:	40020440 	.word	0x40020440
 8002520:	40020458 	.word	0x40020458
 8002524:	40020470 	.word	0x40020470
 8002528:	40020488 	.word	0x40020488
 800252c:	400204a0 	.word	0x400204a0
 8002530:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f022 020e 	bic.w	r2, r2, #14
 8002542:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a6c      	ldr	r2, [pc, #432]	@ (80026fc <HAL_DMA_Abort_IT+0x3a8>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d04a      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a6b      	ldr	r2, [pc, #428]	@ (8002700 <HAL_DMA_Abort_IT+0x3ac>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d045      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a69      	ldr	r2, [pc, #420]	@ (8002704 <HAL_DMA_Abort_IT+0x3b0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d040      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a68      	ldr	r2, [pc, #416]	@ (8002708 <HAL_DMA_Abort_IT+0x3b4>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d03b      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a66      	ldr	r2, [pc, #408]	@ (800270c <HAL_DMA_Abort_IT+0x3b8>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d036      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a65      	ldr	r2, [pc, #404]	@ (8002710 <HAL_DMA_Abort_IT+0x3bc>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d031      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a63      	ldr	r2, [pc, #396]	@ (8002714 <HAL_DMA_Abort_IT+0x3c0>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d02c      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a62      	ldr	r2, [pc, #392]	@ (8002718 <HAL_DMA_Abort_IT+0x3c4>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d027      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a60      	ldr	r2, [pc, #384]	@ (800271c <HAL_DMA_Abort_IT+0x3c8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d022      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a5f      	ldr	r2, [pc, #380]	@ (8002720 <HAL_DMA_Abort_IT+0x3cc>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d01d      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a5d      	ldr	r2, [pc, #372]	@ (8002724 <HAL_DMA_Abort_IT+0x3d0>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d018      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a5c      	ldr	r2, [pc, #368]	@ (8002728 <HAL_DMA_Abort_IT+0x3d4>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d013      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a5a      	ldr	r2, [pc, #360]	@ (800272c <HAL_DMA_Abort_IT+0x3d8>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00e      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a59      	ldr	r2, [pc, #356]	@ (8002730 <HAL_DMA_Abort_IT+0x3dc>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d009      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a57      	ldr	r2, [pc, #348]	@ (8002734 <HAL_DMA_Abort_IT+0x3e0>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d004      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x290>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a56      	ldr	r2, [pc, #344]	@ (8002738 <HAL_DMA_Abort_IT+0x3e4>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d108      	bne.n	80025f6 <HAL_DMA_Abort_IT+0x2a2>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 0201 	bic.w	r2, r2, #1
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	e007      	b.n	8002606 <HAL_DMA_Abort_IT+0x2b2>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0201 	bic.w	r2, r2, #1
 8002604:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a3c      	ldr	r2, [pc, #240]	@ (80026fc <HAL_DMA_Abort_IT+0x3a8>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d072      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a3a      	ldr	r2, [pc, #232]	@ (8002700 <HAL_DMA_Abort_IT+0x3ac>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d06d      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a39      	ldr	r2, [pc, #228]	@ (8002704 <HAL_DMA_Abort_IT+0x3b0>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d068      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a37      	ldr	r2, [pc, #220]	@ (8002708 <HAL_DMA_Abort_IT+0x3b4>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d063      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a36      	ldr	r2, [pc, #216]	@ (800270c <HAL_DMA_Abort_IT+0x3b8>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d05e      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a34      	ldr	r2, [pc, #208]	@ (8002710 <HAL_DMA_Abort_IT+0x3bc>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d059      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a33      	ldr	r2, [pc, #204]	@ (8002714 <HAL_DMA_Abort_IT+0x3c0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d054      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a31      	ldr	r2, [pc, #196]	@ (8002718 <HAL_DMA_Abort_IT+0x3c4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d04f      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a30      	ldr	r2, [pc, #192]	@ (800271c <HAL_DMA_Abort_IT+0x3c8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d04a      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a2e      	ldr	r2, [pc, #184]	@ (8002720 <HAL_DMA_Abort_IT+0x3cc>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d045      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a2d      	ldr	r2, [pc, #180]	@ (8002724 <HAL_DMA_Abort_IT+0x3d0>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d040      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a2b      	ldr	r2, [pc, #172]	@ (8002728 <HAL_DMA_Abort_IT+0x3d4>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d03b      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a2a      	ldr	r2, [pc, #168]	@ (800272c <HAL_DMA_Abort_IT+0x3d8>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d036      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a28      	ldr	r2, [pc, #160]	@ (8002730 <HAL_DMA_Abort_IT+0x3dc>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d031      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a27      	ldr	r2, [pc, #156]	@ (8002734 <HAL_DMA_Abort_IT+0x3e0>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d02c      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a25      	ldr	r2, [pc, #148]	@ (8002738 <HAL_DMA_Abort_IT+0x3e4>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d027      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a24      	ldr	r2, [pc, #144]	@ (800273c <HAL_DMA_Abort_IT+0x3e8>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d022      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a22      	ldr	r2, [pc, #136]	@ (8002740 <HAL_DMA_Abort_IT+0x3ec>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d01d      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a21      	ldr	r2, [pc, #132]	@ (8002744 <HAL_DMA_Abort_IT+0x3f0>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d018      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a1f      	ldr	r2, [pc, #124]	@ (8002748 <HAL_DMA_Abort_IT+0x3f4>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d013      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a1e      	ldr	r2, [pc, #120]	@ (800274c <HAL_DMA_Abort_IT+0x3f8>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d00e      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a1c      	ldr	r2, [pc, #112]	@ (8002750 <HAL_DMA_Abort_IT+0x3fc>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d009      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a1b      	ldr	r2, [pc, #108]	@ (8002754 <HAL_DMA_Abort_IT+0x400>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d004      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x3a2>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a19      	ldr	r2, [pc, #100]	@ (8002758 <HAL_DMA_Abort_IT+0x404>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d132      	bne.n	800275c <HAL_DMA_Abort_IT+0x408>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e031      	b.n	800275e <HAL_DMA_Abort_IT+0x40a>
 80026fa:	bf00      	nop
 80026fc:	40020010 	.word	0x40020010
 8002700:	40020028 	.word	0x40020028
 8002704:	40020040 	.word	0x40020040
 8002708:	40020058 	.word	0x40020058
 800270c:	40020070 	.word	0x40020070
 8002710:	40020088 	.word	0x40020088
 8002714:	400200a0 	.word	0x400200a0
 8002718:	400200b8 	.word	0x400200b8
 800271c:	40020410 	.word	0x40020410
 8002720:	40020428 	.word	0x40020428
 8002724:	40020440 	.word	0x40020440
 8002728:	40020458 	.word	0x40020458
 800272c:	40020470 	.word	0x40020470
 8002730:	40020488 	.word	0x40020488
 8002734:	400204a0 	.word	0x400204a0
 8002738:	400204b8 	.word	0x400204b8
 800273c:	58025408 	.word	0x58025408
 8002740:	5802541c 	.word	0x5802541c
 8002744:	58025430 	.word	0x58025430
 8002748:	58025444 	.word	0x58025444
 800274c:	58025458 	.word	0x58025458
 8002750:	5802546c 	.word	0x5802546c
 8002754:	58025480 	.word	0x58025480
 8002758:	58025494 	.word	0x58025494
 800275c:	2300      	movs	r3, #0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d028      	beq.n	80027b4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800276c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002770:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002776:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800277c:	f003 031f 	and.w	r3, r3, #31
 8002780:	2201      	movs	r2, #1
 8002782:	409a      	lsls	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002790:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00c      	beq.n	80027b4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027a8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80027b2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d003      	beq.n	80027d4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop

080027e0 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b08a      	sub	sp, #40	@ 0x28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress;
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	623b      	str	r3, [r7, #32]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	61fb      	str	r3, [r7, #28]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 80027f4:	2308      	movs	r3, #8
 80027f6:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80027f8:	4b40      	ldr	r3, [pc, #256]	@ (80028fc <HAL_FLASH_Program+0x11c>)
 80027fa:	7d1b      	ldrb	r3, [r3, #20]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d101      	bne.n	8002804 <HAL_FLASH_Program+0x24>
 8002800:	2302      	movs	r3, #2
 8002802:	e076      	b.n	80028f2 <HAL_FLASH_Program+0x112>
 8002804:	4b3d      	ldr	r3, [pc, #244]	@ (80028fc <HAL_FLASH_Program+0x11c>)
 8002806:	2201      	movs	r2, #1
 8002808:	751a      	strb	r2, [r3, #20]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002810:	d306      	bcc.n	8002820 <HAL_FLASH_Program+0x40>
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8002818:	d202      	bcs.n	8002820 <HAL_FLASH_Program+0x40>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 800281a:	2301      	movs	r3, #1
 800281c:	61bb      	str	r3, [r7, #24]
    /* Prevent unused argument(s) compilation warning */
    UNUSED(TypeProgram);
 800281e:	e00c      	b.n	800283a <HAL_FLASH_Program+0x5a>
  }
#if defined (DUAL_BANK)
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8002826:	d306      	bcc.n	8002836 <HAL_FLASH_Program+0x56>
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f1b3 6f02 	cmp.w	r3, #136314880	@ 0x8200000
 800282e:	d202      	bcs.n	8002836 <HAL_FLASH_Program+0x56>
  {
    bank = FLASH_BANK_2;
 8002830:	2302      	movs	r3, #2
 8002832:	61bb      	str	r3, [r7, #24]
 8002834:	e001      	b.n	800283a <HAL_FLASH_Program+0x5a>
  }
#endif /* DUAL_BANK */
  else
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e05b      	b.n	80028f2 <HAL_FLASH_Program+0x112>
  }

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800283a:	4b30      	ldr	r3, [pc, #192]	@ (80028fc <HAL_FLASH_Program+0x11c>)
 800283c:	2200      	movs	r2, #0
 800283e:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8002840:	69b9      	ldr	r1, [r7, #24]
 8002842:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002846:	f000 f897 	bl	8002978 <FLASH_WaitForLastOperation>
 800284a:	4603      	mov	r3, r0
 800284c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if(status == HAL_OK)
 8002850:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002854:	2b00      	cmp	r3, #0
 8002856:	d147      	bne.n	80028e8 <HAL_FLASH_Program+0x108>
  {
#if defined (DUAL_BANK)
    if(bank == FLASH_BANK_1)
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d106      	bne.n	800286c <HAL_FLASH_Program+0x8c>
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 800285e:	4b28      	ldr	r3, [pc, #160]	@ (8002900 <HAL_FLASH_Program+0x120>)
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	4a27      	ldr	r2, [pc, #156]	@ (8002900 <HAL_FLASH_Program+0x120>)
 8002864:	f043 0302 	orr.w	r3, r3, #2
 8002868:	60d3      	str	r3, [r2, #12]
 800286a:	e007      	b.n	800287c <HAL_FLASH_Program+0x9c>
      }
    }
    else
    {
      /* Set PG bit */
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 800286c:	4b24      	ldr	r3, [pc, #144]	@ (8002900 <HAL_FLASH_Program+0x120>)
 800286e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002872:	4a23      	ldr	r2, [pc, #140]	@ (8002900 <HAL_FLASH_Program+0x120>)
 8002874:	f043 0302 	orr.w	r3, r3, #2
 8002878:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  __ASM volatile ("isb 0xF":::"memory");
 800287c:	f3bf 8f6f 	isb	sy
}
 8002880:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8002882:	f3bf 8f4f 	dsb	sy
}
 8002886:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	6a3b      	ldr	r3, [r7, #32]
 800288e:	601a      	str	r2, [r3, #0]
        dest_addr++;
 8002890:	6a3b      	ldr	r3, [r7, #32]
 8002892:	3304      	adds	r3, #4
 8002894:	623b      	str	r3, [r7, #32]
        src_addr++;
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	3304      	adds	r3, #4
 800289a:	61fb      	str	r3, [r7, #28]
        row_index--;
 800289c:	7dfb      	ldrb	r3, [r7, #23]
 800289e:	3b01      	subs	r3, #1
 80028a0:	75fb      	strb	r3, [r7, #23]
     } while (row_index != 0U);
 80028a2:	7dfb      	ldrb	r3, [r7, #23]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1ef      	bne.n	8002888 <HAL_FLASH_Program+0xa8>
  __ASM volatile ("isb 0xF":::"memory");
 80028a8:	f3bf 8f6f 	isb	sy
}
 80028ac:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80028ae:	f3bf 8f4f 	dsb	sy
}
 80028b2:	bf00      	nop

    __ISB();
    __DSB();

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 80028b4:	69b9      	ldr	r1, [r7, #24]
 80028b6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80028ba:	f000 f85d 	bl	8002978 <FLASH_WaitForLastOperation>
 80028be:	4603      	mov	r3, r0
 80028c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP);
    }
    else
#endif /* FLASH_OPTCR_PG_OTP */
    {
      if(bank == FLASH_BANK_1)
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d106      	bne.n	80028d8 <HAL_FLASH_Program+0xf8>
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 80028ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002900 <HAL_FLASH_Program+0x120>)
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002900 <HAL_FLASH_Program+0x120>)
 80028d0:	f023 0302 	bic.w	r3, r3, #2
 80028d4:	60d3      	str	r3, [r2, #12]
 80028d6:	e007      	b.n	80028e8 <HAL_FLASH_Program+0x108>
      }
      else
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 80028d8:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <HAL_FLASH_Program+0x120>)
 80028da:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80028de:	4a08      	ldr	r2, [pc, #32]	@ (8002900 <HAL_FLASH_Program+0x120>)
 80028e0:	f023 0302 	bic.w	r3, r3, #2
 80028e4:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
    }
#endif /* DUAL_BANK */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80028e8:	4b04      	ldr	r3, [pc, #16]	@ (80028fc <HAL_FLASH_Program+0x11c>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	751a      	strb	r2, [r3, #20]

  return status;
 80028ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3728      	adds	r7, #40	@ 0x28
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	240001d8 	.word	0x240001d8
 8002900:	52002000 	.word	0x52002000

08002904 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8002908:	4b18      	ldr	r3, [pc, #96]	@ (800296c <HAL_FLASH_Unlock+0x68>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	2b00      	cmp	r3, #0
 8002912:	d00d      	beq.n	8002930 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 8002914:	4b15      	ldr	r3, [pc, #84]	@ (800296c <HAL_FLASH_Unlock+0x68>)
 8002916:	4a16      	ldr	r2, [pc, #88]	@ (8002970 <HAL_FLASH_Unlock+0x6c>)
 8002918:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 800291a:	4b14      	ldr	r3, [pc, #80]	@ (800296c <HAL_FLASH_Unlock+0x68>)
 800291c:	4a15      	ldr	r2, [pc, #84]	@ (8002974 <HAL_FLASH_Unlock+0x70>)
 800291e:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8002920:	4b12      	ldr	r3, [pc, #72]	@ (800296c <HAL_FLASH_Unlock+0x68>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	f003 0301 	and.w	r3, r3, #1
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e018      	b.n	8002962 <HAL_FLASH_Unlock+0x5e>
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 8002930:	4b0e      	ldr	r3, [pc, #56]	@ (800296c <HAL_FLASH_Unlock+0x68>)
 8002932:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d010      	beq.n	8002960 <HAL_FLASH_Unlock+0x5c>
  {
    /* Authorize the FLASH Bank2 Registers access */
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 800293e:	4b0b      	ldr	r3, [pc, #44]	@ (800296c <HAL_FLASH_Unlock+0x68>)
 8002940:	4a0b      	ldr	r2, [pc, #44]	@ (8002970 <HAL_FLASH_Unlock+0x6c>)
 8002942:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 8002946:	4b09      	ldr	r3, [pc, #36]	@ (800296c <HAL_FLASH_Unlock+0x68>)
 8002948:	4a0a      	ldr	r2, [pc, #40]	@ (8002974 <HAL_FLASH_Unlock+0x70>)
 800294a:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    /* Verify Flash Bank2 is unlocked */
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800294e:	4b07      	ldr	r3, [pc, #28]	@ (800296c <HAL_FLASH_Unlock+0x68>)
 8002950:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <HAL_FLASH_Unlock+0x5c>
    {
      return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e000      	b.n	8002962 <HAL_FLASH_Unlock+0x5e>
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	52002000 	.word	0x52002000
 8002970:	45670123 	.word	0x45670123
 8002974:	cdef89ab 	.word	0xcdef89ab

08002978 <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  /* Wait for the FLASH operation to complete by polling on QW flag to be reset.
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 8002982:	2304      	movs	r3, #4
 8002984:	617b      	str	r3, [r7, #20]
  uint32_t errorflag = 0;
 8002986:	2300      	movs	r3, #0
 8002988:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = HAL_GetTick();
 800298a:	f7ff f879 	bl	8001a80 <HAL_GetTick>
 800298e:	60f8      	str	r0, [r7, #12]

  assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank));

#if defined (DUAL_BANK)

  if (Bank == FLASH_BANK_2)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	2b02      	cmp	r3, #2
 8002994:	d113      	bne.n	80029be <FLASH_WaitForLastOperation+0x46>
  {
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
 8002996:	4b41      	ldr	r3, [pc, #260]	@ (8002a9c <FLASH_WaitForLastOperation+0x124>)
 8002998:	617b      	str	r3, [r7, #20]
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800299a:	e010      	b.n	80029be <FLASH_WaitForLastOperation+0x46>
  {
    if(Timeout != HAL_MAX_DELAY)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a2:	d00c      	beq.n	80029be <FLASH_WaitForLastOperation+0x46>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029a4:	f7ff f86c 	bl	8001a80 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d302      	bcc.n	80029ba <FLASH_WaitForLastOperation+0x42>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <FLASH_WaitForLastOperation+0x46>
      {
        return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e06a      	b.n	8002a94 <FLASH_WaitForLastOperation+0x11c>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	4b37      	ldr	r3, [pc, #220]	@ (8002aa0 <FLASH_WaitForLastOperation+0x128>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d10a      	bne.n	80029e0 <FLASH_WaitForLastOperation+0x68>
 80029ca:	4b36      	ldr	r3, [pc, #216]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 80029cc:	691a      	ldr	r2, [r3, #16]
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	4013      	ands	r3, r2
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	bf0c      	ite	eq
 80029d8:	2301      	moveq	r3, #1
 80029da:	2300      	movne	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	e00c      	b.n	80029fa <FLASH_WaitForLastOperation+0x82>
 80029e0:	4b30      	ldr	r3, [pc, #192]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 80029e2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80029e6:	43da      	mvns	r2, r3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	4013      	ands	r3, r2
 80029ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	bf0c      	ite	eq
 80029f4:	2301      	moveq	r3, #1
 80029f6:	2300      	movne	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1ce      	bne.n	800299c <FLASH_WaitForLastOperation+0x24>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d105      	bne.n	8002a10 <FLASH_WaitForLastOperation+0x98>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 8002a04:	4b27      	ldr	r3, [pc, #156]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 8002a06:	691a      	ldr	r2, [r3, #16]
 8002a08:	4b27      	ldr	r3, [pc, #156]	@ (8002aa8 <FLASH_WaitForLastOperation+0x130>)
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	e007      	b.n	8002a20 <FLASH_WaitForLastOperation+0xa8>
  }
#if defined (DUAL_BANK)
  else
  {
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 8002a10:	4b24      	ldr	r3, [pc, #144]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 8002a12:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002a16:	4b24      	ldr	r3, [pc, #144]	@ (8002aa8 <FLASH_WaitForLastOperation+0x130>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a1e:	613b      	str	r3, [r7, #16]
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d017      	beq.n	8002a5a <FLASH_WaitForLastOperation+0xe2>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 8002a2a:	4b20      	ldr	r3, [pc, #128]	@ (8002aac <FLASH_WaitForLastOperation+0x134>)
 8002a2c:	699a      	ldr	r2, [r3, #24]
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	4a1e      	ldr	r2, [pc, #120]	@ (8002aac <FLASH_WaitForLastOperation+0x134>)
 8002a34:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	4b19      	ldr	r3, [pc, #100]	@ (8002aa0 <FLASH_WaitForLastOperation+0x128>)
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	693a      	ldr	r2, [r7, #16]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d103      	bne.n	8002a4a <FLASH_WaitForLastOperation+0xd2>
 8002a42:	4a18      	ldr	r2, [pc, #96]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	6153      	str	r3, [r2, #20]
 8002a48:	e005      	b.n	8002a56 <FLASH_WaitForLastOperation+0xde>
 8002a4a:	4a16      	ldr	r2, [pc, #88]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a52:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e01c      	b.n	8002a94 <FLASH_WaitForLastOperation+0x11c>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d10b      	bne.n	8002a78 <FLASH_WaitForLastOperation+0x100>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 8002a60:	4b10      	ldr	r3, [pc, #64]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a6c:	d111      	bne.n	8002a92 <FLASH_WaitForLastOperation+0x11a>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 8002a70:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002a74:	615a      	str	r2, [r3, #20]
 8002a76:	e00c      	b.n	8002a92 <FLASH_WaitForLastOperation+0x11a>
    }
  }
#if defined (DUAL_BANK)
  else
  {
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 8002a78:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 8002a7a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8002a7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a86:	d104      	bne.n	8002a92 <FLASH_WaitForLastOperation+0x11a>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8002a88:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <FLASH_WaitForLastOperation+0x12c>)
 8002a8a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002a8e:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3718      	adds	r7, #24
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	80000004 	.word	0x80000004
 8002aa0:	1fef000f 	.word	0x1fef000f
 8002aa4:	52002000 	.word	0x52002000
 8002aa8:	17ee0000 	.word	0x17ee0000
 8002aac:	240001d8 	.word	0x240001d8

08002ab0 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aba:	2300      	movs	r3, #0
 8002abc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002abe:	4b5e      	ldr	r3, [pc, #376]	@ (8002c38 <HAL_FLASHEx_Erase+0x188>)
 8002ac0:	7d1b      	ldrb	r3, [r3, #20]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d101      	bne.n	8002aca <HAL_FLASHEx_Erase+0x1a>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	e0b2      	b.n	8002c30 <HAL_FLASHEx_Erase+0x180>
 8002aca:	4b5b      	ldr	r3, [pc, #364]	@ (8002c38 <HAL_FLASHEx_Erase+0x188>)
 8002acc:	2201      	movs	r2, #1
 8002ace:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ad0:	4b59      	ldr	r3, [pc, #356]	@ (8002c38 <HAL_FLASHEx_Erase+0x188>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d009      	beq.n	8002af6 <HAL_FLASHEx_Erase+0x46>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002ae8:	f7ff ff46 	bl	8002978 <FLASH_WaitForLastOperation>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <HAL_FLASHEx_Erase+0x46>
    {
      status = HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	73fb      	strb	r3, [r7, #15]
    }
  }

#if defined (DUAL_BANK)
  /* Wait for last operation to be completed on Bank2 */
  if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d009      	beq.n	8002b16 <HAL_FLASHEx_Erase+0x66>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 8002b02:	2102      	movs	r1, #2
 8002b04:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b08:	f7ff ff36 	bl	8002978 <FLASH_WaitForLastOperation>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_FLASHEx_Erase+0x66>
    {
      status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* DUAL_BANK */

  if(status == HAL_OK)
 8002b16:	7bfb      	ldrb	r3, [r7, #15]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f040 8085 	bne.w	8002c28 <HAL_FLASHEx_Erase+0x178>
  {
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d136      	bne.n	8002b94 <HAL_FLASHEx_Erase+0xe4>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	691a      	ldr	r2, [r3, #16]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	4619      	mov	r1, r3
 8002b30:	4610      	mov	r0, r2
 8002b32:	f000 f887 	bl	8002c44 <FLASH_MassErase>

      /* Wait for last operation to be completed on Bank 1 */
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00f      	beq.n	8002b62 <HAL_FLASHEx_Erase+0xb2>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 8002b42:	2101      	movs	r1, #1
 8002b44:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b48:	f7ff ff16 	bl	8002978 <FLASH_WaitForLastOperation>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <HAL_FLASHEx_Erase+0xa6>
        {
          status = HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank1 BER Bit */
        FLASH->CR1 &= (~FLASH_CR_BER);
 8002b56:	4b39      	ldr	r3, [pc, #228]	@ (8002c3c <HAL_FLASHEx_Erase+0x18c>)
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	4a38      	ldr	r2, [pc, #224]	@ (8002c3c <HAL_FLASHEx_Erase+0x18c>)
 8002b5c:	f023 0308 	bic.w	r3, r3, #8
 8002b60:	60d3      	str	r3, [r2, #12]
      }
#if defined (DUAL_BANK)
      /* Wait for last operation to be completed on Bank 2 */
      if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d05c      	beq.n	8002c28 <HAL_FLASHEx_Erase+0x178>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 8002b6e:	2102      	movs	r1, #2
 8002b70:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b74:	f7ff ff00 	bl	8002978 <FLASH_WaitForLastOperation>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <HAL_FLASHEx_Erase+0xd2>
        {
          status = HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank2 BER Bit */
        FLASH->CR2 &= (~FLASH_CR_BER);
 8002b82:	4b2e      	ldr	r3, [pc, #184]	@ (8002c3c <HAL_FLASHEx_Erase+0x18c>)
 8002b84:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002b88:	4a2c      	ldr	r2, [pc, #176]	@ (8002c3c <HAL_FLASHEx_Erase+0x18c>)
 8002b8a:	f023 0308 	bic.w	r3, r3, #8
 8002b8e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
 8002b92:	e049      	b.n	8002c28 <HAL_FLASHEx_Erase+0x178>
#endif /* DUAL_BANK */
    }
    else
    {
      /*Initialization of SectorError variable*/
      *SectorError = 0xFFFFFFFFU;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	f04f 32ff 	mov.w	r2, #4294967295
 8002b9a:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	e039      	b.n	8002c18 <HAL_FLASHEx_Erase+0x168>
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6859      	ldr	r1, [r3, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	461a      	mov	r2, r3
 8002bae:	68b8      	ldr	r0, [r7, #8]
 8002bb0:	f000 f8b2 	bl	8002d18 <FLASH_Erase_Sector>

        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00c      	beq.n	8002bda <HAL_FLASHEx_Erase+0x12a>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002bc6:	f7ff fed7 	bl	8002978 <FLASH_WaitForLastOperation>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 8002bce:	4b1b      	ldr	r3, [pc, #108]	@ (8002c3c <HAL_FLASHEx_Erase+0x18c>)
 8002bd0:	68da      	ldr	r2, [r3, #12]
 8002bd2:	491a      	ldr	r1, [pc, #104]	@ (8002c3c <HAL_FLASHEx_Erase+0x18c>)
 8002bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c40 <HAL_FLASHEx_Erase+0x190>)
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	60cb      	str	r3, [r1, #12]
        }
#if defined (DUAL_BANK)
        if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00e      	beq.n	8002c04 <HAL_FLASHEx_Erase+0x154>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2);
 8002be6:	2102      	movs	r1, #2
 8002be8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002bec:	f7ff fec4 	bl	8002978 <FLASH_WaitForLastOperation>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 8002bf4:	4b11      	ldr	r3, [pc, #68]	@ (8002c3c <HAL_FLASHEx_Erase+0x18c>)
 8002bf6:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8002bfa:	4910      	ldr	r1, [pc, #64]	@ (8002c3c <HAL_FLASHEx_Erase+0x18c>)
 8002bfc:	4b10      	ldr	r3, [pc, #64]	@ (8002c40 <HAL_FLASHEx_Erase+0x190>)
 8002bfe:	4013      	ands	r3, r2
 8002c00:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
        }
#endif /* DUAL_BANK */

        if(status != HAL_OK)
 8002c04:	7bfb      	ldrb	r3, [r7, #15]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <HAL_FLASHEx_Erase+0x162>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68ba      	ldr	r2, [r7, #8]
 8002c0e:	601a      	str	r2, [r3, #0]
          break;
 8002c10:	e00a      	b.n	8002c28 <HAL_FLASHEx_Erase+0x178>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	3301      	adds	r3, #1
 8002c16:	60bb      	str	r3, [r7, #8]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	68da      	ldr	r2, [r3, #12]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	4413      	add	r3, r2
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d3bd      	bcc.n	8002ba4 <HAL_FLASHEx_Erase+0xf4>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002c28:	4b03      	ldr	r3, [pc, #12]	@ (8002c38 <HAL_FLASHEx_Erase+0x188>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	751a      	strb	r2, [r3, #20]

  return status;
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	240001d8 	.word	0x240001d8
 8002c3c:	52002000 	.word	0x52002000
 8002c40:	fffff8fb 	.word	0xfffff8fb

08002c44 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
#endif /* FLASH_CR_PSIZE */
  assert_param(IS_FLASH_BANK(Banks));

#if defined (DUAL_BANK)
  /* Flash Mass Erase */
  if((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	f003 0303 	and.w	r3, r3, #3
 8002c54:	2b03      	cmp	r3, #3
 8002c56:	d122      	bne.n	8002c9e <FLASH_MassErase+0x5a>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange for Bank1 and Bank2 */
    FLASH->CR1 &= (~FLASH_CR_PSIZE);
 8002c58:	4b2e      	ldr	r3, [pc, #184]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	4a2d      	ldr	r2, [pc, #180]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c5e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002c62:	60d3      	str	r3, [r2, #12]
    FLASH->CR2 &= (~FLASH_CR_PSIZE);
 8002c64:	4b2b      	ldr	r3, [pc, #172]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c66:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002c6a:	4a2a      	ldr	r2, [pc, #168]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c6c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002c70:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    /* Set voltage range */
    FLASH->CR1 |= VoltageRange;
 8002c74:	4b27      	ldr	r3, [pc, #156]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c76:	68da      	ldr	r2, [r3, #12]
 8002c78:	4926      	ldr	r1, [pc, #152]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	60cb      	str	r3, [r1, #12]
    FLASH->CR2 |= VoltageRange;
 8002c80:	4b24      	ldr	r3, [pc, #144]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c82:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8002c86:	4923      	ldr	r1, [pc, #140]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
#endif /* FLASH_CR_PSIZE */

    /* Set Mass Erase Bit */
    FLASH->OPTCR |= FLASH_OPTCR_MER;
 8002c90:	4b20      	ldr	r3, [pc, #128]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	4a1f      	ldr	r2, [pc, #124]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002c96:	f043 0310 	orr.w	r3, r3, #16
 8002c9a:	6193      	str	r3, [r2, #24]
      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
    }
#endif /* DUAL_BANK */
  }
}
 8002c9c:	e033      	b.n	8002d06 <FLASH_MassErase+0xc2>
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d011      	beq.n	8002ccc <FLASH_MassErase+0x88>
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 8002ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	4a19      	ldr	r2, [pc, #100]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cae:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002cb2:	60d3      	str	r3, [r2, #12]
      FLASH->CR1 |=  VoltageRange;
 8002cb4:	4b17      	ldr	r3, [pc, #92]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cb6:	68da      	ldr	r2, [r3, #12]
 8002cb8:	4916      	ldr	r1, [pc, #88]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	60cb      	str	r3, [r1, #12]
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 8002cc0:	4b14      	ldr	r3, [pc, #80]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	4a13      	ldr	r2, [pc, #76]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cc6:	f043 0388 	orr.w	r3, r3, #136	@ 0x88
 8002cca:	60d3      	str	r3, [r2, #12]
    if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d017      	beq.n	8002d06 <FLASH_MassErase+0xc2>
      FLASH->CR2 &= (~FLASH_CR_PSIZE);
 8002cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cd8:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cde:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002ce2:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
      FLASH->CR2 |= VoltageRange;
 8002ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002ce8:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8002cec:	4909      	ldr	r1, [pc, #36]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
 8002cf6:	4b07      	ldr	r3, [pc, #28]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cf8:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002cfc:	4a05      	ldr	r2, [pc, #20]	@ (8002d14 <FLASH_MassErase+0xd0>)
 8002cfe:	f043 0388 	orr.w	r3, r3, #136	@ 0x88
 8002d02:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	52002000 	.word	0x52002000

08002d18 <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d010      	beq.n	8002d50 <FLASH_Erase_Sector+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8002d2e:	4b18      	ldr	r3, [pc, #96]	@ (8002d90 <FLASH_Erase_Sector+0x78>)
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	4a17      	ldr	r2, [pc, #92]	@ (8002d90 <FLASH_Erase_Sector+0x78>)
 8002d34:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 8002d38:	60d3      	str	r3, [r2, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8002d3a:	4b15      	ldr	r3, [pc, #84]	@ (8002d90 <FLASH_Erase_Sector+0x78>)
 8002d3c:	68da      	ldr	r2, [r3, #12]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	0219      	lsls	r1, r3, #8
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	430b      	orrs	r3, r1
 8002d46:	4313      	orrs	r3, r2
 8002d48:	4a11      	ldr	r2, [pc, #68]	@ (8002d90 <FLASH_Erase_Sector+0x78>)
 8002d4a:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 8002d4e:	60d3      	str	r3, [r2, #12]
    FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d014      	beq.n	8002d84 <FLASH_Erase_Sector+0x6c>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8002d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d90 <FLASH_Erase_Sector+0x78>)
 8002d5c:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002d60:	4a0b      	ldr	r2, [pc, #44]	@ (8002d90 <FLASH_Erase_Sector+0x78>)
 8002d62:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 8002d66:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8002d6a:	4b09      	ldr	r3, [pc, #36]	@ (8002d90 <FLASH_Erase_Sector+0x78>)
 8002d6c:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	0219      	lsls	r1, r3, #8
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	430b      	orrs	r3, r1
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	4a05      	ldr	r2, [pc, #20]	@ (8002d90 <FLASH_Erase_Sector+0x78>)
 8002d7c:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 8002d80:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 8002d84:	bf00      	nop
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	52002000 	.word	0x52002000

08002d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b089      	sub	sp, #36	@ 0x24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002da2:	4b89      	ldr	r3, [pc, #548]	@ (8002fc8 <HAL_GPIO_Init+0x234>)
 8002da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002da6:	e194      	b.n	80030d2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	2101      	movs	r1, #1
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	fa01 f303 	lsl.w	r3, r1, r3
 8002db4:	4013      	ands	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f000 8186 	beq.w	80030cc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f003 0303 	and.w	r3, r3, #3
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d005      	beq.n	8002dd8 <HAL_GPIO_Init+0x44>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f003 0303 	and.w	r3, r3, #3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d130      	bne.n	8002e3a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	2203      	movs	r2, #3
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	4013      	ands	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e0e:	2201      	movs	r2, #1
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43db      	mvns	r3, r3
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	091b      	lsrs	r3, r3, #4
 8002e24:	f003 0201 	and.w	r2, r3, #1
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	69ba      	ldr	r2, [r7, #24]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	69ba      	ldr	r2, [r7, #24]
 8002e38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f003 0303 	and.w	r3, r3, #3
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	d017      	beq.n	8002e76 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	2203      	movs	r2, #3
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	43db      	mvns	r3, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	689a      	ldr	r2, [r3, #8]
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f003 0303 	and.w	r3, r3, #3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d123      	bne.n	8002eca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	08da      	lsrs	r2, r3, #3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	3208      	adds	r2, #8
 8002e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	220f      	movs	r2, #15
 8002e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9e:	43db      	mvns	r3, r3
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	691a      	ldr	r2, [r3, #16]
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	08da      	lsrs	r2, r3, #3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	3208      	adds	r2, #8
 8002ec4:	69b9      	ldr	r1, [r7, #24]
 8002ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	2203      	movs	r2, #3
 8002ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eda:	43db      	mvns	r3, r3
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f003 0203 	and.w	r2, r3, #3
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	f000 80e0 	beq.w	80030cc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f0c:	4b2f      	ldr	r3, [pc, #188]	@ (8002fcc <HAL_GPIO_Init+0x238>)
 8002f0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f12:	4a2e      	ldr	r2, [pc, #184]	@ (8002fcc <HAL_GPIO_Init+0x238>)
 8002f14:	f043 0302 	orr.w	r3, r3, #2
 8002f18:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002f1c:	4b2b      	ldr	r3, [pc, #172]	@ (8002fcc <HAL_GPIO_Init+0x238>)
 8002f1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f2a:	4a29      	ldr	r2, [pc, #164]	@ (8002fd0 <HAL_GPIO_Init+0x23c>)
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	089b      	lsrs	r3, r3, #2
 8002f30:	3302      	adds	r3, #2
 8002f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	f003 0303 	and.w	r3, r3, #3
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	220f      	movs	r2, #15
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a20      	ldr	r2, [pc, #128]	@ (8002fd4 <HAL_GPIO_Init+0x240>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d052      	beq.n	8002ffc <HAL_GPIO_Init+0x268>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a1f      	ldr	r2, [pc, #124]	@ (8002fd8 <HAL_GPIO_Init+0x244>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d031      	beq.n	8002fc2 <HAL_GPIO_Init+0x22e>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a1e      	ldr	r2, [pc, #120]	@ (8002fdc <HAL_GPIO_Init+0x248>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d02b      	beq.n	8002fbe <HAL_GPIO_Init+0x22a>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a1d      	ldr	r2, [pc, #116]	@ (8002fe0 <HAL_GPIO_Init+0x24c>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d025      	beq.n	8002fba <HAL_GPIO_Init+0x226>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a1c      	ldr	r2, [pc, #112]	@ (8002fe4 <HAL_GPIO_Init+0x250>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d01f      	beq.n	8002fb6 <HAL_GPIO_Init+0x222>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a1b      	ldr	r2, [pc, #108]	@ (8002fe8 <HAL_GPIO_Init+0x254>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d019      	beq.n	8002fb2 <HAL_GPIO_Init+0x21e>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a1a      	ldr	r2, [pc, #104]	@ (8002fec <HAL_GPIO_Init+0x258>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d013      	beq.n	8002fae <HAL_GPIO_Init+0x21a>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a19      	ldr	r2, [pc, #100]	@ (8002ff0 <HAL_GPIO_Init+0x25c>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d00d      	beq.n	8002faa <HAL_GPIO_Init+0x216>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a18      	ldr	r2, [pc, #96]	@ (8002ff4 <HAL_GPIO_Init+0x260>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d007      	beq.n	8002fa6 <HAL_GPIO_Init+0x212>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a17      	ldr	r2, [pc, #92]	@ (8002ff8 <HAL_GPIO_Init+0x264>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d101      	bne.n	8002fa2 <HAL_GPIO_Init+0x20e>
 8002f9e:	2309      	movs	r3, #9
 8002fa0:	e02d      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002fa2:	230a      	movs	r3, #10
 8002fa4:	e02b      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002fa6:	2308      	movs	r3, #8
 8002fa8:	e029      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002faa:	2307      	movs	r3, #7
 8002fac:	e027      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002fae:	2306      	movs	r3, #6
 8002fb0:	e025      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002fb2:	2305      	movs	r3, #5
 8002fb4:	e023      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002fb6:	2304      	movs	r3, #4
 8002fb8:	e021      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e01f      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	e01d      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e01b      	b.n	8002ffe <HAL_GPIO_Init+0x26a>
 8002fc6:	bf00      	nop
 8002fc8:	58000080 	.word	0x58000080
 8002fcc:	58024400 	.word	0x58024400
 8002fd0:	58000400 	.word	0x58000400
 8002fd4:	58020000 	.word	0x58020000
 8002fd8:	58020400 	.word	0x58020400
 8002fdc:	58020800 	.word	0x58020800
 8002fe0:	58020c00 	.word	0x58020c00
 8002fe4:	58021000 	.word	0x58021000
 8002fe8:	58021400 	.word	0x58021400
 8002fec:	58021800 	.word	0x58021800
 8002ff0:	58021c00 	.word	0x58021c00
 8002ff4:	58022000 	.word	0x58022000
 8002ff8:	58022400 	.word	0x58022400
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	69fa      	ldr	r2, [r7, #28]
 8003000:	f002 0203 	and.w	r2, r2, #3
 8003004:	0092      	lsls	r2, r2, #2
 8003006:	4093      	lsls	r3, r2
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	4313      	orrs	r3, r2
 800300c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800300e:	4938      	ldr	r1, [pc, #224]	@ (80030f0 <HAL_GPIO_Init+0x35c>)
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	089b      	lsrs	r3, r3, #2
 8003014:	3302      	adds	r3, #2
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800301c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	43db      	mvns	r3, r3
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	4013      	ands	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	4313      	orrs	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003042:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800304a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	43db      	mvns	r3, r3
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4013      	ands	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d003      	beq.n	8003070 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	4313      	orrs	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003070:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	43db      	mvns	r3, r3
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	4013      	ands	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d003      	beq.n	800309c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	4313      	orrs	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	69ba      	ldr	r2, [r7, #24]
 80030a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	43db      	mvns	r3, r3
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	4013      	ands	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d003      	beq.n	80030c6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80030be:	69ba      	ldr	r2, [r7, #24]
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	3301      	adds	r3, #1
 80030d0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	fa22 f303 	lsr.w	r3, r2, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f47f ae63 	bne.w	8002da8 <HAL_GPIO_Init+0x14>
  }
}
 80030e2:	bf00      	nop
 80030e4:	bf00      	nop
 80030e6:	3724      	adds	r7, #36	@ 0x24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	58000400 	.word	0x58000400

080030f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	460b      	mov	r3, r1
 80030fe:	807b      	strh	r3, [r7, #2]
 8003100:	4613      	mov	r3, r2
 8003102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003104:	787b      	ldrb	r3, [r7, #1]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d003      	beq.n	8003112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800310a:	887a      	ldrh	r2, [r7, #2]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003110:	e003      	b.n	800311a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003112:	887b      	ldrh	r3, [r7, #2]
 8003114:	041a      	lsls	r2, r3, #16
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	619a      	str	r2, [r3, #24]
}
 800311a:	bf00      	nop
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
	...

08003128 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003130:	4b29      	ldr	r3, [pc, #164]	@ (80031d8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	2b06      	cmp	r3, #6
 800313a:	d00a      	beq.n	8003152 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800313c:	4b26      	ldr	r3, [pc, #152]	@ (80031d8 <HAL_PWREx_ConfigSupply+0xb0>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	429a      	cmp	r2, r3
 8003148:	d001      	beq.n	800314e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e040      	b.n	80031d0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800314e:	2300      	movs	r3, #0
 8003150:	e03e      	b.n	80031d0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003152:	4b21      	ldr	r3, [pc, #132]	@ (80031d8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800315a:	491f      	ldr	r1, [pc, #124]	@ (80031d8 <HAL_PWREx_ConfigSupply+0xb0>)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4313      	orrs	r3, r2
 8003160:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003162:	f7fe fc8d 	bl	8001a80 <HAL_GetTick>
 8003166:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003168:	e009      	b.n	800317e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800316a:	f7fe fc89 	bl	8001a80 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003178:	d901      	bls.n	800317e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e028      	b.n	80031d0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800317e:	4b16      	ldr	r3, [pc, #88]	@ (80031d8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003186:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800318a:	d1ee      	bne.n	800316a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b1e      	cmp	r3, #30
 8003190:	d008      	beq.n	80031a4 <HAL_PWREx_ConfigSupply+0x7c>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2b2e      	cmp	r3, #46	@ 0x2e
 8003196:	d005      	beq.n	80031a4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b1d      	cmp	r3, #29
 800319c:	d002      	beq.n	80031a4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b2d      	cmp	r3, #45	@ 0x2d
 80031a2:	d114      	bne.n	80031ce <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80031a4:	f7fe fc6c 	bl	8001a80 <HAL_GetTick>
 80031a8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80031aa:	e009      	b.n	80031c0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80031ac:	f7fe fc68 	bl	8001a80 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031ba:	d901      	bls.n	80031c0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e007      	b.n	80031d0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80031c0:	4b05      	ldr	r3, [pc, #20]	@ (80031d8 <HAL_PWREx_ConfigSupply+0xb0>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031cc:	d1ee      	bne.n	80031ac <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	58024800 	.word	0x58024800

080031dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b08c      	sub	sp, #48	@ 0x30
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d102      	bne.n	80031f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	f000 bc48 	b.w	8003a80 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f000 8088 	beq.w	800330e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031fe:	4b99      	ldr	r3, [pc, #612]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003206:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003208:	4b96      	ldr	r3, [pc, #600]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800320a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800320e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003210:	2b10      	cmp	r3, #16
 8003212:	d007      	beq.n	8003224 <HAL_RCC_OscConfig+0x48>
 8003214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003216:	2b18      	cmp	r3, #24
 8003218:	d111      	bne.n	800323e <HAL_RCC_OscConfig+0x62>
 800321a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800321c:	f003 0303 	and.w	r3, r3, #3
 8003220:	2b02      	cmp	r3, #2
 8003222:	d10c      	bne.n	800323e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003224:	4b8f      	ldr	r3, [pc, #572]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d06d      	beq.n	800330c <HAL_RCC_OscConfig+0x130>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d169      	bne.n	800330c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	f000 bc21 	b.w	8003a80 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003246:	d106      	bne.n	8003256 <HAL_RCC_OscConfig+0x7a>
 8003248:	4b86      	ldr	r3, [pc, #536]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a85      	ldr	r2, [pc, #532]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800324e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	e02e      	b.n	80032b4 <HAL_RCC_OscConfig+0xd8>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10c      	bne.n	8003278 <HAL_RCC_OscConfig+0x9c>
 800325e:	4b81      	ldr	r3, [pc, #516]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a80      	ldr	r2, [pc, #512]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003264:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003268:	6013      	str	r3, [r2, #0]
 800326a:	4b7e      	ldr	r3, [pc, #504]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a7d      	ldr	r2, [pc, #500]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003270:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003274:	6013      	str	r3, [r2, #0]
 8003276:	e01d      	b.n	80032b4 <HAL_RCC_OscConfig+0xd8>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003280:	d10c      	bne.n	800329c <HAL_RCC_OscConfig+0xc0>
 8003282:	4b78      	ldr	r3, [pc, #480]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a77      	ldr	r2, [pc, #476]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003288:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800328c:	6013      	str	r3, [r2, #0]
 800328e:	4b75      	ldr	r3, [pc, #468]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a74      	ldr	r2, [pc, #464]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	e00b      	b.n	80032b4 <HAL_RCC_OscConfig+0xd8>
 800329c:	4b71      	ldr	r3, [pc, #452]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a70      	ldr	r2, [pc, #448]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80032a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032a6:	6013      	str	r3, [r2, #0]
 80032a8:	4b6e      	ldr	r3, [pc, #440]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a6d      	ldr	r2, [pc, #436]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80032ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d013      	beq.n	80032e4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7fe fbe0 	bl	8001a80 <HAL_GetTick>
 80032c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032c4:	f7fe fbdc 	bl	8001a80 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b64      	cmp	r3, #100	@ 0x64
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e3d4      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80032d6:	4b63      	ldr	r3, [pc, #396]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d0f0      	beq.n	80032c4 <HAL_RCC_OscConfig+0xe8>
 80032e2:	e014      	b.n	800330e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e4:	f7fe fbcc 	bl	8001a80 <HAL_GetTick>
 80032e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032ec:	f7fe fbc8 	bl	8001a80 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b64      	cmp	r3, #100	@ 0x64
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e3c0      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80032fe:	4b59      	ldr	r3, [pc, #356]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1f0      	bne.n	80032ec <HAL_RCC_OscConfig+0x110>
 800330a:	e000      	b.n	800330e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800330c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 80ca 	beq.w	80034b0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800331c:	4b51      	ldr	r3, [pc, #324]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003324:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003326:	4b4f      	ldr	r3, [pc, #316]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800332c:	6a3b      	ldr	r3, [r7, #32]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d007      	beq.n	8003342 <HAL_RCC_OscConfig+0x166>
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	2b18      	cmp	r3, #24
 8003336:	d156      	bne.n	80033e6 <HAL_RCC_OscConfig+0x20a>
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	f003 0303 	and.w	r3, r3, #3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d151      	bne.n	80033e6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003342:	4b48      	ldr	r3, [pc, #288]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0304 	and.w	r3, r3, #4
 800334a:	2b00      	cmp	r3, #0
 800334c:	d005      	beq.n	800335a <HAL_RCC_OscConfig+0x17e>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e392      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800335a:	4b42      	ldr	r3, [pc, #264]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f023 0219 	bic.w	r2, r3, #25
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	493f      	ldr	r1, [pc, #252]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003368:	4313      	orrs	r3, r2
 800336a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800336c:	f7fe fb88 	bl	8001a80 <HAL_GetTick>
 8003370:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003374:	f7fe fb84 	bl	8001a80 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e37c      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003386:	4b37      	ldr	r3, [pc, #220]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0304 	and.w	r3, r3, #4
 800338e:	2b00      	cmp	r3, #0
 8003390:	d0f0      	beq.n	8003374 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003392:	f7fe fba5 	bl	8001ae0 <HAL_GetREVID>
 8003396:	4603      	mov	r3, r0
 8003398:	f241 0203 	movw	r2, #4099	@ 0x1003
 800339c:	4293      	cmp	r3, r2
 800339e:	d817      	bhi.n	80033d0 <HAL_RCC_OscConfig+0x1f4>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	2b40      	cmp	r3, #64	@ 0x40
 80033a6:	d108      	bne.n	80033ba <HAL_RCC_OscConfig+0x1de>
 80033a8:	4b2e      	ldr	r3, [pc, #184]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80033b0:	4a2c      	ldr	r2, [pc, #176]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80033b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033b6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033b8:	e07a      	b.n	80034b0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	031b      	lsls	r3, r3, #12
 80033c8:	4926      	ldr	r1, [pc, #152]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033ce:	e06f      	b.n	80034b0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033d0:	4b24      	ldr	r3, [pc, #144]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	061b      	lsls	r3, r3, #24
 80033de:	4921      	ldr	r1, [pc, #132]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033e4:	e064      	b.n	80034b0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d047      	beq.n	800347e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80033ee:	4b1d      	ldr	r3, [pc, #116]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f023 0219 	bic.w	r2, r3, #25
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	491a      	ldr	r1, [pc, #104]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003400:	f7fe fb3e 	bl	8001a80 <HAL_GetTick>
 8003404:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003408:	f7fe fb3a 	bl	8001a80 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e332      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800341a:	4b12      	ldr	r3, [pc, #72]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0304 	and.w	r3, r3, #4
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0f0      	beq.n	8003408 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003426:	f7fe fb5b 	bl	8001ae0 <HAL_GetREVID>
 800342a:	4603      	mov	r3, r0
 800342c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003430:	4293      	cmp	r3, r2
 8003432:	d819      	bhi.n	8003468 <HAL_RCC_OscConfig+0x28c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	2b40      	cmp	r3, #64	@ 0x40
 800343a:	d108      	bne.n	800344e <HAL_RCC_OscConfig+0x272>
 800343c:	4b09      	ldr	r3, [pc, #36]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003444:	4a07      	ldr	r2, [pc, #28]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800344a:	6053      	str	r3, [r2, #4]
 800344c:	e030      	b.n	80034b0 <HAL_RCC_OscConfig+0x2d4>
 800344e:	4b05      	ldr	r3, [pc, #20]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	031b      	lsls	r3, r3, #12
 800345c:	4901      	ldr	r1, [pc, #4]	@ (8003464 <HAL_RCC_OscConfig+0x288>)
 800345e:	4313      	orrs	r3, r2
 8003460:	604b      	str	r3, [r1, #4]
 8003462:	e025      	b.n	80034b0 <HAL_RCC_OscConfig+0x2d4>
 8003464:	58024400 	.word	0x58024400
 8003468:	4b9a      	ldr	r3, [pc, #616]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	061b      	lsls	r3, r3, #24
 8003476:	4997      	ldr	r1, [pc, #604]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003478:	4313      	orrs	r3, r2
 800347a:	604b      	str	r3, [r1, #4]
 800347c:	e018      	b.n	80034b0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800347e:	4b95      	ldr	r3, [pc, #596]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a94      	ldr	r2, [pc, #592]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003484:	f023 0301 	bic.w	r3, r3, #1
 8003488:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348a:	f7fe faf9 	bl	8001a80 <HAL_GetTick>
 800348e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003490:	e008      	b.n	80034a4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003492:	f7fe faf5 	bl	8001a80 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	2b02      	cmp	r3, #2
 800349e:	d901      	bls.n	80034a4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e2ed      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80034a4:	4b8b      	ldr	r3, [pc, #556]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0304 	and.w	r3, r3, #4
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1f0      	bne.n	8003492 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0310 	and.w	r3, r3, #16
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 80a9 	beq.w	8003610 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034be:	4b85      	ldr	r3, [pc, #532]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034c6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80034c8:	4b82      	ldr	r3, [pc, #520]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80034ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034cc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	2b08      	cmp	r3, #8
 80034d2:	d007      	beq.n	80034e4 <HAL_RCC_OscConfig+0x308>
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	2b18      	cmp	r3, #24
 80034d8:	d13a      	bne.n	8003550 <HAL_RCC_OscConfig+0x374>
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	f003 0303 	and.w	r3, r3, #3
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d135      	bne.n	8003550 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80034e4:	4b7b      	ldr	r3, [pc, #492]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_RCC_OscConfig+0x320>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	2b80      	cmp	r3, #128	@ 0x80
 80034f6:	d001      	beq.n	80034fc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e2c1      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034fc:	f7fe faf0 	bl	8001ae0 <HAL_GetREVID>
 8003500:	4603      	mov	r3, r0
 8003502:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003506:	4293      	cmp	r3, r2
 8003508:	d817      	bhi.n	800353a <HAL_RCC_OscConfig+0x35e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	2b20      	cmp	r3, #32
 8003510:	d108      	bne.n	8003524 <HAL_RCC_OscConfig+0x348>
 8003512:	4b70      	ldr	r3, [pc, #448]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800351a:	4a6e      	ldr	r2, [pc, #440]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800351c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003520:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003522:	e075      	b.n	8003610 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003524:	4b6b      	ldr	r3, [pc, #428]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a1b      	ldr	r3, [r3, #32]
 8003530:	069b      	lsls	r3, r3, #26
 8003532:	4968      	ldr	r1, [pc, #416]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003534:	4313      	orrs	r3, r2
 8003536:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003538:	e06a      	b.n	8003610 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800353a:	4b66      	ldr	r3, [pc, #408]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	061b      	lsls	r3, r3, #24
 8003548:	4962      	ldr	r1, [pc, #392]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800354a:	4313      	orrs	r3, r2
 800354c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800354e:	e05f      	b.n	8003610 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69db      	ldr	r3, [r3, #28]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d042      	beq.n	80035de <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003558:	4b5e      	ldr	r3, [pc, #376]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a5d      	ldr	r2, [pc, #372]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800355e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003562:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003564:	f7fe fa8c 	bl	8001a80 <HAL_GetTick>
 8003568:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800356a:	e008      	b.n	800357e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800356c:	f7fe fa88 	bl	8001a80 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b02      	cmp	r3, #2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e280      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800357e:	4b55      	ldr	r3, [pc, #340]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003586:	2b00      	cmp	r3, #0
 8003588:	d0f0      	beq.n	800356c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800358a:	f7fe faa9 	bl	8001ae0 <HAL_GetREVID>
 800358e:	4603      	mov	r3, r0
 8003590:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003594:	4293      	cmp	r3, r2
 8003596:	d817      	bhi.n	80035c8 <HAL_RCC_OscConfig+0x3ec>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	2b20      	cmp	r3, #32
 800359e:	d108      	bne.n	80035b2 <HAL_RCC_OscConfig+0x3d6>
 80035a0:	4b4c      	ldr	r3, [pc, #304]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80035a8:	4a4a      	ldr	r2, [pc, #296]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80035aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80035ae:	6053      	str	r3, [r2, #4]
 80035b0:	e02e      	b.n	8003610 <HAL_RCC_OscConfig+0x434>
 80035b2:	4b48      	ldr	r3, [pc, #288]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	069b      	lsls	r3, r3, #26
 80035c0:	4944      	ldr	r1, [pc, #272]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	604b      	str	r3, [r1, #4]
 80035c6:	e023      	b.n	8003610 <HAL_RCC_OscConfig+0x434>
 80035c8:	4b42      	ldr	r3, [pc, #264]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	061b      	lsls	r3, r3, #24
 80035d6:	493f      	ldr	r1, [pc, #252]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	60cb      	str	r3, [r1, #12]
 80035dc:	e018      	b.n	8003610 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80035de:	4b3d      	ldr	r3, [pc, #244]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a3c      	ldr	r2, [pc, #240]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80035e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ea:	f7fe fa49 	bl	8001a80 <HAL_GetTick>
 80035ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80035f0:	e008      	b.n	8003604 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80035f2:	f7fe fa45 	bl	8001a80 <HAL_GetTick>
 80035f6:	4602      	mov	r2, r0
 80035f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d901      	bls.n	8003604 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e23d      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003604:	4b33      	ldr	r3, [pc, #204]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1f0      	bne.n	80035f2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0308 	and.w	r3, r3, #8
 8003618:	2b00      	cmp	r3, #0
 800361a:	d036      	beq.n	800368a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d019      	beq.n	8003658 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003624:	4b2b      	ldr	r3, [pc, #172]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003628:	4a2a      	ldr	r2, [pc, #168]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800362a:	f043 0301 	orr.w	r3, r3, #1
 800362e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003630:	f7fe fa26 	bl	8001a80 <HAL_GetTick>
 8003634:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003638:	f7fe fa22 	bl	8001a80 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e21a      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800364a:	4b22      	ldr	r3, [pc, #136]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800364c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0f0      	beq.n	8003638 <HAL_RCC_OscConfig+0x45c>
 8003656:	e018      	b.n	800368a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003658:	4b1e      	ldr	r3, [pc, #120]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800365a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800365c:	4a1d      	ldr	r2, [pc, #116]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 800365e:	f023 0301 	bic.w	r3, r3, #1
 8003662:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003664:	f7fe fa0c 	bl	8001a80 <HAL_GetTick>
 8003668:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800366a:	e008      	b.n	800367e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800366c:	f7fe fa08 	bl	8001a80 <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b02      	cmp	r3, #2
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e200      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800367e:	4b15      	ldr	r3, [pc, #84]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 8003680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1f0      	bne.n	800366c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	2b00      	cmp	r3, #0
 8003694:	d039      	beq.n	800370a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d01c      	beq.n	80036d8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800369e:	4b0d      	ldr	r3, [pc, #52]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a0c      	ldr	r2, [pc, #48]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80036a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036a8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80036aa:	f7fe f9e9 	bl	8001a80 <HAL_GetTick>
 80036ae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036b0:	e008      	b.n	80036c4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036b2:	f7fe f9e5 	bl	8001a80 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d901      	bls.n	80036c4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e1dd      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036c4:	4b03      	ldr	r3, [pc, #12]	@ (80036d4 <HAL_RCC_OscConfig+0x4f8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0f0      	beq.n	80036b2 <HAL_RCC_OscConfig+0x4d6>
 80036d0:	e01b      	b.n	800370a <HAL_RCC_OscConfig+0x52e>
 80036d2:	bf00      	nop
 80036d4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036d8:	4b9b      	ldr	r3, [pc, #620]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a9a      	ldr	r2, [pc, #616]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80036de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036e2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80036e4:	f7fe f9cc 	bl	8001a80 <HAL_GetTick>
 80036e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036ec:	f7fe f9c8 	bl	8001a80 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e1c0      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80036fe:	4b92      	ldr	r3, [pc, #584]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1f0      	bne.n	80036ec <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0304 	and.w	r3, r3, #4
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 8081 	beq.w	800381a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003718:	4b8c      	ldr	r3, [pc, #560]	@ (800394c <HAL_RCC_OscConfig+0x770>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a8b      	ldr	r2, [pc, #556]	@ (800394c <HAL_RCC_OscConfig+0x770>)
 800371e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003722:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003724:	f7fe f9ac 	bl	8001a80 <HAL_GetTick>
 8003728:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800372c:	f7fe f9a8 	bl	8001a80 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b64      	cmp	r3, #100	@ 0x64
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e1a0      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800373e:	4b83      	ldr	r3, [pc, #524]	@ (800394c <HAL_RCC_OscConfig+0x770>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003746:	2b00      	cmp	r3, #0
 8003748:	d0f0      	beq.n	800372c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d106      	bne.n	8003760 <HAL_RCC_OscConfig+0x584>
 8003752:	4b7d      	ldr	r3, [pc, #500]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003756:	4a7c      	ldr	r2, [pc, #496]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003758:	f043 0301 	orr.w	r3, r3, #1
 800375c:	6713      	str	r3, [r2, #112]	@ 0x70
 800375e:	e02d      	b.n	80037bc <HAL_RCC_OscConfig+0x5e0>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10c      	bne.n	8003782 <HAL_RCC_OscConfig+0x5a6>
 8003768:	4b77      	ldr	r3, [pc, #476]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 800376a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800376c:	4a76      	ldr	r2, [pc, #472]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 800376e:	f023 0301 	bic.w	r3, r3, #1
 8003772:	6713      	str	r3, [r2, #112]	@ 0x70
 8003774:	4b74      	ldr	r3, [pc, #464]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003778:	4a73      	ldr	r2, [pc, #460]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 800377a:	f023 0304 	bic.w	r3, r3, #4
 800377e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003780:	e01c      	b.n	80037bc <HAL_RCC_OscConfig+0x5e0>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	2b05      	cmp	r3, #5
 8003788:	d10c      	bne.n	80037a4 <HAL_RCC_OscConfig+0x5c8>
 800378a:	4b6f      	ldr	r3, [pc, #444]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 800378c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800378e:	4a6e      	ldr	r2, [pc, #440]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003790:	f043 0304 	orr.w	r3, r3, #4
 8003794:	6713      	str	r3, [r2, #112]	@ 0x70
 8003796:	4b6c      	ldr	r3, [pc, #432]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800379a:	4a6b      	ldr	r2, [pc, #428]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 800379c:	f043 0301 	orr.w	r3, r3, #1
 80037a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037a2:	e00b      	b.n	80037bc <HAL_RCC_OscConfig+0x5e0>
 80037a4:	4b68      	ldr	r3, [pc, #416]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80037a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a8:	4a67      	ldr	r2, [pc, #412]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80037aa:	f023 0301 	bic.w	r3, r3, #1
 80037ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80037b0:	4b65      	ldr	r3, [pc, #404]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80037b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037b4:	4a64      	ldr	r2, [pc, #400]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80037b6:	f023 0304 	bic.w	r3, r3, #4
 80037ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d015      	beq.n	80037f0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037c4:	f7fe f95c 	bl	8001a80 <HAL_GetTick>
 80037c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037ca:	e00a      	b.n	80037e2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037cc:	f7fe f958 	bl	8001a80 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037da:	4293      	cmp	r3, r2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e14e      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037e2:	4b59      	ldr	r3, [pc, #356]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80037e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d0ee      	beq.n	80037cc <HAL_RCC_OscConfig+0x5f0>
 80037ee:	e014      	b.n	800381a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037f0:	f7fe f946 	bl	8001a80 <HAL_GetTick>
 80037f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80037f6:	e00a      	b.n	800380e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f8:	f7fe f942 	bl	8001a80 <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003806:	4293      	cmp	r3, r2
 8003808:	d901      	bls.n	800380e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e138      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800380e:	4b4e      	ldr	r3, [pc, #312]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1ee      	bne.n	80037f8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381e:	2b00      	cmp	r3, #0
 8003820:	f000 812d 	beq.w	8003a7e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003824:	4b48      	ldr	r3, [pc, #288]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800382c:	2b18      	cmp	r3, #24
 800382e:	f000 80bd 	beq.w	80039ac <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003836:	2b02      	cmp	r3, #2
 8003838:	f040 809e 	bne.w	8003978 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800383c:	4b42      	ldr	r3, [pc, #264]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a41      	ldr	r2, [pc, #260]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003842:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003846:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003848:	f7fe f91a 	bl	8001a80 <HAL_GetTick>
 800384c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003850:	f7fe f916 	bl	8001a80 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e10e      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003862:	4b39      	ldr	r3, [pc, #228]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f0      	bne.n	8003850 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800386e:	4b36      	ldr	r3, [pc, #216]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003870:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003872:	4b37      	ldr	r3, [pc, #220]	@ (8003950 <HAL_RCC_OscConfig+0x774>)
 8003874:	4013      	ands	r3, r2
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800387e:	0112      	lsls	r2, r2, #4
 8003880:	430a      	orrs	r2, r1
 8003882:	4931      	ldr	r1, [pc, #196]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003884:	4313      	orrs	r3, r2
 8003886:	628b      	str	r3, [r1, #40]	@ 0x28
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388c:	3b01      	subs	r3, #1
 800388e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003896:	3b01      	subs	r3, #1
 8003898:	025b      	lsls	r3, r3, #9
 800389a:	b29b      	uxth	r3, r3
 800389c:	431a      	orrs	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a2:	3b01      	subs	r3, #1
 80038a4:	041b      	lsls	r3, r3, #16
 80038a6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80038aa:	431a      	orrs	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b0:	3b01      	subs	r3, #1
 80038b2:	061b      	lsls	r3, r3, #24
 80038b4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80038b8:	4923      	ldr	r1, [pc, #140]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80038be:	4b22      	ldr	r3, [pc, #136]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80038c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c2:	4a21      	ldr	r2, [pc, #132]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80038c4:	f023 0301 	bic.w	r3, r3, #1
 80038c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80038ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80038cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038ce:	4b21      	ldr	r3, [pc, #132]	@ (8003954 <HAL_RCC_OscConfig+0x778>)
 80038d0:	4013      	ands	r3, r2
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80038d6:	00d2      	lsls	r2, r2, #3
 80038d8:	491b      	ldr	r1, [pc, #108]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80038de:	4b1a      	ldr	r3, [pc, #104]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80038e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e2:	f023 020c 	bic.w	r2, r3, #12
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ea:	4917      	ldr	r1, [pc, #92]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80038f0:	4b15      	ldr	r3, [pc, #84]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80038f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f4:	f023 0202 	bic.w	r2, r3, #2
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038fc:	4912      	ldr	r1, [pc, #72]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003902:	4b11      	ldr	r3, [pc, #68]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003906:	4a10      	ldr	r2, [pc, #64]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800390c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800390e:	4b0e      	ldr	r3, [pc, #56]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003912:	4a0d      	ldr	r2, [pc, #52]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003914:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003918:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800391a:	4b0b      	ldr	r3, [pc, #44]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 800391c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391e:	4a0a      	ldr	r2, [pc, #40]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003920:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003924:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003926:	4b08      	ldr	r3, [pc, #32]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800392a:	4a07      	ldr	r2, [pc, #28]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 800392c:	f043 0301 	orr.w	r3, r3, #1
 8003930:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003932:	4b05      	ldr	r3, [pc, #20]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a04      	ldr	r2, [pc, #16]	@ (8003948 <HAL_RCC_OscConfig+0x76c>)
 8003938:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800393c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800393e:	f7fe f89f 	bl	8001a80 <HAL_GetTick>
 8003942:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003944:	e011      	b.n	800396a <HAL_RCC_OscConfig+0x78e>
 8003946:	bf00      	nop
 8003948:	58024400 	.word	0x58024400
 800394c:	58024800 	.word	0x58024800
 8003950:	fffffc0c 	.word	0xfffffc0c
 8003954:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003958:	f7fe f892 	bl	8001a80 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e08a      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800396a:	4b47      	ldr	r3, [pc, #284]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0x77c>
 8003976:	e082      	b.n	8003a7e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003978:	4b43      	ldr	r3, [pc, #268]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a42      	ldr	r2, [pc, #264]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 800397e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003982:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003984:	f7fe f87c 	bl	8001a80 <HAL_GetTick>
 8003988:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800398c:	f7fe f878 	bl	8001a80 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e070      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800399e:	4b3a      	ldr	r3, [pc, #232]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1f0      	bne.n	800398c <HAL_RCC_OscConfig+0x7b0>
 80039aa:	e068      	b.n	8003a7e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80039ac:	4b36      	ldr	r3, [pc, #216]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 80039ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80039b2:	4b35      	ldr	r3, [pc, #212]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d031      	beq.n	8003a24 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	f003 0203 	and.w	r2, r3, #3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d12a      	bne.n	8003a24 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	091b      	lsrs	r3, r3, #4
 80039d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039da:	429a      	cmp	r2, r3
 80039dc:	d122      	bne.n	8003a24 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d11a      	bne.n	8003a24 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	0a5b      	lsrs	r3, r3, #9
 80039f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039fa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d111      	bne.n	8003a24 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	0c1b      	lsrs	r3, r3, #16
 8003a04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a0c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d108      	bne.n	8003a24 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	0e1b      	lsrs	r3, r3, #24
 8003a16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a1e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d001      	beq.n	8003a28 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e02b      	b.n	8003a80 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003a28:	4b17      	ldr	r3, [pc, #92]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 8003a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a2c:	08db      	lsrs	r3, r3, #3
 8003a2e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a32:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d01f      	beq.n	8003a7e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003a3e:	4b12      	ldr	r3, [pc, #72]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 8003a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a42:	4a11      	ldr	r2, [pc, #68]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 8003a44:	f023 0301 	bic.w	r3, r3, #1
 8003a48:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a4a:	f7fe f819 	bl	8001a80 <HAL_GetTick>
 8003a4e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003a50:	bf00      	nop
 8003a52:	f7fe f815 	bl	8001a80 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d0f9      	beq.n	8003a52 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 8003a60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a62:	4b0a      	ldr	r3, [pc, #40]	@ (8003a8c <HAL_RCC_OscConfig+0x8b0>)
 8003a64:	4013      	ands	r3, r2
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003a6a:	00d2      	lsls	r2, r2, #3
 8003a6c:	4906      	ldr	r1, [pc, #24]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003a72:	4b05      	ldr	r3, [pc, #20]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 8003a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a76:	4a04      	ldr	r2, [pc, #16]	@ (8003a88 <HAL_RCC_OscConfig+0x8ac>)
 8003a78:	f043 0301 	orr.w	r3, r3, #1
 8003a7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3730      	adds	r7, #48	@ 0x30
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	58024400 	.word	0x58024400
 8003a8c:	ffff0007 	.word	0xffff0007

08003a90 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e19c      	b.n	8003dde <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003aa4:	4b8a      	ldr	r3, [pc, #552]	@ (8003cd0 <HAL_RCC_ClockConfig+0x240>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 030f 	and.w	r3, r3, #15
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d910      	bls.n	8003ad4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab2:	4b87      	ldr	r3, [pc, #540]	@ (8003cd0 <HAL_RCC_ClockConfig+0x240>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f023 020f 	bic.w	r2, r3, #15
 8003aba:	4985      	ldr	r1, [pc, #532]	@ (8003cd0 <HAL_RCC_ClockConfig+0x240>)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac2:	4b83      	ldr	r3, [pc, #524]	@ (8003cd0 <HAL_RCC_ClockConfig+0x240>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d001      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e184      	b.n	8003dde <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0304 	and.w	r3, r3, #4
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d010      	beq.n	8003b02 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	691a      	ldr	r2, [r3, #16]
 8003ae4:	4b7b      	ldr	r3, [pc, #492]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d908      	bls.n	8003b02 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003af0:	4b78      	ldr	r3, [pc, #480]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	4975      	ldr	r1, [pc, #468]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d010      	beq.n	8003b30 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	695a      	ldr	r2, [r3, #20]
 8003b12:	4b70      	ldr	r3, [pc, #448]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b14:	69db      	ldr	r3, [r3, #28]
 8003b16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d908      	bls.n	8003b30 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003b1e:	4b6d      	ldr	r3, [pc, #436]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	496a      	ldr	r1, [pc, #424]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0310 	and.w	r3, r3, #16
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d010      	beq.n	8003b5e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	699a      	ldr	r2, [r3, #24]
 8003b40:	4b64      	ldr	r3, [pc, #400]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b42:	69db      	ldr	r3, [r3, #28]
 8003b44:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d908      	bls.n	8003b5e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003b4c:	4b61      	ldr	r3, [pc, #388]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	495e      	ldr	r1, [pc, #376]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0320 	and.w	r3, r3, #32
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d010      	beq.n	8003b8c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	69da      	ldr	r2, [r3, #28]
 8003b6e:	4b59      	ldr	r3, [pc, #356]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d908      	bls.n	8003b8c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003b7a:	4b56      	ldr	r3, [pc, #344]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	4953      	ldr	r1, [pc, #332]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d010      	beq.n	8003bba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68da      	ldr	r2, [r3, #12]
 8003b9c:	4b4d      	ldr	r3, [pc, #308]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	f003 030f 	and.w	r3, r3, #15
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d908      	bls.n	8003bba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ba8:	4b4a      	ldr	r3, [pc, #296]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	f023 020f 	bic.w	r2, r3, #15
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	4947      	ldr	r1, [pc, #284]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d055      	beq.n	8003c72 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003bc6:	4b43      	ldr	r3, [pc, #268]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	4940      	ldr	r1, [pc, #256]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d107      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003be0:	4b3c      	ldr	r3, [pc, #240]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d121      	bne.n	8003c30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0f6      	b.n	8003dde <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	2b03      	cmp	r3, #3
 8003bf6:	d107      	bne.n	8003c08 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003bf8:	4b36      	ldr	r3, [pc, #216]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d115      	bne.n	8003c30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e0ea      	b.n	8003dde <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d107      	bne.n	8003c20 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c10:	4b30      	ldr	r3, [pc, #192]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d109      	bne.n	8003c30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e0de      	b.n	8003dde <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c20:	4b2c      	ldr	r3, [pc, #176]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d101      	bne.n	8003c30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e0d6      	b.n	8003dde <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c30:	4b28      	ldr	r3, [pc, #160]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	f023 0207 	bic.w	r2, r3, #7
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	4925      	ldr	r1, [pc, #148]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c42:	f7fd ff1d 	bl	8001a80 <HAL_GetTick>
 8003c46:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c48:	e00a      	b.n	8003c60 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c4a:	f7fd ff19 	bl	8001a80 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e0be      	b.n	8003dde <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c60:	4b1c      	ldr	r3, [pc, #112]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	00db      	lsls	r3, r3, #3
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d1eb      	bne.n	8003c4a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d010      	beq.n	8003ca0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68da      	ldr	r2, [r3, #12]
 8003c82:	4b14      	ldr	r3, [pc, #80]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	f003 030f 	and.w	r3, r3, #15
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d208      	bcs.n	8003ca0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c8e:	4b11      	ldr	r3, [pc, #68]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	f023 020f 	bic.w	r2, r3, #15
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	490e      	ldr	r1, [pc, #56]	@ (8003cd4 <HAL_RCC_ClockConfig+0x244>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd0 <HAL_RCC_ClockConfig+0x240>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 030f 	and.w	r3, r3, #15
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d214      	bcs.n	8003cd8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cae:	4b08      	ldr	r3, [pc, #32]	@ (8003cd0 <HAL_RCC_ClockConfig+0x240>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f023 020f 	bic.w	r2, r3, #15
 8003cb6:	4906      	ldr	r1, [pc, #24]	@ (8003cd0 <HAL_RCC_ClockConfig+0x240>)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cbe:	4b04      	ldr	r3, [pc, #16]	@ (8003cd0 <HAL_RCC_ClockConfig+0x240>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d005      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e086      	b.n	8003dde <HAL_RCC_ClockConfig+0x34e>
 8003cd0:	52002000 	.word	0x52002000
 8003cd4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d010      	beq.n	8003d06 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691a      	ldr	r2, [r3, #16]
 8003ce8:	4b3f      	ldr	r3, [pc, #252]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d208      	bcs.n	8003d06 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003cf4:	4b3c      	ldr	r3, [pc, #240]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	4939      	ldr	r1, [pc, #228]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0308 	and.w	r3, r3, #8
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d010      	beq.n	8003d34 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	695a      	ldr	r2, [r3, #20]
 8003d16:	4b34      	ldr	r3, [pc, #208]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d18:	69db      	ldr	r3, [r3, #28]
 8003d1a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d208      	bcs.n	8003d34 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d22:	4b31      	ldr	r3, [pc, #196]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d24:	69db      	ldr	r3, [r3, #28]
 8003d26:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	492e      	ldr	r1, [pc, #184]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0310 	and.w	r3, r3, #16
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d010      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	699a      	ldr	r2, [r3, #24]
 8003d44:	4b28      	ldr	r3, [pc, #160]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d46:	69db      	ldr	r3, [r3, #28]
 8003d48:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d208      	bcs.n	8003d62 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003d50:	4b25      	ldr	r3, [pc, #148]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d52:	69db      	ldr	r3, [r3, #28]
 8003d54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	4922      	ldr	r1, [pc, #136]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0320 	and.w	r3, r3, #32
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d010      	beq.n	8003d90 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	69da      	ldr	r2, [r3, #28]
 8003d72:	4b1d      	ldr	r3, [pc, #116]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d74:	6a1b      	ldr	r3, [r3, #32]
 8003d76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d208      	bcs.n	8003d90 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	4917      	ldr	r1, [pc, #92]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003d90:	f000 f834 	bl	8003dfc <HAL_RCC_GetSysClockFreq>
 8003d94:	4602      	mov	r2, r0
 8003d96:	4b14      	ldr	r3, [pc, #80]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	0a1b      	lsrs	r3, r3, #8
 8003d9c:	f003 030f 	and.w	r3, r3, #15
 8003da0:	4912      	ldr	r1, [pc, #72]	@ (8003dec <HAL_RCC_ClockConfig+0x35c>)
 8003da2:	5ccb      	ldrb	r3, [r1, r3]
 8003da4:	f003 031f 	and.w	r3, r3, #31
 8003da8:	fa22 f303 	lsr.w	r3, r2, r3
 8003dac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dae:	4b0e      	ldr	r3, [pc, #56]	@ (8003de8 <HAL_RCC_ClockConfig+0x358>)
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	4a0d      	ldr	r2, [pc, #52]	@ (8003dec <HAL_RCC_ClockConfig+0x35c>)
 8003db8:	5cd3      	ldrb	r3, [r2, r3]
 8003dba:	f003 031f 	and.w	r3, r3, #31
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8003df0 <HAL_RCC_ClockConfig+0x360>)
 8003dc6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003dc8:	4a0a      	ldr	r2, [pc, #40]	@ (8003df4 <HAL_RCC_ClockConfig+0x364>)
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003dce:	4b0a      	ldr	r3, [pc, #40]	@ (8003df8 <HAL_RCC_ClockConfig+0x368>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fd fe0a 	bl	80019ec <HAL_InitTick>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3718      	adds	r7, #24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	58024400 	.word	0x58024400
 8003dec:	08008500 	.word	0x08008500
 8003df0:	24000004 	.word	0x24000004
 8003df4:	24000000 	.word	0x24000000
 8003df8:	2400002c 	.word	0x2400002c

08003dfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b089      	sub	sp, #36	@ 0x24
 8003e00:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e02:	4bb3      	ldr	r3, [pc, #716]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e0a:	2b18      	cmp	r3, #24
 8003e0c:	f200 8155 	bhi.w	80040ba <HAL_RCC_GetSysClockFreq+0x2be>
 8003e10:	a201      	add	r2, pc, #4	@ (adr r2, 8003e18 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e16:	bf00      	nop
 8003e18:	08003e7d 	.word	0x08003e7d
 8003e1c:	080040bb 	.word	0x080040bb
 8003e20:	080040bb 	.word	0x080040bb
 8003e24:	080040bb 	.word	0x080040bb
 8003e28:	080040bb 	.word	0x080040bb
 8003e2c:	080040bb 	.word	0x080040bb
 8003e30:	080040bb 	.word	0x080040bb
 8003e34:	080040bb 	.word	0x080040bb
 8003e38:	08003ea3 	.word	0x08003ea3
 8003e3c:	080040bb 	.word	0x080040bb
 8003e40:	080040bb 	.word	0x080040bb
 8003e44:	080040bb 	.word	0x080040bb
 8003e48:	080040bb 	.word	0x080040bb
 8003e4c:	080040bb 	.word	0x080040bb
 8003e50:	080040bb 	.word	0x080040bb
 8003e54:	080040bb 	.word	0x080040bb
 8003e58:	08003ea9 	.word	0x08003ea9
 8003e5c:	080040bb 	.word	0x080040bb
 8003e60:	080040bb 	.word	0x080040bb
 8003e64:	080040bb 	.word	0x080040bb
 8003e68:	080040bb 	.word	0x080040bb
 8003e6c:	080040bb 	.word	0x080040bb
 8003e70:	080040bb 	.word	0x080040bb
 8003e74:	080040bb 	.word	0x080040bb
 8003e78:	08003eaf 	.word	0x08003eaf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e7c:	4b94      	ldr	r3, [pc, #592]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0320 	and.w	r3, r3, #32
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d009      	beq.n	8003e9c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e88:	4b91      	ldr	r3, [pc, #580]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	08db      	lsrs	r3, r3, #3
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	4a90      	ldr	r2, [pc, #576]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e94:	fa22 f303 	lsr.w	r3, r2, r3
 8003e98:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003e9a:	e111      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003e9c:	4b8d      	ldr	r3, [pc, #564]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e9e:	61bb      	str	r3, [r7, #24]
      break;
 8003ea0:	e10e      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003ea2:	4b8d      	ldr	r3, [pc, #564]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003ea4:	61bb      	str	r3, [r7, #24]
      break;
 8003ea6:	e10b      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003ea8:	4b8c      	ldr	r3, [pc, #560]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003eaa:	61bb      	str	r3, [r7, #24]
      break;
 8003eac:	e108      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003eae:	4b88      	ldr	r3, [pc, #544]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb2:	f003 0303 	and.w	r3, r3, #3
 8003eb6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003eb8:	4b85      	ldr	r3, [pc, #532]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ebc:	091b      	lsrs	r3, r3, #4
 8003ebe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ec2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003ec4:	4b82      	ldr	r3, [pc, #520]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec8:	f003 0301 	and.w	r3, r3, #1
 8003ecc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003ece:	4b80      	ldr	r3, [pc, #512]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed2:	08db      	lsrs	r3, r3, #3
 8003ed4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	fb02 f303 	mul.w	r3, r2, r3
 8003ede:	ee07 3a90 	vmov	s15, r3
 8003ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ee6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	f000 80e1 	beq.w	80040b4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	f000 8083 	beq.w	8004000 <HAL_RCC_GetSysClockFreq+0x204>
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	f200 80a1 	bhi.w	8004044 <HAL_RCC_GetSysClockFreq+0x248>
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d003      	beq.n	8003f10 <HAL_RCC_GetSysClockFreq+0x114>
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d056      	beq.n	8003fbc <HAL_RCC_GetSysClockFreq+0x1c0>
 8003f0e:	e099      	b.n	8004044 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f10:	4b6f      	ldr	r3, [pc, #444]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0320 	and.w	r3, r3, #32
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d02d      	beq.n	8003f78 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f1c:	4b6c      	ldr	r3, [pc, #432]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	08db      	lsrs	r3, r3, #3
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	4a6b      	ldr	r2, [pc, #428]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f28:	fa22 f303 	lsr.w	r3, r2, r3
 8003f2c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	ee07 3a90 	vmov	s15, r3
 8003f34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	ee07 3a90 	vmov	s15, r3
 8003f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f46:	4b62      	ldr	r3, [pc, #392]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f4e:	ee07 3a90 	vmov	s15, r3
 8003f52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f56:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f5a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80040e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f72:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003f76:	e087      	b.n	8004088 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	ee07 3a90 	vmov	s15, r3
 8003f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f82:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80040e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003f86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f8a:	4b51      	ldr	r3, [pc, #324]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f92:	ee07 3a90 	vmov	s15, r3
 8003f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f9e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80040e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003faa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fba:	e065      	b.n	8004088 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	ee07 3a90 	vmov	s15, r3
 8003fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fc6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80040e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fce:	4b40      	ldr	r3, [pc, #256]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd6:	ee07 3a90 	vmov	s15, r3
 8003fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fde:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fe2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80040e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ffa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003ffe:	e043      	b.n	8004088 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	ee07 3a90 	vmov	s15, r3
 8004006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800400a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80040ec <HAL_RCC_GetSysClockFreq+0x2f0>
 800400e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004012:	4b2f      	ldr	r3, [pc, #188]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800401a:	ee07 3a90 	vmov	s15, r3
 800401e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004022:	ed97 6a02 	vldr	s12, [r7, #8]
 8004026:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80040e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800402a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800402e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004032:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800403a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800403e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004042:	e021      	b.n	8004088 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	ee07 3a90 	vmov	s15, r3
 800404a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800404e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80040e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004056:	4b1e      	ldr	r3, [pc, #120]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800405e:	ee07 3a90 	vmov	s15, r3
 8004062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004066:	ed97 6a02 	vldr	s12, [r7, #8]
 800406a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80040e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800406e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800407a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800407e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004082:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004086:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004088:	4b11      	ldr	r3, [pc, #68]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800408a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408c:	0a5b      	lsrs	r3, r3, #9
 800408e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004092:	3301      	adds	r3, #1
 8004094:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	ee07 3a90 	vmov	s15, r3
 800409c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80040a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040ac:	ee17 3a90 	vmov	r3, s15
 80040b0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80040b2:	e005      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80040b4:	2300      	movs	r3, #0
 80040b6:	61bb      	str	r3, [r7, #24]
      break;
 80040b8:	e002      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80040ba:	4b07      	ldr	r3, [pc, #28]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80040bc:	61bb      	str	r3, [r7, #24]
      break;
 80040be:	bf00      	nop
  }

  return sysclockfreq;
 80040c0:	69bb      	ldr	r3, [r7, #24]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3724      	adds	r7, #36	@ 0x24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	58024400 	.word	0x58024400
 80040d4:	03d09000 	.word	0x03d09000
 80040d8:	003d0900 	.word	0x003d0900
 80040dc:	017d7840 	.word	0x017d7840
 80040e0:	46000000 	.word	0x46000000
 80040e4:	4c742400 	.word	0x4c742400
 80040e8:	4a742400 	.word	0x4a742400
 80040ec:	4bbebc20 	.word	0x4bbebc20

080040f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80040f6:	f7ff fe81 	bl	8003dfc <HAL_RCC_GetSysClockFreq>
 80040fa:	4602      	mov	r2, r0
 80040fc:	4b10      	ldr	r3, [pc, #64]	@ (8004140 <HAL_RCC_GetHCLKFreq+0x50>)
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	0a1b      	lsrs	r3, r3, #8
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	490f      	ldr	r1, [pc, #60]	@ (8004144 <HAL_RCC_GetHCLKFreq+0x54>)
 8004108:	5ccb      	ldrb	r3, [r1, r3]
 800410a:	f003 031f 	and.w	r3, r3, #31
 800410e:	fa22 f303 	lsr.w	r3, r2, r3
 8004112:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004114:	4b0a      	ldr	r3, [pc, #40]	@ (8004140 <HAL_RCC_GetHCLKFreq+0x50>)
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	f003 030f 	and.w	r3, r3, #15
 800411c:	4a09      	ldr	r2, [pc, #36]	@ (8004144 <HAL_RCC_GetHCLKFreq+0x54>)
 800411e:	5cd3      	ldrb	r3, [r2, r3]
 8004120:	f003 031f 	and.w	r3, r3, #31
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	fa22 f303 	lsr.w	r3, r2, r3
 800412a:	4a07      	ldr	r2, [pc, #28]	@ (8004148 <HAL_RCC_GetHCLKFreq+0x58>)
 800412c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800412e:	4a07      	ldr	r2, [pc, #28]	@ (800414c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004134:	4b04      	ldr	r3, [pc, #16]	@ (8004148 <HAL_RCC_GetHCLKFreq+0x58>)
 8004136:	681b      	ldr	r3, [r3, #0]
}
 8004138:	4618      	mov	r0, r3
 800413a:	3708      	adds	r7, #8
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	58024400 	.word	0x58024400
 8004144:	08008500 	.word	0x08008500
 8004148:	24000004 	.word	0x24000004
 800414c:	24000000 	.word	0x24000000

08004150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004154:	f7ff ffcc 	bl	80040f0 <HAL_RCC_GetHCLKFreq>
 8004158:	4602      	mov	r2, r0
 800415a:	4b06      	ldr	r3, [pc, #24]	@ (8004174 <HAL_RCC_GetPCLK1Freq+0x24>)
 800415c:	69db      	ldr	r3, [r3, #28]
 800415e:	091b      	lsrs	r3, r3, #4
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	4904      	ldr	r1, [pc, #16]	@ (8004178 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004166:	5ccb      	ldrb	r3, [r1, r3]
 8004168:	f003 031f 	and.w	r3, r3, #31
 800416c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004170:	4618      	mov	r0, r3
 8004172:	bd80      	pop	{r7, pc}
 8004174:	58024400 	.word	0x58024400
 8004178:	08008500 	.word	0x08008500

0800417c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004180:	f7ff ffb6 	bl	80040f0 <HAL_RCC_GetHCLKFreq>
 8004184:	4602      	mov	r2, r0
 8004186:	4b06      	ldr	r3, [pc, #24]	@ (80041a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	0a1b      	lsrs	r3, r3, #8
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	4904      	ldr	r1, [pc, #16]	@ (80041a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004192:	5ccb      	ldrb	r3, [r1, r3]
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800419c:	4618      	mov	r0, r3
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	58024400 	.word	0x58024400
 80041a4:	08008500 	.word	0x08008500

080041a8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041ac:	b0ca      	sub	sp, #296	@ 0x128
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041b4:	2300      	movs	r3, #0
 80041b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041ba:	2300      	movs	r3, #0
 80041bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80041c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80041cc:	2500      	movs	r5, #0
 80041ce:	ea54 0305 	orrs.w	r3, r4, r5
 80041d2:	d049      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80041d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041de:	d02f      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80041e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041e4:	d828      	bhi.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80041e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041ea:	d01a      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80041ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041f0:	d822      	bhi.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d003      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x56>
 80041f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041fa:	d007      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80041fc:	e01c      	b.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041fe:	4bb8      	ldr	r3, [pc, #736]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004202:	4ab7      	ldr	r2, [pc, #732]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004204:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004208:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800420a:	e01a      	b.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800420c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004210:	3308      	adds	r3, #8
 8004212:	2102      	movs	r1, #2
 8004214:	4618      	mov	r0, r3
 8004216:	f001 fc8f 	bl	8005b38 <RCCEx_PLL2_Config>
 800421a:	4603      	mov	r3, r0
 800421c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004220:	e00f      	b.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004226:	3328      	adds	r3, #40	@ 0x28
 8004228:	2102      	movs	r1, #2
 800422a:	4618      	mov	r0, r3
 800422c:	f001 fd36 	bl	8005c9c <RCCEx_PLL3_Config>
 8004230:	4603      	mov	r3, r0
 8004232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004236:	e004      	b.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800423e:	e000      	b.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004240:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004242:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10a      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800424a:	4ba5      	ldr	r3, [pc, #660]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800424c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800424e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004256:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004258:	4aa1      	ldr	r2, [pc, #644]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800425a:	430b      	orrs	r3, r1
 800425c:	6513      	str	r3, [r2, #80]	@ 0x50
 800425e:	e003      	b.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004260:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004264:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004270:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004274:	f04f 0900 	mov.w	r9, #0
 8004278:	ea58 0309 	orrs.w	r3, r8, r9
 800427c:	d047      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800427e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004284:	2b04      	cmp	r3, #4
 8004286:	d82a      	bhi.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004288:	a201      	add	r2, pc, #4	@ (adr r2, 8004290 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800428a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800428e:	bf00      	nop
 8004290:	080042a5 	.word	0x080042a5
 8004294:	080042b3 	.word	0x080042b3
 8004298:	080042c9 	.word	0x080042c9
 800429c:	080042e7 	.word	0x080042e7
 80042a0:	080042e7 	.word	0x080042e7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042a4:	4b8e      	ldr	r3, [pc, #568]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a8:	4a8d      	ldr	r2, [pc, #564]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042b0:	e01a      	b.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b6:	3308      	adds	r3, #8
 80042b8:	2100      	movs	r1, #0
 80042ba:	4618      	mov	r0, r3
 80042bc:	f001 fc3c 	bl	8005b38 <RCCEx_PLL2_Config>
 80042c0:	4603      	mov	r3, r0
 80042c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042c6:	e00f      	b.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80042c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042cc:	3328      	adds	r3, #40	@ 0x28
 80042ce:	2100      	movs	r1, #0
 80042d0:	4618      	mov	r0, r3
 80042d2:	f001 fce3 	bl	8005c9c <RCCEx_PLL3_Config>
 80042d6:	4603      	mov	r3, r0
 80042d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042dc:	e004      	b.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042e4:	e000      	b.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80042e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10a      	bne.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042f0:	4b7b      	ldr	r3, [pc, #492]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042f4:	f023 0107 	bic.w	r1, r3, #7
 80042f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fe:	4a78      	ldr	r2, [pc, #480]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004300:	430b      	orrs	r3, r1
 8004302:	6513      	str	r3, [r2, #80]	@ 0x50
 8004304:	e003      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800430a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004316:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800431a:	f04f 0b00 	mov.w	fp, #0
 800431e:	ea5a 030b 	orrs.w	r3, sl, fp
 8004322:	d04c      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800432a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800432e:	d030      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004330:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004334:	d829      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004336:	2bc0      	cmp	r3, #192	@ 0xc0
 8004338:	d02d      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800433a:	2bc0      	cmp	r3, #192	@ 0xc0
 800433c:	d825      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800433e:	2b80      	cmp	r3, #128	@ 0x80
 8004340:	d018      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004342:	2b80      	cmp	r3, #128	@ 0x80
 8004344:	d821      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004346:	2b00      	cmp	r3, #0
 8004348:	d002      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800434a:	2b40      	cmp	r3, #64	@ 0x40
 800434c:	d007      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800434e:	e01c      	b.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004350:	4b63      	ldr	r3, [pc, #396]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	4a62      	ldr	r2, [pc, #392]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800435a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800435c:	e01c      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800435e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004362:	3308      	adds	r3, #8
 8004364:	2100      	movs	r1, #0
 8004366:	4618      	mov	r0, r3
 8004368:	f001 fbe6 	bl	8005b38 <RCCEx_PLL2_Config>
 800436c:	4603      	mov	r3, r0
 800436e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004372:	e011      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004378:	3328      	adds	r3, #40	@ 0x28
 800437a:	2100      	movs	r1, #0
 800437c:	4618      	mov	r0, r3
 800437e:	f001 fc8d 	bl	8005c9c <RCCEx_PLL3_Config>
 8004382:	4603      	mov	r3, r0
 8004384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004388:	e006      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004390:	e002      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004392:	bf00      	nop
 8004394:	e000      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004396:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004398:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800439c:	2b00      	cmp	r3, #0
 800439e:	d10a      	bne.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80043a0:	4b4f      	ldr	r3, [pc, #316]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80043a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ae:	4a4c      	ldr	r2, [pc, #304]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043b0:	430b      	orrs	r3, r1
 80043b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80043b4:	e003      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80043be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80043ca:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80043ce:	2300      	movs	r3, #0
 80043d0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80043d4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80043d8:	460b      	mov	r3, r1
 80043da:	4313      	orrs	r3, r2
 80043dc:	d053      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80043de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80043e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043ea:	d035      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80043ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043f0:	d82e      	bhi.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80043f2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80043f6:	d031      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80043f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80043fc:	d828      	bhi.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80043fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004402:	d01a      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004404:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004408:	d822      	bhi.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800440e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004412:	d007      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004414:	e01c      	b.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004416:	4b32      	ldr	r3, [pc, #200]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441a:	4a31      	ldr	r2, [pc, #196]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800441c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004420:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004422:	e01c      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004428:	3308      	adds	r3, #8
 800442a:	2100      	movs	r1, #0
 800442c:	4618      	mov	r0, r3
 800442e:	f001 fb83 	bl	8005b38 <RCCEx_PLL2_Config>
 8004432:	4603      	mov	r3, r0
 8004434:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004438:	e011      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800443a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443e:	3328      	adds	r3, #40	@ 0x28
 8004440:	2100      	movs	r1, #0
 8004442:	4618      	mov	r0, r3
 8004444:	f001 fc2a 	bl	8005c9c <RCCEx_PLL3_Config>
 8004448:	4603      	mov	r3, r0
 800444a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800444e:	e006      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004456:	e002      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004458:	bf00      	nop
 800445a:	e000      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800445c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800445e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10b      	bne.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004466:	4b1e      	ldr	r3, [pc, #120]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800446a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800446e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004472:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004476:	4a1a      	ldr	r2, [pc, #104]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004478:	430b      	orrs	r3, r1
 800447a:	6593      	str	r3, [r2, #88]	@ 0x58
 800447c:	e003      	b.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800447e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004482:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800448a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004492:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004496:	2300      	movs	r3, #0
 8004498:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800449c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80044a0:	460b      	mov	r3, r1
 80044a2:	4313      	orrs	r3, r2
 80044a4:	d056      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80044a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80044ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044b2:	d038      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80044b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044b8:	d831      	bhi.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80044ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80044be:	d034      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80044c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80044c4:	d82b      	bhi.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80044c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044ca:	d01d      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80044cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044d0:	d825      	bhi.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d006      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80044d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044da:	d00a      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80044dc:	e01f      	b.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80044de:	bf00      	nop
 80044e0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044e4:	4ba2      	ldr	r3, [pc, #648]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e8:	4aa1      	ldr	r2, [pc, #644]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044f0:	e01c      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f6:	3308      	adds	r3, #8
 80044f8:	2100      	movs	r1, #0
 80044fa:	4618      	mov	r0, r3
 80044fc:	f001 fb1c 	bl	8005b38 <RCCEx_PLL2_Config>
 8004500:	4603      	mov	r3, r0
 8004502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004506:	e011      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450c:	3328      	adds	r3, #40	@ 0x28
 800450e:	2100      	movs	r1, #0
 8004510:	4618      	mov	r0, r3
 8004512:	f001 fbc3 	bl	8005c9c <RCCEx_PLL3_Config>
 8004516:	4603      	mov	r3, r0
 8004518:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800451c:	e006      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004524:	e002      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004526:	bf00      	nop
 8004528:	e000      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800452a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800452c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10b      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004534:	4b8e      	ldr	r3, [pc, #568]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004538:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800453c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004540:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004544:	4a8a      	ldr	r2, [pc, #552]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004546:	430b      	orrs	r3, r1
 8004548:	6593      	str	r3, [r2, #88]	@ 0x58
 800454a:	e003      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800454c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004550:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004560:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004564:	2300      	movs	r3, #0
 8004566:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800456a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800456e:	460b      	mov	r3, r1
 8004570:	4313      	orrs	r3, r2
 8004572:	d03a      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800457a:	2b30      	cmp	r3, #48	@ 0x30
 800457c:	d01f      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x416>
 800457e:	2b30      	cmp	r3, #48	@ 0x30
 8004580:	d819      	bhi.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004582:	2b20      	cmp	r3, #32
 8004584:	d00c      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004586:	2b20      	cmp	r3, #32
 8004588:	d815      	bhi.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d019      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800458e:	2b10      	cmp	r3, #16
 8004590:	d111      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004592:	4b77      	ldr	r3, [pc, #476]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004596:	4a76      	ldr	r2, [pc, #472]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800459c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800459e:	e011      	b.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a4:	3308      	adds	r3, #8
 80045a6:	2102      	movs	r1, #2
 80045a8:	4618      	mov	r0, r3
 80045aa:	f001 fac5 	bl	8005b38 <RCCEx_PLL2_Config>
 80045ae:	4603      	mov	r3, r0
 80045b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80045b4:	e006      	b.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045bc:	e002      	b.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80045be:	bf00      	nop
 80045c0:	e000      	b.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80045c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d10a      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80045cc:	4b68      	ldr	r3, [pc, #416]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80045d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045da:	4a65      	ldr	r2, [pc, #404]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045dc:	430b      	orrs	r3, r1
 80045de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045e0:	e003      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80045ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80045f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80045fa:	2300      	movs	r3, #0
 80045fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004600:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004604:	460b      	mov	r3, r1
 8004606:	4313      	orrs	r3, r2
 8004608:	d051      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800460a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004610:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004614:	d035      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004616:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800461a:	d82e      	bhi.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800461c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004620:	d031      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004622:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004626:	d828      	bhi.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004628:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800462c:	d01a      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800462e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004632:	d822      	bhi.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004634:	2b00      	cmp	r3, #0
 8004636:	d003      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004638:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800463c:	d007      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800463e:	e01c      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004640:	4b4b      	ldr	r3, [pc, #300]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004644:	4a4a      	ldr	r2, [pc, #296]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004646:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800464a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800464c:	e01c      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800464e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004652:	3308      	adds	r3, #8
 8004654:	2100      	movs	r1, #0
 8004656:	4618      	mov	r0, r3
 8004658:	f001 fa6e 	bl	8005b38 <RCCEx_PLL2_Config>
 800465c:	4603      	mov	r3, r0
 800465e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004662:	e011      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004668:	3328      	adds	r3, #40	@ 0x28
 800466a:	2100      	movs	r1, #0
 800466c:	4618      	mov	r0, r3
 800466e:	f001 fb15 	bl	8005c9c <RCCEx_PLL3_Config>
 8004672:	4603      	mov	r3, r0
 8004674:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004678:	e006      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004680:	e002      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004682:	bf00      	nop
 8004684:	e000      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004686:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004688:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10a      	bne.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004690:	4b37      	ldr	r3, [pc, #220]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004692:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004694:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800469e:	4a34      	ldr	r2, [pc, #208]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046a0:	430b      	orrs	r3, r1
 80046a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80046a4:	e003      	b.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80046ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80046ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80046be:	2300      	movs	r3, #0
 80046c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80046c4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80046c8:	460b      	mov	r3, r1
 80046ca:	4313      	orrs	r3, r2
 80046cc:	d056      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80046ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046d8:	d033      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80046da:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046de:	d82c      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80046e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046e4:	d02f      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80046e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046ea:	d826      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80046ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046f0:	d02b      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80046f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046f6:	d820      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80046f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046fc:	d012      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80046fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004702:	d81a      	bhi.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004704:	2b00      	cmp	r3, #0
 8004706:	d022      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004708:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800470c:	d115      	bne.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800470e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004712:	3308      	adds	r3, #8
 8004714:	2101      	movs	r1, #1
 8004716:	4618      	mov	r0, r3
 8004718:	f001 fa0e 	bl	8005b38 <RCCEx_PLL2_Config>
 800471c:	4603      	mov	r3, r0
 800471e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004722:	e015      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004728:	3328      	adds	r3, #40	@ 0x28
 800472a:	2101      	movs	r1, #1
 800472c:	4618      	mov	r0, r3
 800472e:	f001 fab5 	bl	8005c9c <RCCEx_PLL3_Config>
 8004732:	4603      	mov	r3, r0
 8004734:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004738:	e00a      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004740:	e006      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004742:	bf00      	nop
 8004744:	e004      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004746:	bf00      	nop
 8004748:	e002      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800474a:	bf00      	nop
 800474c:	e000      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800474e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004750:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10d      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004758:	4b05      	ldr	r3, [pc, #20]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800475a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800475c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004764:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004766:	4a02      	ldr	r2, [pc, #8]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004768:	430b      	orrs	r3, r1
 800476a:	6513      	str	r3, [r2, #80]	@ 0x50
 800476c:	e006      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800476e:	bf00      	nop
 8004770:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004774:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004778:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800477c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004784:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004788:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800478c:	2300      	movs	r3, #0
 800478e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004792:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004796:	460b      	mov	r3, r1
 8004798:	4313      	orrs	r3, r2
 800479a:	d055      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800479c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80047a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047a8:	d033      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80047aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047ae:	d82c      	bhi.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80047b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047b4:	d02f      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80047b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047ba:	d826      	bhi.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80047bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047c0:	d02b      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x672>
 80047c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047c6:	d820      	bhi.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80047c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047cc:	d012      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80047ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047d2:	d81a      	bhi.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d022      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x676>
 80047d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047dc:	d115      	bne.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e2:	3308      	adds	r3, #8
 80047e4:	2101      	movs	r1, #1
 80047e6:	4618      	mov	r0, r3
 80047e8:	f001 f9a6 	bl	8005b38 <RCCEx_PLL2_Config>
 80047ec:	4603      	mov	r3, r0
 80047ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80047f2:	e015      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f8:	3328      	adds	r3, #40	@ 0x28
 80047fa:	2101      	movs	r1, #1
 80047fc:	4618      	mov	r0, r3
 80047fe:	f001 fa4d 	bl	8005c9c <RCCEx_PLL3_Config>
 8004802:	4603      	mov	r3, r0
 8004804:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004808:	e00a      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004810:	e006      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004812:	bf00      	nop
 8004814:	e004      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004816:	bf00      	nop
 8004818:	e002      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800481a:	bf00      	nop
 800481c:	e000      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800481e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004820:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10b      	bne.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004828:	4ba3      	ldr	r3, [pc, #652]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800482a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800482c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004834:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004838:	4a9f      	ldr	r2, [pc, #636]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800483a:	430b      	orrs	r3, r1
 800483c:	6593      	str	r3, [r2, #88]	@ 0x58
 800483e:	e003      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004840:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004844:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004850:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004854:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004858:	2300      	movs	r3, #0
 800485a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800485e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004862:	460b      	mov	r3, r1
 8004864:	4313      	orrs	r3, r2
 8004866:	d037      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800486c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800486e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004872:	d00e      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004878:	d816      	bhi.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800487a:	2b00      	cmp	r3, #0
 800487c:	d018      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800487e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004882:	d111      	bne.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004884:	4b8c      	ldr	r3, [pc, #560]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004888:	4a8b      	ldr	r2, [pc, #556]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800488a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800488e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004890:	e00f      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004896:	3308      	adds	r3, #8
 8004898:	2101      	movs	r1, #1
 800489a:	4618      	mov	r0, r3
 800489c:	f001 f94c 	bl	8005b38 <RCCEx_PLL2_Config>
 80048a0:	4603      	mov	r3, r0
 80048a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80048a6:	e004      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048ae:	e000      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80048b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10a      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80048ba:	4b7f      	ldr	r3, [pc, #508]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048be:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80048c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048c8:	4a7b      	ldr	r2, [pc, #492]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048ca:	430b      	orrs	r3, r1
 80048cc:	6513      	str	r3, [r2, #80]	@ 0x50
 80048ce:	e003      	b.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80048d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80048e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048e8:	2300      	movs	r3, #0
 80048ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80048ee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80048f2:	460b      	mov	r3, r1
 80048f4:	4313      	orrs	r3, r2
 80048f6:	d039      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80048f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048fe:	2b03      	cmp	r3, #3
 8004900:	d81c      	bhi.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004902:	a201      	add	r2, pc, #4	@ (adr r2, 8004908 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004908:	08004945 	.word	0x08004945
 800490c:	08004919 	.word	0x08004919
 8004910:	08004927 	.word	0x08004927
 8004914:	08004945 	.word	0x08004945
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004918:	4b67      	ldr	r3, [pc, #412]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800491a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491c:	4a66      	ldr	r2, [pc, #408]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800491e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004922:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004924:	e00f      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492a:	3308      	adds	r3, #8
 800492c:	2102      	movs	r1, #2
 800492e:	4618      	mov	r0, r3
 8004930:	f001 f902 	bl	8005b38 <RCCEx_PLL2_Config>
 8004934:	4603      	mov	r3, r0
 8004936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800493a:	e004      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004942:	e000      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004944:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004946:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10a      	bne.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800494e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004952:	f023 0103 	bic.w	r1, r3, #3
 8004956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800495c:	4a56      	ldr	r2, [pc, #344]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800495e:	430b      	orrs	r3, r1
 8004960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004962:	e003      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004964:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004968:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800496c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004974:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004978:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800497c:	2300      	movs	r3, #0
 800497e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004982:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004986:	460b      	mov	r3, r1
 8004988:	4313      	orrs	r3, r2
 800498a:	f000 809f 	beq.w	8004acc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800498e:	4b4b      	ldr	r3, [pc, #300]	@ (8004abc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a4a      	ldr	r2, [pc, #296]	@ (8004abc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004998:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800499a:	f7fd f871 	bl	8001a80 <HAL_GetTick>
 800499e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80049a2:	e00b      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a4:	f7fd f86c 	bl	8001a80 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	2b64      	cmp	r3, #100	@ 0x64
 80049b2:	d903      	bls.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049ba:	e005      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80049bc:	4b3f      	ldr	r3, [pc, #252]	@ (8004abc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d0ed      	beq.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80049c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d179      	bne.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80049d0:	4b39      	ldr	r3, [pc, #228]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80049d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049dc:	4053      	eors	r3, r2
 80049de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d015      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049e6:	4b34      	ldr	r3, [pc, #208]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049ee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80049f2:	4b31      	ldr	r3, [pc, #196]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f6:	4a30      	ldr	r2, [pc, #192]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049fc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80049fe:	4b2e      	ldr	r3, [pc, #184]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a02:	4a2d      	ldr	r2, [pc, #180]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a08:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004a0a:	4a2b      	ldr	r2, [pc, #172]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a0c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a10:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a1e:	d118      	bne.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a20:	f7fd f82e 	bl	8001a80 <HAL_GetTick>
 8004a24:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004a28:	e00d      	b.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a2a:	f7fd f829 	bl	8001a80 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004a34:	1ad2      	subs	r2, r2, r3
 8004a36:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d903      	bls.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004a44:	e005      	b.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004a46:	4b1c      	ldr	r3, [pc, #112]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0eb      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004a52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d129      	bne.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a6a:	d10e      	bne.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004a6c:	4b12      	ldr	r3, [pc, #72]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a7c:	091a      	lsrs	r2, r3, #4
 8004a7e:	4b10      	ldr	r3, [pc, #64]	@ (8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004a80:	4013      	ands	r3, r2
 8004a82:	4a0d      	ldr	r2, [pc, #52]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a84:	430b      	orrs	r3, r1
 8004a86:	6113      	str	r3, [r2, #16]
 8004a88:	e005      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	4a0a      	ldr	r2, [pc, #40]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a90:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004a94:	6113      	str	r3, [r2, #16]
 8004a96:	4b08      	ldr	r3, [pc, #32]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a98:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004aa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aa6:	4a04      	ldr	r2, [pc, #16]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aa8:	430b      	orrs	r3, r1
 8004aaa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004aac:	e00e      	b.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004aae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ab2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004ab6:	e009      	b.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004ab8:	58024400 	.word	0x58024400
 8004abc:	58024800 	.word	0x58024800
 8004ac0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ac8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad4:	f002 0301 	and.w	r3, r2, #1
 8004ad8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004adc:	2300      	movs	r3, #0
 8004ade:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004ae2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	f000 8089 	beq.w	8004c00 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004af4:	2b28      	cmp	r3, #40	@ 0x28
 8004af6:	d86b      	bhi.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004af8:	a201      	add	r2, pc, #4	@ (adr r2, 8004b00 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afe:	bf00      	nop
 8004b00:	08004bd9 	.word	0x08004bd9
 8004b04:	08004bd1 	.word	0x08004bd1
 8004b08:	08004bd1 	.word	0x08004bd1
 8004b0c:	08004bd1 	.word	0x08004bd1
 8004b10:	08004bd1 	.word	0x08004bd1
 8004b14:	08004bd1 	.word	0x08004bd1
 8004b18:	08004bd1 	.word	0x08004bd1
 8004b1c:	08004bd1 	.word	0x08004bd1
 8004b20:	08004ba5 	.word	0x08004ba5
 8004b24:	08004bd1 	.word	0x08004bd1
 8004b28:	08004bd1 	.word	0x08004bd1
 8004b2c:	08004bd1 	.word	0x08004bd1
 8004b30:	08004bd1 	.word	0x08004bd1
 8004b34:	08004bd1 	.word	0x08004bd1
 8004b38:	08004bd1 	.word	0x08004bd1
 8004b3c:	08004bd1 	.word	0x08004bd1
 8004b40:	08004bbb 	.word	0x08004bbb
 8004b44:	08004bd1 	.word	0x08004bd1
 8004b48:	08004bd1 	.word	0x08004bd1
 8004b4c:	08004bd1 	.word	0x08004bd1
 8004b50:	08004bd1 	.word	0x08004bd1
 8004b54:	08004bd1 	.word	0x08004bd1
 8004b58:	08004bd1 	.word	0x08004bd1
 8004b5c:	08004bd1 	.word	0x08004bd1
 8004b60:	08004bd9 	.word	0x08004bd9
 8004b64:	08004bd1 	.word	0x08004bd1
 8004b68:	08004bd1 	.word	0x08004bd1
 8004b6c:	08004bd1 	.word	0x08004bd1
 8004b70:	08004bd1 	.word	0x08004bd1
 8004b74:	08004bd1 	.word	0x08004bd1
 8004b78:	08004bd1 	.word	0x08004bd1
 8004b7c:	08004bd1 	.word	0x08004bd1
 8004b80:	08004bd9 	.word	0x08004bd9
 8004b84:	08004bd1 	.word	0x08004bd1
 8004b88:	08004bd1 	.word	0x08004bd1
 8004b8c:	08004bd1 	.word	0x08004bd1
 8004b90:	08004bd1 	.word	0x08004bd1
 8004b94:	08004bd1 	.word	0x08004bd1
 8004b98:	08004bd1 	.word	0x08004bd1
 8004b9c:	08004bd1 	.word	0x08004bd1
 8004ba0:	08004bd9 	.word	0x08004bd9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba8:	3308      	adds	r3, #8
 8004baa:	2101      	movs	r1, #1
 8004bac:	4618      	mov	r0, r3
 8004bae:	f000 ffc3 	bl	8005b38 <RCCEx_PLL2_Config>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004bb8:	e00f      	b.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bbe:	3328      	adds	r3, #40	@ 0x28
 8004bc0:	2101      	movs	r1, #1
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f001 f86a 	bl	8005c9c <RCCEx_PLL3_Config>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004bce:	e004      	b.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bd6:	e000      	b.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004bd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d10a      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004be2:	4bbf      	ldr	r3, [pc, #764]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bf0:	4abb      	ldr	r2, [pc, #748]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bf2:	430b      	orrs	r3, r1
 8004bf4:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bf6:	e003      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c08:	f002 0302 	and.w	r3, r2, #2
 8004c0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c10:	2300      	movs	r3, #0
 8004c12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004c16:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	d041      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c26:	2b05      	cmp	r3, #5
 8004c28:	d824      	bhi.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c30 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c30:	08004c7d 	.word	0x08004c7d
 8004c34:	08004c49 	.word	0x08004c49
 8004c38:	08004c5f 	.word	0x08004c5f
 8004c3c:	08004c7d 	.word	0x08004c7d
 8004c40:	08004c7d 	.word	0x08004c7d
 8004c44:	08004c7d 	.word	0x08004c7d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4c:	3308      	adds	r3, #8
 8004c4e:	2101      	movs	r1, #1
 8004c50:	4618      	mov	r0, r3
 8004c52:	f000 ff71 	bl	8005b38 <RCCEx_PLL2_Config>
 8004c56:	4603      	mov	r3, r0
 8004c58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004c5c:	e00f      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c62:	3328      	adds	r3, #40	@ 0x28
 8004c64:	2101      	movs	r1, #1
 8004c66:	4618      	mov	r0, r3
 8004c68:	f001 f818 	bl	8005c9c <RCCEx_PLL3_Config>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004c72:	e004      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c7a:	e000      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004c7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d10a      	bne.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004c86:	4b96      	ldr	r3, [pc, #600]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c8a:	f023 0107 	bic.w	r1, r3, #7
 8004c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c94:	4a92      	ldr	r2, [pc, #584]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c96:	430b      	orrs	r3, r1
 8004c98:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c9a:	e003      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ca0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cac:	f002 0304 	and.w	r3, r2, #4
 8004cb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004cba:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	d044      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ccc:	2b05      	cmp	r3, #5
 8004cce:	d825      	bhi.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd6:	bf00      	nop
 8004cd8:	08004d25 	.word	0x08004d25
 8004cdc:	08004cf1 	.word	0x08004cf1
 8004ce0:	08004d07 	.word	0x08004d07
 8004ce4:	08004d25 	.word	0x08004d25
 8004ce8:	08004d25 	.word	0x08004d25
 8004cec:	08004d25 	.word	0x08004d25
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf4:	3308      	adds	r3, #8
 8004cf6:	2101      	movs	r1, #1
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 ff1d 	bl	8005b38 <RCCEx_PLL2_Config>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004d04:	e00f      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d0a:	3328      	adds	r3, #40	@ 0x28
 8004d0c:	2101      	movs	r1, #1
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 ffc4 	bl	8005c9c <RCCEx_PLL3_Config>
 8004d14:	4603      	mov	r3, r0
 8004d16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004d1a:	e004      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d22:	e000      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004d24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10b      	bne.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d2e:	4b6c      	ldr	r3, [pc, #432]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d32:	f023 0107 	bic.w	r1, r3, #7
 8004d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d3e:	4a68      	ldr	r2, [pc, #416]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d40:	430b      	orrs	r3, r1
 8004d42:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d44:	e003      	b.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d56:	f002 0320 	and.w	r3, r2, #32
 8004d5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d5e:	2300      	movs	r3, #0
 8004d60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004d64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	d055      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d7a:	d033      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004d7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d80:	d82c      	bhi.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d86:	d02f      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d8c:	d826      	bhi.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d92:	d02b      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004d94:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d98:	d820      	bhi.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d9e:	d012      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004da0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004da4:	d81a      	bhi.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d022      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004daa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004dae:	d115      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db4:	3308      	adds	r3, #8
 8004db6:	2100      	movs	r1, #0
 8004db8:	4618      	mov	r0, r3
 8004dba:	f000 febd 	bl	8005b38 <RCCEx_PLL2_Config>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004dc4:	e015      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dca:	3328      	adds	r3, #40	@ 0x28
 8004dcc:	2102      	movs	r1, #2
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f000 ff64 	bl	8005c9c <RCCEx_PLL3_Config>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004dda:	e00a      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004de2:	e006      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004de4:	bf00      	nop
 8004de6:	e004      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004de8:	bf00      	nop
 8004dea:	e002      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004dec:	bf00      	nop
 8004dee:	e000      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004df0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004df2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10b      	bne.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dfa:	4b39      	ldr	r3, [pc, #228]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dfe:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0a:	4a35      	ldr	r2, [pc, #212]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e0c:	430b      	orrs	r3, r1
 8004e0e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e10:	e003      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e22:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004e26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004e30:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4313      	orrs	r3, r2
 8004e38:	d058      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e42:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004e46:	d033      	beq.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004e48:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004e4c:	d82c      	bhi.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e52:	d02f      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004e54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e58:	d826      	bhi.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e5a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e5e:	d02b      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004e60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e64:	d820      	bhi.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e6a:	d012      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004e6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e70:	d81a      	bhi.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d022      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004e76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e7a:	d115      	bne.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e80:	3308      	adds	r3, #8
 8004e82:	2100      	movs	r1, #0
 8004e84:	4618      	mov	r0, r3
 8004e86:	f000 fe57 	bl	8005b38 <RCCEx_PLL2_Config>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004e90:	e015      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e96:	3328      	adds	r3, #40	@ 0x28
 8004e98:	2102      	movs	r1, #2
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f000 fefe 	bl	8005c9c <RCCEx_PLL3_Config>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004ea6:	e00a      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eae:	e006      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004eb0:	bf00      	nop
 8004eb2:	e004      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004eb4:	bf00      	nop
 8004eb6:	e002      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004eb8:	bf00      	nop
 8004eba:	e000      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10e      	bne.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ec6:	4b06      	ldr	r3, [pc, #24]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eca:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ed6:	4a02      	ldr	r2, [pc, #8]	@ (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ed8:	430b      	orrs	r3, r1
 8004eda:	6593      	str	r3, [r2, #88]	@ 0x58
 8004edc:	e006      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004ede:	bf00      	nop
 8004ee0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ee4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ee8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004ef8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004efc:	2300      	movs	r3, #0
 8004efe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f02:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004f06:	460b      	mov	r3, r1
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	d055      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f14:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004f18:	d033      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004f1a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004f1e:	d82c      	bhi.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f24:	d02f      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004f26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f2a:	d826      	bhi.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f2c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004f30:	d02b      	beq.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004f32:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004f36:	d820      	bhi.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f3c:	d012      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004f3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f42:	d81a      	bhi.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d022      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004f48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f4c:	d115      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f52:	3308      	adds	r3, #8
 8004f54:	2100      	movs	r1, #0
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fdee 	bl	8005b38 <RCCEx_PLL2_Config>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004f62:	e015      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f68:	3328      	adds	r3, #40	@ 0x28
 8004f6a:	2102      	movs	r1, #2
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f000 fe95 	bl	8005c9c <RCCEx_PLL3_Config>
 8004f72:	4603      	mov	r3, r0
 8004f74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004f78:	e00a      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f80:	e006      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f82:	bf00      	nop
 8004f84:	e004      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f86:	bf00      	nop
 8004f88:	e002      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f8a:	bf00      	nop
 8004f8c:	e000      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d10b      	bne.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004f98:	4ba1      	ldr	r3, [pc, #644]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f9c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004fa8:	4a9d      	ldr	r2, [pc, #628]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004faa:	430b      	orrs	r3, r1
 8004fac:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fae:	e003      	b.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc0:	f002 0308 	and.w	r3, r2, #8
 8004fc4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004fc8:	2300      	movs	r3, #0
 8004fca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004fce:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	d01e      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fe0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fe4:	d10c      	bne.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fea:	3328      	adds	r3, #40	@ 0x28
 8004fec:	2102      	movs	r1, #2
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f000 fe54 	bl	8005c9c <RCCEx_PLL3_Config>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d002      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005000:	4b87      	ldr	r3, [pc, #540]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005004:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005010:	4a83      	ldr	r2, [pc, #524]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005012:	430b      	orrs	r3, r1
 8005014:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800501a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501e:	f002 0310 	and.w	r3, r2, #16
 8005022:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005026:	2300      	movs	r3, #0
 8005028:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800502c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005030:	460b      	mov	r3, r1
 8005032:	4313      	orrs	r3, r2
 8005034:	d01e      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800503e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005042:	d10c      	bne.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005048:	3328      	adds	r3, #40	@ 0x28
 800504a:	2102      	movs	r1, #2
 800504c:	4618      	mov	r0, r3
 800504e:	f000 fe25 	bl	8005c9c <RCCEx_PLL3_Config>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d002      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800505e:	4b70      	ldr	r3, [pc, #448]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005062:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800506a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800506e:	4a6c      	ldr	r2, [pc, #432]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005070:	430b      	orrs	r3, r1
 8005072:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005080:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005084:	2300      	movs	r3, #0
 8005086:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800508a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800508e:	460b      	mov	r3, r1
 8005090:	4313      	orrs	r3, r2
 8005092:	d03e      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005098:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800509c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050a0:	d022      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80050a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050a6:	d81b      	bhi.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80050ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050b0:	d00b      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80050b2:	e015      	b.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b8:	3308      	adds	r3, #8
 80050ba:	2100      	movs	r1, #0
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 fd3b 	bl	8005b38 <RCCEx_PLL2_Config>
 80050c2:	4603      	mov	r3, r0
 80050c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80050c8:	e00f      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ce:	3328      	adds	r3, #40	@ 0x28
 80050d0:	2102      	movs	r1, #2
 80050d2:	4618      	mov	r0, r3
 80050d4:	f000 fde2 	bl	8005c9c <RCCEx_PLL3_Config>
 80050d8:	4603      	mov	r3, r0
 80050da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80050de:	e004      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050e6:	e000      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80050e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10b      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050f2:	4b4b      	ldr	r3, [pc, #300]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80050fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005102:	4a47      	ldr	r2, [pc, #284]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005104:	430b      	orrs	r3, r1
 8005106:	6593      	str	r3, [r2, #88]	@ 0x58
 8005108:	e003      	b.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800510e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800511e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005120:	2300      	movs	r3, #0
 8005122:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005124:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005128:	460b      	mov	r3, r1
 800512a:	4313      	orrs	r3, r2
 800512c:	d03b      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005136:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800513a:	d01f      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800513c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005140:	d818      	bhi.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005142:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005146:	d003      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005148:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800514c:	d007      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800514e:	e011      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005150:	4b33      	ldr	r3, [pc, #204]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005154:	4a32      	ldr	r2, [pc, #200]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005156:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800515a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800515c:	e00f      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800515e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005162:	3328      	adds	r3, #40	@ 0x28
 8005164:	2101      	movs	r1, #1
 8005166:	4618      	mov	r0, r3
 8005168:	f000 fd98 	bl	8005c9c <RCCEx_PLL3_Config>
 800516c:	4603      	mov	r3, r0
 800516e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005172:	e004      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800517a:	e000      	b.n	800517e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800517c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800517e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005182:	2b00      	cmp	r3, #0
 8005184:	d10b      	bne.n	800519e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005186:	4b26      	ldr	r3, [pc, #152]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800518a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800518e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005196:	4a22      	ldr	r2, [pc, #136]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005198:	430b      	orrs	r3, r1
 800519a:	6553      	str	r3, [r2, #84]	@ 0x54
 800519c:	e003      	b.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800519e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80051a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ae:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80051b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80051b4:	2300      	movs	r3, #0
 80051b6:	677b      	str	r3, [r7, #116]	@ 0x74
 80051b8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80051bc:	460b      	mov	r3, r1
 80051be:	4313      	orrs	r3, r2
 80051c0:	d034      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80051c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d003      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80051cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051d0:	d007      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80051d2:	e011      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051d4:	4b12      	ldr	r3, [pc, #72]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d8:	4a11      	ldr	r2, [pc, #68]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80051e0:	e00e      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80051e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e6:	3308      	adds	r3, #8
 80051e8:	2102      	movs	r1, #2
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fca4 	bl	8005b38 <RCCEx_PLL2_Config>
 80051f0:	4603      	mov	r3, r0
 80051f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80051f6:	e003      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005200:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005204:	2b00      	cmp	r3, #0
 8005206:	d10d      	bne.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005208:	4b05      	ldr	r3, [pc, #20]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800520a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800520c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005216:	4a02      	ldr	r2, [pc, #8]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005218:	430b      	orrs	r3, r1
 800521a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800521c:	e006      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800521e:	bf00      	nop
 8005220:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005224:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005228:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800522c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005234:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005238:	66bb      	str	r3, [r7, #104]	@ 0x68
 800523a:	2300      	movs	r3, #0
 800523c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800523e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005242:	460b      	mov	r3, r1
 8005244:	4313      	orrs	r3, r2
 8005246:	d00c      	beq.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524c:	3328      	adds	r3, #40	@ 0x28
 800524e:	2102      	movs	r1, #2
 8005250:	4618      	mov	r0, r3
 8005252:	f000 fd23 	bl	8005c9c <RCCEx_PLL3_Config>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d002      	beq.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800526e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005270:	2300      	movs	r3, #0
 8005272:	667b      	str	r3, [r7, #100]	@ 0x64
 8005274:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005278:	460b      	mov	r3, r1
 800527a:	4313      	orrs	r3, r2
 800527c:	d038      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800527e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005282:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005286:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800528a:	d018      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800528c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005290:	d811      	bhi.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005292:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005296:	d014      	beq.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005298:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800529c:	d80b      	bhi.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d011      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80052a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052a6:	d106      	bne.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052a8:	4bc3      	ldr	r3, [pc, #780]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ac:	4ac2      	ldr	r2, [pc, #776]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80052b4:	e008      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052bc:	e004      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80052be:	bf00      	nop
 80052c0:	e002      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80052c2:	bf00      	nop
 80052c4:	e000      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80052c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d10b      	bne.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052d0:	4bb9      	ldr	r3, [pc, #740]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052d4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80052d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052e0:	4ab5      	ldr	r2, [pc, #724]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052e2:	430b      	orrs	r3, r1
 80052e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80052e6:	e003      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80052f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80052fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80052fe:	2300      	movs	r3, #0
 8005300:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005302:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005306:	460b      	mov	r3, r1
 8005308:	4313      	orrs	r3, r2
 800530a:	d009      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800530c:	4baa      	ldr	r3, [pc, #680]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800530e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005310:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005318:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800531a:	4aa7      	ldr	r2, [pc, #668]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800531c:	430b      	orrs	r3, r1
 800531e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005328:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800532c:	653b      	str	r3, [r7, #80]	@ 0x50
 800532e:	2300      	movs	r3, #0
 8005330:	657b      	str	r3, [r7, #84]	@ 0x54
 8005332:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005336:	460b      	mov	r3, r1
 8005338:	4313      	orrs	r3, r2
 800533a:	d00a      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800533c:	4b9e      	ldr	r3, [pc, #632]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005348:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800534c:	4a9a      	ldr	r2, [pc, #616]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800534e:	430b      	orrs	r3, r1
 8005350:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800535e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005360:	2300      	movs	r3, #0
 8005362:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005364:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005368:	460b      	mov	r3, r1
 800536a:	4313      	orrs	r3, r2
 800536c:	d009      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800536e:	4b92      	ldr	r3, [pc, #584]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005370:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005372:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800537a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800537c:	4a8e      	ldr	r2, [pc, #568]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800537e:	430b      	orrs	r3, r1
 8005380:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800538e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005390:	2300      	movs	r3, #0
 8005392:	647b      	str	r3, [r7, #68]	@ 0x44
 8005394:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005398:	460b      	mov	r3, r1
 800539a:	4313      	orrs	r3, r2
 800539c:	d00e      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800539e:	4b86      	ldr	r3, [pc, #536]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	4a85      	ldr	r2, [pc, #532]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053a4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80053a8:	6113      	str	r3, [r2, #16]
 80053aa:	4b83      	ldr	r3, [pc, #524]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053ac:	6919      	ldr	r1, [r3, #16]
 80053ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80053b6:	4a80      	ldr	r2, [pc, #512]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053b8:	430b      	orrs	r3, r1
 80053ba:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80053bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80053c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053ca:	2300      	movs	r3, #0
 80053cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053ce:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80053d2:	460b      	mov	r3, r1
 80053d4:	4313      	orrs	r3, r2
 80053d6:	d009      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80053d8:	4b77      	ldr	r3, [pc, #476]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053dc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80053e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e6:	4a74      	ldr	r2, [pc, #464]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053e8:	430b      	orrs	r3, r1
 80053ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80053ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80053f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80053fa:	2300      	movs	r3, #0
 80053fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80053fe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005402:	460b      	mov	r3, r1
 8005404:	4313      	orrs	r3, r2
 8005406:	d00a      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005408:	4b6b      	ldr	r3, [pc, #428]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800540a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800540c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005414:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005418:	4a67      	ldr	r2, [pc, #412]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800541a:	430b      	orrs	r3, r1
 800541c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800541e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005426:	2100      	movs	r1, #0
 8005428:	62b9      	str	r1, [r7, #40]	@ 0x28
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005430:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005434:	460b      	mov	r3, r1
 8005436:	4313      	orrs	r3, r2
 8005438:	d011      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800543a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800543e:	3308      	adds	r3, #8
 8005440:	2100      	movs	r1, #0
 8005442:	4618      	mov	r0, r3
 8005444:	f000 fb78 	bl	8005b38 <RCCEx_PLL2_Config>
 8005448:	4603      	mov	r3, r0
 800544a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800544e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005456:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800545a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800545e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005466:	2100      	movs	r1, #0
 8005468:	6239      	str	r1, [r7, #32]
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005470:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005474:	460b      	mov	r3, r1
 8005476:	4313      	orrs	r3, r2
 8005478:	d011      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800547a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800547e:	3308      	adds	r3, #8
 8005480:	2101      	movs	r1, #1
 8005482:	4618      	mov	r0, r3
 8005484:	f000 fb58 	bl	8005b38 <RCCEx_PLL2_Config>
 8005488:	4603      	mov	r3, r0
 800548a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800548e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005492:	2b00      	cmp	r3, #0
 8005494:	d003      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800549a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800549e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a6:	2100      	movs	r1, #0
 80054a8:	61b9      	str	r1, [r7, #24]
 80054aa:	f003 0304 	and.w	r3, r3, #4
 80054ae:	61fb      	str	r3, [r7, #28]
 80054b0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80054b4:	460b      	mov	r3, r1
 80054b6:	4313      	orrs	r3, r2
 80054b8:	d011      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80054ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054be:	3308      	adds	r3, #8
 80054c0:	2102      	movs	r1, #2
 80054c2:	4618      	mov	r0, r3
 80054c4:	f000 fb38 	bl	8005b38 <RCCEx_PLL2_Config>
 80054c8:	4603      	mov	r3, r0
 80054ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80054ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d003      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80054de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e6:	2100      	movs	r1, #0
 80054e8:	6139      	str	r1, [r7, #16]
 80054ea:	f003 0308 	and.w	r3, r3, #8
 80054ee:	617b      	str	r3, [r7, #20]
 80054f0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80054f4:	460b      	mov	r3, r1
 80054f6:	4313      	orrs	r3, r2
 80054f8:	d011      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fe:	3328      	adds	r3, #40	@ 0x28
 8005500:	2100      	movs	r1, #0
 8005502:	4618      	mov	r0, r3
 8005504:	f000 fbca 	bl	8005c9c <RCCEx_PLL3_Config>
 8005508:	4603      	mov	r3, r0
 800550a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800550e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005512:	2b00      	cmp	r3, #0
 8005514:	d003      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800551a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800551e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005526:	2100      	movs	r1, #0
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	f003 0310 	and.w	r3, r3, #16
 800552e:	60fb      	str	r3, [r7, #12]
 8005530:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005534:	460b      	mov	r3, r1
 8005536:	4313      	orrs	r3, r2
 8005538:	d011      	beq.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800553a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553e:	3328      	adds	r3, #40	@ 0x28
 8005540:	2101      	movs	r1, #1
 8005542:	4618      	mov	r0, r3
 8005544:	f000 fbaa 	bl	8005c9c <RCCEx_PLL3_Config>
 8005548:	4603      	mov	r3, r0
 800554a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800554e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800555a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800555e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005566:	2100      	movs	r1, #0
 8005568:	6039      	str	r1, [r7, #0]
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	607b      	str	r3, [r7, #4]
 8005570:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005574:	460b      	mov	r3, r1
 8005576:	4313      	orrs	r3, r2
 8005578:	d011      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800557a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800557e:	3328      	adds	r3, #40	@ 0x28
 8005580:	2102      	movs	r1, #2
 8005582:	4618      	mov	r0, r3
 8005584:	f000 fb8a 	bl	8005c9c <RCCEx_PLL3_Config>
 8005588:	4603      	mov	r3, r0
 800558a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800558e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005592:	2b00      	cmp	r3, #0
 8005594:	d003      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800559a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800559e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80055a6:	2300      	movs	r3, #0
 80055a8:	e000      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80055b2:	46bd      	mov	sp, r7
 80055b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055b8:	58024400 	.word	0x58024400

080055bc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80055c0:	f7fe fd96 	bl	80040f0 <HAL_RCC_GetHCLKFreq>
 80055c4:	4602      	mov	r2, r0
 80055c6:	4b06      	ldr	r3, [pc, #24]	@ (80055e0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	091b      	lsrs	r3, r3, #4
 80055cc:	f003 0307 	and.w	r3, r3, #7
 80055d0:	4904      	ldr	r1, [pc, #16]	@ (80055e4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80055d2:	5ccb      	ldrb	r3, [r1, r3]
 80055d4:	f003 031f 	and.w	r3, r3, #31
 80055d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80055dc:	4618      	mov	r0, r3
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	58024400 	.word	0x58024400
 80055e4:	08008500 	.word	0x08008500

080055e8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b089      	sub	sp, #36	@ 0x24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80055f0:	4ba1      	ldr	r3, [pc, #644]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f4:	f003 0303 	and.w	r3, r3, #3
 80055f8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80055fa:	4b9f      	ldr	r3, [pc, #636]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055fe:	0b1b      	lsrs	r3, r3, #12
 8005600:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005604:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005606:	4b9c      	ldr	r3, [pc, #624]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560a:	091b      	lsrs	r3, r3, #4
 800560c:	f003 0301 	and.w	r3, r3, #1
 8005610:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005612:	4b99      	ldr	r3, [pc, #612]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005616:	08db      	lsrs	r3, r3, #3
 8005618:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	fb02 f303 	mul.w	r3, r2, r3
 8005622:	ee07 3a90 	vmov	s15, r3
 8005626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800562a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	2b00      	cmp	r3, #0
 8005632:	f000 8111 	beq.w	8005858 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	2b02      	cmp	r3, #2
 800563a:	f000 8083 	beq.w	8005744 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	2b02      	cmp	r3, #2
 8005642:	f200 80a1 	bhi.w	8005788 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d003      	beq.n	8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d056      	beq.n	8005700 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005652:	e099      	b.n	8005788 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005654:	4b88      	ldr	r3, [pc, #544]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0320 	and.w	r3, r3, #32
 800565c:	2b00      	cmp	r3, #0
 800565e:	d02d      	beq.n	80056bc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005660:	4b85      	ldr	r3, [pc, #532]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	08db      	lsrs	r3, r3, #3
 8005666:	f003 0303 	and.w	r3, r3, #3
 800566a:	4a84      	ldr	r2, [pc, #528]	@ (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800566c:	fa22 f303 	lsr.w	r3, r2, r3
 8005670:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	ee07 3a90 	vmov	s15, r3
 8005678:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	ee07 3a90 	vmov	s15, r3
 8005682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800568a:	4b7b      	ldr	r3, [pc, #492]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800568c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800568e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005692:	ee07 3a90 	vmov	s15, r3
 8005696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800569a:	ed97 6a03 	vldr	s12, [r7, #12]
 800569e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80056a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80056ba:	e087      	b.n	80057cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	ee07 3a90 	vmov	s15, r3
 80056c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056c6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005884 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80056ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056ce:	4b6a      	ldr	r3, [pc, #424]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056d6:	ee07 3a90 	vmov	s15, r3
 80056da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056de:	ed97 6a03 	vldr	s12, [r7, #12]
 80056e2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80056e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056fe:	e065      	b.n	80057cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	ee07 3a90 	vmov	s15, r3
 8005706:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800570a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005888 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800570e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005712:	4b59      	ldr	r3, [pc, #356]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005716:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800571a:	ee07 3a90 	vmov	s15, r3
 800571e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005722:	ed97 6a03 	vldr	s12, [r7, #12]
 8005726:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800572a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800572e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005732:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005736:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800573a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800573e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005742:	e043      	b.n	80057cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	ee07 3a90 	vmov	s15, r3
 800574a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800574e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800588c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005752:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005756:	4b48      	ldr	r3, [pc, #288]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800575a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800575e:	ee07 3a90 	vmov	s15, r3
 8005762:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005766:	ed97 6a03 	vldr	s12, [r7, #12]
 800576a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800576e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005772:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005776:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800577a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800577e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005782:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005786:	e021      	b.n	80057cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	ee07 3a90 	vmov	s15, r3
 800578e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005792:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005888 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005796:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800579a:	4b37      	ldr	r3, [pc, #220]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800579c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057a2:	ee07 3a90 	vmov	s15, r3
 80057a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80057ae:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057ca:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80057cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d0:	0a5b      	lsrs	r3, r3, #9
 80057d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057d6:	ee07 3a90 	vmov	s15, r3
 80057da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80057ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057f2:	ee17 2a90 	vmov	r2, s15
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80057fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057fe:	0c1b      	lsrs	r3, r3, #16
 8005800:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005804:	ee07 3a90 	vmov	s15, r3
 8005808:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800580c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005810:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005814:	edd7 6a07 	vldr	s13, [r7, #28]
 8005818:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800581c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005820:	ee17 2a90 	vmov	r2, s15
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005828:	4b13      	ldr	r3, [pc, #76]	@ (8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800582a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582c:	0e1b      	lsrs	r3, r3, #24
 800582e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005832:	ee07 3a90 	vmov	s15, r3
 8005836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800583a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800583e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005842:	edd7 6a07 	vldr	s13, [r7, #28]
 8005846:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800584a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800584e:	ee17 2a90 	vmov	r2, s15
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005856:	e008      	b.n	800586a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	609a      	str	r2, [r3, #8]
}
 800586a:	bf00      	nop
 800586c:	3724      	adds	r7, #36	@ 0x24
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	58024400 	.word	0x58024400
 800587c:	03d09000 	.word	0x03d09000
 8005880:	46000000 	.word	0x46000000
 8005884:	4c742400 	.word	0x4c742400
 8005888:	4a742400 	.word	0x4a742400
 800588c:	4bbebc20 	.word	0x4bbebc20

08005890 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005890:	b480      	push	{r7}
 8005892:	b089      	sub	sp, #36	@ 0x24
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005898:	4ba1      	ldr	r3, [pc, #644]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800589a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800589c:	f003 0303 	and.w	r3, r3, #3
 80058a0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80058a2:	4b9f      	ldr	r3, [pc, #636]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a6:	0d1b      	lsrs	r3, r3, #20
 80058a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058ac:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80058ae:	4b9c      	ldr	r3, [pc, #624]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b2:	0a1b      	lsrs	r3, r3, #8
 80058b4:	f003 0301 	and.w	r3, r3, #1
 80058b8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80058ba:	4b99      	ldr	r3, [pc, #612]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058be:	08db      	lsrs	r3, r3, #3
 80058c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80058c4:	693a      	ldr	r2, [r7, #16]
 80058c6:	fb02 f303 	mul.w	r3, r2, r3
 80058ca:	ee07 3a90 	vmov	s15, r3
 80058ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f000 8111 	beq.w	8005b00 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	f000 8083 	beq.w	80059ec <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	f200 80a1 	bhi.w	8005a30 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d003      	beq.n	80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d056      	beq.n	80059a8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80058fa:	e099      	b.n	8005a30 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058fc:	4b88      	ldr	r3, [pc, #544]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0320 	and.w	r3, r3, #32
 8005904:	2b00      	cmp	r3, #0
 8005906:	d02d      	beq.n	8005964 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005908:	4b85      	ldr	r3, [pc, #532]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	08db      	lsrs	r3, r3, #3
 800590e:	f003 0303 	and.w	r3, r3, #3
 8005912:	4a84      	ldr	r2, [pc, #528]	@ (8005b24 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005914:	fa22 f303 	lsr.w	r3, r2, r3
 8005918:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	ee07 3a90 	vmov	s15, r3
 8005920:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	ee07 3a90 	vmov	s15, r3
 800592a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800592e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005932:	4b7b      	ldr	r3, [pc, #492]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800593a:	ee07 3a90 	vmov	s15, r3
 800593e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005942:	ed97 6a03 	vldr	s12, [r7, #12]
 8005946:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005b28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800594a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800594e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005952:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005956:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800595a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800595e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005962:	e087      	b.n	8005a74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	ee07 3a90 	vmov	s15, r3
 800596a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800596e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005b2c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005976:	4b6a      	ldr	r3, [pc, #424]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800597e:	ee07 3a90 	vmov	s15, r3
 8005982:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005986:	ed97 6a03 	vldr	s12, [r7, #12]
 800598a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005b28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800598e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005992:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005996:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800599a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800599e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80059a6:	e065      	b.n	8005a74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	ee07 3a90 	vmov	s15, r3
 80059ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059b2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005b30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80059b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059ba:	4b59      	ldr	r3, [pc, #356]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059c2:	ee07 3a90 	vmov	s15, r3
 80059c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80059ce:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005b28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80059d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80059ea:	e043      	b.n	8005a74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	ee07 3a90 	vmov	s15, r3
 80059f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059f6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005b34 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80059fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059fe:	4b48      	ldr	r3, [pc, #288]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a06:	ee07 3a90 	vmov	s15, r3
 8005a0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a12:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005b28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a2e:	e021      	b.n	8005a74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	ee07 3a90 	vmov	s15, r3
 8005a36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a3a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005b30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005a3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a42:	4b37      	ldr	r3, [pc, #220]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a4a:	ee07 3a90 	vmov	s15, r3
 8005a4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a52:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a56:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005b28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a72:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005a74:	4b2a      	ldr	r3, [pc, #168]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a78:	0a5b      	lsrs	r3, r3, #9
 8005a7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a7e:	ee07 3a90 	vmov	s15, r3
 8005a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005a8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a9a:	ee17 2a90 	vmov	r2, s15
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005aa2:	4b1f      	ldr	r3, [pc, #124]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa6:	0c1b      	lsrs	r3, r3, #16
 8005aa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005aac:	ee07 3a90 	vmov	s15, r3
 8005ab0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ab4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ab8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005abc:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ac0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ac4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ac8:	ee17 2a90 	vmov	r2, s15
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005ad0:	4b13      	ldr	r3, [pc, #76]	@ (8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad4:	0e1b      	lsrs	r3, r3, #24
 8005ad6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ada:	ee07 3a90 	vmov	s15, r3
 8005ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ae2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ae6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005aea:	edd7 6a07 	vldr	s13, [r7, #28]
 8005aee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005af2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005af6:	ee17 2a90 	vmov	r2, s15
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005afe:	e008      	b.n	8005b12 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2200      	movs	r2, #0
 8005b04:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	609a      	str	r2, [r3, #8]
}
 8005b12:	bf00      	nop
 8005b14:	3724      	adds	r7, #36	@ 0x24
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	58024400 	.word	0x58024400
 8005b24:	03d09000 	.word	0x03d09000
 8005b28:	46000000 	.word	0x46000000
 8005b2c:	4c742400 	.word	0x4c742400
 8005b30:	4a742400 	.word	0x4a742400
 8005b34:	4bbebc20 	.word	0x4bbebc20

08005b38 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b42:	2300      	movs	r3, #0
 8005b44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b46:	4b53      	ldr	r3, [pc, #332]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4a:	f003 0303 	and.w	r3, r3, #3
 8005b4e:	2b03      	cmp	r3, #3
 8005b50:	d101      	bne.n	8005b56 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e099      	b.n	8005c8a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005b56:	4b4f      	ldr	r3, [pc, #316]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a4e      	ldr	r2, [pc, #312]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005b5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005b60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b62:	f7fb ff8d 	bl	8001a80 <HAL_GetTick>
 8005b66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005b68:	e008      	b.n	8005b7c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005b6a:	f7fb ff89 	bl	8001a80 <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d901      	bls.n	8005b7c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e086      	b.n	8005c8a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005b7c:	4b45      	ldr	r3, [pc, #276]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1f0      	bne.n	8005b6a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005b88:	4b42      	ldr	r3, [pc, #264]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b8c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	031b      	lsls	r3, r3, #12
 8005b96:	493f      	ldr	r1, [pc, #252]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	3b01      	subs	r3, #1
 8005bac:	025b      	lsls	r3, r3, #9
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	041b      	lsls	r3, r3, #16
 8005bba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	061b      	lsls	r3, r3, #24
 8005bc8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005bcc:	4931      	ldr	r1, [pc, #196]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005bd2:	4b30      	ldr	r3, [pc, #192]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	492d      	ldr	r1, [pc, #180]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005be4:	4b2b      	ldr	r3, [pc, #172]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be8:	f023 0220 	bic.w	r2, r3, #32
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	4928      	ldr	r1, [pc, #160]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005bf6:	4b27      	ldr	r3, [pc, #156]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfa:	4a26      	ldr	r2, [pc, #152]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005bfc:	f023 0310 	bic.w	r3, r3, #16
 8005c00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005c02:	4b24      	ldr	r3, [pc, #144]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c06:	4b24      	ldr	r3, [pc, #144]	@ (8005c98 <RCCEx_PLL2_Config+0x160>)
 8005c08:	4013      	ands	r3, r2
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	69d2      	ldr	r2, [r2, #28]
 8005c0e:	00d2      	lsls	r2, r2, #3
 8005c10:	4920      	ldr	r1, [pc, #128]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005c16:	4b1f      	ldr	r3, [pc, #124]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c1c:	f043 0310 	orr.w	r3, r3, #16
 8005c20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d106      	bne.n	8005c36 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005c28:	4b1a      	ldr	r3, [pc, #104]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2c:	4a19      	ldr	r2, [pc, #100]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c2e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c34:	e00f      	b.n	8005c56 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d106      	bne.n	8005c4a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005c3c:	4b15      	ldr	r3, [pc, #84]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c40:	4a14      	ldr	r2, [pc, #80]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c48:	e005      	b.n	8005c56 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005c4a:	4b12      	ldr	r3, [pc, #72]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4e:	4a11      	ldr	r2, [pc, #68]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005c54:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005c56:	4b0f      	ldr	r3, [pc, #60]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a0e      	ldr	r2, [pc, #56]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005c60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c62:	f7fb ff0d 	bl	8001a80 <HAL_GetTick>
 8005c66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005c68:	e008      	b.n	8005c7c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005c6a:	f7fb ff09 	bl	8001a80 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d901      	bls.n	8005c7c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e006      	b.n	8005c8a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005c7c:	4b05      	ldr	r3, [pc, #20]	@ (8005c94 <RCCEx_PLL2_Config+0x15c>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d0f0      	beq.n	8005c6a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	58024400 	.word	0x58024400
 8005c98:	ffff0007 	.word	0xffff0007

08005c9c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005caa:	4b53      	ldr	r3, [pc, #332]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cae:	f003 0303 	and.w	r3, r3, #3
 8005cb2:	2b03      	cmp	r3, #3
 8005cb4:	d101      	bne.n	8005cba <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e099      	b.n	8005dee <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005cba:	4b4f      	ldr	r3, [pc, #316]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a4e      	ldr	r2, [pc, #312]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005cc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cc6:	f7fb fedb 	bl	8001a80 <HAL_GetTick>
 8005cca:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005ccc:	e008      	b.n	8005ce0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005cce:	f7fb fed7 	bl	8001a80 <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d901      	bls.n	8005ce0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e086      	b.n	8005dee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005ce0:	4b45      	ldr	r3, [pc, #276]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1f0      	bne.n	8005cce <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005cec:	4b42      	ldr	r3, [pc, #264]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	051b      	lsls	r3, r3, #20
 8005cfa:	493f      	ldr	r1, [pc, #252]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	3b01      	subs	r3, #1
 8005d06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	025b      	lsls	r3, r3, #9
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	431a      	orrs	r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	041b      	lsls	r3, r3, #16
 8005d1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d22:	431a      	orrs	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	3b01      	subs	r3, #1
 8005d2a:	061b      	lsls	r3, r3, #24
 8005d2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d30:	4931      	ldr	r1, [pc, #196]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005d36:	4b30      	ldr	r3, [pc, #192]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	492d      	ldr	r1, [pc, #180]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d44:	4313      	orrs	r3, r2
 8005d46:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005d48:	4b2b      	ldr	r3, [pc, #172]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d4c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	4928      	ldr	r1, [pc, #160]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d56:	4313      	orrs	r3, r2
 8005d58:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005d5a:	4b27      	ldr	r3, [pc, #156]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5e:	4a26      	ldr	r2, [pc, #152]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005d66:	4b24      	ldr	r3, [pc, #144]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d6a:	4b24      	ldr	r3, [pc, #144]	@ (8005dfc <RCCEx_PLL3_Config+0x160>)
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	69d2      	ldr	r2, [r2, #28]
 8005d72:	00d2      	lsls	r2, r2, #3
 8005d74:	4920      	ldr	r1, [pc, #128]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d76:	4313      	orrs	r3, r2
 8005d78:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7e:	4a1e      	ldr	r2, [pc, #120]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d106      	bne.n	8005d9a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d90:	4a19      	ldr	r2, [pc, #100]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005d92:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005d96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005d98:	e00f      	b.n	8005dba <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d106      	bne.n	8005dae <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005da0:	4b15      	ldr	r3, [pc, #84]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da4:	4a14      	ldr	r2, [pc, #80]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005da6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005daa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005dac:	e005      	b.n	8005dba <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005dae:	4b12      	ldr	r3, [pc, #72]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db2:	4a11      	ldr	r2, [pc, #68]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005db4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005db8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005dba:	4b0f      	ldr	r3, [pc, #60]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a0e      	ldr	r2, [pc, #56]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dc6:	f7fb fe5b 	bl	8001a80 <HAL_GetTick>
 8005dca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005dcc:	e008      	b.n	8005de0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005dce:	f7fb fe57 	bl	8001a80 <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	d901      	bls.n	8005de0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e006      	b.n	8005dee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005de0:	4b05      	ldr	r3, [pc, #20]	@ (8005df8 <RCCEx_PLL3_Config+0x15c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d0f0      	beq.n	8005dce <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	bf00      	nop
 8005df8:	58024400 	.word	0x58024400
 8005dfc:	ffff0007 	.word	0xffff0007

08005e00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d101      	bne.n	8005e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e042      	b.n	8005e98 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d106      	bne.n	8005e2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f7fb fbc1 	bl	80015ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2224      	movs	r2, #36	@ 0x24
 8005e2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f022 0201 	bic.w	r2, r2, #1
 8005e40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d002      	beq.n	8005e50 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f001 fab4 	bl	80073b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f000 fd49 	bl	80068e8 <UART_SetConfig>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d101      	bne.n	8005e60 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e01b      	b.n	8005e98 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	685a      	ldr	r2, [r3, #4]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	689a      	ldr	r2, [r3, #8]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f042 0201 	orr.w	r2, r2, #1
 8005e8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f001 fb33 	bl	80074fc <UART_CheckIdleState>
 8005e96:	4603      	mov	r3, r0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3708      	adds	r7, #8
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b08a      	sub	sp, #40	@ 0x28
 8005ea4:	af02      	add	r7, sp, #8
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	603b      	str	r3, [r7, #0]
 8005eac:	4613      	mov	r3, r2
 8005eae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eb6:	2b20      	cmp	r3, #32
 8005eb8:	d17b      	bne.n	8005fb2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d002      	beq.n	8005ec6 <HAL_UART_Transmit+0x26>
 8005ec0:	88fb      	ldrh	r3, [r7, #6]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d101      	bne.n	8005eca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e074      	b.n	8005fb4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2221      	movs	r2, #33	@ 0x21
 8005ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eda:	f7fb fdd1 	bl	8001a80 <HAL_GetTick>
 8005ede:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	88fa      	ldrh	r2, [r7, #6]
 8005ee4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	88fa      	ldrh	r2, [r7, #6]
 8005eec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ef8:	d108      	bne.n	8005f0c <HAL_UART_Transmit+0x6c>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d104      	bne.n	8005f0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f02:	2300      	movs	r3, #0
 8005f04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	61bb      	str	r3, [r7, #24]
 8005f0a:	e003      	b.n	8005f14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f10:	2300      	movs	r3, #0
 8005f12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f14:	e030      	b.n	8005f78 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	9300      	str	r3, [sp, #0]
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	2180      	movs	r1, #128	@ 0x80
 8005f20:	68f8      	ldr	r0, [r7, #12]
 8005f22:	f001 fb95 	bl	8007650 <UART_WaitOnFlagUntilTimeout>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d005      	beq.n	8005f38 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2220      	movs	r2, #32
 8005f30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e03d      	b.n	8005fb4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10b      	bne.n	8005f56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	881b      	ldrh	r3, [r3, #0]
 8005f42:	461a      	mov	r2, r3
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f4c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	3302      	adds	r3, #2
 8005f52:	61bb      	str	r3, [r7, #24]
 8005f54:	e007      	b.n	8005f66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	781a      	ldrb	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	3301      	adds	r3, #1
 8005f64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	b29a      	uxth	r2, r3
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1c8      	bne.n	8005f16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	2140      	movs	r1, #64	@ 0x40
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f001 fb5e 	bl	8007650 <UART_WaitOnFlagUntilTimeout>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d005      	beq.n	8005fa6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e006      	b.n	8005fb4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2220      	movs	r2, #32
 8005faa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	e000      	b.n	8005fb4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005fb2:	2302      	movs	r3, #2
  }
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3720      	adds	r7, #32
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08a      	sub	sp, #40	@ 0x28
 8005fc0:	af02      	add	r7, sp, #8
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	603b      	str	r3, [r7, #0]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fd2:	2b20      	cmp	r3, #32
 8005fd4:	f040 80b5 	bne.w	8006142 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d002      	beq.n	8005fe4 <HAL_UART_Receive+0x28>
 8005fde:	88fb      	ldrh	r3, [r7, #6]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d101      	bne.n	8005fe8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e0ad      	b.n	8006144 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2222      	movs	r2, #34	@ 0x22
 8005ff4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ffe:	f7fb fd3f 	bl	8001a80 <HAL_GetTick>
 8006002:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	88fa      	ldrh	r2, [r7, #6]
 8006008:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	88fa      	ldrh	r2, [r7, #6]
 8006010:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800601c:	d10e      	bne.n	800603c <HAL_UART_Receive+0x80>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d105      	bne.n	8006032 <HAL_UART_Receive+0x76>
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800602c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006030:	e02d      	b.n	800608e <HAL_UART_Receive+0xd2>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	22ff      	movs	r2, #255	@ 0xff
 8006036:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800603a:	e028      	b.n	800608e <HAL_UART_Receive+0xd2>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10d      	bne.n	8006060 <HAL_UART_Receive+0xa4>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d104      	bne.n	8006056 <HAL_UART_Receive+0x9a>
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	22ff      	movs	r2, #255	@ 0xff
 8006050:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006054:	e01b      	b.n	800608e <HAL_UART_Receive+0xd2>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	227f      	movs	r2, #127	@ 0x7f
 800605a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800605e:	e016      	b.n	800608e <HAL_UART_Receive+0xd2>
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006068:	d10d      	bne.n	8006086 <HAL_UART_Receive+0xca>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d104      	bne.n	800607c <HAL_UART_Receive+0xc0>
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	227f      	movs	r2, #127	@ 0x7f
 8006076:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800607a:	e008      	b.n	800608e <HAL_UART_Receive+0xd2>
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	223f      	movs	r2, #63	@ 0x3f
 8006080:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006084:	e003      	b.n	800608e <HAL_UART_Receive+0xd2>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2200      	movs	r2, #0
 800608a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006094:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800609e:	d108      	bne.n	80060b2 <HAL_UART_Receive+0xf6>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d104      	bne.n	80060b2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80060a8:	2300      	movs	r3, #0
 80060aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	61bb      	str	r3, [r7, #24]
 80060b0:	e003      	b.n	80060ba <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060b6:	2300      	movs	r3, #0
 80060b8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80060ba:	e036      	b.n	800612a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	9300      	str	r3, [sp, #0]
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	2200      	movs	r2, #0
 80060c4:	2120      	movs	r1, #32
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f001 fac2 	bl	8007650 <UART_WaitOnFlagUntilTimeout>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d005      	beq.n	80060de <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2220      	movs	r2, #32
 80060d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e032      	b.n	8006144 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80060de:	69fb      	ldr	r3, [r7, #28]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d10c      	bne.n	80060fe <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	8a7b      	ldrh	r3, [r7, #18]
 80060ee:	4013      	ands	r3, r2
 80060f0:	b29a      	uxth	r2, r3
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	3302      	adds	r3, #2
 80060fa:	61bb      	str	r3, [r7, #24]
 80060fc:	e00c      	b.n	8006118 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006104:	b2da      	uxtb	r2, r3
 8006106:	8a7b      	ldrh	r3, [r7, #18]
 8006108:	b2db      	uxtb	r3, r3
 800610a:	4013      	ands	r3, r2
 800610c:	b2da      	uxtb	r2, r3
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	3301      	adds	r3, #1
 8006116:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800611e:	b29b      	uxth	r3, r3
 8006120:	3b01      	subs	r3, #1
 8006122:	b29a      	uxth	r2, r3
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006130:	b29b      	uxth	r3, r3
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1c2      	bne.n	80060bc <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2220      	movs	r2, #32
 800613a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	e000      	b.n	8006144 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8006142:	2302      	movs	r3, #2
  }
}
 8006144:	4618      	mov	r0, r3
 8006146:	3720      	adds	r7, #32
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b0ba      	sub	sp, #232	@ 0xe8
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	69db      	ldr	r3, [r3, #28]
 800615a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006172:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006176:	f640 030f 	movw	r3, #2063	@ 0x80f
 800617a:	4013      	ands	r3, r2
 800617c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006180:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006184:	2b00      	cmp	r3, #0
 8006186:	d11b      	bne.n	80061c0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800618c:	f003 0320 	and.w	r3, r3, #32
 8006190:	2b00      	cmp	r3, #0
 8006192:	d015      	beq.n	80061c0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006198:	f003 0320 	and.w	r3, r3, #32
 800619c:	2b00      	cmp	r3, #0
 800619e:	d105      	bne.n	80061ac <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80061a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d009      	beq.n	80061c0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	f000 8377 	beq.w	80068a4 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	4798      	blx	r3
      }
      return;
 80061be:	e371      	b.n	80068a4 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80061c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f000 8123 	beq.w	8006410 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80061ca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80061ce:	4b8d      	ldr	r3, [pc, #564]	@ (8006404 <HAL_UART_IRQHandler+0x2b8>)
 80061d0:	4013      	ands	r3, r2
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d106      	bne.n	80061e4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80061d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80061da:	4b8b      	ldr	r3, [pc, #556]	@ (8006408 <HAL_UART_IRQHandler+0x2bc>)
 80061dc:	4013      	ands	r3, r2
 80061de:	2b00      	cmp	r3, #0
 80061e0:	f000 8116 	beq.w	8006410 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80061e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061e8:	f003 0301 	and.w	r3, r3, #1
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d011      	beq.n	8006214 <HAL_UART_IRQHandler+0xc8>
 80061f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00b      	beq.n	8006214 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2201      	movs	r2, #1
 8006202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800620a:	f043 0201 	orr.w	r2, r3, #1
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006218:	f003 0302 	and.w	r3, r3, #2
 800621c:	2b00      	cmp	r3, #0
 800621e:	d011      	beq.n	8006244 <HAL_UART_IRQHandler+0xf8>
 8006220:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006224:	f003 0301 	and.w	r3, r3, #1
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00b      	beq.n	8006244 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2202      	movs	r2, #2
 8006232:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800623a:	f043 0204 	orr.w	r2, r3, #4
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006248:	f003 0304 	and.w	r3, r3, #4
 800624c:	2b00      	cmp	r3, #0
 800624e:	d011      	beq.n	8006274 <HAL_UART_IRQHandler+0x128>
 8006250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006254:	f003 0301 	and.w	r3, r3, #1
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00b      	beq.n	8006274 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2204      	movs	r2, #4
 8006262:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800626a:	f043 0202 	orr.w	r2, r3, #2
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006278:	f003 0308 	and.w	r3, r3, #8
 800627c:	2b00      	cmp	r3, #0
 800627e:	d017      	beq.n	80062b0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006284:	f003 0320 	and.w	r3, r3, #32
 8006288:	2b00      	cmp	r3, #0
 800628a:	d105      	bne.n	8006298 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800628c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006290:	4b5c      	ldr	r3, [pc, #368]	@ (8006404 <HAL_UART_IRQHandler+0x2b8>)
 8006292:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00b      	beq.n	80062b0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2208      	movs	r2, #8
 800629e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062a6:	f043 0208 	orr.w	r2, r3, #8
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80062b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d012      	beq.n	80062e2 <HAL_UART_IRQHandler+0x196>
 80062bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00c      	beq.n	80062e2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80062d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062d8:	f043 0220 	orr.w	r2, r3, #32
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 82dd 	beq.w	80068a8 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80062ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062f2:	f003 0320 	and.w	r3, r3, #32
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d013      	beq.n	8006322 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80062fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062fe:	f003 0320 	and.w	r3, r3, #32
 8006302:	2b00      	cmp	r3, #0
 8006304:	d105      	bne.n	8006312 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006306:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800630a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d007      	beq.n	8006322 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006316:	2b00      	cmp	r3, #0
 8006318:	d003      	beq.n	8006322 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006328:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006336:	2b40      	cmp	r3, #64	@ 0x40
 8006338:	d005      	beq.n	8006346 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800633a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800633e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006342:	2b00      	cmp	r3, #0
 8006344:	d054      	beq.n	80063f0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f001 f9f0 	bl	800772c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006356:	2b40      	cmp	r3, #64	@ 0x40
 8006358:	d146      	bne.n	80063e8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	3308      	adds	r3, #8
 8006360:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006364:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006368:	e853 3f00 	ldrex	r3, [r3]
 800636c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006370:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006374:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006378:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	3308      	adds	r3, #8
 8006382:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006386:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800638a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800638e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006392:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006396:	e841 2300 	strex	r3, r2, [r1]
 800639a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800639e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1d9      	bne.n	800635a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d017      	beq.n	80063e0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063b6:	4a15      	ldr	r2, [pc, #84]	@ (800640c <HAL_UART_IRQHandler+0x2c0>)
 80063b8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063c0:	4618      	mov	r0, r3
 80063c2:	f7fb ffc7 	bl	8002354 <HAL_DMA_Abort_IT>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d019      	beq.n	8006400 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80063da:	4610      	mov	r0, r2
 80063dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063de:	e00f      	b.n	8006400 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 fa77 	bl	80068d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063e6:	e00b      	b.n	8006400 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 fa73 	bl	80068d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063ee:	e007      	b.n	8006400 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 fa6f 	bl	80068d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80063fe:	e253      	b.n	80068a8 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006400:	bf00      	nop
    return;
 8006402:	e251      	b.n	80068a8 <HAL_UART_IRQHandler+0x75c>
 8006404:	10000001 	.word	0x10000001
 8006408:	04000120 	.word	0x04000120
 800640c:	080077f9 	.word	0x080077f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006414:	2b01      	cmp	r3, #1
 8006416:	f040 81e7 	bne.w	80067e8 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800641a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800641e:	f003 0310 	and.w	r3, r3, #16
 8006422:	2b00      	cmp	r3, #0
 8006424:	f000 81e0 	beq.w	80067e8 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800642c:	f003 0310 	and.w	r3, r3, #16
 8006430:	2b00      	cmp	r3, #0
 8006432:	f000 81d9 	beq.w	80067e8 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2210      	movs	r2, #16
 800643c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b40      	cmp	r3, #64	@ 0x40
 800644a:	f040 8151 	bne.w	80066f0 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a96      	ldr	r2, [pc, #600]	@ (80066b0 <HAL_UART_IRQHandler+0x564>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d068      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a93      	ldr	r2, [pc, #588]	@ (80066b4 <HAL_UART_IRQHandler+0x568>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d061      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a91      	ldr	r2, [pc, #580]	@ (80066b8 <HAL_UART_IRQHandler+0x56c>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d05a      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a8e      	ldr	r2, [pc, #568]	@ (80066bc <HAL_UART_IRQHandler+0x570>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d053      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a8c      	ldr	r2, [pc, #560]	@ (80066c0 <HAL_UART_IRQHandler+0x574>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d04c      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a89      	ldr	r2, [pc, #548]	@ (80066c4 <HAL_UART_IRQHandler+0x578>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d045      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a87      	ldr	r2, [pc, #540]	@ (80066c8 <HAL_UART_IRQHandler+0x57c>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d03e      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a84      	ldr	r2, [pc, #528]	@ (80066cc <HAL_UART_IRQHandler+0x580>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d037      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a82      	ldr	r2, [pc, #520]	@ (80066d0 <HAL_UART_IRQHandler+0x584>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d030      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a7f      	ldr	r2, [pc, #508]	@ (80066d4 <HAL_UART_IRQHandler+0x588>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d029      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a7d      	ldr	r2, [pc, #500]	@ (80066d8 <HAL_UART_IRQHandler+0x58c>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d022      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a7a      	ldr	r2, [pc, #488]	@ (80066dc <HAL_UART_IRQHandler+0x590>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d01b      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a78      	ldr	r2, [pc, #480]	@ (80066e0 <HAL_UART_IRQHandler+0x594>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d014      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a75      	ldr	r2, [pc, #468]	@ (80066e4 <HAL_UART_IRQHandler+0x598>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d00d      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a73      	ldr	r2, [pc, #460]	@ (80066e8 <HAL_UART_IRQHandler+0x59c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d006      	beq.n	800652e <HAL_UART_IRQHandler+0x3e2>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a70      	ldr	r2, [pc, #448]	@ (80066ec <HAL_UART_IRQHandler+0x5a0>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d106      	bne.n	800653c <HAL_UART_IRQHandler+0x3f0>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	b29b      	uxth	r3, r3
 800653a:	e005      	b.n	8006548 <HAL_UART_IRQHandler+0x3fc>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	b29b      	uxth	r3, r3
 8006548:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800654c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 81ab 	beq.w	80068ac <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800655c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006560:	429a      	cmp	r2, r3
 8006562:	f080 81a3 	bcs.w	80068ac <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800656c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006576:	69db      	ldr	r3, [r3, #28]
 8006578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800657c:	f000 8087 	beq.w	800668e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006588:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800658c:	e853 3f00 	ldrex	r3, [r3]
 8006590:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006594:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800659c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	461a      	mov	r2, r3
 80065a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80065aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80065ae:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065ba:	e841 2300 	strex	r3, r2, [r1]
 80065be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80065c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1da      	bne.n	8006580 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	3308      	adds	r3, #8
 80065d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065d4:	e853 3f00 	ldrex	r3, [r3]
 80065d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80065da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065dc:	f023 0301 	bic.w	r3, r3, #1
 80065e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3308      	adds	r3, #8
 80065ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80065ee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80065f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80065f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80065fa:	e841 2300 	strex	r3, r2, [r1]
 80065fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006600:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006602:	2b00      	cmp	r3, #0
 8006604:	d1e1      	bne.n	80065ca <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	3308      	adds	r3, #8
 800660c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006610:	e853 3f00 	ldrex	r3, [r3]
 8006614:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006616:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006618:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800661c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	3308      	adds	r3, #8
 8006626:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800662a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800662c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006630:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006632:	e841 2300 	strex	r3, r2, [r1]
 8006636:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006638:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1e3      	bne.n	8006606 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2220      	movs	r2, #32
 8006642:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006652:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006654:	e853 3f00 	ldrex	r3, [r3]
 8006658:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800665a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800665c:	f023 0310 	bic.w	r3, r3, #16
 8006660:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	461a      	mov	r2, r3
 800666a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800666e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006670:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006672:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006674:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006676:	e841 2300 	strex	r3, r2, [r1]
 800667a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800667c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1e4      	bne.n	800664c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006688:	4618      	mov	r0, r3
 800668a:	f7fb fb45 	bl	8001d18 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2202      	movs	r2, #2
 8006692:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	4619      	mov	r1, r3
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f7fa ff05 	bl	80014b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80066ae:	e0fd      	b.n	80068ac <HAL_UART_IRQHandler+0x760>
 80066b0:	40020010 	.word	0x40020010
 80066b4:	40020028 	.word	0x40020028
 80066b8:	40020040 	.word	0x40020040
 80066bc:	40020058 	.word	0x40020058
 80066c0:	40020070 	.word	0x40020070
 80066c4:	40020088 	.word	0x40020088
 80066c8:	400200a0 	.word	0x400200a0
 80066cc:	400200b8 	.word	0x400200b8
 80066d0:	40020410 	.word	0x40020410
 80066d4:	40020428 	.word	0x40020428
 80066d8:	40020440 	.word	0x40020440
 80066dc:	40020458 	.word	0x40020458
 80066e0:	40020470 	.word	0x40020470
 80066e4:	40020488 	.word	0x40020488
 80066e8:	400204a0 	.word	0x400204a0
 80066ec:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800670a:	b29b      	uxth	r3, r3
 800670c:	2b00      	cmp	r3, #0
 800670e:	f000 80cf 	beq.w	80068b0 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 8006712:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006716:	2b00      	cmp	r3, #0
 8006718:	f000 80ca 	beq.w	80068b0 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006724:	e853 3f00 	ldrex	r3, [r3]
 8006728:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800672a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800672c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006730:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	461a      	mov	r2, r3
 800673a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800673e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006740:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006742:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006744:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006746:	e841 2300 	strex	r3, r2, [r1]
 800674a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800674c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800674e:	2b00      	cmp	r3, #0
 8006750:	d1e4      	bne.n	800671c <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	3308      	adds	r3, #8
 8006758:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675c:	e853 3f00 	ldrex	r3, [r3]
 8006760:	623b      	str	r3, [r7, #32]
   return(result);
 8006762:	6a3a      	ldr	r2, [r7, #32]
 8006764:	4b55      	ldr	r3, [pc, #340]	@ (80068bc <HAL_UART_IRQHandler+0x770>)
 8006766:	4013      	ands	r3, r2
 8006768:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	3308      	adds	r3, #8
 8006772:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006776:	633a      	str	r2, [r7, #48]	@ 0x30
 8006778:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800677c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1e3      	bne.n	8006752 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2220      	movs	r2, #32
 800678e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	e853 3f00 	ldrex	r3, [r3]
 80067aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f023 0310 	bic.w	r3, r3, #16
 80067b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	461a      	mov	r2, r3
 80067bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80067c0:	61fb      	str	r3, [r7, #28]
 80067c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c4:	69b9      	ldr	r1, [r7, #24]
 80067c6:	69fa      	ldr	r2, [r7, #28]
 80067c8:	e841 2300 	strex	r3, r2, [r1]
 80067cc:	617b      	str	r3, [r7, #20]
   return(result);
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1e4      	bne.n	800679e <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2202      	movs	r2, #2
 80067d8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067de:	4619      	mov	r1, r3
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f7fa fe69 	bl	80014b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80067e6:	e063      	b.n	80068b0 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80067e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d00e      	beq.n	8006812 <HAL_UART_IRQHandler+0x6c6>
 80067f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d008      	beq.n	8006812 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006808:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f001 f835 	bl	800787a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006810:	e051      	b.n	80068b6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006816:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800681a:	2b00      	cmp	r3, #0
 800681c:	d014      	beq.n	8006848 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800681e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006826:	2b00      	cmp	r3, #0
 8006828:	d105      	bne.n	8006836 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800682a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800682e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006832:	2b00      	cmp	r3, #0
 8006834:	d008      	beq.n	8006848 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800683a:	2b00      	cmp	r3, #0
 800683c:	d03a      	beq.n	80068b4 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	4798      	blx	r3
    }
    return;
 8006846:	e035      	b.n	80068b4 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800684c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006850:	2b00      	cmp	r3, #0
 8006852:	d009      	beq.n	8006868 <HAL_UART_IRQHandler+0x71c>
 8006854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800685c:	2b00      	cmp	r3, #0
 800685e:	d003      	beq.n	8006868 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 ffdf 	bl	8007824 <UART_EndTransmit_IT>
    return;
 8006866:	e026      	b.n	80068b6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800686c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006870:	2b00      	cmp	r3, #0
 8006872:	d009      	beq.n	8006888 <HAL_UART_IRQHandler+0x73c>
 8006874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006878:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800687c:	2b00      	cmp	r3, #0
 800687e:	d003      	beq.n	8006888 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f001 f80e 	bl	80078a2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006886:	e016      	b.n	80068b6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800688c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006890:	2b00      	cmp	r3, #0
 8006892:	d010      	beq.n	80068b6 <HAL_UART_IRQHandler+0x76a>
 8006894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006898:	2b00      	cmp	r3, #0
 800689a:	da0c      	bge.n	80068b6 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 fff6 	bl	800788e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068a2:	e008      	b.n	80068b6 <HAL_UART_IRQHandler+0x76a>
      return;
 80068a4:	bf00      	nop
 80068a6:	e006      	b.n	80068b6 <HAL_UART_IRQHandler+0x76a>
    return;
 80068a8:	bf00      	nop
 80068aa:	e004      	b.n	80068b6 <HAL_UART_IRQHandler+0x76a>
      return;
 80068ac:	bf00      	nop
 80068ae:	e002      	b.n	80068b6 <HAL_UART_IRQHandler+0x76a>
      return;
 80068b0:	bf00      	nop
 80068b2:	e000      	b.n	80068b6 <HAL_UART_IRQHandler+0x76a>
    return;
 80068b4:	bf00      	nop
  }
}
 80068b6:	37e8      	adds	r7, #232	@ 0xe8
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	effffffe 	.word	0xeffffffe

080068c0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068ec:	b092      	sub	sp, #72	@ 0x48
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80068f2:	2300      	movs	r3, #0
 80068f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	689a      	ldr	r2, [r3, #8]
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	691b      	ldr	r3, [r3, #16]
 8006900:	431a      	orrs	r2, r3
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	695b      	ldr	r3, [r3, #20]
 8006906:	431a      	orrs	r2, r3
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	69db      	ldr	r3, [r3, #28]
 800690c:	4313      	orrs	r3, r2
 800690e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	4bbe      	ldr	r3, [pc, #760]	@ (8006c10 <UART_SetConfig+0x328>)
 8006918:	4013      	ands	r3, r2
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	6812      	ldr	r2, [r2, #0]
 800691e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006920:	430b      	orrs	r3, r1
 8006922:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	68da      	ldr	r2, [r3, #12]
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	430a      	orrs	r2, r1
 8006938:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	699b      	ldr	r3, [r3, #24]
 800693e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4ab3      	ldr	r2, [pc, #716]	@ (8006c14 <UART_SetConfig+0x32c>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d004      	beq.n	8006954 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	6a1b      	ldr	r3, [r3, #32]
 800694e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006950:	4313      	orrs	r3, r2
 8006952:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	689a      	ldr	r2, [r3, #8]
 800695a:	4baf      	ldr	r3, [pc, #700]	@ (8006c18 <UART_SetConfig+0x330>)
 800695c:	4013      	ands	r3, r2
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	6812      	ldr	r2, [r2, #0]
 8006962:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006964:	430b      	orrs	r3, r1
 8006966:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696e:	f023 010f 	bic.w	r1, r3, #15
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	430a      	orrs	r2, r1
 800697c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4aa6      	ldr	r2, [pc, #664]	@ (8006c1c <UART_SetConfig+0x334>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d177      	bne.n	8006a78 <UART_SetConfig+0x190>
 8006988:	4ba5      	ldr	r3, [pc, #660]	@ (8006c20 <UART_SetConfig+0x338>)
 800698a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800698c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006990:	2b28      	cmp	r3, #40	@ 0x28
 8006992:	d86d      	bhi.n	8006a70 <UART_SetConfig+0x188>
 8006994:	a201      	add	r2, pc, #4	@ (adr r2, 800699c <UART_SetConfig+0xb4>)
 8006996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800699a:	bf00      	nop
 800699c:	08006a41 	.word	0x08006a41
 80069a0:	08006a71 	.word	0x08006a71
 80069a4:	08006a71 	.word	0x08006a71
 80069a8:	08006a71 	.word	0x08006a71
 80069ac:	08006a71 	.word	0x08006a71
 80069b0:	08006a71 	.word	0x08006a71
 80069b4:	08006a71 	.word	0x08006a71
 80069b8:	08006a71 	.word	0x08006a71
 80069bc:	08006a49 	.word	0x08006a49
 80069c0:	08006a71 	.word	0x08006a71
 80069c4:	08006a71 	.word	0x08006a71
 80069c8:	08006a71 	.word	0x08006a71
 80069cc:	08006a71 	.word	0x08006a71
 80069d0:	08006a71 	.word	0x08006a71
 80069d4:	08006a71 	.word	0x08006a71
 80069d8:	08006a71 	.word	0x08006a71
 80069dc:	08006a51 	.word	0x08006a51
 80069e0:	08006a71 	.word	0x08006a71
 80069e4:	08006a71 	.word	0x08006a71
 80069e8:	08006a71 	.word	0x08006a71
 80069ec:	08006a71 	.word	0x08006a71
 80069f0:	08006a71 	.word	0x08006a71
 80069f4:	08006a71 	.word	0x08006a71
 80069f8:	08006a71 	.word	0x08006a71
 80069fc:	08006a59 	.word	0x08006a59
 8006a00:	08006a71 	.word	0x08006a71
 8006a04:	08006a71 	.word	0x08006a71
 8006a08:	08006a71 	.word	0x08006a71
 8006a0c:	08006a71 	.word	0x08006a71
 8006a10:	08006a71 	.word	0x08006a71
 8006a14:	08006a71 	.word	0x08006a71
 8006a18:	08006a71 	.word	0x08006a71
 8006a1c:	08006a61 	.word	0x08006a61
 8006a20:	08006a71 	.word	0x08006a71
 8006a24:	08006a71 	.word	0x08006a71
 8006a28:	08006a71 	.word	0x08006a71
 8006a2c:	08006a71 	.word	0x08006a71
 8006a30:	08006a71 	.word	0x08006a71
 8006a34:	08006a71 	.word	0x08006a71
 8006a38:	08006a71 	.word	0x08006a71
 8006a3c:	08006a69 	.word	0x08006a69
 8006a40:	2301      	movs	r3, #1
 8006a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a46:	e222      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006a48:	2304      	movs	r3, #4
 8006a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a4e:	e21e      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006a50:	2308      	movs	r3, #8
 8006a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a56:	e21a      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006a58:	2310      	movs	r3, #16
 8006a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a5e:	e216      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006a60:	2320      	movs	r3, #32
 8006a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a66:	e212      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006a68:	2340      	movs	r3, #64	@ 0x40
 8006a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a6e:	e20e      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006a70:	2380      	movs	r3, #128	@ 0x80
 8006a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a76:	e20a      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a69      	ldr	r2, [pc, #420]	@ (8006c24 <UART_SetConfig+0x33c>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d130      	bne.n	8006ae4 <UART_SetConfig+0x1fc>
 8006a82:	4b67      	ldr	r3, [pc, #412]	@ (8006c20 <UART_SetConfig+0x338>)
 8006a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a86:	f003 0307 	and.w	r3, r3, #7
 8006a8a:	2b05      	cmp	r3, #5
 8006a8c:	d826      	bhi.n	8006adc <UART_SetConfig+0x1f4>
 8006a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a94 <UART_SetConfig+0x1ac>)
 8006a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a94:	08006aad 	.word	0x08006aad
 8006a98:	08006ab5 	.word	0x08006ab5
 8006a9c:	08006abd 	.word	0x08006abd
 8006aa0:	08006ac5 	.word	0x08006ac5
 8006aa4:	08006acd 	.word	0x08006acd
 8006aa8:	08006ad5 	.word	0x08006ad5
 8006aac:	2300      	movs	r3, #0
 8006aae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ab2:	e1ec      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006ab4:	2304      	movs	r3, #4
 8006ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aba:	e1e8      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006abc:	2308      	movs	r3, #8
 8006abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ac2:	e1e4      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006ac4:	2310      	movs	r3, #16
 8006ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aca:	e1e0      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006acc:	2320      	movs	r3, #32
 8006ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ad2:	e1dc      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006ad4:	2340      	movs	r3, #64	@ 0x40
 8006ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ada:	e1d8      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006adc:	2380      	movs	r3, #128	@ 0x80
 8006ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ae2:	e1d4      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a4f      	ldr	r2, [pc, #316]	@ (8006c28 <UART_SetConfig+0x340>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d130      	bne.n	8006b50 <UART_SetConfig+0x268>
 8006aee:	4b4c      	ldr	r3, [pc, #304]	@ (8006c20 <UART_SetConfig+0x338>)
 8006af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af2:	f003 0307 	and.w	r3, r3, #7
 8006af6:	2b05      	cmp	r3, #5
 8006af8:	d826      	bhi.n	8006b48 <UART_SetConfig+0x260>
 8006afa:	a201      	add	r2, pc, #4	@ (adr r2, 8006b00 <UART_SetConfig+0x218>)
 8006afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b00:	08006b19 	.word	0x08006b19
 8006b04:	08006b21 	.word	0x08006b21
 8006b08:	08006b29 	.word	0x08006b29
 8006b0c:	08006b31 	.word	0x08006b31
 8006b10:	08006b39 	.word	0x08006b39
 8006b14:	08006b41 	.word	0x08006b41
 8006b18:	2300      	movs	r3, #0
 8006b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b1e:	e1b6      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b20:	2304      	movs	r3, #4
 8006b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b26:	e1b2      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b28:	2308      	movs	r3, #8
 8006b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b2e:	e1ae      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b30:	2310      	movs	r3, #16
 8006b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b36:	e1aa      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b38:	2320      	movs	r3, #32
 8006b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b3e:	e1a6      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b40:	2340      	movs	r3, #64	@ 0x40
 8006b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b46:	e1a2      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b48:	2380      	movs	r3, #128	@ 0x80
 8006b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b4e:	e19e      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a35      	ldr	r2, [pc, #212]	@ (8006c2c <UART_SetConfig+0x344>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d130      	bne.n	8006bbc <UART_SetConfig+0x2d4>
 8006b5a:	4b31      	ldr	r3, [pc, #196]	@ (8006c20 <UART_SetConfig+0x338>)
 8006b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b5e:	f003 0307 	and.w	r3, r3, #7
 8006b62:	2b05      	cmp	r3, #5
 8006b64:	d826      	bhi.n	8006bb4 <UART_SetConfig+0x2cc>
 8006b66:	a201      	add	r2, pc, #4	@ (adr r2, 8006b6c <UART_SetConfig+0x284>)
 8006b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b6c:	08006b85 	.word	0x08006b85
 8006b70:	08006b8d 	.word	0x08006b8d
 8006b74:	08006b95 	.word	0x08006b95
 8006b78:	08006b9d 	.word	0x08006b9d
 8006b7c:	08006ba5 	.word	0x08006ba5
 8006b80:	08006bad 	.word	0x08006bad
 8006b84:	2300      	movs	r3, #0
 8006b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b8a:	e180      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b8c:	2304      	movs	r3, #4
 8006b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b92:	e17c      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b94:	2308      	movs	r3, #8
 8006b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b9a:	e178      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006b9c:	2310      	movs	r3, #16
 8006b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ba2:	e174      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006ba4:	2320      	movs	r3, #32
 8006ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006baa:	e170      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006bac:	2340      	movs	r3, #64	@ 0x40
 8006bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bb2:	e16c      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006bb4:	2380      	movs	r3, #128	@ 0x80
 8006bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bba:	e168      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8006c30 <UART_SetConfig+0x348>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d142      	bne.n	8006c4c <UART_SetConfig+0x364>
 8006bc6:	4b16      	ldr	r3, [pc, #88]	@ (8006c20 <UART_SetConfig+0x338>)
 8006bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bca:	f003 0307 	and.w	r3, r3, #7
 8006bce:	2b05      	cmp	r3, #5
 8006bd0:	d838      	bhi.n	8006c44 <UART_SetConfig+0x35c>
 8006bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd8 <UART_SetConfig+0x2f0>)
 8006bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd8:	08006bf1 	.word	0x08006bf1
 8006bdc:	08006bf9 	.word	0x08006bf9
 8006be0:	08006c01 	.word	0x08006c01
 8006be4:	08006c09 	.word	0x08006c09
 8006be8:	08006c35 	.word	0x08006c35
 8006bec:	08006c3d 	.word	0x08006c3d
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bf6:	e14a      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006bf8:	2304      	movs	r3, #4
 8006bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bfe:	e146      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006c00:	2308      	movs	r3, #8
 8006c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c06:	e142      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006c08:	2310      	movs	r3, #16
 8006c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c0e:	e13e      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006c10:	cfff69f3 	.word	0xcfff69f3
 8006c14:	58000c00 	.word	0x58000c00
 8006c18:	11fff4ff 	.word	0x11fff4ff
 8006c1c:	40011000 	.word	0x40011000
 8006c20:	58024400 	.word	0x58024400
 8006c24:	40004400 	.word	0x40004400
 8006c28:	40004800 	.word	0x40004800
 8006c2c:	40004c00 	.word	0x40004c00
 8006c30:	40005000 	.word	0x40005000
 8006c34:	2320      	movs	r3, #32
 8006c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c3a:	e128      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006c3c:	2340      	movs	r3, #64	@ 0x40
 8006c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c42:	e124      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006c44:	2380      	movs	r3, #128	@ 0x80
 8006c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c4a:	e120      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4acb      	ldr	r2, [pc, #812]	@ (8006f80 <UART_SetConfig+0x698>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d176      	bne.n	8006d44 <UART_SetConfig+0x45c>
 8006c56:	4bcb      	ldr	r3, [pc, #812]	@ (8006f84 <UART_SetConfig+0x69c>)
 8006c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c5e:	2b28      	cmp	r3, #40	@ 0x28
 8006c60:	d86c      	bhi.n	8006d3c <UART_SetConfig+0x454>
 8006c62:	a201      	add	r2, pc, #4	@ (adr r2, 8006c68 <UART_SetConfig+0x380>)
 8006c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c68:	08006d0d 	.word	0x08006d0d
 8006c6c:	08006d3d 	.word	0x08006d3d
 8006c70:	08006d3d 	.word	0x08006d3d
 8006c74:	08006d3d 	.word	0x08006d3d
 8006c78:	08006d3d 	.word	0x08006d3d
 8006c7c:	08006d3d 	.word	0x08006d3d
 8006c80:	08006d3d 	.word	0x08006d3d
 8006c84:	08006d3d 	.word	0x08006d3d
 8006c88:	08006d15 	.word	0x08006d15
 8006c8c:	08006d3d 	.word	0x08006d3d
 8006c90:	08006d3d 	.word	0x08006d3d
 8006c94:	08006d3d 	.word	0x08006d3d
 8006c98:	08006d3d 	.word	0x08006d3d
 8006c9c:	08006d3d 	.word	0x08006d3d
 8006ca0:	08006d3d 	.word	0x08006d3d
 8006ca4:	08006d3d 	.word	0x08006d3d
 8006ca8:	08006d1d 	.word	0x08006d1d
 8006cac:	08006d3d 	.word	0x08006d3d
 8006cb0:	08006d3d 	.word	0x08006d3d
 8006cb4:	08006d3d 	.word	0x08006d3d
 8006cb8:	08006d3d 	.word	0x08006d3d
 8006cbc:	08006d3d 	.word	0x08006d3d
 8006cc0:	08006d3d 	.word	0x08006d3d
 8006cc4:	08006d3d 	.word	0x08006d3d
 8006cc8:	08006d25 	.word	0x08006d25
 8006ccc:	08006d3d 	.word	0x08006d3d
 8006cd0:	08006d3d 	.word	0x08006d3d
 8006cd4:	08006d3d 	.word	0x08006d3d
 8006cd8:	08006d3d 	.word	0x08006d3d
 8006cdc:	08006d3d 	.word	0x08006d3d
 8006ce0:	08006d3d 	.word	0x08006d3d
 8006ce4:	08006d3d 	.word	0x08006d3d
 8006ce8:	08006d2d 	.word	0x08006d2d
 8006cec:	08006d3d 	.word	0x08006d3d
 8006cf0:	08006d3d 	.word	0x08006d3d
 8006cf4:	08006d3d 	.word	0x08006d3d
 8006cf8:	08006d3d 	.word	0x08006d3d
 8006cfc:	08006d3d 	.word	0x08006d3d
 8006d00:	08006d3d 	.word	0x08006d3d
 8006d04:	08006d3d 	.word	0x08006d3d
 8006d08:	08006d35 	.word	0x08006d35
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d12:	e0bc      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d14:	2304      	movs	r3, #4
 8006d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d1a:	e0b8      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d1c:	2308      	movs	r3, #8
 8006d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d22:	e0b4      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d24:	2310      	movs	r3, #16
 8006d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d2a:	e0b0      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d2c:	2320      	movs	r3, #32
 8006d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d32:	e0ac      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d34:	2340      	movs	r3, #64	@ 0x40
 8006d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d3a:	e0a8      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d3c:	2380      	movs	r3, #128	@ 0x80
 8006d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d42:	e0a4      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a8f      	ldr	r2, [pc, #572]	@ (8006f88 <UART_SetConfig+0x6a0>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d130      	bne.n	8006db0 <UART_SetConfig+0x4c8>
 8006d4e:	4b8d      	ldr	r3, [pc, #564]	@ (8006f84 <UART_SetConfig+0x69c>)
 8006d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d52:	f003 0307 	and.w	r3, r3, #7
 8006d56:	2b05      	cmp	r3, #5
 8006d58:	d826      	bhi.n	8006da8 <UART_SetConfig+0x4c0>
 8006d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d60 <UART_SetConfig+0x478>)
 8006d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d60:	08006d79 	.word	0x08006d79
 8006d64:	08006d81 	.word	0x08006d81
 8006d68:	08006d89 	.word	0x08006d89
 8006d6c:	08006d91 	.word	0x08006d91
 8006d70:	08006d99 	.word	0x08006d99
 8006d74:	08006da1 	.word	0x08006da1
 8006d78:	2300      	movs	r3, #0
 8006d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d7e:	e086      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d80:	2304      	movs	r3, #4
 8006d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d86:	e082      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d88:	2308      	movs	r3, #8
 8006d8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d8e:	e07e      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d90:	2310      	movs	r3, #16
 8006d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d96:	e07a      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006d98:	2320      	movs	r3, #32
 8006d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d9e:	e076      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006da0:	2340      	movs	r3, #64	@ 0x40
 8006da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006da6:	e072      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006da8:	2380      	movs	r3, #128	@ 0x80
 8006daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dae:	e06e      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a75      	ldr	r2, [pc, #468]	@ (8006f8c <UART_SetConfig+0x6a4>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d130      	bne.n	8006e1c <UART_SetConfig+0x534>
 8006dba:	4b72      	ldr	r3, [pc, #456]	@ (8006f84 <UART_SetConfig+0x69c>)
 8006dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dbe:	f003 0307 	and.w	r3, r3, #7
 8006dc2:	2b05      	cmp	r3, #5
 8006dc4:	d826      	bhi.n	8006e14 <UART_SetConfig+0x52c>
 8006dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8006dcc <UART_SetConfig+0x4e4>)
 8006dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dcc:	08006de5 	.word	0x08006de5
 8006dd0:	08006ded 	.word	0x08006ded
 8006dd4:	08006df5 	.word	0x08006df5
 8006dd8:	08006dfd 	.word	0x08006dfd
 8006ddc:	08006e05 	.word	0x08006e05
 8006de0:	08006e0d 	.word	0x08006e0d
 8006de4:	2300      	movs	r3, #0
 8006de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dea:	e050      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006dec:	2304      	movs	r3, #4
 8006dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006df2:	e04c      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006df4:	2308      	movs	r3, #8
 8006df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dfa:	e048      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006dfc:	2310      	movs	r3, #16
 8006dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e02:	e044      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e04:	2320      	movs	r3, #32
 8006e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e0a:	e040      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e0c:	2340      	movs	r3, #64	@ 0x40
 8006e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e12:	e03c      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e14:	2380      	movs	r3, #128	@ 0x80
 8006e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e1a:	e038      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a5b      	ldr	r2, [pc, #364]	@ (8006f90 <UART_SetConfig+0x6a8>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d130      	bne.n	8006e88 <UART_SetConfig+0x5a0>
 8006e26:	4b57      	ldr	r3, [pc, #348]	@ (8006f84 <UART_SetConfig+0x69c>)
 8006e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e2a:	f003 0307 	and.w	r3, r3, #7
 8006e2e:	2b05      	cmp	r3, #5
 8006e30:	d826      	bhi.n	8006e80 <UART_SetConfig+0x598>
 8006e32:	a201      	add	r2, pc, #4	@ (adr r2, 8006e38 <UART_SetConfig+0x550>)
 8006e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e38:	08006e51 	.word	0x08006e51
 8006e3c:	08006e59 	.word	0x08006e59
 8006e40:	08006e61 	.word	0x08006e61
 8006e44:	08006e69 	.word	0x08006e69
 8006e48:	08006e71 	.word	0x08006e71
 8006e4c:	08006e79 	.word	0x08006e79
 8006e50:	2302      	movs	r3, #2
 8006e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e56:	e01a      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e58:	2304      	movs	r3, #4
 8006e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e5e:	e016      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e60:	2308      	movs	r3, #8
 8006e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e66:	e012      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e68:	2310      	movs	r3, #16
 8006e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e6e:	e00e      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e70:	2320      	movs	r3, #32
 8006e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e76:	e00a      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e78:	2340      	movs	r3, #64	@ 0x40
 8006e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e7e:	e006      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e80:	2380      	movs	r3, #128	@ 0x80
 8006e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e86:	e002      	b.n	8006e8e <UART_SetConfig+0x5a6>
 8006e88:	2380      	movs	r3, #128	@ 0x80
 8006e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a3f      	ldr	r2, [pc, #252]	@ (8006f90 <UART_SetConfig+0x6a8>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	f040 80f8 	bne.w	800708a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e9a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006e9e:	2b20      	cmp	r3, #32
 8006ea0:	dc46      	bgt.n	8006f30 <UART_SetConfig+0x648>
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	f2c0 8082 	blt.w	8006fac <UART_SetConfig+0x6c4>
 8006ea8:	3b02      	subs	r3, #2
 8006eaa:	2b1e      	cmp	r3, #30
 8006eac:	d87e      	bhi.n	8006fac <UART_SetConfig+0x6c4>
 8006eae:	a201      	add	r2, pc, #4	@ (adr r2, 8006eb4 <UART_SetConfig+0x5cc>)
 8006eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb4:	08006f37 	.word	0x08006f37
 8006eb8:	08006fad 	.word	0x08006fad
 8006ebc:	08006f3f 	.word	0x08006f3f
 8006ec0:	08006fad 	.word	0x08006fad
 8006ec4:	08006fad 	.word	0x08006fad
 8006ec8:	08006fad 	.word	0x08006fad
 8006ecc:	08006f4f 	.word	0x08006f4f
 8006ed0:	08006fad 	.word	0x08006fad
 8006ed4:	08006fad 	.word	0x08006fad
 8006ed8:	08006fad 	.word	0x08006fad
 8006edc:	08006fad 	.word	0x08006fad
 8006ee0:	08006fad 	.word	0x08006fad
 8006ee4:	08006fad 	.word	0x08006fad
 8006ee8:	08006fad 	.word	0x08006fad
 8006eec:	08006f5f 	.word	0x08006f5f
 8006ef0:	08006fad 	.word	0x08006fad
 8006ef4:	08006fad 	.word	0x08006fad
 8006ef8:	08006fad 	.word	0x08006fad
 8006efc:	08006fad 	.word	0x08006fad
 8006f00:	08006fad 	.word	0x08006fad
 8006f04:	08006fad 	.word	0x08006fad
 8006f08:	08006fad 	.word	0x08006fad
 8006f0c:	08006fad 	.word	0x08006fad
 8006f10:	08006fad 	.word	0x08006fad
 8006f14:	08006fad 	.word	0x08006fad
 8006f18:	08006fad 	.word	0x08006fad
 8006f1c:	08006fad 	.word	0x08006fad
 8006f20:	08006fad 	.word	0x08006fad
 8006f24:	08006fad 	.word	0x08006fad
 8006f28:	08006fad 	.word	0x08006fad
 8006f2c:	08006f9f 	.word	0x08006f9f
 8006f30:	2b40      	cmp	r3, #64	@ 0x40
 8006f32:	d037      	beq.n	8006fa4 <UART_SetConfig+0x6bc>
 8006f34:	e03a      	b.n	8006fac <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006f36:	f7fe fb41 	bl	80055bc <HAL_RCCEx_GetD3PCLK1Freq>
 8006f3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006f3c:	e03c      	b.n	8006fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7fe fb50 	bl	80055e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f4c:	e034      	b.n	8006fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f4e:	f107 0318 	add.w	r3, r7, #24
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7fe fc9c 	bl	8005890 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f5c:	e02c      	b.n	8006fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f5e:	4b09      	ldr	r3, [pc, #36]	@ (8006f84 <UART_SetConfig+0x69c>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 0320 	and.w	r3, r3, #32
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d016      	beq.n	8006f98 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006f6a:	4b06      	ldr	r3, [pc, #24]	@ (8006f84 <UART_SetConfig+0x69c>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	08db      	lsrs	r3, r3, #3
 8006f70:	f003 0303 	and.w	r3, r3, #3
 8006f74:	4a07      	ldr	r2, [pc, #28]	@ (8006f94 <UART_SetConfig+0x6ac>)
 8006f76:	fa22 f303 	lsr.w	r3, r2, r3
 8006f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006f7c:	e01c      	b.n	8006fb8 <UART_SetConfig+0x6d0>
 8006f7e:	bf00      	nop
 8006f80:	40011400 	.word	0x40011400
 8006f84:	58024400 	.word	0x58024400
 8006f88:	40007800 	.word	0x40007800
 8006f8c:	40007c00 	.word	0x40007c00
 8006f90:	58000c00 	.word	0x58000c00
 8006f94:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006f98:	4b9d      	ldr	r3, [pc, #628]	@ (8007210 <UART_SetConfig+0x928>)
 8006f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f9c:	e00c      	b.n	8006fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006f9e:	4b9d      	ldr	r3, [pc, #628]	@ (8007214 <UART_SetConfig+0x92c>)
 8006fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fa2:	e009      	b.n	8006fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fa4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006faa:	e005      	b.n	8006fb8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006fac:	2300      	movs	r3, #0
 8006fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006fb6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006fb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	f000 81de 	beq.w	800737c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc4:	4a94      	ldr	r2, [pc, #592]	@ (8007218 <UART_SetConfig+0x930>)
 8006fc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fca:	461a      	mov	r2, r3
 8006fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fce:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fd2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	685a      	ldr	r2, [r3, #4]
 8006fd8:	4613      	mov	r3, r2
 8006fda:	005b      	lsls	r3, r3, #1
 8006fdc:	4413      	add	r3, r2
 8006fde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d305      	bcc.n	8006ff0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006fea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d903      	bls.n	8006ff8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006ff6:	e1c1      	b.n	800737c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	60bb      	str	r3, [r7, #8]
 8006ffe:	60fa      	str	r2, [r7, #12]
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007004:	4a84      	ldr	r2, [pc, #528]	@ (8007218 <UART_SetConfig+0x930>)
 8007006:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800700a:	b29b      	uxth	r3, r3
 800700c:	2200      	movs	r2, #0
 800700e:	603b      	str	r3, [r7, #0]
 8007010:	607a      	str	r2, [r7, #4]
 8007012:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007016:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800701a:	f7f9 f9b9 	bl	8000390 <__aeabi_uldivmod>
 800701e:	4602      	mov	r2, r0
 8007020:	460b      	mov	r3, r1
 8007022:	4610      	mov	r0, r2
 8007024:	4619      	mov	r1, r3
 8007026:	f04f 0200 	mov.w	r2, #0
 800702a:	f04f 0300 	mov.w	r3, #0
 800702e:	020b      	lsls	r3, r1, #8
 8007030:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007034:	0202      	lsls	r2, r0, #8
 8007036:	6979      	ldr	r1, [r7, #20]
 8007038:	6849      	ldr	r1, [r1, #4]
 800703a:	0849      	lsrs	r1, r1, #1
 800703c:	2000      	movs	r0, #0
 800703e:	460c      	mov	r4, r1
 8007040:	4605      	mov	r5, r0
 8007042:	eb12 0804 	adds.w	r8, r2, r4
 8007046:	eb43 0905 	adc.w	r9, r3, r5
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	469a      	mov	sl, r3
 8007052:	4693      	mov	fp, r2
 8007054:	4652      	mov	r2, sl
 8007056:	465b      	mov	r3, fp
 8007058:	4640      	mov	r0, r8
 800705a:	4649      	mov	r1, r9
 800705c:	f7f9 f998 	bl	8000390 <__aeabi_uldivmod>
 8007060:	4602      	mov	r2, r0
 8007062:	460b      	mov	r3, r1
 8007064:	4613      	mov	r3, r2
 8007066:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800706e:	d308      	bcc.n	8007082 <UART_SetConfig+0x79a>
 8007070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007072:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007076:	d204      	bcs.n	8007082 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800707e:	60da      	str	r2, [r3, #12]
 8007080:	e17c      	b.n	800737c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007088:	e178      	b.n	800737c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007092:	f040 80c5 	bne.w	8007220 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007096:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800709a:	2b20      	cmp	r3, #32
 800709c:	dc48      	bgt.n	8007130 <UART_SetConfig+0x848>
 800709e:	2b00      	cmp	r3, #0
 80070a0:	db7b      	blt.n	800719a <UART_SetConfig+0x8b2>
 80070a2:	2b20      	cmp	r3, #32
 80070a4:	d879      	bhi.n	800719a <UART_SetConfig+0x8b2>
 80070a6:	a201      	add	r2, pc, #4	@ (adr r2, 80070ac <UART_SetConfig+0x7c4>)
 80070a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ac:	08007137 	.word	0x08007137
 80070b0:	0800713f 	.word	0x0800713f
 80070b4:	0800719b 	.word	0x0800719b
 80070b8:	0800719b 	.word	0x0800719b
 80070bc:	08007147 	.word	0x08007147
 80070c0:	0800719b 	.word	0x0800719b
 80070c4:	0800719b 	.word	0x0800719b
 80070c8:	0800719b 	.word	0x0800719b
 80070cc:	08007157 	.word	0x08007157
 80070d0:	0800719b 	.word	0x0800719b
 80070d4:	0800719b 	.word	0x0800719b
 80070d8:	0800719b 	.word	0x0800719b
 80070dc:	0800719b 	.word	0x0800719b
 80070e0:	0800719b 	.word	0x0800719b
 80070e4:	0800719b 	.word	0x0800719b
 80070e8:	0800719b 	.word	0x0800719b
 80070ec:	08007167 	.word	0x08007167
 80070f0:	0800719b 	.word	0x0800719b
 80070f4:	0800719b 	.word	0x0800719b
 80070f8:	0800719b 	.word	0x0800719b
 80070fc:	0800719b 	.word	0x0800719b
 8007100:	0800719b 	.word	0x0800719b
 8007104:	0800719b 	.word	0x0800719b
 8007108:	0800719b 	.word	0x0800719b
 800710c:	0800719b 	.word	0x0800719b
 8007110:	0800719b 	.word	0x0800719b
 8007114:	0800719b 	.word	0x0800719b
 8007118:	0800719b 	.word	0x0800719b
 800711c:	0800719b 	.word	0x0800719b
 8007120:	0800719b 	.word	0x0800719b
 8007124:	0800719b 	.word	0x0800719b
 8007128:	0800719b 	.word	0x0800719b
 800712c:	0800718d 	.word	0x0800718d
 8007130:	2b40      	cmp	r3, #64	@ 0x40
 8007132:	d02e      	beq.n	8007192 <UART_SetConfig+0x8aa>
 8007134:	e031      	b.n	800719a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007136:	f7fd f80b 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 800713a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800713c:	e033      	b.n	80071a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800713e:	f7fd f81d 	bl	800417c <HAL_RCC_GetPCLK2Freq>
 8007142:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007144:	e02f      	b.n	80071a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007146:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800714a:	4618      	mov	r0, r3
 800714c:	f7fe fa4c 	bl	80055e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007154:	e027      	b.n	80071a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007156:	f107 0318 	add.w	r3, r7, #24
 800715a:	4618      	mov	r0, r3
 800715c:	f7fe fb98 	bl	8005890 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007160:	69fb      	ldr	r3, [r7, #28]
 8007162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007164:	e01f      	b.n	80071a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007166:	4b2d      	ldr	r3, [pc, #180]	@ (800721c <UART_SetConfig+0x934>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0320 	and.w	r3, r3, #32
 800716e:	2b00      	cmp	r3, #0
 8007170:	d009      	beq.n	8007186 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007172:	4b2a      	ldr	r3, [pc, #168]	@ (800721c <UART_SetConfig+0x934>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	08db      	lsrs	r3, r3, #3
 8007178:	f003 0303 	and.w	r3, r3, #3
 800717c:	4a24      	ldr	r2, [pc, #144]	@ (8007210 <UART_SetConfig+0x928>)
 800717e:	fa22 f303 	lsr.w	r3, r2, r3
 8007182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007184:	e00f      	b.n	80071a6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007186:	4b22      	ldr	r3, [pc, #136]	@ (8007210 <UART_SetConfig+0x928>)
 8007188:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800718a:	e00c      	b.n	80071a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800718c:	4b21      	ldr	r3, [pc, #132]	@ (8007214 <UART_SetConfig+0x92c>)
 800718e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007190:	e009      	b.n	80071a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007198:	e005      	b.n	80071a6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80071a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	f000 80e7 	beq.w	800737c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b2:	4a19      	ldr	r2, [pc, #100]	@ (8007218 <UART_SetConfig+0x930>)
 80071b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071b8:	461a      	mov	r2, r3
 80071ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80071c0:	005a      	lsls	r2, r3, #1
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	085b      	lsrs	r3, r3, #1
 80071c8:	441a      	add	r2, r3
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80071d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d6:	2b0f      	cmp	r3, #15
 80071d8:	d916      	bls.n	8007208 <UART_SetConfig+0x920>
 80071da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071e0:	d212      	bcs.n	8007208 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	f023 030f 	bic.w	r3, r3, #15
 80071ea:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ee:	085b      	lsrs	r3, r3, #1
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	f003 0307 	and.w	r3, r3, #7
 80071f6:	b29a      	uxth	r2, r3
 80071f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80071fa:	4313      	orrs	r3, r2
 80071fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007204:	60da      	str	r2, [r3, #12]
 8007206:	e0b9      	b.n	800737c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800720e:	e0b5      	b.n	800737c <UART_SetConfig+0xa94>
 8007210:	03d09000 	.word	0x03d09000
 8007214:	003d0900 	.word	0x003d0900
 8007218:	08008518 	.word	0x08008518
 800721c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007220:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007224:	2b20      	cmp	r3, #32
 8007226:	dc49      	bgt.n	80072bc <UART_SetConfig+0x9d4>
 8007228:	2b00      	cmp	r3, #0
 800722a:	db7c      	blt.n	8007326 <UART_SetConfig+0xa3e>
 800722c:	2b20      	cmp	r3, #32
 800722e:	d87a      	bhi.n	8007326 <UART_SetConfig+0xa3e>
 8007230:	a201      	add	r2, pc, #4	@ (adr r2, 8007238 <UART_SetConfig+0x950>)
 8007232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007236:	bf00      	nop
 8007238:	080072c3 	.word	0x080072c3
 800723c:	080072cb 	.word	0x080072cb
 8007240:	08007327 	.word	0x08007327
 8007244:	08007327 	.word	0x08007327
 8007248:	080072d3 	.word	0x080072d3
 800724c:	08007327 	.word	0x08007327
 8007250:	08007327 	.word	0x08007327
 8007254:	08007327 	.word	0x08007327
 8007258:	080072e3 	.word	0x080072e3
 800725c:	08007327 	.word	0x08007327
 8007260:	08007327 	.word	0x08007327
 8007264:	08007327 	.word	0x08007327
 8007268:	08007327 	.word	0x08007327
 800726c:	08007327 	.word	0x08007327
 8007270:	08007327 	.word	0x08007327
 8007274:	08007327 	.word	0x08007327
 8007278:	080072f3 	.word	0x080072f3
 800727c:	08007327 	.word	0x08007327
 8007280:	08007327 	.word	0x08007327
 8007284:	08007327 	.word	0x08007327
 8007288:	08007327 	.word	0x08007327
 800728c:	08007327 	.word	0x08007327
 8007290:	08007327 	.word	0x08007327
 8007294:	08007327 	.word	0x08007327
 8007298:	08007327 	.word	0x08007327
 800729c:	08007327 	.word	0x08007327
 80072a0:	08007327 	.word	0x08007327
 80072a4:	08007327 	.word	0x08007327
 80072a8:	08007327 	.word	0x08007327
 80072ac:	08007327 	.word	0x08007327
 80072b0:	08007327 	.word	0x08007327
 80072b4:	08007327 	.word	0x08007327
 80072b8:	08007319 	.word	0x08007319
 80072bc:	2b40      	cmp	r3, #64	@ 0x40
 80072be:	d02e      	beq.n	800731e <UART_SetConfig+0xa36>
 80072c0:	e031      	b.n	8007326 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072c2:	f7fc ff45 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 80072c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80072c8:	e033      	b.n	8007332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072ca:	f7fc ff57 	bl	800417c <HAL_RCC_GetPCLK2Freq>
 80072ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80072d0:	e02f      	b.n	8007332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7fe f986 	bl	80055e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80072dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072e0:	e027      	b.n	8007332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072e2:	f107 0318 	add.w	r3, r7, #24
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7fe fad2 	bl	8005890 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072f0:	e01f      	b.n	8007332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072f2:	4b2d      	ldr	r3, [pc, #180]	@ (80073a8 <UART_SetConfig+0xac0>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0320 	and.w	r3, r3, #32
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d009      	beq.n	8007312 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80072fe:	4b2a      	ldr	r3, [pc, #168]	@ (80073a8 <UART_SetConfig+0xac0>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	08db      	lsrs	r3, r3, #3
 8007304:	f003 0303 	and.w	r3, r3, #3
 8007308:	4a28      	ldr	r2, [pc, #160]	@ (80073ac <UART_SetConfig+0xac4>)
 800730a:	fa22 f303 	lsr.w	r3, r2, r3
 800730e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007310:	e00f      	b.n	8007332 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007312:	4b26      	ldr	r3, [pc, #152]	@ (80073ac <UART_SetConfig+0xac4>)
 8007314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007316:	e00c      	b.n	8007332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007318:	4b25      	ldr	r3, [pc, #148]	@ (80073b0 <UART_SetConfig+0xac8>)
 800731a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800731c:	e009      	b.n	8007332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800731e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007322:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007324:	e005      	b.n	8007332 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007326:	2300      	movs	r3, #0
 8007328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007330:	bf00      	nop
    }

    if (pclk != 0U)
 8007332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007334:	2b00      	cmp	r3, #0
 8007336:	d021      	beq.n	800737c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800733c:	4a1d      	ldr	r2, [pc, #116]	@ (80073b4 <UART_SetConfig+0xacc>)
 800733e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007342:	461a      	mov	r2, r3
 8007344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007346:	fbb3 f2f2 	udiv	r2, r3, r2
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	085b      	lsrs	r3, r3, #1
 8007350:	441a      	add	r2, r3
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	fbb2 f3f3 	udiv	r3, r2, r3
 800735a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800735c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800735e:	2b0f      	cmp	r3, #15
 8007360:	d909      	bls.n	8007376 <UART_SetConfig+0xa8e>
 8007362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007368:	d205      	bcs.n	8007376 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800736a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736c:	b29a      	uxth	r2, r3
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	60da      	str	r2, [r3, #12]
 8007374:	e002      	b.n	800737c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	2201      	movs	r2, #1
 8007380:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	2201      	movs	r2, #1
 8007388:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	2200      	movs	r2, #0
 8007390:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	2200      	movs	r2, #0
 8007396:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007398:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800739c:	4618      	mov	r0, r3
 800739e:	3748      	adds	r7, #72	@ 0x48
 80073a0:	46bd      	mov	sp, r7
 80073a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073a6:	bf00      	nop
 80073a8:	58024400 	.word	0x58024400
 80073ac:	03d09000 	.word	0x03d09000
 80073b0:	003d0900 	.word	0x003d0900
 80073b4:	08008518 	.word	0x08008518

080073b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c4:	f003 0308 	and.w	r3, r3, #8
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d00a      	beq.n	80073e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	430a      	orrs	r2, r1
 80073e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e6:	f003 0301 	and.w	r3, r3, #1
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00a      	beq.n	8007404 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	430a      	orrs	r2, r1
 8007402:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007408:	f003 0302 	and.w	r3, r3, #2
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00a      	beq.n	8007426 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	430a      	orrs	r2, r1
 8007424:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800742a:	f003 0304 	and.w	r3, r3, #4
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00a      	beq.n	8007448 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	430a      	orrs	r2, r1
 8007446:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800744c:	f003 0310 	and.w	r3, r3, #16
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00a      	beq.n	800746a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	430a      	orrs	r2, r1
 8007468:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800746e:	f003 0320 	and.w	r3, r3, #32
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00a      	beq.n	800748c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	430a      	orrs	r2, r1
 800748a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007494:	2b00      	cmp	r3, #0
 8007496:	d01a      	beq.n	80074ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	430a      	orrs	r2, r1
 80074ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074b6:	d10a      	bne.n	80074ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	430a      	orrs	r2, r1
 80074cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d00a      	beq.n	80074f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	430a      	orrs	r2, r1
 80074ee:	605a      	str	r2, [r3, #4]
  }
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b098      	sub	sp, #96	@ 0x60
 8007500:	af02      	add	r7, sp, #8
 8007502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2200      	movs	r2, #0
 8007508:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800750c:	f7fa fab8 	bl	8001a80 <HAL_GetTick>
 8007510:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f003 0308 	and.w	r3, r3, #8
 800751c:	2b08      	cmp	r3, #8
 800751e:	d12f      	bne.n	8007580 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007520:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007524:	9300      	str	r3, [sp, #0]
 8007526:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007528:	2200      	movs	r2, #0
 800752a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 f88e 	bl	8007650 <UART_WaitOnFlagUntilTimeout>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d022      	beq.n	8007580 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007542:	e853 3f00 	ldrex	r3, [r3]
 8007546:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800754a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800754e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	461a      	mov	r2, r3
 8007556:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007558:	647b      	str	r3, [r7, #68]	@ 0x44
 800755a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800755e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007560:	e841 2300 	strex	r3, r2, [r1]
 8007564:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007568:	2b00      	cmp	r3, #0
 800756a:	d1e6      	bne.n	800753a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2220      	movs	r2, #32
 8007570:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800757c:	2303      	movs	r3, #3
 800757e:	e063      	b.n	8007648 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 0304 	and.w	r3, r3, #4
 800758a:	2b04      	cmp	r3, #4
 800758c:	d149      	bne.n	8007622 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800758e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007592:	9300      	str	r3, [sp, #0]
 8007594:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007596:	2200      	movs	r2, #0
 8007598:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 f857 	bl	8007650 <UART_WaitOnFlagUntilTimeout>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d03c      	beq.n	8007622 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b0:	e853 3f00 	ldrex	r3, [r3]
 80075b4:	623b      	str	r3, [r7, #32]
   return(result);
 80075b6:	6a3b      	ldr	r3, [r7, #32]
 80075b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	461a      	mov	r2, r3
 80075c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80075c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075ce:	e841 2300 	strex	r3, r2, [r1]
 80075d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1e6      	bne.n	80075a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	3308      	adds	r3, #8
 80075e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	e853 3f00 	ldrex	r3, [r3]
 80075e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f023 0301 	bic.w	r3, r3, #1
 80075f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	3308      	adds	r3, #8
 80075f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075fa:	61fa      	str	r2, [r7, #28]
 80075fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fe:	69b9      	ldr	r1, [r7, #24]
 8007600:	69fa      	ldr	r2, [r7, #28]
 8007602:	e841 2300 	strex	r3, r2, [r1]
 8007606:	617b      	str	r3, [r7, #20]
   return(result);
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d1e5      	bne.n	80075da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2220      	movs	r2, #32
 8007612:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	e012      	b.n	8007648 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2220      	movs	r2, #32
 8007626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2220      	movs	r2, #32
 800762e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3758      	adds	r7, #88	@ 0x58
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	603b      	str	r3, [r7, #0]
 800765c:	4613      	mov	r3, r2
 800765e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007660:	e04f      	b.n	8007702 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007662:	69bb      	ldr	r3, [r7, #24]
 8007664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007668:	d04b      	beq.n	8007702 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800766a:	f7fa fa09 	bl	8001a80 <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	69ba      	ldr	r2, [r7, #24]
 8007676:	429a      	cmp	r2, r3
 8007678:	d302      	bcc.n	8007680 <UART_WaitOnFlagUntilTimeout+0x30>
 800767a:	69bb      	ldr	r3, [r7, #24]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d101      	bne.n	8007684 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007680:	2303      	movs	r3, #3
 8007682:	e04e      	b.n	8007722 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0304 	and.w	r3, r3, #4
 800768e:	2b00      	cmp	r3, #0
 8007690:	d037      	beq.n	8007702 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	2b80      	cmp	r3, #128	@ 0x80
 8007696:	d034      	beq.n	8007702 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	2b40      	cmp	r3, #64	@ 0x40
 800769c:	d031      	beq.n	8007702 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	69db      	ldr	r3, [r3, #28]
 80076a4:	f003 0308 	and.w	r3, r3, #8
 80076a8:	2b08      	cmp	r3, #8
 80076aa:	d110      	bne.n	80076ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2208      	movs	r2, #8
 80076b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80076b4:	68f8      	ldr	r0, [r7, #12]
 80076b6:	f000 f839 	bl	800772c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2208      	movs	r2, #8
 80076be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e029      	b.n	8007722 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	69db      	ldr	r3, [r3, #28]
 80076d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076dc:	d111      	bne.n	8007702 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80076e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80076e8:	68f8      	ldr	r0, [r7, #12]
 80076ea:	f000 f81f 	bl	800772c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2220      	movs	r2, #32
 80076f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2200      	movs	r2, #0
 80076fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80076fe:	2303      	movs	r3, #3
 8007700:	e00f      	b.n	8007722 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	69da      	ldr	r2, [r3, #28]
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	4013      	ands	r3, r2
 800770c:	68ba      	ldr	r2, [r7, #8]
 800770e:	429a      	cmp	r2, r3
 8007710:	bf0c      	ite	eq
 8007712:	2301      	moveq	r3, #1
 8007714:	2300      	movne	r3, #0
 8007716:	b2db      	uxtb	r3, r3
 8007718:	461a      	mov	r2, r3
 800771a:	79fb      	ldrb	r3, [r7, #7]
 800771c:	429a      	cmp	r2, r3
 800771e:	d0a0      	beq.n	8007662 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007720:	2300      	movs	r3, #0
}
 8007722:	4618      	mov	r0, r3
 8007724:	3710      	adds	r7, #16
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
	...

0800772c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800772c:	b480      	push	{r7}
 800772e:	b095      	sub	sp, #84	@ 0x54
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800773c:	e853 3f00 	ldrex	r3, [r3]
 8007740:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007744:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007748:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	461a      	mov	r2, r3
 8007750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007752:	643b      	str	r3, [r7, #64]	@ 0x40
 8007754:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007756:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007758:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800775a:	e841 2300 	strex	r3, r2, [r1]
 800775e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1e6      	bne.n	8007734 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3308      	adds	r3, #8
 800776c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	e853 3f00 	ldrex	r3, [r3]
 8007774:	61fb      	str	r3, [r7, #28]
   return(result);
 8007776:	69fa      	ldr	r2, [r7, #28]
 8007778:	4b1e      	ldr	r3, [pc, #120]	@ (80077f4 <UART_EndRxTransfer+0xc8>)
 800777a:	4013      	ands	r3, r2
 800777c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	3308      	adds	r3, #8
 8007784:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007786:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007788:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800778c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800778e:	e841 2300 	strex	r3, r2, [r1]
 8007792:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1e5      	bne.n	8007766 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d118      	bne.n	80077d4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	e853 3f00 	ldrex	r3, [r3]
 80077ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f023 0310 	bic.w	r3, r3, #16
 80077b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	461a      	mov	r2, r3
 80077be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077c0:	61bb      	str	r3, [r7, #24]
 80077c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c4:	6979      	ldr	r1, [r7, #20]
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	e841 2300 	strex	r3, r2, [r1]
 80077cc:	613b      	str	r3, [r7, #16]
   return(result);
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1e6      	bne.n	80077a2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2220      	movs	r2, #32
 80077d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2200      	movs	r2, #0
 80077e6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80077e8:	bf00      	nop
 80077ea:	3754      	adds	r7, #84	@ 0x54
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	effffffe 	.word	0xeffffffe

080077f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007804:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2200      	movs	r2, #0
 800780a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2200      	movs	r2, #0
 8007812:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007816:	68f8      	ldr	r0, [r7, #12]
 8007818:	f7ff f85c 	bl	80068d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800781c:	bf00      	nop
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b088      	sub	sp, #32
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	e853 3f00 	ldrex	r3, [r3]
 8007838:	60bb      	str	r3, [r7, #8]
   return(result);
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007840:	61fb      	str	r3, [r7, #28]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	461a      	mov	r2, r3
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	61bb      	str	r3, [r7, #24]
 800784c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784e:	6979      	ldr	r1, [r7, #20]
 8007850:	69ba      	ldr	r2, [r7, #24]
 8007852:	e841 2300 	strex	r3, r2, [r1]
 8007856:	613b      	str	r3, [r7, #16]
   return(result);
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1e6      	bne.n	800782c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2220      	movs	r2, #32
 8007862:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f7ff f827 	bl	80068c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007872:	bf00      	nop
 8007874:	3720      	adds	r7, #32
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}

0800787a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800787a:	b480      	push	{r7}
 800787c:	b083      	sub	sp, #12
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007882:	bf00      	nop
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr

0800788e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800788e:	b480      	push	{r7}
 8007890:	b083      	sub	sp, #12
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b083      	sub	sp, #12
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80078aa:	bf00      	nop
 80078ac:	370c      	adds	r7, #12
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr

080078b6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80078b6:	b480      	push	{r7}
 80078b8:	b085      	sub	sp, #20
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d101      	bne.n	80078cc <HAL_UARTEx_DisableFifoMode+0x16>
 80078c8:	2302      	movs	r3, #2
 80078ca:	e027      	b.n	800791c <HAL_UARTEx_DisableFifoMode+0x66>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2224      	movs	r2, #36	@ 0x24
 80078d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f022 0201 	bic.w	r2, r2, #1
 80078f2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80078fa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2220      	movs	r2, #32
 800790e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3714      	adds	r7, #20
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007938:	2b01      	cmp	r3, #1
 800793a:	d101      	bne.n	8007940 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800793c:	2302      	movs	r3, #2
 800793e:	e02d      	b.n	800799c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2224      	movs	r2, #36	@ 0x24
 800794c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f022 0201 	bic.w	r2, r2, #1
 8007966:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	683a      	ldr	r2, [r7, #0]
 8007978:	430a      	orrs	r2, r1
 800797a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 f84f 	bl	8007a20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	68fa      	ldr	r2, [r7, #12]
 8007988:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2220      	movs	r2, #32
 800798e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800799a:	2300      	movs	r3, #0
}
 800799c:	4618      	mov	r0, r3
 800799e:	3710      	adds	r7, #16
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b084      	sub	sp, #16
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	d101      	bne.n	80079bc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80079b8:	2302      	movs	r3, #2
 80079ba:	e02d      	b.n	8007a18 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2224      	movs	r2, #36	@ 0x24
 80079c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f022 0201 	bic.w	r2, r2, #1
 80079e2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	683a      	ldr	r2, [r7, #0]
 80079f4:	430a      	orrs	r2, r1
 80079f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f000 f811 	bl	8007a20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	68fa      	ldr	r2, [r7, #12]
 8007a04:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2220      	movs	r2, #32
 8007a0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a16:	2300      	movs	r3, #0
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3710      	adds	r7, #16
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b085      	sub	sp, #20
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d108      	bne.n	8007a42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007a40:	e031      	b.n	8007aa6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007a42:	2310      	movs	r3, #16
 8007a44:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007a46:	2310      	movs	r3, #16
 8007a48:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	0e5b      	lsrs	r3, r3, #25
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	f003 0307 	and.w	r3, r3, #7
 8007a58:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	0f5b      	lsrs	r3, r3, #29
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	f003 0307 	and.w	r3, r3, #7
 8007a68:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a6a:	7bbb      	ldrb	r3, [r7, #14]
 8007a6c:	7b3a      	ldrb	r2, [r7, #12]
 8007a6e:	4911      	ldr	r1, [pc, #68]	@ (8007ab4 <UARTEx_SetNbDataToProcess+0x94>)
 8007a70:	5c8a      	ldrb	r2, [r1, r2]
 8007a72:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007a76:	7b3a      	ldrb	r2, [r7, #12]
 8007a78:	490f      	ldr	r1, [pc, #60]	@ (8007ab8 <UARTEx_SetNbDataToProcess+0x98>)
 8007a7a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a80:	b29a      	uxth	r2, r3
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007a88:	7bfb      	ldrb	r3, [r7, #15]
 8007a8a:	7b7a      	ldrb	r2, [r7, #13]
 8007a8c:	4909      	ldr	r1, [pc, #36]	@ (8007ab4 <UARTEx_SetNbDataToProcess+0x94>)
 8007a8e:	5c8a      	ldrb	r2, [r1, r2]
 8007a90:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007a94:	7b7a      	ldrb	r2, [r7, #13]
 8007a96:	4908      	ldr	r1, [pc, #32]	@ (8007ab8 <UARTEx_SetNbDataToProcess+0x98>)
 8007a98:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007a9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a9e:	b29a      	uxth	r2, r3
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007aa6:	bf00      	nop
 8007aa8:	3714      	adds	r7, #20
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	08008530 	.word	0x08008530
 8007ab8:	08008538 	.word	0x08008538

08007abc <_vsiprintf_r>:
 8007abc:	b500      	push	{lr}
 8007abe:	b09b      	sub	sp, #108	@ 0x6c
 8007ac0:	9100      	str	r1, [sp, #0]
 8007ac2:	9104      	str	r1, [sp, #16]
 8007ac4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ac8:	9105      	str	r1, [sp, #20]
 8007aca:	9102      	str	r1, [sp, #8]
 8007acc:	4905      	ldr	r1, [pc, #20]	@ (8007ae4 <_vsiprintf_r+0x28>)
 8007ace:	9103      	str	r1, [sp, #12]
 8007ad0:	4669      	mov	r1, sp
 8007ad2:	f000 f99b 	bl	8007e0c <_svfiprintf_r>
 8007ad6:	9b00      	ldr	r3, [sp, #0]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	701a      	strb	r2, [r3, #0]
 8007adc:	b01b      	add	sp, #108	@ 0x6c
 8007ade:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ae2:	bf00      	nop
 8007ae4:	ffff0208 	.word	0xffff0208

08007ae8 <vsiprintf>:
 8007ae8:	4613      	mov	r3, r2
 8007aea:	460a      	mov	r2, r1
 8007aec:	4601      	mov	r1, r0
 8007aee:	4802      	ldr	r0, [pc, #8]	@ (8007af8 <vsiprintf+0x10>)
 8007af0:	6800      	ldr	r0, [r0, #0]
 8007af2:	f7ff bfe3 	b.w	8007abc <_vsiprintf_r>
 8007af6:	bf00      	nop
 8007af8:	24000034 	.word	0x24000034

08007afc <memset>:
 8007afc:	4402      	add	r2, r0
 8007afe:	4603      	mov	r3, r0
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d100      	bne.n	8007b06 <memset+0xa>
 8007b04:	4770      	bx	lr
 8007b06:	f803 1b01 	strb.w	r1, [r3], #1
 8007b0a:	e7f9      	b.n	8007b00 <memset+0x4>

08007b0c <__errno>:
 8007b0c:	4b01      	ldr	r3, [pc, #4]	@ (8007b14 <__errno+0x8>)
 8007b0e:	6818      	ldr	r0, [r3, #0]
 8007b10:	4770      	bx	lr
 8007b12:	bf00      	nop
 8007b14:	24000034 	.word	0x24000034

08007b18 <__libc_init_array>:
 8007b18:	b570      	push	{r4, r5, r6, lr}
 8007b1a:	4d0d      	ldr	r5, [pc, #52]	@ (8007b50 <__libc_init_array+0x38>)
 8007b1c:	4c0d      	ldr	r4, [pc, #52]	@ (8007b54 <__libc_init_array+0x3c>)
 8007b1e:	1b64      	subs	r4, r4, r5
 8007b20:	10a4      	asrs	r4, r4, #2
 8007b22:	2600      	movs	r6, #0
 8007b24:	42a6      	cmp	r6, r4
 8007b26:	d109      	bne.n	8007b3c <__libc_init_array+0x24>
 8007b28:	4d0b      	ldr	r5, [pc, #44]	@ (8007b58 <__libc_init_array+0x40>)
 8007b2a:	4c0c      	ldr	r4, [pc, #48]	@ (8007b5c <__libc_init_array+0x44>)
 8007b2c:	f000 fc66 	bl	80083fc <_init>
 8007b30:	1b64      	subs	r4, r4, r5
 8007b32:	10a4      	asrs	r4, r4, #2
 8007b34:	2600      	movs	r6, #0
 8007b36:	42a6      	cmp	r6, r4
 8007b38:	d105      	bne.n	8007b46 <__libc_init_array+0x2e>
 8007b3a:	bd70      	pop	{r4, r5, r6, pc}
 8007b3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b40:	4798      	blx	r3
 8007b42:	3601      	adds	r6, #1
 8007b44:	e7ee      	b.n	8007b24 <__libc_init_array+0xc>
 8007b46:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b4a:	4798      	blx	r3
 8007b4c:	3601      	adds	r6, #1
 8007b4e:	e7f2      	b.n	8007b36 <__libc_init_array+0x1e>
 8007b50:	0800857c 	.word	0x0800857c
 8007b54:	0800857c 	.word	0x0800857c
 8007b58:	0800857c 	.word	0x0800857c
 8007b5c:	08008580 	.word	0x08008580

08007b60 <__retarget_lock_acquire_recursive>:
 8007b60:	4770      	bx	lr

08007b62 <__retarget_lock_release_recursive>:
 8007b62:	4770      	bx	lr

08007b64 <_free_r>:
 8007b64:	b538      	push	{r3, r4, r5, lr}
 8007b66:	4605      	mov	r5, r0
 8007b68:	2900      	cmp	r1, #0
 8007b6a:	d041      	beq.n	8007bf0 <_free_r+0x8c>
 8007b6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b70:	1f0c      	subs	r4, r1, #4
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	bfb8      	it	lt
 8007b76:	18e4      	addlt	r4, r4, r3
 8007b78:	f000 f8e0 	bl	8007d3c <__malloc_lock>
 8007b7c:	4a1d      	ldr	r2, [pc, #116]	@ (8007bf4 <_free_r+0x90>)
 8007b7e:	6813      	ldr	r3, [r2, #0]
 8007b80:	b933      	cbnz	r3, 8007b90 <_free_r+0x2c>
 8007b82:	6063      	str	r3, [r4, #4]
 8007b84:	6014      	str	r4, [r2, #0]
 8007b86:	4628      	mov	r0, r5
 8007b88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b8c:	f000 b8dc 	b.w	8007d48 <__malloc_unlock>
 8007b90:	42a3      	cmp	r3, r4
 8007b92:	d908      	bls.n	8007ba6 <_free_r+0x42>
 8007b94:	6820      	ldr	r0, [r4, #0]
 8007b96:	1821      	adds	r1, r4, r0
 8007b98:	428b      	cmp	r3, r1
 8007b9a:	bf01      	itttt	eq
 8007b9c:	6819      	ldreq	r1, [r3, #0]
 8007b9e:	685b      	ldreq	r3, [r3, #4]
 8007ba0:	1809      	addeq	r1, r1, r0
 8007ba2:	6021      	streq	r1, [r4, #0]
 8007ba4:	e7ed      	b.n	8007b82 <_free_r+0x1e>
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	685b      	ldr	r3, [r3, #4]
 8007baa:	b10b      	cbz	r3, 8007bb0 <_free_r+0x4c>
 8007bac:	42a3      	cmp	r3, r4
 8007bae:	d9fa      	bls.n	8007ba6 <_free_r+0x42>
 8007bb0:	6811      	ldr	r1, [r2, #0]
 8007bb2:	1850      	adds	r0, r2, r1
 8007bb4:	42a0      	cmp	r0, r4
 8007bb6:	d10b      	bne.n	8007bd0 <_free_r+0x6c>
 8007bb8:	6820      	ldr	r0, [r4, #0]
 8007bba:	4401      	add	r1, r0
 8007bbc:	1850      	adds	r0, r2, r1
 8007bbe:	4283      	cmp	r3, r0
 8007bc0:	6011      	str	r1, [r2, #0]
 8007bc2:	d1e0      	bne.n	8007b86 <_free_r+0x22>
 8007bc4:	6818      	ldr	r0, [r3, #0]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	6053      	str	r3, [r2, #4]
 8007bca:	4408      	add	r0, r1
 8007bcc:	6010      	str	r0, [r2, #0]
 8007bce:	e7da      	b.n	8007b86 <_free_r+0x22>
 8007bd0:	d902      	bls.n	8007bd8 <_free_r+0x74>
 8007bd2:	230c      	movs	r3, #12
 8007bd4:	602b      	str	r3, [r5, #0]
 8007bd6:	e7d6      	b.n	8007b86 <_free_r+0x22>
 8007bd8:	6820      	ldr	r0, [r4, #0]
 8007bda:	1821      	adds	r1, r4, r0
 8007bdc:	428b      	cmp	r3, r1
 8007bde:	bf04      	itt	eq
 8007be0:	6819      	ldreq	r1, [r3, #0]
 8007be2:	685b      	ldreq	r3, [r3, #4]
 8007be4:	6063      	str	r3, [r4, #4]
 8007be6:	bf04      	itt	eq
 8007be8:	1809      	addeq	r1, r1, r0
 8007bea:	6021      	streq	r1, [r4, #0]
 8007bec:	6054      	str	r4, [r2, #4]
 8007bee:	e7ca      	b.n	8007b86 <_free_r+0x22>
 8007bf0:	bd38      	pop	{r3, r4, r5, pc}
 8007bf2:	bf00      	nop
 8007bf4:	24000338 	.word	0x24000338

08007bf8 <sbrk_aligned>:
 8007bf8:	b570      	push	{r4, r5, r6, lr}
 8007bfa:	4e0f      	ldr	r6, [pc, #60]	@ (8007c38 <sbrk_aligned+0x40>)
 8007bfc:	460c      	mov	r4, r1
 8007bfe:	6831      	ldr	r1, [r6, #0]
 8007c00:	4605      	mov	r5, r0
 8007c02:	b911      	cbnz	r1, 8007c0a <sbrk_aligned+0x12>
 8007c04:	f000 fba6 	bl	8008354 <_sbrk_r>
 8007c08:	6030      	str	r0, [r6, #0]
 8007c0a:	4621      	mov	r1, r4
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	f000 fba1 	bl	8008354 <_sbrk_r>
 8007c12:	1c43      	adds	r3, r0, #1
 8007c14:	d103      	bne.n	8007c1e <sbrk_aligned+0x26>
 8007c16:	f04f 34ff 	mov.w	r4, #4294967295
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	bd70      	pop	{r4, r5, r6, pc}
 8007c1e:	1cc4      	adds	r4, r0, #3
 8007c20:	f024 0403 	bic.w	r4, r4, #3
 8007c24:	42a0      	cmp	r0, r4
 8007c26:	d0f8      	beq.n	8007c1a <sbrk_aligned+0x22>
 8007c28:	1a21      	subs	r1, r4, r0
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	f000 fb92 	bl	8008354 <_sbrk_r>
 8007c30:	3001      	adds	r0, #1
 8007c32:	d1f2      	bne.n	8007c1a <sbrk_aligned+0x22>
 8007c34:	e7ef      	b.n	8007c16 <sbrk_aligned+0x1e>
 8007c36:	bf00      	nop
 8007c38:	24000334 	.word	0x24000334

08007c3c <_malloc_r>:
 8007c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c40:	1ccd      	adds	r5, r1, #3
 8007c42:	f025 0503 	bic.w	r5, r5, #3
 8007c46:	3508      	adds	r5, #8
 8007c48:	2d0c      	cmp	r5, #12
 8007c4a:	bf38      	it	cc
 8007c4c:	250c      	movcc	r5, #12
 8007c4e:	2d00      	cmp	r5, #0
 8007c50:	4606      	mov	r6, r0
 8007c52:	db01      	blt.n	8007c58 <_malloc_r+0x1c>
 8007c54:	42a9      	cmp	r1, r5
 8007c56:	d904      	bls.n	8007c62 <_malloc_r+0x26>
 8007c58:	230c      	movs	r3, #12
 8007c5a:	6033      	str	r3, [r6, #0]
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d38 <_malloc_r+0xfc>
 8007c66:	f000 f869 	bl	8007d3c <__malloc_lock>
 8007c6a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c6e:	461c      	mov	r4, r3
 8007c70:	bb44      	cbnz	r4, 8007cc4 <_malloc_r+0x88>
 8007c72:	4629      	mov	r1, r5
 8007c74:	4630      	mov	r0, r6
 8007c76:	f7ff ffbf 	bl	8007bf8 <sbrk_aligned>
 8007c7a:	1c43      	adds	r3, r0, #1
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	d158      	bne.n	8007d32 <_malloc_r+0xf6>
 8007c80:	f8d8 4000 	ldr.w	r4, [r8]
 8007c84:	4627      	mov	r7, r4
 8007c86:	2f00      	cmp	r7, #0
 8007c88:	d143      	bne.n	8007d12 <_malloc_r+0xd6>
 8007c8a:	2c00      	cmp	r4, #0
 8007c8c:	d04b      	beq.n	8007d26 <_malloc_r+0xea>
 8007c8e:	6823      	ldr	r3, [r4, #0]
 8007c90:	4639      	mov	r1, r7
 8007c92:	4630      	mov	r0, r6
 8007c94:	eb04 0903 	add.w	r9, r4, r3
 8007c98:	f000 fb5c 	bl	8008354 <_sbrk_r>
 8007c9c:	4581      	cmp	r9, r0
 8007c9e:	d142      	bne.n	8007d26 <_malloc_r+0xea>
 8007ca0:	6821      	ldr	r1, [r4, #0]
 8007ca2:	1a6d      	subs	r5, r5, r1
 8007ca4:	4629      	mov	r1, r5
 8007ca6:	4630      	mov	r0, r6
 8007ca8:	f7ff ffa6 	bl	8007bf8 <sbrk_aligned>
 8007cac:	3001      	adds	r0, #1
 8007cae:	d03a      	beq.n	8007d26 <_malloc_r+0xea>
 8007cb0:	6823      	ldr	r3, [r4, #0]
 8007cb2:	442b      	add	r3, r5
 8007cb4:	6023      	str	r3, [r4, #0]
 8007cb6:	f8d8 3000 	ldr.w	r3, [r8]
 8007cba:	685a      	ldr	r2, [r3, #4]
 8007cbc:	bb62      	cbnz	r2, 8007d18 <_malloc_r+0xdc>
 8007cbe:	f8c8 7000 	str.w	r7, [r8]
 8007cc2:	e00f      	b.n	8007ce4 <_malloc_r+0xa8>
 8007cc4:	6822      	ldr	r2, [r4, #0]
 8007cc6:	1b52      	subs	r2, r2, r5
 8007cc8:	d420      	bmi.n	8007d0c <_malloc_r+0xd0>
 8007cca:	2a0b      	cmp	r2, #11
 8007ccc:	d917      	bls.n	8007cfe <_malloc_r+0xc2>
 8007cce:	1961      	adds	r1, r4, r5
 8007cd0:	42a3      	cmp	r3, r4
 8007cd2:	6025      	str	r5, [r4, #0]
 8007cd4:	bf18      	it	ne
 8007cd6:	6059      	strne	r1, [r3, #4]
 8007cd8:	6863      	ldr	r3, [r4, #4]
 8007cda:	bf08      	it	eq
 8007cdc:	f8c8 1000 	streq.w	r1, [r8]
 8007ce0:	5162      	str	r2, [r4, r5]
 8007ce2:	604b      	str	r3, [r1, #4]
 8007ce4:	4630      	mov	r0, r6
 8007ce6:	f000 f82f 	bl	8007d48 <__malloc_unlock>
 8007cea:	f104 000b 	add.w	r0, r4, #11
 8007cee:	1d23      	adds	r3, r4, #4
 8007cf0:	f020 0007 	bic.w	r0, r0, #7
 8007cf4:	1ac2      	subs	r2, r0, r3
 8007cf6:	bf1c      	itt	ne
 8007cf8:	1a1b      	subne	r3, r3, r0
 8007cfa:	50a3      	strne	r3, [r4, r2]
 8007cfc:	e7af      	b.n	8007c5e <_malloc_r+0x22>
 8007cfe:	6862      	ldr	r2, [r4, #4]
 8007d00:	42a3      	cmp	r3, r4
 8007d02:	bf0c      	ite	eq
 8007d04:	f8c8 2000 	streq.w	r2, [r8]
 8007d08:	605a      	strne	r2, [r3, #4]
 8007d0a:	e7eb      	b.n	8007ce4 <_malloc_r+0xa8>
 8007d0c:	4623      	mov	r3, r4
 8007d0e:	6864      	ldr	r4, [r4, #4]
 8007d10:	e7ae      	b.n	8007c70 <_malloc_r+0x34>
 8007d12:	463c      	mov	r4, r7
 8007d14:	687f      	ldr	r7, [r7, #4]
 8007d16:	e7b6      	b.n	8007c86 <_malloc_r+0x4a>
 8007d18:	461a      	mov	r2, r3
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	42a3      	cmp	r3, r4
 8007d1e:	d1fb      	bne.n	8007d18 <_malloc_r+0xdc>
 8007d20:	2300      	movs	r3, #0
 8007d22:	6053      	str	r3, [r2, #4]
 8007d24:	e7de      	b.n	8007ce4 <_malloc_r+0xa8>
 8007d26:	230c      	movs	r3, #12
 8007d28:	6033      	str	r3, [r6, #0]
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	f000 f80c 	bl	8007d48 <__malloc_unlock>
 8007d30:	e794      	b.n	8007c5c <_malloc_r+0x20>
 8007d32:	6005      	str	r5, [r0, #0]
 8007d34:	e7d6      	b.n	8007ce4 <_malloc_r+0xa8>
 8007d36:	bf00      	nop
 8007d38:	24000338 	.word	0x24000338

08007d3c <__malloc_lock>:
 8007d3c:	4801      	ldr	r0, [pc, #4]	@ (8007d44 <__malloc_lock+0x8>)
 8007d3e:	f7ff bf0f 	b.w	8007b60 <__retarget_lock_acquire_recursive>
 8007d42:	bf00      	nop
 8007d44:	24000330 	.word	0x24000330

08007d48 <__malloc_unlock>:
 8007d48:	4801      	ldr	r0, [pc, #4]	@ (8007d50 <__malloc_unlock+0x8>)
 8007d4a:	f7ff bf0a 	b.w	8007b62 <__retarget_lock_release_recursive>
 8007d4e:	bf00      	nop
 8007d50:	24000330 	.word	0x24000330

08007d54 <__ssputs_r>:
 8007d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d58:	688e      	ldr	r6, [r1, #8]
 8007d5a:	461f      	mov	r7, r3
 8007d5c:	42be      	cmp	r6, r7
 8007d5e:	680b      	ldr	r3, [r1, #0]
 8007d60:	4682      	mov	sl, r0
 8007d62:	460c      	mov	r4, r1
 8007d64:	4690      	mov	r8, r2
 8007d66:	d82d      	bhi.n	8007dc4 <__ssputs_r+0x70>
 8007d68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d70:	d026      	beq.n	8007dc0 <__ssputs_r+0x6c>
 8007d72:	6965      	ldr	r5, [r4, #20]
 8007d74:	6909      	ldr	r1, [r1, #16]
 8007d76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d7a:	eba3 0901 	sub.w	r9, r3, r1
 8007d7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d82:	1c7b      	adds	r3, r7, #1
 8007d84:	444b      	add	r3, r9
 8007d86:	106d      	asrs	r5, r5, #1
 8007d88:	429d      	cmp	r5, r3
 8007d8a:	bf38      	it	cc
 8007d8c:	461d      	movcc	r5, r3
 8007d8e:	0553      	lsls	r3, r2, #21
 8007d90:	d527      	bpl.n	8007de2 <__ssputs_r+0x8e>
 8007d92:	4629      	mov	r1, r5
 8007d94:	f7ff ff52 	bl	8007c3c <_malloc_r>
 8007d98:	4606      	mov	r6, r0
 8007d9a:	b360      	cbz	r0, 8007df6 <__ssputs_r+0xa2>
 8007d9c:	6921      	ldr	r1, [r4, #16]
 8007d9e:	464a      	mov	r2, r9
 8007da0:	f000 fae8 	bl	8008374 <memcpy>
 8007da4:	89a3      	ldrh	r3, [r4, #12]
 8007da6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007daa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dae:	81a3      	strh	r3, [r4, #12]
 8007db0:	6126      	str	r6, [r4, #16]
 8007db2:	6165      	str	r5, [r4, #20]
 8007db4:	444e      	add	r6, r9
 8007db6:	eba5 0509 	sub.w	r5, r5, r9
 8007dba:	6026      	str	r6, [r4, #0]
 8007dbc:	60a5      	str	r5, [r4, #8]
 8007dbe:	463e      	mov	r6, r7
 8007dc0:	42be      	cmp	r6, r7
 8007dc2:	d900      	bls.n	8007dc6 <__ssputs_r+0x72>
 8007dc4:	463e      	mov	r6, r7
 8007dc6:	6820      	ldr	r0, [r4, #0]
 8007dc8:	4632      	mov	r2, r6
 8007dca:	4641      	mov	r1, r8
 8007dcc:	f000 faa8 	bl	8008320 <memmove>
 8007dd0:	68a3      	ldr	r3, [r4, #8]
 8007dd2:	1b9b      	subs	r3, r3, r6
 8007dd4:	60a3      	str	r3, [r4, #8]
 8007dd6:	6823      	ldr	r3, [r4, #0]
 8007dd8:	4433      	add	r3, r6
 8007dda:	6023      	str	r3, [r4, #0]
 8007ddc:	2000      	movs	r0, #0
 8007dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007de2:	462a      	mov	r2, r5
 8007de4:	f000 fad4 	bl	8008390 <_realloc_r>
 8007de8:	4606      	mov	r6, r0
 8007dea:	2800      	cmp	r0, #0
 8007dec:	d1e0      	bne.n	8007db0 <__ssputs_r+0x5c>
 8007dee:	6921      	ldr	r1, [r4, #16]
 8007df0:	4650      	mov	r0, sl
 8007df2:	f7ff feb7 	bl	8007b64 <_free_r>
 8007df6:	230c      	movs	r3, #12
 8007df8:	f8ca 3000 	str.w	r3, [sl]
 8007dfc:	89a3      	ldrh	r3, [r4, #12]
 8007dfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e02:	81a3      	strh	r3, [r4, #12]
 8007e04:	f04f 30ff 	mov.w	r0, #4294967295
 8007e08:	e7e9      	b.n	8007dde <__ssputs_r+0x8a>
	...

08007e0c <_svfiprintf_r>:
 8007e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e10:	4698      	mov	r8, r3
 8007e12:	898b      	ldrh	r3, [r1, #12]
 8007e14:	061b      	lsls	r3, r3, #24
 8007e16:	b09d      	sub	sp, #116	@ 0x74
 8007e18:	4607      	mov	r7, r0
 8007e1a:	460d      	mov	r5, r1
 8007e1c:	4614      	mov	r4, r2
 8007e1e:	d510      	bpl.n	8007e42 <_svfiprintf_r+0x36>
 8007e20:	690b      	ldr	r3, [r1, #16]
 8007e22:	b973      	cbnz	r3, 8007e42 <_svfiprintf_r+0x36>
 8007e24:	2140      	movs	r1, #64	@ 0x40
 8007e26:	f7ff ff09 	bl	8007c3c <_malloc_r>
 8007e2a:	6028      	str	r0, [r5, #0]
 8007e2c:	6128      	str	r0, [r5, #16]
 8007e2e:	b930      	cbnz	r0, 8007e3e <_svfiprintf_r+0x32>
 8007e30:	230c      	movs	r3, #12
 8007e32:	603b      	str	r3, [r7, #0]
 8007e34:	f04f 30ff 	mov.w	r0, #4294967295
 8007e38:	b01d      	add	sp, #116	@ 0x74
 8007e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e3e:	2340      	movs	r3, #64	@ 0x40
 8007e40:	616b      	str	r3, [r5, #20]
 8007e42:	2300      	movs	r3, #0
 8007e44:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e46:	2320      	movs	r3, #32
 8007e48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e50:	2330      	movs	r3, #48	@ 0x30
 8007e52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ff0 <_svfiprintf_r+0x1e4>
 8007e56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e5a:	f04f 0901 	mov.w	r9, #1
 8007e5e:	4623      	mov	r3, r4
 8007e60:	469a      	mov	sl, r3
 8007e62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e66:	b10a      	cbz	r2, 8007e6c <_svfiprintf_r+0x60>
 8007e68:	2a25      	cmp	r2, #37	@ 0x25
 8007e6a:	d1f9      	bne.n	8007e60 <_svfiprintf_r+0x54>
 8007e6c:	ebba 0b04 	subs.w	fp, sl, r4
 8007e70:	d00b      	beq.n	8007e8a <_svfiprintf_r+0x7e>
 8007e72:	465b      	mov	r3, fp
 8007e74:	4622      	mov	r2, r4
 8007e76:	4629      	mov	r1, r5
 8007e78:	4638      	mov	r0, r7
 8007e7a:	f7ff ff6b 	bl	8007d54 <__ssputs_r>
 8007e7e:	3001      	adds	r0, #1
 8007e80:	f000 80a7 	beq.w	8007fd2 <_svfiprintf_r+0x1c6>
 8007e84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e86:	445a      	add	r2, fp
 8007e88:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f000 809f 	beq.w	8007fd2 <_svfiprintf_r+0x1c6>
 8007e94:	2300      	movs	r3, #0
 8007e96:	f04f 32ff 	mov.w	r2, #4294967295
 8007e9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e9e:	f10a 0a01 	add.w	sl, sl, #1
 8007ea2:	9304      	str	r3, [sp, #16]
 8007ea4:	9307      	str	r3, [sp, #28]
 8007ea6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007eaa:	931a      	str	r3, [sp, #104]	@ 0x68
 8007eac:	4654      	mov	r4, sl
 8007eae:	2205      	movs	r2, #5
 8007eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eb4:	484e      	ldr	r0, [pc, #312]	@ (8007ff0 <_svfiprintf_r+0x1e4>)
 8007eb6:	f7f8 fa1b 	bl	80002f0 <memchr>
 8007eba:	9a04      	ldr	r2, [sp, #16]
 8007ebc:	b9d8      	cbnz	r0, 8007ef6 <_svfiprintf_r+0xea>
 8007ebe:	06d0      	lsls	r0, r2, #27
 8007ec0:	bf44      	itt	mi
 8007ec2:	2320      	movmi	r3, #32
 8007ec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ec8:	0711      	lsls	r1, r2, #28
 8007eca:	bf44      	itt	mi
 8007ecc:	232b      	movmi	r3, #43	@ 0x2b
 8007ece:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ed6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ed8:	d015      	beq.n	8007f06 <_svfiprintf_r+0xfa>
 8007eda:	9a07      	ldr	r2, [sp, #28]
 8007edc:	4654      	mov	r4, sl
 8007ede:	2000      	movs	r0, #0
 8007ee0:	f04f 0c0a 	mov.w	ip, #10
 8007ee4:	4621      	mov	r1, r4
 8007ee6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eea:	3b30      	subs	r3, #48	@ 0x30
 8007eec:	2b09      	cmp	r3, #9
 8007eee:	d94b      	bls.n	8007f88 <_svfiprintf_r+0x17c>
 8007ef0:	b1b0      	cbz	r0, 8007f20 <_svfiprintf_r+0x114>
 8007ef2:	9207      	str	r2, [sp, #28]
 8007ef4:	e014      	b.n	8007f20 <_svfiprintf_r+0x114>
 8007ef6:	eba0 0308 	sub.w	r3, r0, r8
 8007efa:	fa09 f303 	lsl.w	r3, r9, r3
 8007efe:	4313      	orrs	r3, r2
 8007f00:	9304      	str	r3, [sp, #16]
 8007f02:	46a2      	mov	sl, r4
 8007f04:	e7d2      	b.n	8007eac <_svfiprintf_r+0xa0>
 8007f06:	9b03      	ldr	r3, [sp, #12]
 8007f08:	1d19      	adds	r1, r3, #4
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	9103      	str	r1, [sp, #12]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	bfbb      	ittet	lt
 8007f12:	425b      	neglt	r3, r3
 8007f14:	f042 0202 	orrlt.w	r2, r2, #2
 8007f18:	9307      	strge	r3, [sp, #28]
 8007f1a:	9307      	strlt	r3, [sp, #28]
 8007f1c:	bfb8      	it	lt
 8007f1e:	9204      	strlt	r2, [sp, #16]
 8007f20:	7823      	ldrb	r3, [r4, #0]
 8007f22:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f24:	d10a      	bne.n	8007f3c <_svfiprintf_r+0x130>
 8007f26:	7863      	ldrb	r3, [r4, #1]
 8007f28:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f2a:	d132      	bne.n	8007f92 <_svfiprintf_r+0x186>
 8007f2c:	9b03      	ldr	r3, [sp, #12]
 8007f2e:	1d1a      	adds	r2, r3, #4
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	9203      	str	r2, [sp, #12]
 8007f34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f38:	3402      	adds	r4, #2
 8007f3a:	9305      	str	r3, [sp, #20]
 8007f3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008000 <_svfiprintf_r+0x1f4>
 8007f40:	7821      	ldrb	r1, [r4, #0]
 8007f42:	2203      	movs	r2, #3
 8007f44:	4650      	mov	r0, sl
 8007f46:	f7f8 f9d3 	bl	80002f0 <memchr>
 8007f4a:	b138      	cbz	r0, 8007f5c <_svfiprintf_r+0x150>
 8007f4c:	9b04      	ldr	r3, [sp, #16]
 8007f4e:	eba0 000a 	sub.w	r0, r0, sl
 8007f52:	2240      	movs	r2, #64	@ 0x40
 8007f54:	4082      	lsls	r2, r0
 8007f56:	4313      	orrs	r3, r2
 8007f58:	3401      	adds	r4, #1
 8007f5a:	9304      	str	r3, [sp, #16]
 8007f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f60:	4824      	ldr	r0, [pc, #144]	@ (8007ff4 <_svfiprintf_r+0x1e8>)
 8007f62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f66:	2206      	movs	r2, #6
 8007f68:	f7f8 f9c2 	bl	80002f0 <memchr>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d036      	beq.n	8007fde <_svfiprintf_r+0x1d2>
 8007f70:	4b21      	ldr	r3, [pc, #132]	@ (8007ff8 <_svfiprintf_r+0x1ec>)
 8007f72:	bb1b      	cbnz	r3, 8007fbc <_svfiprintf_r+0x1b0>
 8007f74:	9b03      	ldr	r3, [sp, #12]
 8007f76:	3307      	adds	r3, #7
 8007f78:	f023 0307 	bic.w	r3, r3, #7
 8007f7c:	3308      	adds	r3, #8
 8007f7e:	9303      	str	r3, [sp, #12]
 8007f80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f82:	4433      	add	r3, r6
 8007f84:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f86:	e76a      	b.n	8007e5e <_svfiprintf_r+0x52>
 8007f88:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f8c:	460c      	mov	r4, r1
 8007f8e:	2001      	movs	r0, #1
 8007f90:	e7a8      	b.n	8007ee4 <_svfiprintf_r+0xd8>
 8007f92:	2300      	movs	r3, #0
 8007f94:	3401      	adds	r4, #1
 8007f96:	9305      	str	r3, [sp, #20]
 8007f98:	4619      	mov	r1, r3
 8007f9a:	f04f 0c0a 	mov.w	ip, #10
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fa4:	3a30      	subs	r2, #48	@ 0x30
 8007fa6:	2a09      	cmp	r2, #9
 8007fa8:	d903      	bls.n	8007fb2 <_svfiprintf_r+0x1a6>
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d0c6      	beq.n	8007f3c <_svfiprintf_r+0x130>
 8007fae:	9105      	str	r1, [sp, #20]
 8007fb0:	e7c4      	b.n	8007f3c <_svfiprintf_r+0x130>
 8007fb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e7f0      	b.n	8007f9e <_svfiprintf_r+0x192>
 8007fbc:	ab03      	add	r3, sp, #12
 8007fbe:	9300      	str	r3, [sp, #0]
 8007fc0:	462a      	mov	r2, r5
 8007fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8007ffc <_svfiprintf_r+0x1f0>)
 8007fc4:	a904      	add	r1, sp, #16
 8007fc6:	4638      	mov	r0, r7
 8007fc8:	f3af 8000 	nop.w
 8007fcc:	1c42      	adds	r2, r0, #1
 8007fce:	4606      	mov	r6, r0
 8007fd0:	d1d6      	bne.n	8007f80 <_svfiprintf_r+0x174>
 8007fd2:	89ab      	ldrh	r3, [r5, #12]
 8007fd4:	065b      	lsls	r3, r3, #25
 8007fd6:	f53f af2d 	bmi.w	8007e34 <_svfiprintf_r+0x28>
 8007fda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fdc:	e72c      	b.n	8007e38 <_svfiprintf_r+0x2c>
 8007fde:	ab03      	add	r3, sp, #12
 8007fe0:	9300      	str	r3, [sp, #0]
 8007fe2:	462a      	mov	r2, r5
 8007fe4:	4b05      	ldr	r3, [pc, #20]	@ (8007ffc <_svfiprintf_r+0x1f0>)
 8007fe6:	a904      	add	r1, sp, #16
 8007fe8:	4638      	mov	r0, r7
 8007fea:	f000 f879 	bl	80080e0 <_printf_i>
 8007fee:	e7ed      	b.n	8007fcc <_svfiprintf_r+0x1c0>
 8007ff0:	08008540 	.word	0x08008540
 8007ff4:	0800854a 	.word	0x0800854a
 8007ff8:	00000000 	.word	0x00000000
 8007ffc:	08007d55 	.word	0x08007d55
 8008000:	08008546 	.word	0x08008546

08008004 <_printf_common>:
 8008004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008008:	4616      	mov	r6, r2
 800800a:	4698      	mov	r8, r3
 800800c:	688a      	ldr	r2, [r1, #8]
 800800e:	690b      	ldr	r3, [r1, #16]
 8008010:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008014:	4293      	cmp	r3, r2
 8008016:	bfb8      	it	lt
 8008018:	4613      	movlt	r3, r2
 800801a:	6033      	str	r3, [r6, #0]
 800801c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008020:	4607      	mov	r7, r0
 8008022:	460c      	mov	r4, r1
 8008024:	b10a      	cbz	r2, 800802a <_printf_common+0x26>
 8008026:	3301      	adds	r3, #1
 8008028:	6033      	str	r3, [r6, #0]
 800802a:	6823      	ldr	r3, [r4, #0]
 800802c:	0699      	lsls	r1, r3, #26
 800802e:	bf42      	ittt	mi
 8008030:	6833      	ldrmi	r3, [r6, #0]
 8008032:	3302      	addmi	r3, #2
 8008034:	6033      	strmi	r3, [r6, #0]
 8008036:	6825      	ldr	r5, [r4, #0]
 8008038:	f015 0506 	ands.w	r5, r5, #6
 800803c:	d106      	bne.n	800804c <_printf_common+0x48>
 800803e:	f104 0a19 	add.w	sl, r4, #25
 8008042:	68e3      	ldr	r3, [r4, #12]
 8008044:	6832      	ldr	r2, [r6, #0]
 8008046:	1a9b      	subs	r3, r3, r2
 8008048:	42ab      	cmp	r3, r5
 800804a:	dc26      	bgt.n	800809a <_printf_common+0x96>
 800804c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008050:	6822      	ldr	r2, [r4, #0]
 8008052:	3b00      	subs	r3, #0
 8008054:	bf18      	it	ne
 8008056:	2301      	movne	r3, #1
 8008058:	0692      	lsls	r2, r2, #26
 800805a:	d42b      	bmi.n	80080b4 <_printf_common+0xb0>
 800805c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008060:	4641      	mov	r1, r8
 8008062:	4638      	mov	r0, r7
 8008064:	47c8      	blx	r9
 8008066:	3001      	adds	r0, #1
 8008068:	d01e      	beq.n	80080a8 <_printf_common+0xa4>
 800806a:	6823      	ldr	r3, [r4, #0]
 800806c:	6922      	ldr	r2, [r4, #16]
 800806e:	f003 0306 	and.w	r3, r3, #6
 8008072:	2b04      	cmp	r3, #4
 8008074:	bf02      	ittt	eq
 8008076:	68e5      	ldreq	r5, [r4, #12]
 8008078:	6833      	ldreq	r3, [r6, #0]
 800807a:	1aed      	subeq	r5, r5, r3
 800807c:	68a3      	ldr	r3, [r4, #8]
 800807e:	bf0c      	ite	eq
 8008080:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008084:	2500      	movne	r5, #0
 8008086:	4293      	cmp	r3, r2
 8008088:	bfc4      	itt	gt
 800808a:	1a9b      	subgt	r3, r3, r2
 800808c:	18ed      	addgt	r5, r5, r3
 800808e:	2600      	movs	r6, #0
 8008090:	341a      	adds	r4, #26
 8008092:	42b5      	cmp	r5, r6
 8008094:	d11a      	bne.n	80080cc <_printf_common+0xc8>
 8008096:	2000      	movs	r0, #0
 8008098:	e008      	b.n	80080ac <_printf_common+0xa8>
 800809a:	2301      	movs	r3, #1
 800809c:	4652      	mov	r2, sl
 800809e:	4641      	mov	r1, r8
 80080a0:	4638      	mov	r0, r7
 80080a2:	47c8      	blx	r9
 80080a4:	3001      	adds	r0, #1
 80080a6:	d103      	bne.n	80080b0 <_printf_common+0xac>
 80080a8:	f04f 30ff 	mov.w	r0, #4294967295
 80080ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b0:	3501      	adds	r5, #1
 80080b2:	e7c6      	b.n	8008042 <_printf_common+0x3e>
 80080b4:	18e1      	adds	r1, r4, r3
 80080b6:	1c5a      	adds	r2, r3, #1
 80080b8:	2030      	movs	r0, #48	@ 0x30
 80080ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80080be:	4422      	add	r2, r4
 80080c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80080c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80080c8:	3302      	adds	r3, #2
 80080ca:	e7c7      	b.n	800805c <_printf_common+0x58>
 80080cc:	2301      	movs	r3, #1
 80080ce:	4622      	mov	r2, r4
 80080d0:	4641      	mov	r1, r8
 80080d2:	4638      	mov	r0, r7
 80080d4:	47c8      	blx	r9
 80080d6:	3001      	adds	r0, #1
 80080d8:	d0e6      	beq.n	80080a8 <_printf_common+0xa4>
 80080da:	3601      	adds	r6, #1
 80080dc:	e7d9      	b.n	8008092 <_printf_common+0x8e>
	...

080080e0 <_printf_i>:
 80080e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080e4:	7e0f      	ldrb	r7, [r1, #24]
 80080e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080e8:	2f78      	cmp	r7, #120	@ 0x78
 80080ea:	4691      	mov	r9, r2
 80080ec:	4680      	mov	r8, r0
 80080ee:	460c      	mov	r4, r1
 80080f0:	469a      	mov	sl, r3
 80080f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080f6:	d807      	bhi.n	8008108 <_printf_i+0x28>
 80080f8:	2f62      	cmp	r7, #98	@ 0x62
 80080fa:	d80a      	bhi.n	8008112 <_printf_i+0x32>
 80080fc:	2f00      	cmp	r7, #0
 80080fe:	f000 80d2 	beq.w	80082a6 <_printf_i+0x1c6>
 8008102:	2f58      	cmp	r7, #88	@ 0x58
 8008104:	f000 80b9 	beq.w	800827a <_printf_i+0x19a>
 8008108:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800810c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008110:	e03a      	b.n	8008188 <_printf_i+0xa8>
 8008112:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008116:	2b15      	cmp	r3, #21
 8008118:	d8f6      	bhi.n	8008108 <_printf_i+0x28>
 800811a:	a101      	add	r1, pc, #4	@ (adr r1, 8008120 <_printf_i+0x40>)
 800811c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008120:	08008179 	.word	0x08008179
 8008124:	0800818d 	.word	0x0800818d
 8008128:	08008109 	.word	0x08008109
 800812c:	08008109 	.word	0x08008109
 8008130:	08008109 	.word	0x08008109
 8008134:	08008109 	.word	0x08008109
 8008138:	0800818d 	.word	0x0800818d
 800813c:	08008109 	.word	0x08008109
 8008140:	08008109 	.word	0x08008109
 8008144:	08008109 	.word	0x08008109
 8008148:	08008109 	.word	0x08008109
 800814c:	0800828d 	.word	0x0800828d
 8008150:	080081b7 	.word	0x080081b7
 8008154:	08008247 	.word	0x08008247
 8008158:	08008109 	.word	0x08008109
 800815c:	08008109 	.word	0x08008109
 8008160:	080082af 	.word	0x080082af
 8008164:	08008109 	.word	0x08008109
 8008168:	080081b7 	.word	0x080081b7
 800816c:	08008109 	.word	0x08008109
 8008170:	08008109 	.word	0x08008109
 8008174:	0800824f 	.word	0x0800824f
 8008178:	6833      	ldr	r3, [r6, #0]
 800817a:	1d1a      	adds	r2, r3, #4
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	6032      	str	r2, [r6, #0]
 8008180:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008184:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008188:	2301      	movs	r3, #1
 800818a:	e09d      	b.n	80082c8 <_printf_i+0x1e8>
 800818c:	6833      	ldr	r3, [r6, #0]
 800818e:	6820      	ldr	r0, [r4, #0]
 8008190:	1d19      	adds	r1, r3, #4
 8008192:	6031      	str	r1, [r6, #0]
 8008194:	0606      	lsls	r6, r0, #24
 8008196:	d501      	bpl.n	800819c <_printf_i+0xbc>
 8008198:	681d      	ldr	r5, [r3, #0]
 800819a:	e003      	b.n	80081a4 <_printf_i+0xc4>
 800819c:	0645      	lsls	r5, r0, #25
 800819e:	d5fb      	bpl.n	8008198 <_printf_i+0xb8>
 80081a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80081a4:	2d00      	cmp	r5, #0
 80081a6:	da03      	bge.n	80081b0 <_printf_i+0xd0>
 80081a8:	232d      	movs	r3, #45	@ 0x2d
 80081aa:	426d      	negs	r5, r5
 80081ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081b0:	4859      	ldr	r0, [pc, #356]	@ (8008318 <_printf_i+0x238>)
 80081b2:	230a      	movs	r3, #10
 80081b4:	e011      	b.n	80081da <_printf_i+0xfa>
 80081b6:	6821      	ldr	r1, [r4, #0]
 80081b8:	6833      	ldr	r3, [r6, #0]
 80081ba:	0608      	lsls	r0, r1, #24
 80081bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80081c0:	d402      	bmi.n	80081c8 <_printf_i+0xe8>
 80081c2:	0649      	lsls	r1, r1, #25
 80081c4:	bf48      	it	mi
 80081c6:	b2ad      	uxthmi	r5, r5
 80081c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80081ca:	4853      	ldr	r0, [pc, #332]	@ (8008318 <_printf_i+0x238>)
 80081cc:	6033      	str	r3, [r6, #0]
 80081ce:	bf14      	ite	ne
 80081d0:	230a      	movne	r3, #10
 80081d2:	2308      	moveq	r3, #8
 80081d4:	2100      	movs	r1, #0
 80081d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80081da:	6866      	ldr	r6, [r4, #4]
 80081dc:	60a6      	str	r6, [r4, #8]
 80081de:	2e00      	cmp	r6, #0
 80081e0:	bfa2      	ittt	ge
 80081e2:	6821      	ldrge	r1, [r4, #0]
 80081e4:	f021 0104 	bicge.w	r1, r1, #4
 80081e8:	6021      	strge	r1, [r4, #0]
 80081ea:	b90d      	cbnz	r5, 80081f0 <_printf_i+0x110>
 80081ec:	2e00      	cmp	r6, #0
 80081ee:	d04b      	beq.n	8008288 <_printf_i+0x1a8>
 80081f0:	4616      	mov	r6, r2
 80081f2:	fbb5 f1f3 	udiv	r1, r5, r3
 80081f6:	fb03 5711 	mls	r7, r3, r1, r5
 80081fa:	5dc7      	ldrb	r7, [r0, r7]
 80081fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008200:	462f      	mov	r7, r5
 8008202:	42bb      	cmp	r3, r7
 8008204:	460d      	mov	r5, r1
 8008206:	d9f4      	bls.n	80081f2 <_printf_i+0x112>
 8008208:	2b08      	cmp	r3, #8
 800820a:	d10b      	bne.n	8008224 <_printf_i+0x144>
 800820c:	6823      	ldr	r3, [r4, #0]
 800820e:	07df      	lsls	r7, r3, #31
 8008210:	d508      	bpl.n	8008224 <_printf_i+0x144>
 8008212:	6923      	ldr	r3, [r4, #16]
 8008214:	6861      	ldr	r1, [r4, #4]
 8008216:	4299      	cmp	r1, r3
 8008218:	bfde      	ittt	le
 800821a:	2330      	movle	r3, #48	@ 0x30
 800821c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008220:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008224:	1b92      	subs	r2, r2, r6
 8008226:	6122      	str	r2, [r4, #16]
 8008228:	f8cd a000 	str.w	sl, [sp]
 800822c:	464b      	mov	r3, r9
 800822e:	aa03      	add	r2, sp, #12
 8008230:	4621      	mov	r1, r4
 8008232:	4640      	mov	r0, r8
 8008234:	f7ff fee6 	bl	8008004 <_printf_common>
 8008238:	3001      	adds	r0, #1
 800823a:	d14a      	bne.n	80082d2 <_printf_i+0x1f2>
 800823c:	f04f 30ff 	mov.w	r0, #4294967295
 8008240:	b004      	add	sp, #16
 8008242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008246:	6823      	ldr	r3, [r4, #0]
 8008248:	f043 0320 	orr.w	r3, r3, #32
 800824c:	6023      	str	r3, [r4, #0]
 800824e:	4833      	ldr	r0, [pc, #204]	@ (800831c <_printf_i+0x23c>)
 8008250:	2778      	movs	r7, #120	@ 0x78
 8008252:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008256:	6823      	ldr	r3, [r4, #0]
 8008258:	6831      	ldr	r1, [r6, #0]
 800825a:	061f      	lsls	r7, r3, #24
 800825c:	f851 5b04 	ldr.w	r5, [r1], #4
 8008260:	d402      	bmi.n	8008268 <_printf_i+0x188>
 8008262:	065f      	lsls	r7, r3, #25
 8008264:	bf48      	it	mi
 8008266:	b2ad      	uxthmi	r5, r5
 8008268:	6031      	str	r1, [r6, #0]
 800826a:	07d9      	lsls	r1, r3, #31
 800826c:	bf44      	itt	mi
 800826e:	f043 0320 	orrmi.w	r3, r3, #32
 8008272:	6023      	strmi	r3, [r4, #0]
 8008274:	b11d      	cbz	r5, 800827e <_printf_i+0x19e>
 8008276:	2310      	movs	r3, #16
 8008278:	e7ac      	b.n	80081d4 <_printf_i+0xf4>
 800827a:	4827      	ldr	r0, [pc, #156]	@ (8008318 <_printf_i+0x238>)
 800827c:	e7e9      	b.n	8008252 <_printf_i+0x172>
 800827e:	6823      	ldr	r3, [r4, #0]
 8008280:	f023 0320 	bic.w	r3, r3, #32
 8008284:	6023      	str	r3, [r4, #0]
 8008286:	e7f6      	b.n	8008276 <_printf_i+0x196>
 8008288:	4616      	mov	r6, r2
 800828a:	e7bd      	b.n	8008208 <_printf_i+0x128>
 800828c:	6833      	ldr	r3, [r6, #0]
 800828e:	6825      	ldr	r5, [r4, #0]
 8008290:	6961      	ldr	r1, [r4, #20]
 8008292:	1d18      	adds	r0, r3, #4
 8008294:	6030      	str	r0, [r6, #0]
 8008296:	062e      	lsls	r6, r5, #24
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	d501      	bpl.n	80082a0 <_printf_i+0x1c0>
 800829c:	6019      	str	r1, [r3, #0]
 800829e:	e002      	b.n	80082a6 <_printf_i+0x1c6>
 80082a0:	0668      	lsls	r0, r5, #25
 80082a2:	d5fb      	bpl.n	800829c <_printf_i+0x1bc>
 80082a4:	8019      	strh	r1, [r3, #0]
 80082a6:	2300      	movs	r3, #0
 80082a8:	6123      	str	r3, [r4, #16]
 80082aa:	4616      	mov	r6, r2
 80082ac:	e7bc      	b.n	8008228 <_printf_i+0x148>
 80082ae:	6833      	ldr	r3, [r6, #0]
 80082b0:	1d1a      	adds	r2, r3, #4
 80082b2:	6032      	str	r2, [r6, #0]
 80082b4:	681e      	ldr	r6, [r3, #0]
 80082b6:	6862      	ldr	r2, [r4, #4]
 80082b8:	2100      	movs	r1, #0
 80082ba:	4630      	mov	r0, r6
 80082bc:	f7f8 f818 	bl	80002f0 <memchr>
 80082c0:	b108      	cbz	r0, 80082c6 <_printf_i+0x1e6>
 80082c2:	1b80      	subs	r0, r0, r6
 80082c4:	6060      	str	r0, [r4, #4]
 80082c6:	6863      	ldr	r3, [r4, #4]
 80082c8:	6123      	str	r3, [r4, #16]
 80082ca:	2300      	movs	r3, #0
 80082cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082d0:	e7aa      	b.n	8008228 <_printf_i+0x148>
 80082d2:	6923      	ldr	r3, [r4, #16]
 80082d4:	4632      	mov	r2, r6
 80082d6:	4649      	mov	r1, r9
 80082d8:	4640      	mov	r0, r8
 80082da:	47d0      	blx	sl
 80082dc:	3001      	adds	r0, #1
 80082de:	d0ad      	beq.n	800823c <_printf_i+0x15c>
 80082e0:	6823      	ldr	r3, [r4, #0]
 80082e2:	079b      	lsls	r3, r3, #30
 80082e4:	d413      	bmi.n	800830e <_printf_i+0x22e>
 80082e6:	68e0      	ldr	r0, [r4, #12]
 80082e8:	9b03      	ldr	r3, [sp, #12]
 80082ea:	4298      	cmp	r0, r3
 80082ec:	bfb8      	it	lt
 80082ee:	4618      	movlt	r0, r3
 80082f0:	e7a6      	b.n	8008240 <_printf_i+0x160>
 80082f2:	2301      	movs	r3, #1
 80082f4:	4632      	mov	r2, r6
 80082f6:	4649      	mov	r1, r9
 80082f8:	4640      	mov	r0, r8
 80082fa:	47d0      	blx	sl
 80082fc:	3001      	adds	r0, #1
 80082fe:	d09d      	beq.n	800823c <_printf_i+0x15c>
 8008300:	3501      	adds	r5, #1
 8008302:	68e3      	ldr	r3, [r4, #12]
 8008304:	9903      	ldr	r1, [sp, #12]
 8008306:	1a5b      	subs	r3, r3, r1
 8008308:	42ab      	cmp	r3, r5
 800830a:	dcf2      	bgt.n	80082f2 <_printf_i+0x212>
 800830c:	e7eb      	b.n	80082e6 <_printf_i+0x206>
 800830e:	2500      	movs	r5, #0
 8008310:	f104 0619 	add.w	r6, r4, #25
 8008314:	e7f5      	b.n	8008302 <_printf_i+0x222>
 8008316:	bf00      	nop
 8008318:	08008551 	.word	0x08008551
 800831c:	08008562 	.word	0x08008562

08008320 <memmove>:
 8008320:	4288      	cmp	r0, r1
 8008322:	b510      	push	{r4, lr}
 8008324:	eb01 0402 	add.w	r4, r1, r2
 8008328:	d902      	bls.n	8008330 <memmove+0x10>
 800832a:	4284      	cmp	r4, r0
 800832c:	4623      	mov	r3, r4
 800832e:	d807      	bhi.n	8008340 <memmove+0x20>
 8008330:	1e43      	subs	r3, r0, #1
 8008332:	42a1      	cmp	r1, r4
 8008334:	d008      	beq.n	8008348 <memmove+0x28>
 8008336:	f811 2b01 	ldrb.w	r2, [r1], #1
 800833a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800833e:	e7f8      	b.n	8008332 <memmove+0x12>
 8008340:	4402      	add	r2, r0
 8008342:	4601      	mov	r1, r0
 8008344:	428a      	cmp	r2, r1
 8008346:	d100      	bne.n	800834a <memmove+0x2a>
 8008348:	bd10      	pop	{r4, pc}
 800834a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800834e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008352:	e7f7      	b.n	8008344 <memmove+0x24>

08008354 <_sbrk_r>:
 8008354:	b538      	push	{r3, r4, r5, lr}
 8008356:	4d06      	ldr	r5, [pc, #24]	@ (8008370 <_sbrk_r+0x1c>)
 8008358:	2300      	movs	r3, #0
 800835a:	4604      	mov	r4, r0
 800835c:	4608      	mov	r0, r1
 800835e:	602b      	str	r3, [r5, #0]
 8008360:	f7f9 fa32 	bl	80017c8 <_sbrk>
 8008364:	1c43      	adds	r3, r0, #1
 8008366:	d102      	bne.n	800836e <_sbrk_r+0x1a>
 8008368:	682b      	ldr	r3, [r5, #0]
 800836a:	b103      	cbz	r3, 800836e <_sbrk_r+0x1a>
 800836c:	6023      	str	r3, [r4, #0]
 800836e:	bd38      	pop	{r3, r4, r5, pc}
 8008370:	2400032c 	.word	0x2400032c

08008374 <memcpy>:
 8008374:	440a      	add	r2, r1
 8008376:	4291      	cmp	r1, r2
 8008378:	f100 33ff 	add.w	r3, r0, #4294967295
 800837c:	d100      	bne.n	8008380 <memcpy+0xc>
 800837e:	4770      	bx	lr
 8008380:	b510      	push	{r4, lr}
 8008382:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008386:	f803 4f01 	strb.w	r4, [r3, #1]!
 800838a:	4291      	cmp	r1, r2
 800838c:	d1f9      	bne.n	8008382 <memcpy+0xe>
 800838e:	bd10      	pop	{r4, pc}

08008390 <_realloc_r>:
 8008390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008394:	4680      	mov	r8, r0
 8008396:	4615      	mov	r5, r2
 8008398:	460c      	mov	r4, r1
 800839a:	b921      	cbnz	r1, 80083a6 <_realloc_r+0x16>
 800839c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083a0:	4611      	mov	r1, r2
 80083a2:	f7ff bc4b 	b.w	8007c3c <_malloc_r>
 80083a6:	b92a      	cbnz	r2, 80083b4 <_realloc_r+0x24>
 80083a8:	f7ff fbdc 	bl	8007b64 <_free_r>
 80083ac:	2400      	movs	r4, #0
 80083ae:	4620      	mov	r0, r4
 80083b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083b4:	f000 f81a 	bl	80083ec <_malloc_usable_size_r>
 80083b8:	4285      	cmp	r5, r0
 80083ba:	4606      	mov	r6, r0
 80083bc:	d802      	bhi.n	80083c4 <_realloc_r+0x34>
 80083be:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80083c2:	d8f4      	bhi.n	80083ae <_realloc_r+0x1e>
 80083c4:	4629      	mov	r1, r5
 80083c6:	4640      	mov	r0, r8
 80083c8:	f7ff fc38 	bl	8007c3c <_malloc_r>
 80083cc:	4607      	mov	r7, r0
 80083ce:	2800      	cmp	r0, #0
 80083d0:	d0ec      	beq.n	80083ac <_realloc_r+0x1c>
 80083d2:	42b5      	cmp	r5, r6
 80083d4:	462a      	mov	r2, r5
 80083d6:	4621      	mov	r1, r4
 80083d8:	bf28      	it	cs
 80083da:	4632      	movcs	r2, r6
 80083dc:	f7ff ffca 	bl	8008374 <memcpy>
 80083e0:	4621      	mov	r1, r4
 80083e2:	4640      	mov	r0, r8
 80083e4:	f7ff fbbe 	bl	8007b64 <_free_r>
 80083e8:	463c      	mov	r4, r7
 80083ea:	e7e0      	b.n	80083ae <_realloc_r+0x1e>

080083ec <_malloc_usable_size_r>:
 80083ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083f0:	1f18      	subs	r0, r3, #4
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	bfbc      	itt	lt
 80083f6:	580b      	ldrlt	r3, [r1, r0]
 80083f8:	18c0      	addlt	r0, r0, r3
 80083fa:	4770      	bx	lr

080083fc <_init>:
 80083fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083fe:	bf00      	nop
 8008400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008402:	bc08      	pop	{r3}
 8008404:	469e      	mov	lr, r3
 8008406:	4770      	bx	lr

08008408 <_fini>:
 8008408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800840a:	bf00      	nop
 800840c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800840e:	bc08      	pop	{r3}
 8008410:	469e      	mov	lr, r3
 8008412:	4770      	bx	lr
