make[1]: Entering directory '/home/fuyufei/DDR_controller/sdram_ctrl/tb/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x /home/fuyufei/DDR_controller/sdram_ctrl/tb ]; then chmod -x /home/fuyufei/DDR_controller/sdram_ctrl/tb; \
fi
/usr/bin/g++  -o /home/fuyufei/DDR_controller/sdram_ctrl/tb -no-pie    -Wl,-rpath-link=./ \
-Wl,-rpath='$ORIGIN'/tb.daidir/ -Wl,-rpath=./tb.daidir/ -Wl,-rpath='$ORIGIN'/tb.daidir//scsim.db.dir \
-Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/fuyufei/synopsys_tools/vcs_mx_2018_sp2/vcs-mx/O-2018.09-SP2/linux64/lib \
-L/home/fuyufei/synopsys_tools/vcs_mx_2018_sp2/vcs-mx/O-2018.09-SP2/linux64/lib  \
objs/amcQw_d.o   _261073_archive_1.so _261090_archive_1.so _261091_archive_1.so _261092_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /home/fuyufei/synopsys_tools/verdi_2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -luclinative /home/fuyufei/synopsys_tools/vcs_mx_2018_sp2/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/fuyufei/synopsys_tools/vcs_mx_2018_sp2/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
g++: error: _261073_archive_1.so: Permission denied
g++: error: _261090_archive_1.so: Permission denied
g++: error: _261091_archive_1.so: Permission denied
g++: error: _261092_archive_1.so: Permission denied
make[1]: *** [Makefile:110: product_timestamp] Error 1
make[1]: Leaving directory '/home/fuyufei/DDR_controller/sdram_ctrl/tb/csrc'
Make exited with status 2
CPU time: .717 seconds to compile + .416 seconds to elab + .301 seconds to link
