// Seed: 1909418821
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri  id_2
);
  wor id_4;
  id_5(
      .id_0(id_2 == id_4), .id_1(id_0), .id_2(id_2), .id_3(1'h0 + id_1)
  );
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wor id_2,
    input logic id_3,
    output tri1 id_4,
    output supply1 id_5
);
  module_0(
      id_4, id_0, id_2
  );
  always @(posedge !1 or posedge id_3) force id_4 = id_3;
  wire id_7;
  assign id_5 = id_2 == 1'b0;
endmodule
