adder_with_reset.v,verilog,xil_defaultlib,../../../../cl_hello_world.gen/sources_1/ip/adder_with_reset/sim/adder_with_reset.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
