ARM GAS  /tmp/ccqKz3SD.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB156:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** #include "menu.hpp"
  27:Core/Src/main.cpp **** /* USER CODE END Includes */
  28:Core/Src/main.cpp **** 
  29:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
ARM GAS  /tmp/ccqKz3SD.s 			page 2


  31:Core/Src/main.cpp **** 
  32:Core/Src/main.cpp **** /* USER CODE END PTD */
  33:Core/Src/main.cpp **** 
  34:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  36:Core/Src/main.cpp **** /* USER CODE END PD */
  37:Core/Src/main.cpp **** 
  38:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  40:Core/Src/main.cpp **** 
  41:Core/Src/main.cpp **** /* USER CODE END PM */
  42:Core/Src/main.cpp **** 
  43:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  45:Core/Src/main.cpp **** 
  46:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  47:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  48:Core/Src/main.cpp **** 
  49:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  50:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  51:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  52:Core/Src/main.cpp **** 
  53:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  54:Core/Src/main.cpp **** 
  55:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  56:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  57:Core/Src/main.cpp **** 
  58:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  59:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  60:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  61:Core/Src/main.cpp **** 
  62:Core/Src/main.cpp **** UART_HandleTypeDef huart1;
  63:Core/Src/main.cpp **** UART_HandleTypeDef huart2;
  64:Core/Src/main.cpp **** UART_HandleTypeDef huart6;
  65:Core/Src/main.cpp **** 
  66:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  67:Core/Src/main.cpp **** 
  68:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  69:Core/Src/main.cpp **** 
  70:Core/Src/main.cpp **** /* USER CODE END PV */
  71:Core/Src/main.cpp **** 
  72:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  73:Core/Src/main.cpp **** void SystemClock_Config(void);
  74:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  75:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  76:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  77:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  78:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  79:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  80:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  81:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  82:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
  83:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void);
  84:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void);
  85:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void);
  86:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  87:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
ARM GAS  /tmp/ccqKz3SD.s 			page 3


  88:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
  89:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  90:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  91:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  92:Core/Src/main.cpp **** 
  93:Core/Src/main.cpp **** /* USER CODE END PFP */
  94:Core/Src/main.cpp **** 
  95:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  96:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  97:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
  98:Core/Src/main.cpp **** menu menu1(&oled1);
  99:Core/Src/main.cpp **** /* USER CODE END 0 */
 100:Core/Src/main.cpp **** 
 101:Core/Src/main.cpp **** /**
 102:Core/Src/main.cpp ****   * @brief  The application entry point.
 103:Core/Src/main.cpp ****   * @retval int
 104:Core/Src/main.cpp ****   */
 105:Core/Src/main.cpp **** int main(void)
 106:Core/Src/main.cpp **** {
 107:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 108:Core/Src/main.cpp **** 
 109:Core/Src/main.cpp ****   /* USER CODE END 1 */
 110:Core/Src/main.cpp **** 
 111:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 112:Core/Src/main.cpp **** 
 113:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 114:Core/Src/main.cpp ****   HAL_Init();
 115:Core/Src/main.cpp **** 
 116:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 117:Core/Src/main.cpp **** 
 118:Core/Src/main.cpp ****   /* USER CODE END Init */
 119:Core/Src/main.cpp **** 
 120:Core/Src/main.cpp ****   /* Configure the system clock */
 121:Core/Src/main.cpp ****   SystemClock_Config();
 122:Core/Src/main.cpp **** 
 123:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 124:Core/Src/main.cpp **** 
 125:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 126:Core/Src/main.cpp **** 
 127:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 128:Core/Src/main.cpp ****   MX_GPIO_Init();
 129:Core/Src/main.cpp ****   MX_I2C1_Init();
 130:Core/Src/main.cpp ****   MX_I2C3_Init();
 131:Core/Src/main.cpp ****   MX_I2S2_Init();
 132:Core/Src/main.cpp ****   MX_I2S3_Init();
 133:Core/Src/main.cpp ****   MX_I2S4_Init();
 134:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 135:Core/Src/main.cpp ****   MX_SPI1_Init();
 136:Core/Src/main.cpp ****   MX_SPI5_Init();
 137:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 138:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 139:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 140:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 141:Core/Src/main.cpp ****   MX_ADC1_Init();
 142:Core/Src/main.cpp ****   MX_TIM10_Init();
 143:Core/Src/main.cpp ****   MX_TIM5_Init();
 144:Core/Src/main.cpp ****   MX_TIM9_Init();
ARM GAS  /tmp/ccqKz3SD.s 			page 4


 145:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 146:Core/Src/main.cpp ****   float f=3.3;
 147:Core/Src/main.cpp **** 
 148:Core/Src/main.cpp ****   /* USER CODE END 2 */
 149:Core/Src/main.cpp **** 
 150:Core/Src/main.cpp ****   /* Infinite loop */
 151:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 152:Core/Src/main.cpp ****   while (1)
 153:Core/Src/main.cpp ****   {
 154:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 155:Core/Src/main.cpp ****     HAL_ADC_Start (&hadc1);
 156:Core/Src/main.cpp ****     HAL_ADC_PollForConversion (&hadc1, 1000);
 157:Core/Src/main.cpp ****     f = HAL_ADC_GetValue (&hadc1)*(3.3*2/4096);
 158:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 159:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 160:Core/Src/main.cpp ****     f=f+.1;
 161:Core/Src/main.cpp ****     HAL_Delay(500);
 162:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 163:Core/Src/main.cpp ****     f=f+.1;
 164:Core/Src/main.cpp ****     HAL_Delay(500);
 165:Core/Src/main.cpp **** 
 166:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 167:Core/Src/main.cpp ****   }
 168:Core/Src/main.cpp ****   /* USER CODE END 3 */
 169:Core/Src/main.cpp **** }
 170:Core/Src/main.cpp **** 
 171:Core/Src/main.cpp **** /**
 172:Core/Src/main.cpp ****   * @brief System Clock Configuration
 173:Core/Src/main.cpp ****   * @retval None
 174:Core/Src/main.cpp ****   */
 175:Core/Src/main.cpp **** void SystemClock_Config(void)
 176:Core/Src/main.cpp **** {
 177:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 178:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 179:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 180:Core/Src/main.cpp **** 
 181:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 182:Core/Src/main.cpp ****   */
 183:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 184:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 185:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 186:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 187:Core/Src/main.cpp ****   */
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 198:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 199:Core/Src/main.cpp ****   {
 200:Core/Src/main.cpp ****     Error_Handler();
 201:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccqKz3SD.s 			page 5


 202:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 203:Core/Src/main.cpp ****   */
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 205:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 210:Core/Src/main.cpp **** 
 211:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 212:Core/Src/main.cpp ****   {
 213:Core/Src/main.cpp ****     Error_Handler();
 214:Core/Src/main.cpp ****   }
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 217:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 219:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 220:Core/Src/main.cpp ****   {
 221:Core/Src/main.cpp ****     Error_Handler();
 222:Core/Src/main.cpp ****   }
 223:Core/Src/main.cpp **** }
 224:Core/Src/main.cpp **** 
 225:Core/Src/main.cpp **** /**
 226:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 227:Core/Src/main.cpp ****   * @param None
 228:Core/Src/main.cpp ****   * @retval None
 229:Core/Src/main.cpp ****   */
 230:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 231:Core/Src/main.cpp **** {
 232:Core/Src/main.cpp **** 
 233:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 234:Core/Src/main.cpp **** 
 235:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 236:Core/Src/main.cpp **** 
 237:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 238:Core/Src/main.cpp **** 
 239:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 240:Core/Src/main.cpp **** 
 241:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 242:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 243:Core/Src/main.cpp ****   */
 244:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 245:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 246:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 247:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 248:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 249:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 250:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 251:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 252:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 253:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 254:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 255:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 256:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 257:Core/Src/main.cpp ****   {
 258:Core/Src/main.cpp ****     Error_Handler();
ARM GAS  /tmp/ccqKz3SD.s 			page 6


 259:Core/Src/main.cpp ****   }
 260:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 261:Core/Src/main.cpp ****   */
 262:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
 263:Core/Src/main.cpp ****   sConfig.Rank = 1;
 264:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 265:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 266:Core/Src/main.cpp ****   {
 267:Core/Src/main.cpp ****     Error_Handler();
 268:Core/Src/main.cpp ****   }
 269:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 270:Core/Src/main.cpp **** 
 271:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 272:Core/Src/main.cpp **** 
 273:Core/Src/main.cpp **** }
 274:Core/Src/main.cpp **** 
 275:Core/Src/main.cpp **** /**
 276:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 277:Core/Src/main.cpp ****   * @param None
 278:Core/Src/main.cpp ****   * @retval None
 279:Core/Src/main.cpp ****   */
 280:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 281:Core/Src/main.cpp **** {
 282:Core/Src/main.cpp **** 
 283:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 284:Core/Src/main.cpp **** 
 285:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 286:Core/Src/main.cpp **** 
 287:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 288:Core/Src/main.cpp **** 
 289:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 290:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 291:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 292:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 294:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 295:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 296:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 297:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 298:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 299:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 300:Core/Src/main.cpp ****   {
 301:Core/Src/main.cpp ****     Error_Handler();
 302:Core/Src/main.cpp ****   }
 303:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 304:Core/Src/main.cpp **** 
 305:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 306:Core/Src/main.cpp **** 
 307:Core/Src/main.cpp **** }
 308:Core/Src/main.cpp **** 
 309:Core/Src/main.cpp **** /**
 310:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 311:Core/Src/main.cpp ****   * @param None
 312:Core/Src/main.cpp ****   * @retval None
 313:Core/Src/main.cpp ****   */
 314:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
 315:Core/Src/main.cpp **** {
ARM GAS  /tmp/ccqKz3SD.s 			page 7


 316:Core/Src/main.cpp **** 
 317:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
 318:Core/Src/main.cpp **** 
 319:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
 320:Core/Src/main.cpp **** 
 321:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 322:Core/Src/main.cpp **** 
 323:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 324:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 325:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 326:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 328:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 329:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 330:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 331:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 332:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 333:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 334:Core/Src/main.cpp ****   {
 335:Core/Src/main.cpp ****     Error_Handler();
 336:Core/Src/main.cpp ****   }
 337:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 338:Core/Src/main.cpp **** 
 339:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 340:Core/Src/main.cpp **** 
 341:Core/Src/main.cpp **** }
 342:Core/Src/main.cpp **** 
 343:Core/Src/main.cpp **** /**
 344:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 345:Core/Src/main.cpp ****   * @param None
 346:Core/Src/main.cpp ****   * @retval None
 347:Core/Src/main.cpp ****   */
 348:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 349:Core/Src/main.cpp **** {
 350:Core/Src/main.cpp **** 
 351:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 352:Core/Src/main.cpp **** 
 353:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 354:Core/Src/main.cpp **** 
 355:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 356:Core/Src/main.cpp **** 
 357:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 358:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 359:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 360:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 361:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 362:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 363:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 364:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 365:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 366:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 367:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 368:Core/Src/main.cpp ****   {
 369:Core/Src/main.cpp ****     Error_Handler();
 370:Core/Src/main.cpp ****   }
 371:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
 372:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccqKz3SD.s 			page 8


 373:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 374:Core/Src/main.cpp **** 
 375:Core/Src/main.cpp **** }
 376:Core/Src/main.cpp **** 
 377:Core/Src/main.cpp **** /**
 378:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 379:Core/Src/main.cpp ****   * @param None
 380:Core/Src/main.cpp ****   * @retval None
 381:Core/Src/main.cpp ****   */
 382:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 383:Core/Src/main.cpp **** {
 384:Core/Src/main.cpp **** 
 385:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 386:Core/Src/main.cpp **** 
 387:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 388:Core/Src/main.cpp **** 
 389:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 390:Core/Src/main.cpp **** 
 391:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 392:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 393:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 394:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 395:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 396:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 397:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 398:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 399:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 400:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 401:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 402:Core/Src/main.cpp ****   {
 403:Core/Src/main.cpp ****     Error_Handler();
 404:Core/Src/main.cpp ****   }
 405:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 406:Core/Src/main.cpp **** 
 407:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 408:Core/Src/main.cpp **** 
 409:Core/Src/main.cpp **** }
 410:Core/Src/main.cpp **** 
 411:Core/Src/main.cpp **** /**
 412:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 413:Core/Src/main.cpp ****   * @param None
 414:Core/Src/main.cpp ****   * @retval None
 415:Core/Src/main.cpp ****   */
 416:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 417:Core/Src/main.cpp **** {
 418:Core/Src/main.cpp **** 
 419:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 420:Core/Src/main.cpp **** 
 421:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 422:Core/Src/main.cpp **** 
 423:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 424:Core/Src/main.cpp **** 
 425:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 426:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 427:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 428:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 429:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
ARM GAS  /tmp/ccqKz3SD.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 431:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 432:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 433:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 434:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 435:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 436:Core/Src/main.cpp ****   {
 437:Core/Src/main.cpp ****     Error_Handler();
 438:Core/Src/main.cpp ****   }
 439:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 440:Core/Src/main.cpp **** 
 441:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 442:Core/Src/main.cpp **** 
 443:Core/Src/main.cpp **** }
 444:Core/Src/main.cpp **** 
 445:Core/Src/main.cpp **** /**
 446:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 447:Core/Src/main.cpp ****   * @param None
 448:Core/Src/main.cpp ****   * @retval None
 449:Core/Src/main.cpp ****   */
 450:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 451:Core/Src/main.cpp **** {
 452:Core/Src/main.cpp **** 
 453:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 454:Core/Src/main.cpp **** 
 455:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 456:Core/Src/main.cpp **** 
 457:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 458:Core/Src/main.cpp **** 
 459:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 460:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 461:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 462:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 463:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 464:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 465:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 466:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 467:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 468:Core/Src/main.cpp ****   {
 469:Core/Src/main.cpp ****     Error_Handler();
 470:Core/Src/main.cpp ****   }
 471:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 472:Core/Src/main.cpp ****   {
 473:Core/Src/main.cpp ****     Error_Handler();
 474:Core/Src/main.cpp ****   }
 475:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 476:Core/Src/main.cpp **** 
 477:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 478:Core/Src/main.cpp **** 
 479:Core/Src/main.cpp **** }
 480:Core/Src/main.cpp **** 
 481:Core/Src/main.cpp **** /**
 482:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 483:Core/Src/main.cpp ****   * @param None
 484:Core/Src/main.cpp ****   * @retval None
 485:Core/Src/main.cpp ****   */
 486:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
ARM GAS  /tmp/ccqKz3SD.s 			page 10


 487:Core/Src/main.cpp **** {
 488:Core/Src/main.cpp **** 
 489:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 490:Core/Src/main.cpp **** 
 491:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 492:Core/Src/main.cpp **** 
 493:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 494:Core/Src/main.cpp **** 
 495:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 496:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 497:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 498:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 499:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 500:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 501:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 502:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 503:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 504:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 505:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 506:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 507:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 508:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 509:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 510:Core/Src/main.cpp ****   {
 511:Core/Src/main.cpp ****     Error_Handler();
 512:Core/Src/main.cpp ****   }
 513:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 514:Core/Src/main.cpp **** 
 515:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 516:Core/Src/main.cpp **** 
 517:Core/Src/main.cpp **** }
 518:Core/Src/main.cpp **** 
 519:Core/Src/main.cpp **** /**
 520:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 521:Core/Src/main.cpp ****   * @param None
 522:Core/Src/main.cpp ****   * @retval None
 523:Core/Src/main.cpp ****   */
 524:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 525:Core/Src/main.cpp **** {
 526:Core/Src/main.cpp **** 
 527:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 528:Core/Src/main.cpp **** 
 529:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 530:Core/Src/main.cpp **** 
 531:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 532:Core/Src/main.cpp **** 
 533:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 534:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 535:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 536:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 537:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 538:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 539:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 540:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 541:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 542:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 543:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/ccqKz3SD.s 			page 11


 544:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 545:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 546:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 547:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 548:Core/Src/main.cpp ****   {
 549:Core/Src/main.cpp ****     Error_Handler();
 550:Core/Src/main.cpp ****   }
 551:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 552:Core/Src/main.cpp **** 
 553:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 554:Core/Src/main.cpp **** 
 555:Core/Src/main.cpp **** }
 556:Core/Src/main.cpp **** 
 557:Core/Src/main.cpp **** /**
 558:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 559:Core/Src/main.cpp ****   * @param None
 560:Core/Src/main.cpp ****   * @retval None
 561:Core/Src/main.cpp ****   */
 562:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 563:Core/Src/main.cpp **** {
 564:Core/Src/main.cpp **** 
 565:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 566:Core/Src/main.cpp **** 
 567:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 568:Core/Src/main.cpp **** 
 569:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 570:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 571:Core/Src/main.cpp **** 
 572:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 573:Core/Src/main.cpp **** 
 574:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 575:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 576:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 577:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 578:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 579:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 580:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 581:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 582:Core/Src/main.cpp ****   {
 583:Core/Src/main.cpp ****     Error_Handler();
 584:Core/Src/main.cpp ****   }
 585:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 586:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 587:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 588:Core/Src/main.cpp ****   {
 589:Core/Src/main.cpp ****     Error_Handler();
 590:Core/Src/main.cpp ****   }
 591:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 592:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 593:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 594:Core/Src/main.cpp ****   {
 595:Core/Src/main.cpp ****     Error_Handler();
 596:Core/Src/main.cpp ****   }
 597:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 598:Core/Src/main.cpp **** 
 599:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
 600:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccqKz3SD.s 			page 12


 601:Core/Src/main.cpp **** }
 602:Core/Src/main.cpp **** 
 603:Core/Src/main.cpp **** /**
 604:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
 605:Core/Src/main.cpp ****   * @param None
 606:Core/Src/main.cpp ****   * @retval None
 607:Core/Src/main.cpp ****   */
 608:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 609:Core/Src/main.cpp **** {
 610:Core/Src/main.cpp **** 
 611:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 612:Core/Src/main.cpp **** 
 613:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 614:Core/Src/main.cpp **** 
 615:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 616:Core/Src/main.cpp **** 
 617:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 618:Core/Src/main.cpp **** 
 619:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 620:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 621:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 622:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 623:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 624:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 625:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 626:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 627:Core/Src/main.cpp ****   {
 628:Core/Src/main.cpp ****     Error_Handler();
 629:Core/Src/main.cpp ****   }
 630:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 631:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 632:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 633:Core/Src/main.cpp ****   {
 634:Core/Src/main.cpp ****     Error_Handler();
 635:Core/Src/main.cpp ****   }
 636:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 637:Core/Src/main.cpp **** 
 638:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 639:Core/Src/main.cpp **** 
 640:Core/Src/main.cpp **** }
 641:Core/Src/main.cpp **** 
 642:Core/Src/main.cpp **** /**
 643:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 644:Core/Src/main.cpp ****   * @param None
 645:Core/Src/main.cpp ****   * @retval None
 646:Core/Src/main.cpp ****   */
 647:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 648:Core/Src/main.cpp **** {
 649:Core/Src/main.cpp **** 
 650:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 651:Core/Src/main.cpp **** 
 652:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 653:Core/Src/main.cpp **** 
 654:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 655:Core/Src/main.cpp **** 
 656:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 657:Core/Src/main.cpp ****   htim10.Instance = TIM10;
ARM GAS  /tmp/ccqKz3SD.s 			page 13


 658:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 659:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 660:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 661:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 662:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 663:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 664:Core/Src/main.cpp ****   {
 665:Core/Src/main.cpp ****     Error_Handler();
 666:Core/Src/main.cpp ****   }
 667:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 668:Core/Src/main.cpp **** 
 669:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 670:Core/Src/main.cpp **** 
 671:Core/Src/main.cpp **** }
 672:Core/Src/main.cpp **** 
 673:Core/Src/main.cpp **** /**
 674:Core/Src/main.cpp ****   * @brief USART1 Initialization Function
 675:Core/Src/main.cpp ****   * @param None
 676:Core/Src/main.cpp ****   * @retval None
 677:Core/Src/main.cpp ****   */
 678:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void)
 679:Core/Src/main.cpp **** {
 680:Core/Src/main.cpp **** 
 681:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 0 */
 682:Core/Src/main.cpp **** 
 683:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 0 */
 684:Core/Src/main.cpp **** 
 685:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 1 */
 686:Core/Src/main.cpp **** 
 687:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 1 */
 688:Core/Src/main.cpp ****   huart1.Instance = USART1;
 689:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 690:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 691:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 692:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 693:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 694:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 695:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 696:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 697:Core/Src/main.cpp ****   {
 698:Core/Src/main.cpp ****     Error_Handler();
 699:Core/Src/main.cpp ****   }
 700:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 2 */
 701:Core/Src/main.cpp **** 
 702:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 2 */
 703:Core/Src/main.cpp **** 
 704:Core/Src/main.cpp **** }
 705:Core/Src/main.cpp **** 
 706:Core/Src/main.cpp **** /**
 707:Core/Src/main.cpp ****   * @brief USART2 Initialization Function
 708:Core/Src/main.cpp ****   * @param None
 709:Core/Src/main.cpp ****   * @retval None
 710:Core/Src/main.cpp ****   */
 711:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void)
 712:Core/Src/main.cpp **** {
 713:Core/Src/main.cpp **** 
 714:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 0 */
ARM GAS  /tmp/ccqKz3SD.s 			page 14


 715:Core/Src/main.cpp **** 
 716:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 0 */
 717:Core/Src/main.cpp **** 
 718:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 1 */
 719:Core/Src/main.cpp **** 
 720:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 1 */
 721:Core/Src/main.cpp ****   huart2.Instance = USART2;
 722:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 723:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 724:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 725:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 726:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 727:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 728:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 729:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 730:Core/Src/main.cpp ****   {
 731:Core/Src/main.cpp ****     Error_Handler();
 732:Core/Src/main.cpp ****   }
 733:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 2 */
 734:Core/Src/main.cpp **** 
 735:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 2 */
 736:Core/Src/main.cpp **** 
 737:Core/Src/main.cpp **** }
 738:Core/Src/main.cpp **** 
 739:Core/Src/main.cpp **** /**
 740:Core/Src/main.cpp ****   * @brief USART6 Initialization Function
 741:Core/Src/main.cpp ****   * @param None
 742:Core/Src/main.cpp ****   * @retval None
 743:Core/Src/main.cpp ****   */
 744:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void)
 745:Core/Src/main.cpp **** {
 746:Core/Src/main.cpp **** 
 747:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 0 */
 748:Core/Src/main.cpp **** 
 749:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 0 */
 750:Core/Src/main.cpp **** 
 751:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 1 */
 752:Core/Src/main.cpp **** 
 753:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 1 */
 754:Core/Src/main.cpp ****   huart6.Instance = USART6;
 755:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 756:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 757:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 758:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 759:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 760:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 761:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 762:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 763:Core/Src/main.cpp ****   {
 764:Core/Src/main.cpp ****     Error_Handler();
 765:Core/Src/main.cpp ****   }
 766:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 2 */
 767:Core/Src/main.cpp **** 
 768:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 2 */
 769:Core/Src/main.cpp **** 
 770:Core/Src/main.cpp **** }
 771:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccqKz3SD.s 			page 15


 772:Core/Src/main.cpp **** /**
 773:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 774:Core/Src/main.cpp ****   * @param None
 775:Core/Src/main.cpp ****   * @retval None
 776:Core/Src/main.cpp ****   */
 777:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 778:Core/Src/main.cpp **** {
 779:Core/Src/main.cpp **** 
 780:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 781:Core/Src/main.cpp **** 
 782:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 783:Core/Src/main.cpp **** 
 784:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 785:Core/Src/main.cpp **** 
 786:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 797:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 798:Core/Src/main.cpp ****   {
 799:Core/Src/main.cpp ****     Error_Handler();
 800:Core/Src/main.cpp ****   }
 801:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 802:Core/Src/main.cpp **** 
 803:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 804:Core/Src/main.cpp **** 
 805:Core/Src/main.cpp **** }
 806:Core/Src/main.cpp **** 
 807:Core/Src/main.cpp **** /**
 808:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 809:Core/Src/main.cpp ****   * @param None
 810:Core/Src/main.cpp ****   * @retval None
 811:Core/Src/main.cpp ****   */
 812:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 813:Core/Src/main.cpp **** {
  29              		.loc 1 813 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.pad #52
  43 0002 8DB0     		sub	sp, sp, #52
ARM GAS  /tmp/ccqKz3SD.s 			page 16


  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 814:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 814 3 view .LVU1
  47              		.loc 1 814 20 is_stmt 0 view .LVU2
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
 815:Core/Src/main.cpp **** 
 816:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 817:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 817 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 817 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 817 3 view .LVU5
  59 0012 3A4B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
  63              		.loc 1 817 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 817 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 818:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 818 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 818 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 818 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 818 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 818 3 view .LVU12
  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 819:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 819 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 819 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 819 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 819 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccqKz3SD.s 			page 17


  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 819 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 820:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 820 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 820 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 820 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 820 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 820 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 821:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 821 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 821 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 821 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 821 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 821 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 822:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 822 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 822 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 822 3 view .LVU30
 135 0078 1A6B     		ldr	r2, [r3, #48]
 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
 138              		.loc 1 822 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 822 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 823:Core/Src/main.cpp **** 
 824:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 825:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 825 3 view .LVU33
ARM GAS  /tmp/ccqKz3SD.s 			page 18


 146              		.loc 1 825 20 is_stmt 0 view .LVU34
 147 008a 1D4F     		ldr	r7, .L3+4
 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 826:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 827:Core/Src/main.cpp **** 
 828:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 829:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 829 3 is_stmt 1 view .LVU35
 154              		.loc 1 829 20 is_stmt 0 view .LVU36
 155 0098 1A4D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 47F61101 		movw	r1, #30737
 158 00a0 2846     		mov	r0, r5
 159 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 830:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 831:Core/Src/main.cpp **** 
 832:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 833:Core/Src/main.cpp ****                            PE9 PE10 */
 834:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 834 3 is_stmt 1 view .LVU37
 162              		.loc 1 834 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 835:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 836:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 836 3 is_stmt 1 view .LVU39
 166              		.loc 1 836 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 837:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 837 3 is_stmt 1 view .LVU41
 170              		.loc 1 837 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 838:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 838 3 is_stmt 1 view .LVU43
 173              		.loc 1 838 25 is_stmt 0 view .LVU44
 174 00b2 0A94     		str	r4, [sp, #40]
 839:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 839 3 is_stmt 1 view .LVU45
 176              		.loc 1 839 16 is_stmt 0 view .LVU46
 177 00b4 07A9     		add	r1, sp, #28
 178 00b6 3846     		mov	r0, r7
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
 840:Core/Src/main.cpp **** 
 841:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 842:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 842 3 is_stmt 1 view .LVU47
 182              		.loc 1 842 23 is_stmt 0 view .LVU48
 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
 843:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  /tmp/ccqKz3SD.s 			page 19


 185              		.loc 1 843 3 is_stmt 1 view .LVU49
 186              		.loc 1 843 24 is_stmt 0 view .LVU50
 187 00c2 0894     		str	r4, [sp, #32]
 844:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 188              		.loc 1 844 3 is_stmt 1 view .LVU51
 189              		.loc 1 844 24 is_stmt 0 view .LVU52
 190 00c4 0223     		movs	r3, #2
 191 00c6 0993     		str	r3, [sp, #36]
 845:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 845 3 is_stmt 1 view .LVU53
 193              		.loc 1 845 16 is_stmt 0 view .LVU54
 194 00c8 07A9     		add	r1, sp, #28
 195 00ca 0F48     		ldr	r0, .L3+12
 196 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL3:
 846:Core/Src/main.cpp **** 
 847:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 848:Core/Src/main.cpp ****                            PD1 PD3 */
 849:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 198              		.loc 1 849 3 is_stmt 1 view .LVU55
 199              		.loc 1 849 23 is_stmt 0 view .LVU56
 200 00d0 48F20A73 		movw	r3, #34570
 201 00d4 0793     		str	r3, [sp, #28]
 850:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 851:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 851 3 is_stmt 1 view .LVU57
 203              		.loc 1 851 24 is_stmt 0 view .LVU58
 204 00d6 0894     		str	r4, [sp, #32]
 852:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 205              		.loc 1 852 3 is_stmt 1 view .LVU59
 206              		.loc 1 852 24 is_stmt 0 view .LVU60
 207 00d8 0996     		str	r6, [sp, #36]
 853:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 208              		.loc 1 853 3 is_stmt 1 view .LVU61
 209              		.loc 1 853 16 is_stmt 0 view .LVU62
 210 00da 07A9     		add	r1, sp, #28
 211 00dc 2846     		mov	r0, r5
 212 00de FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL4:
 854:Core/Src/main.cpp **** 
 855:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
 856:Core/Src/main.cpp ****                            PD0 PD4 */
 857:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 214              		.loc 1 857 3 is_stmt 1 view .LVU63
 215              		.loc 1 857 23 is_stmt 0 view .LVU64
 216 00e2 47F61103 		movw	r3, #30737
 217 00e6 0793     		str	r3, [sp, #28]
 858:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 859:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 859 3 is_stmt 1 view .LVU65
 219              		.loc 1 859 24 is_stmt 0 view .LVU66
 220 00e8 0896     		str	r6, [sp, #32]
 860:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 860 3 is_stmt 1 view .LVU67
 222              		.loc 1 860 24 is_stmt 0 view .LVU68
 223 00ea 0994     		str	r4, [sp, #36]
 861:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccqKz3SD.s 			page 20


 224              		.loc 1 861 3 is_stmt 1 view .LVU69
 225              		.loc 1 861 25 is_stmt 0 view .LVU70
 226 00ec 0A94     		str	r4, [sp, #40]
 862:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 227              		.loc 1 862 3 is_stmt 1 view .LVU71
 228              		.loc 1 862 16 is_stmt 0 view .LVU72
 229 00ee 07A9     		add	r1, sp, #28
 230 00f0 2846     		mov	r0, r5
 231 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 863:Core/Src/main.cpp **** 
 864:Core/Src/main.cpp **** }
 233              		.loc 1 864 1 view .LVU73
 234 00f6 0DB0     		add	sp, sp, #52
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 20
 237              		@ sp needed
 238 00f8 F0BD     		pop	{r4, r5, r6, r7, pc}
 239              	.L4:
 240 00fa 00BF     		.align	2
 241              	.L3:
 242 00fc 00380240 		.word	1073887232
 243 0100 00100240 		.word	1073876992
 244 0104 000C0240 		.word	1073875968
 245 0108 00040240 		.word	1073873920
 246              		.cfi_endproc
 247              	.LFE156:
 248              		.fnend
 250              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	_Z41__static_initialization_and_destruction_0ii:
 258              		.fnstart
 259              	.LVL6:
 260              	.LFB159:
 865:Core/Src/main.cpp **** 
 866:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 867:Core/Src/main.cpp **** uint8_t ok_debounce=0;
 868:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 869:Core/Src/main.cpp **** {
 870:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 871:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 872:Core/Src/main.cpp ****   {
 873:Core/Src/main.cpp ****     //Debounce OK
 874:Core/Src/main.cpp ****     if(HAL_GPIO_ReadPin(key_ok_GPIO_Port,key_ok_Pin))
 875:Core/Src/main.cpp ****     {
 876:Core/Src/main.cpp ****       if(ok_debounce==0||ok_debounce==1){
 877:Core/Src/main.cpp ****         ok_debounce++;
 878:Core/Src/main.cpp ****       }
 879:Core/Src/main.cpp ****       else
 880:Core/Src/main.cpp ****       {
 881:Core/Src/main.cpp ****         if(ok_debounce==2){
 882:Core/Src/main.cpp ****           menu1.menu_ok();
 883:Core/Src/main.cpp ****           ok_debounce=0;
ARM GAS  /tmp/ccqKz3SD.s 			page 21


 884:Core/Src/main.cpp ****         }
 885:Core/Src/main.cpp ****       }
 886:Core/Src/main.cpp ****       
 887:Core/Src/main.cpp ****     }else
 888:Core/Src/main.cpp ****     {
 889:Core/Src/main.cpp ****       ok_debounce=0;
 890:Core/Src/main.cpp ****     }
 891:Core/Src/main.cpp ****     
 892:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 893:Core/Src/main.cpp ****     {
 894:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 895:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 896:Core/Src/main.cpp ****     }
 897:Core/Src/main.cpp **** 
 898:Core/Src/main.cpp ****   }
 899:Core/Src/main.cpp **** }
 900:Core/Src/main.cpp **** 
 901:Core/Src/main.cpp **** //TODO: Setup the OK interrupt
 902:Core/Src/main.cpp **** 
 903:Core/Src/main.cpp **** /* USER CODE END 4 */
 904:Core/Src/main.cpp **** 
 905:Core/Src/main.cpp **** /**
 906:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 907:Core/Src/main.cpp ****   * @retval None
 908:Core/Src/main.cpp ****   */
 909:Core/Src/main.cpp **** void Error_Handler(void)
 910:Core/Src/main.cpp **** {
 911:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 912:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 913:Core/Src/main.cpp ****   __disable_irq();
 914:Core/Src/main.cpp ****   while (1)
 915:Core/Src/main.cpp ****   {
 916:Core/Src/main.cpp ****   }
 917:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 918:Core/Src/main.cpp **** }
 261              		.loc 1 918 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 918 1 is_stmt 0 view .LVU75
 266 0000 0128     		cmp	r0, #1
 267 0002 00D0     		beq	.L11
 268              	.L8:
 269 0004 7047     		bx	lr
 270              	.L11:
 271              		.loc 1 918 1 discriminator 1 view .LVU76
 272 0006 4FF6FF73 		movw	r3, #65535
 273 000a 9942     		cmp	r1, r3
 274 000c FAD1     		bne	.L8
 275              		.loc 1 918 1 view .LVU77
 276 000e 10B5     		push	{r4, lr}
 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 8
 279              		.cfi_offset 4, -8
 280              		.cfi_offset 14, -4
  97:Core/Src/main.cpp **** menu menu1(&oled1);
 281              		.loc 1 97 31 view .LVU78
ARM GAS  /tmp/ccqKz3SD.s 			page 22


 282 0010 054C     		ldr	r4, .L12
 283 0012 064B     		ldr	r3, .L12+4
 284 0014 7822     		movs	r2, #120
 285 0016 0649     		ldr	r1, .L12+8
 286              	.LVL7:
  97:Core/Src/main.cpp **** menu menu1(&oled1);
 287              		.loc 1 97 31 view .LVU79
 288 0018 2046     		mov	r0, r4
 289              	.LVL8:
  97:Core/Src/main.cpp **** menu menu1(&oled1);
 290              		.loc 1 97 31 view .LVU80
 291 001a FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 292              	.LVL9:
  98:Core/Src/main.cpp **** /* USER CODE END 0 */
 293              		.loc 1 98 18 view .LVU81
 294 001e 2146     		mov	r1, r4
 295 0020 0448     		ldr	r0, .L12+12
 296 0022 FFF7FEFF 		bl	_ZN4menuC1EP4oled
 297              	.LVL10:
 298              		.loc 1 918 1 view .LVU82
 299 0026 10BD     		pop	{r4, pc}
 300              	.L13:
 301              		.align	2
 302              	.L12:
 303 0028 00000000 		.word	.LANCHOR2
 304 002c 00000000 		.word	.LANCHOR0
 305 0030 00000000 		.word	.LANCHOR1
 306 0034 00000000 		.word	.LANCHOR3
 307              		.cfi_endproc
 308              	.LFE159:
 309              		.cantunwind
 310              		.fnend
 312              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 313              		.align	1
 314              		.global	HAL_TIM_PeriodElapsedCallback
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 318              		.fpu fpv4-sp-d16
 320              	HAL_TIM_PeriodElapsedCallback:
 321              		.fnstart
 322              	.LVL11:
 323              	.LFB157:
 869:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 324              		.loc 1 869 1 is_stmt 1 view -0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
 327              		@ frame_needed = 0, uses_anonymous_args = 0
 869:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 328              		.loc 1 869 1 is_stmt 0 view .LVU84
 329 0000 08B5     		push	{r3, lr}
 330              		.save {r3, lr}
 331              	.LCFI4:
 332              		.cfi_def_cfa_offset 8
 333              		.cfi_offset 3, -8
 334              		.cfi_offset 14, -4
 871:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccqKz3SD.s 			page 23


 335              		.loc 1 871 3 is_stmt 1 view .LVU85
 871:Core/Src/main.cpp ****   {
 336              		.loc 1 871 12 is_stmt 0 view .LVU86
 337 0002 0268     		ldr	r2, [r0]
 871:Core/Src/main.cpp ****   {
 338              		.loc 1 871 29 view .LVU87
 339 0004 154B     		ldr	r3, .L22
 340 0006 1B68     		ldr	r3, [r3]
 871:Core/Src/main.cpp ****   {
 341              		.loc 1 871 3 view .LVU88
 342 0008 9A42     		cmp	r2, r3
 343 000a 00D0     		beq	.L20
 344              	.LVL12:
 345              	.L14:
 899:Core/Src/main.cpp **** 
 346              		.loc 1 899 1 view .LVU89
 347 000c 08BD     		pop	{r3, pc}
 348              	.LVL13:
 349              	.L20:
 874:Core/Src/main.cpp ****     {
 350              		.loc 1 874 5 is_stmt 1 view .LVU90
 874:Core/Src/main.cpp ****     {
 351              		.loc 1 874 24 is_stmt 0 view .LVU91
 352 000e 4FF40041 		mov	r1, #32768
 353 0012 1348     		ldr	r0, .L22+4
 354              	.LVL14:
 874:Core/Src/main.cpp ****     {
 355              		.loc 1 874 24 view .LVU92
 356 0014 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 357              	.LVL15:
 874:Core/Src/main.cpp ****     {
 358              		.loc 1 874 5 view .LVU93
 359 0018 80B1     		cbz	r0, .L16
 876:Core/Src/main.cpp ****         ok_debounce++;
 360              		.loc 1 876 7 is_stmt 1 view .LVU94
 876:Core/Src/main.cpp ****         ok_debounce++;
 361              		.loc 1 876 24 is_stmt 0 view .LVU95
 362 001a 124B     		ldr	r3, .L22+8
 363 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 876:Core/Src/main.cpp ****         ok_debounce++;
 364              		.loc 1 876 7 view .LVU96
 365 001e 012B     		cmp	r3, #1
 366 0020 08D9     		bls	.L21
 881:Core/Src/main.cpp ****           menu1.menu_ok();
 367              		.loc 1 881 9 is_stmt 1 view .LVU97
 368 0022 022B     		cmp	r3, #2
 369 0024 0DD1     		bne	.L18
 882:Core/Src/main.cpp ****           ok_debounce=0;
 370              		.loc 1 882 11 view .LVU98
 882:Core/Src/main.cpp ****           ok_debounce=0;
 371              		.loc 1 882 24 is_stmt 0 view .LVU99
 372 0026 1048     		ldr	r0, .L22+12
 373 0028 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 374              	.LVL16:
 883:Core/Src/main.cpp ****         }
 375              		.loc 1 883 11 is_stmt 1 view .LVU100
 883:Core/Src/main.cpp ****         }
ARM GAS  /tmp/ccqKz3SD.s 			page 24


 376              		.loc 1 883 22 is_stmt 0 view .LVU101
 377 002c 0D4B     		ldr	r3, .L22+8
 378 002e 0022     		movs	r2, #0
 379 0030 1A70     		strb	r2, [r3]
 380 0032 06E0     		b	.L18
 381              	.L21:
 877:Core/Src/main.cpp ****       }
 382              		.loc 1 877 9 is_stmt 1 view .LVU102
 877:Core/Src/main.cpp ****       }
 383              		.loc 1 877 20 is_stmt 0 view .LVU103
 384 0034 0133     		adds	r3, r3, #1
 385 0036 0B4A     		ldr	r2, .L22+8
 386 0038 1370     		strb	r3, [r2]
 387 003a 02E0     		b	.L18
 388              	.L16:
 889:Core/Src/main.cpp ****     }
 389              		.loc 1 889 7 is_stmt 1 view .LVU104
 889:Core/Src/main.cpp ****     }
 390              		.loc 1 889 18 is_stmt 0 view .LVU105
 391 003c 094B     		ldr	r3, .L22+8
 392 003e 0022     		movs	r2, #0
 393 0040 1A70     		strb	r2, [r3]
 394              	.L18:
 892:Core/Src/main.cpp ****     {
 395              		.loc 1 892 5 is_stmt 1 view .LVU106
 892:Core/Src/main.cpp ****     {
 396              		.loc 1 892 27 is_stmt 0 view .LVU107
 397 0042 0A48     		ldr	r0, .L22+16
 398 0044 FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 399              	.LVL17:
 892:Core/Src/main.cpp ****     {
 400              		.loc 1 892 5 view .LVU108
 401 0048 0028     		cmp	r0, #0
 402 004a DFD0     		beq	.L14
 894:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 403              		.loc 1 894 7 is_stmt 1 view .LVU109
 894:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 404              		.loc 1 894 23 is_stmt 0 view .LVU110
 405 004c 0648     		ldr	r0, .L22+12
 406 004e FFF7FEFF 		bl	_ZN4menu10menu_printEv
 407              	.LVL18:
 895:Core/Src/main.cpp ****     }
 408              		.loc 1 895 7 is_stmt 1 view .LVU111
 895:Core/Src/main.cpp ****     }
 409              		.loc 1 895 25 is_stmt 0 view .LVU112
 410 0052 0648     		ldr	r0, .L22+16
 411 0054 FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 412              	.LVL19:
 899:Core/Src/main.cpp **** 
 413              		.loc 1 899 1 view .LVU113
 414 0058 D8E7     		b	.L14
 415              	.L23:
 416 005a 00BF     		.align	2
 417              	.L22:
 418 005c 00000000 		.word	.LANCHOR0
 419 0060 00040240 		.word	1073873920
 420 0064 00000000 		.word	.LANCHOR4
ARM GAS  /tmp/ccqKz3SD.s 			page 25


 421 0068 00000000 		.word	.LANCHOR3
 422 006c 00000000 		.word	.LANCHOR2
 423              		.cfi_endproc
 424              	.LFE157:
 425              		.fnend
 427              		.section	.text.Error_Handler,"ax",%progbits
 428              		.align	1
 429              		.global	Error_Handler
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu fpv4-sp-d16
 435              	Error_Handler:
 436              		.fnstart
 437              	.LFB158:
 910:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 438              		.loc 1 910 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ Volatile: function does not return.
 441              		@ args = 0, pretend = 0, frame = 0
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		@ link register save eliminated.
 913:Core/Src/main.cpp ****   while (1)
 444              		.loc 1 913 3 view .LVU115
 445              	.LBB10:
 446              	.LBI10:
 447              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  /tmp/ccqKz3SD.s 			page 26


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/ccqKz3SD.s 			page 27


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 448              		.loc 2 140 27 view .LVU116
 449              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  /tmp/ccqKz3SD.s 			page 28


 450              		.loc 2 142 3 view .LVU117
 451              		.loc 2 142 44 is_stmt 0 view .LVU118
 452              		.syntax unified
 453              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 454 0000 72B6     		cpsid i
 455              	@ 0 "" 2
 456              		.thumb
 457              		.syntax unified
 458              	.L25:
 459              	.LBE11:
 460              	.LBE10:
 914:Core/Src/main.cpp ****   {
 461              		.loc 1 914 3 is_stmt 1 discriminator 1 view .LVU119
 914:Core/Src/main.cpp ****   {
 462              		.loc 1 914 3 discriminator 1 view .LVU120
 463 0002 FEE7     		b	.L25
 464              		.cfi_endproc
 465              	.LFE158:
 466              		.cantunwind
 467              		.fnend
 469              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 470              		.align	1
 471              		.syntax unified
 472              		.thumb
 473              		.thumb_func
 474              		.fpu fpv4-sp-d16
 476              	_ZL12MX_I2C1_Initv:
 477              		.fnstart
 478              	.LFB141:
 281:Core/Src/main.cpp **** 
 479              		.loc 1 281 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 0
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483 0000 08B5     		push	{r3, lr}
 484              		.save {r3, lr}
 485              	.LCFI5:
 486              		.cfi_def_cfa_offset 8
 487              		.cfi_offset 3, -8
 488              		.cfi_offset 14, -4
 290:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 489              		.loc 1 290 3 view .LVU122
 290:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 490              		.loc 1 290 18 is_stmt 0 view .LVU123
 491 0002 0A48     		ldr	r0, .L30
 492 0004 0A4B     		ldr	r3, .L30+4
 493 0006 0360     		str	r3, [r0]
 291:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 494              		.loc 1 291 3 is_stmt 1 view .LVU124
 291:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 495              		.loc 1 291 25 is_stmt 0 view .LVU125
 496 0008 0A4B     		ldr	r3, .L30+8
 497 000a 4360     		str	r3, [r0, #4]
 292:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 498              		.loc 1 292 3 is_stmt 1 view .LVU126
 292:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 499              		.loc 1 292 24 is_stmt 0 view .LVU127
ARM GAS  /tmp/ccqKz3SD.s 			page 29


 500 000c 0023     		movs	r3, #0
 501 000e 8360     		str	r3, [r0, #8]
 293:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 502              		.loc 1 293 3 is_stmt 1 view .LVU128
 293:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 503              		.loc 1 293 26 is_stmt 0 view .LVU129
 504 0010 C360     		str	r3, [r0, #12]
 294:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 505              		.loc 1 294 3 is_stmt 1 view .LVU130
 294:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 506              		.loc 1 294 29 is_stmt 0 view .LVU131
 507 0012 4FF48042 		mov	r2, #16384
 508 0016 0261     		str	r2, [r0, #16]
 295:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 509              		.loc 1 295 3 is_stmt 1 view .LVU132
 295:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 510              		.loc 1 295 30 is_stmt 0 view .LVU133
 511 0018 4361     		str	r3, [r0, #20]
 296:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 512              		.loc 1 296 3 is_stmt 1 view .LVU134
 296:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 513              		.loc 1 296 26 is_stmt 0 view .LVU135
 514 001a 8361     		str	r3, [r0, #24]
 297:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 515              		.loc 1 297 3 is_stmt 1 view .LVU136
 297:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 516              		.loc 1 297 30 is_stmt 0 view .LVU137
 517 001c C361     		str	r3, [r0, #28]
 298:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 518              		.loc 1 298 3 is_stmt 1 view .LVU138
 298:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 519              		.loc 1 298 28 is_stmt 0 view .LVU139
 520 001e 0362     		str	r3, [r0, #32]
 299:Core/Src/main.cpp ****   {
 521              		.loc 1 299 3 is_stmt 1 view .LVU140
 299:Core/Src/main.cpp ****   {
 522              		.loc 1 299 19 is_stmt 0 view .LVU141
 523 0020 FFF7FEFF 		bl	HAL_I2C_Init
 524              	.LVL20:
 299:Core/Src/main.cpp ****   {
 525              		.loc 1 299 3 view .LVU142
 526 0024 00B9     		cbnz	r0, .L29
 307:Core/Src/main.cpp **** 
 527              		.loc 1 307 1 view .LVU143
 528 0026 08BD     		pop	{r3, pc}
 529              	.L29:
 301:Core/Src/main.cpp ****   }
 530              		.loc 1 301 5 is_stmt 1 view .LVU144
 301:Core/Src/main.cpp ****   }
 531              		.loc 1 301 18 is_stmt 0 view .LVU145
 532 0028 FFF7FEFF 		bl	Error_Handler
 533              	.LVL21:
 534              	.L31:
 535              		.align	2
 536              	.L30:
 537 002c 00000000 		.word	.LANCHOR5
 538 0030 00540040 		.word	1073763328
ARM GAS  /tmp/ccqKz3SD.s 			page 30


 539 0034 A0860100 		.word	100000
 540              		.cfi_endproc
 541              	.LFE141:
 542              		.fnend
 544              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 545              		.align	1
 546              		.syntax unified
 547              		.thumb
 548              		.thumb_func
 549              		.fpu fpv4-sp-d16
 551              	_ZL12MX_I2C3_Initv:
 552              		.fnstart
 553              	.LFB142:
 315:Core/Src/main.cpp **** 
 554              		.loc 1 315 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558 0000 08B5     		push	{r3, lr}
 559              		.save {r3, lr}
 560              	.LCFI6:
 561              		.cfi_def_cfa_offset 8
 562              		.cfi_offset 3, -8
 563              		.cfi_offset 14, -4
 324:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 564              		.loc 1 324 3 view .LVU147
 324:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 565              		.loc 1 324 18 is_stmt 0 view .LVU148
 566 0002 0A48     		ldr	r0, .L36
 567 0004 0A4B     		ldr	r3, .L36+4
 568 0006 0360     		str	r3, [r0]
 325:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 569              		.loc 1 325 3 is_stmt 1 view .LVU149
 325:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 570              		.loc 1 325 25 is_stmt 0 view .LVU150
 571 0008 0A4B     		ldr	r3, .L36+8
 572 000a 4360     		str	r3, [r0, #4]
 326:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 573              		.loc 1 326 3 is_stmt 1 view .LVU151
 326:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 574              		.loc 1 326 24 is_stmt 0 view .LVU152
 575 000c 0023     		movs	r3, #0
 576 000e 8360     		str	r3, [r0, #8]
 327:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 577              		.loc 1 327 3 is_stmt 1 view .LVU153
 327:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 578              		.loc 1 327 26 is_stmt 0 view .LVU154
 579 0010 C360     		str	r3, [r0, #12]
 328:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 580              		.loc 1 328 3 is_stmt 1 view .LVU155
 328:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 581              		.loc 1 328 29 is_stmt 0 view .LVU156
 582 0012 4FF48042 		mov	r2, #16384
 583 0016 0261     		str	r2, [r0, #16]
 329:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 584              		.loc 1 329 3 is_stmt 1 view .LVU157
 329:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
ARM GAS  /tmp/ccqKz3SD.s 			page 31


 585              		.loc 1 329 30 is_stmt 0 view .LVU158
 586 0018 4361     		str	r3, [r0, #20]
 330:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 587              		.loc 1 330 3 is_stmt 1 view .LVU159
 330:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 588              		.loc 1 330 26 is_stmt 0 view .LVU160
 589 001a 8361     		str	r3, [r0, #24]
 331:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 590              		.loc 1 331 3 is_stmt 1 view .LVU161
 331:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 591              		.loc 1 331 30 is_stmt 0 view .LVU162
 592 001c C361     		str	r3, [r0, #28]
 332:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 593              		.loc 1 332 3 is_stmt 1 view .LVU163
 332:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 594              		.loc 1 332 28 is_stmt 0 view .LVU164
 595 001e 0362     		str	r3, [r0, #32]
 333:Core/Src/main.cpp ****   {
 596              		.loc 1 333 3 is_stmt 1 view .LVU165
 333:Core/Src/main.cpp ****   {
 597              		.loc 1 333 19 is_stmt 0 view .LVU166
 598 0020 FFF7FEFF 		bl	HAL_I2C_Init
 599              	.LVL22:
 333:Core/Src/main.cpp ****   {
 600              		.loc 1 333 3 view .LVU167
 601 0024 00B9     		cbnz	r0, .L35
 341:Core/Src/main.cpp **** 
 602              		.loc 1 341 1 view .LVU168
 603 0026 08BD     		pop	{r3, pc}
 604              	.L35:
 335:Core/Src/main.cpp ****   }
 605              		.loc 1 335 5 is_stmt 1 view .LVU169
 335:Core/Src/main.cpp ****   }
 606              		.loc 1 335 18 is_stmt 0 view .LVU170
 607 0028 FFF7FEFF 		bl	Error_Handler
 608              	.LVL23:
 609              	.L37:
 610              		.align	2
 611              	.L36:
 612 002c 00000000 		.word	.LANCHOR1
 613 0030 005C0040 		.word	1073765376
 614 0034 A0860100 		.word	100000
 615              		.cfi_endproc
 616              	.LFE142:
 617              		.fnend
 619              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 620              		.align	1
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 624              		.fpu fpv4-sp-d16
 626              	_ZL12MX_I2S2_Initv:
 627              		.fnstart
 628              	.LFB143:
 349:Core/Src/main.cpp **** 
 629              		.loc 1 349 1 is_stmt 1 view -0
 630              		.cfi_startproc
ARM GAS  /tmp/ccqKz3SD.s 			page 32


 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633 0000 08B5     		push	{r3, lr}
 634              		.save {r3, lr}
 635              	.LCFI7:
 636              		.cfi_def_cfa_offset 8
 637              		.cfi_offset 3, -8
 638              		.cfi_offset 14, -4
 358:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 639              		.loc 1 358 3 view .LVU172
 358:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 640              		.loc 1 358 18 is_stmt 0 view .LVU173
 641 0002 0B48     		ldr	r0, .L42
 642 0004 0B4B     		ldr	r3, .L42+4
 643 0006 0360     		str	r3, [r0]
 359:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 644              		.loc 1 359 3 is_stmt 1 view .LVU174
 359:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 645              		.loc 1 359 19 is_stmt 0 view .LVU175
 646 0008 4FF40072 		mov	r2, #512
 647 000c 4260     		str	r2, [r0, #4]
 360:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 648              		.loc 1 360 3 is_stmt 1 view .LVU176
 360:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 649              		.loc 1 360 23 is_stmt 0 view .LVU177
 650 000e 0023     		movs	r3, #0
 651 0010 8360     		str	r3, [r0, #8]
 361:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 652              		.loc 1 361 3 is_stmt 1 view .LVU178
 361:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 653              		.loc 1 361 25 is_stmt 0 view .LVU179
 654 0012 C360     		str	r3, [r0, #12]
 362:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 655              		.loc 1 362 3 is_stmt 1 view .LVU180
 362:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 656              		.loc 1 362 25 is_stmt 0 view .LVU181
 657 0014 0261     		str	r2, [r0, #16]
 363:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 658              		.loc 1 363 3 is_stmt 1 view .LVU182
 363:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 659              		.loc 1 363 24 is_stmt 0 view .LVU183
 660 0016 4FF4FA52 		mov	r2, #8000
 661 001a 4261     		str	r2, [r0, #20]
 364:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 662              		.loc 1 364 3 is_stmt 1 view .LVU184
 364:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 663              		.loc 1 364 19 is_stmt 0 view .LVU185
 664 001c 8361     		str	r3, [r0, #24]
 365:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 665              		.loc 1 365 3 is_stmt 1 view .LVU186
 365:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 666              		.loc 1 365 26 is_stmt 0 view .LVU187
 667 001e C361     		str	r3, [r0, #28]
 366:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 668              		.loc 1 366 3 is_stmt 1 view .LVU188
 366:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 669              		.loc 1 366 29 is_stmt 0 view .LVU189
ARM GAS  /tmp/ccqKz3SD.s 			page 33


 670 0020 0362     		str	r3, [r0, #32]
 367:Core/Src/main.cpp ****   {
 671              		.loc 1 367 3 is_stmt 1 view .LVU190
 367:Core/Src/main.cpp ****   {
 672              		.loc 1 367 19 is_stmt 0 view .LVU191
 673 0022 FFF7FEFF 		bl	HAL_I2S_Init
 674              	.LVL24:
 367:Core/Src/main.cpp ****   {
 675              		.loc 1 367 3 view .LVU192
 676 0026 00B9     		cbnz	r0, .L41
 375:Core/Src/main.cpp **** 
 677              		.loc 1 375 1 view .LVU193
 678 0028 08BD     		pop	{r3, pc}
 679              	.L41:
 369:Core/Src/main.cpp ****   }
 680              		.loc 1 369 5 is_stmt 1 view .LVU194
 369:Core/Src/main.cpp ****   }
 681              		.loc 1 369 18 is_stmt 0 view .LVU195
 682 002a FFF7FEFF 		bl	Error_Handler
 683              	.LVL25:
 684              	.L43:
 685 002e 00BF     		.align	2
 686              	.L42:
 687 0030 00000000 		.word	.LANCHOR6
 688 0034 00380040 		.word	1073756160
 689              		.cfi_endproc
 690              	.LFE143:
 691              		.fnend
 693              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 694              		.align	1
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 698              		.fpu fpv4-sp-d16
 700              	_ZL12MX_I2S3_Initv:
 701              		.fnstart
 702              	.LFB144:
 383:Core/Src/main.cpp **** 
 703              		.loc 1 383 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707 0000 08B5     		push	{r3, lr}
 708              		.save {r3, lr}
 709              	.LCFI8:
 710              		.cfi_def_cfa_offset 8
 711              		.cfi_offset 3, -8
 712              		.cfi_offset 14, -4
 392:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 713              		.loc 1 392 3 view .LVU197
 392:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 714              		.loc 1 392 18 is_stmt 0 view .LVU198
 715 0002 0B48     		ldr	r0, .L48
 716 0004 0B4B     		ldr	r3, .L48+4
 717 0006 0360     		str	r3, [r0]
 393:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 718              		.loc 1 393 3 is_stmt 1 view .LVU199
ARM GAS  /tmp/ccqKz3SD.s 			page 34


 393:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 719              		.loc 1 393 19 is_stmt 0 view .LVU200
 720 0008 4FF40072 		mov	r2, #512
 721 000c 4260     		str	r2, [r0, #4]
 394:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 722              		.loc 1 394 3 is_stmt 1 view .LVU201
 394:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 723              		.loc 1 394 23 is_stmt 0 view .LVU202
 724 000e 0023     		movs	r3, #0
 725 0010 8360     		str	r3, [r0, #8]
 395:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 726              		.loc 1 395 3 is_stmt 1 view .LVU203
 395:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 727              		.loc 1 395 25 is_stmt 0 view .LVU204
 728 0012 C360     		str	r3, [r0, #12]
 396:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 729              		.loc 1 396 3 is_stmt 1 view .LVU205
 396:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 730              		.loc 1 396 25 is_stmt 0 view .LVU206
 731 0014 0261     		str	r2, [r0, #16]
 397:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 732              		.loc 1 397 3 is_stmt 1 view .LVU207
 397:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 733              		.loc 1 397 24 is_stmt 0 view .LVU208
 734 0016 4AF64442 		movw	r2, #44100
 735 001a 4261     		str	r2, [r0, #20]
 398:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 736              		.loc 1 398 3 is_stmt 1 view .LVU209
 398:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 737              		.loc 1 398 19 is_stmt 0 view .LVU210
 738 001c 8361     		str	r3, [r0, #24]
 399:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 739              		.loc 1 399 3 is_stmt 1 view .LVU211
 399:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 740              		.loc 1 399 26 is_stmt 0 view .LVU212
 741 001e C361     		str	r3, [r0, #28]
 400:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 742              		.loc 1 400 3 is_stmt 1 view .LVU213
 400:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 743              		.loc 1 400 29 is_stmt 0 view .LVU214
 744 0020 0123     		movs	r3, #1
 745 0022 0362     		str	r3, [r0, #32]
 401:Core/Src/main.cpp ****   {
 746              		.loc 1 401 3 is_stmt 1 view .LVU215
 401:Core/Src/main.cpp ****   {
 747              		.loc 1 401 19 is_stmt 0 view .LVU216
 748 0024 FFF7FEFF 		bl	HAL_I2S_Init
 749              	.LVL26:
 401:Core/Src/main.cpp ****   {
 750              		.loc 1 401 3 view .LVU217
 751 0028 00B9     		cbnz	r0, .L47
 409:Core/Src/main.cpp **** 
 752              		.loc 1 409 1 view .LVU218
 753 002a 08BD     		pop	{r3, pc}
 754              	.L47:
 403:Core/Src/main.cpp ****   }
 755              		.loc 1 403 5 is_stmt 1 view .LVU219
ARM GAS  /tmp/ccqKz3SD.s 			page 35


 403:Core/Src/main.cpp ****   }
 756              		.loc 1 403 18 is_stmt 0 view .LVU220
 757 002c FFF7FEFF 		bl	Error_Handler
 758              	.LVL27:
 759              	.L49:
 760              		.align	2
 761              	.L48:
 762 0030 00000000 		.word	.LANCHOR7
 763 0034 003C0040 		.word	1073757184
 764              		.cfi_endproc
 765              	.LFE144:
 766              		.fnend
 768              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 769              		.align	1
 770              		.syntax unified
 771              		.thumb
 772              		.thumb_func
 773              		.fpu fpv4-sp-d16
 775              	_ZL12MX_I2S4_Initv:
 776              		.fnstart
 777              	.LFB145:
 417:Core/Src/main.cpp **** 
 778              		.loc 1 417 1 is_stmt 1 view -0
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 0
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782 0000 08B5     		push	{r3, lr}
 783              		.save {r3, lr}
 784              	.LCFI9:
 785              		.cfi_def_cfa_offset 8
 786              		.cfi_offset 3, -8
 787              		.cfi_offset 14, -4
 426:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 788              		.loc 1 426 3 view .LVU222
 426:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 789              		.loc 1 426 18 is_stmt 0 view .LVU223
 790 0002 0B48     		ldr	r0, .L54
 791 0004 0B4B     		ldr	r3, .L54+4
 792 0006 0360     		str	r3, [r0]
 427:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 793              		.loc 1 427 3 is_stmt 1 view .LVU224
 427:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 794              		.loc 1 427 19 is_stmt 0 view .LVU225
 795 0008 4FF40073 		mov	r3, #512
 796 000c 4360     		str	r3, [r0, #4]
 428:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 797              		.loc 1 428 3 is_stmt 1 view .LVU226
 428:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 798              		.loc 1 428 23 is_stmt 0 view .LVU227
 799 000e 0023     		movs	r3, #0
 800 0010 8360     		str	r3, [r0, #8]
 429:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 801              		.loc 1 429 3 is_stmt 1 view .LVU228
 429:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 802              		.loc 1 429 25 is_stmt 0 view .LVU229
 803 0012 C360     		str	r3, [r0, #12]
 430:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
ARM GAS  /tmp/ccqKz3SD.s 			page 36


 804              		.loc 1 430 3 is_stmt 1 view .LVU230
 430:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 805              		.loc 1 430 25 is_stmt 0 view .LVU231
 806 0014 0361     		str	r3, [r0, #16]
 431:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 807              		.loc 1 431 3 is_stmt 1 view .LVU232
 431:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 808              		.loc 1 431 24 is_stmt 0 view .LVU233
 809 0016 4AF64442 		movw	r2, #44100
 810 001a 4261     		str	r2, [r0, #20]
 432:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 811              		.loc 1 432 3 is_stmt 1 view .LVU234
 432:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 812              		.loc 1 432 19 is_stmt 0 view .LVU235
 813 001c 8361     		str	r3, [r0, #24]
 433:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 814              		.loc 1 433 3 is_stmt 1 view .LVU236
 433:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 815              		.loc 1 433 26 is_stmt 0 view .LVU237
 816 001e C361     		str	r3, [r0, #28]
 434:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 817              		.loc 1 434 3 is_stmt 1 view .LVU238
 434:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 818              		.loc 1 434 29 is_stmt 0 view .LVU239
 819 0020 0362     		str	r3, [r0, #32]
 435:Core/Src/main.cpp ****   {
 820              		.loc 1 435 3 is_stmt 1 view .LVU240
 435:Core/Src/main.cpp ****   {
 821              		.loc 1 435 19 is_stmt 0 view .LVU241
 822 0022 FFF7FEFF 		bl	HAL_I2S_Init
 823              	.LVL28:
 435:Core/Src/main.cpp ****   {
 824              		.loc 1 435 3 view .LVU242
 825 0026 00B9     		cbnz	r0, .L53
 443:Core/Src/main.cpp **** 
 826              		.loc 1 443 1 view .LVU243
 827 0028 08BD     		pop	{r3, pc}
 828              	.L53:
 437:Core/Src/main.cpp ****   }
 829              		.loc 1 437 5 is_stmt 1 view .LVU244
 437:Core/Src/main.cpp ****   }
 830              		.loc 1 437 18 is_stmt 0 view .LVU245
 831 002a FFF7FEFF 		bl	Error_Handler
 832              	.LVL29:
 833              	.L55:
 834 002e 00BF     		.align	2
 835              	.L54:
 836 0030 00000000 		.word	.LANCHOR8
 837 0034 00340140 		.word	1073820672
 838              		.cfi_endproc
 839              	.LFE145:
 840              		.fnend
 842              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 843              		.align	1
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
ARM GAS  /tmp/ccqKz3SD.s 			page 37


 847              		.fpu fpv4-sp-d16
 849              	_ZL15MX_SDIO_SD_Initv:
 850              		.fnstart
 851              	.LFB146:
 451:Core/Src/main.cpp **** 
 852              		.loc 1 451 1 is_stmt 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856 0000 08B5     		push	{r3, lr}
 857              		.save {r3, lr}
 858              	.LCFI10:
 859              		.cfi_def_cfa_offset 8
 860              		.cfi_offset 3, -8
 861              		.cfi_offset 14, -4
 460:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 862              		.loc 1 460 3 view .LVU247
 460:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 863              		.loc 1 460 16 is_stmt 0 view .LVU248
 864 0002 0C48     		ldr	r0, .L62
 865 0004 0C4B     		ldr	r3, .L62+4
 866 0006 0360     		str	r3, [r0]
 461:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 867              		.loc 1 461 3 is_stmt 1 view .LVU249
 461:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 868              		.loc 1 461 22 is_stmt 0 view .LVU250
 869 0008 0023     		movs	r3, #0
 870 000a 4360     		str	r3, [r0, #4]
 462:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 871              		.loc 1 462 3 is_stmt 1 view .LVU251
 462:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 872              		.loc 1 462 24 is_stmt 0 view .LVU252
 873 000c 8360     		str	r3, [r0, #8]
 463:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 874              		.loc 1 463 3 is_stmt 1 view .LVU253
 463:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 875              		.loc 1 463 27 is_stmt 0 view .LVU254
 876 000e C360     		str	r3, [r0, #12]
 464:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 877              		.loc 1 464 3 is_stmt 1 view .LVU255
 464:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 878              		.loc 1 464 20 is_stmt 0 view .LVU256
 879 0010 0361     		str	r3, [r0, #16]
 465:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 880              		.loc 1 465 3 is_stmt 1 view .LVU257
 465:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 881              		.loc 1 465 32 is_stmt 0 view .LVU258
 882 0012 4361     		str	r3, [r0, #20]
 466:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 883              		.loc 1 466 3 is_stmt 1 view .LVU259
 466:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 884              		.loc 1 466 21 is_stmt 0 view .LVU260
 885 0014 8361     		str	r3, [r0, #24]
 467:Core/Src/main.cpp ****   {
 886              		.loc 1 467 3 is_stmt 1 view .LVU261
 467:Core/Src/main.cpp ****   {
 887              		.loc 1 467 18 is_stmt 0 view .LVU262
ARM GAS  /tmp/ccqKz3SD.s 			page 38


 888 0016 FFF7FEFF 		bl	HAL_SD_Init
 889              	.LVL30:
 467:Core/Src/main.cpp ****   {
 890              		.loc 1 467 3 view .LVU263
 891 001a 30B9     		cbnz	r0, .L60
 471:Core/Src/main.cpp ****   {
 892              		.loc 1 471 3 is_stmt 1 view .LVU264
 471:Core/Src/main.cpp ****   {
 893              		.loc 1 471 36 is_stmt 0 view .LVU265
 894 001c 4FF40061 		mov	r1, #2048
 895 0020 0448     		ldr	r0, .L62
 896 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 897              	.LVL31:
 471:Core/Src/main.cpp ****   {
 898              		.loc 1 471 3 view .LVU266
 899 0026 10B9     		cbnz	r0, .L61
 479:Core/Src/main.cpp **** 
 900              		.loc 1 479 1 view .LVU267
 901 0028 08BD     		pop	{r3, pc}
 902              	.L60:
 469:Core/Src/main.cpp ****   }
 903              		.loc 1 469 5 is_stmt 1 view .LVU268
 469:Core/Src/main.cpp ****   }
 904              		.loc 1 469 18 is_stmt 0 view .LVU269
 905 002a FFF7FEFF 		bl	Error_Handler
 906              	.LVL32:
 907              	.L61:
 473:Core/Src/main.cpp ****   }
 908              		.loc 1 473 5 is_stmt 1 view .LVU270
 473:Core/Src/main.cpp ****   }
 909              		.loc 1 473 18 is_stmt 0 view .LVU271
 910 002e FFF7FEFF 		bl	Error_Handler
 911              	.LVL33:
 912              	.L63:
 913 0032 00BF     		.align	2
 914              	.L62:
 915 0034 00000000 		.word	.LANCHOR9
 916 0038 002C0140 		.word	1073818624
 917              		.cfi_endproc
 918              	.LFE146:
 919              		.fnend
 921              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 922              		.align	1
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu fpv4-sp-d16
 928              	_ZL12MX_SPI1_Initv:
 929              		.fnstart
 930              	.LFB147:
 487:Core/Src/main.cpp **** 
 931              		.loc 1 487 1 is_stmt 1 view -0
 932              		.cfi_startproc
 933              		@ args = 0, pretend = 0, frame = 0
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 935 0000 08B5     		push	{r3, lr}
 936              		.save {r3, lr}
ARM GAS  /tmp/ccqKz3SD.s 			page 39


 937              	.LCFI11:
 938              		.cfi_def_cfa_offset 8
 939              		.cfi_offset 3, -8
 940              		.cfi_offset 14, -4
 497:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 941              		.loc 1 497 3 view .LVU273
 497:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 942              		.loc 1 497 18 is_stmt 0 view .LVU274
 943 0002 0C48     		ldr	r0, .L68
 944 0004 0C4B     		ldr	r3, .L68+4
 945 0006 0360     		str	r3, [r0]
 498:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 946              		.loc 1 498 3 is_stmt 1 view .LVU275
 498:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 947              		.loc 1 498 19 is_stmt 0 view .LVU276
 948 0008 4FF48273 		mov	r3, #260
 949 000c 4360     		str	r3, [r0, #4]
 499:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 950              		.loc 1 499 3 is_stmt 1 view .LVU277
 499:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 951              		.loc 1 499 24 is_stmt 0 view .LVU278
 952 000e 0023     		movs	r3, #0
 953 0010 8360     		str	r3, [r0, #8]
 500:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 954              		.loc 1 500 3 is_stmt 1 view .LVU279
 500:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 955              		.loc 1 500 23 is_stmt 0 view .LVU280
 956 0012 C360     		str	r3, [r0, #12]
 501:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 957              		.loc 1 501 3 is_stmt 1 view .LVU281
 501:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 958              		.loc 1 501 26 is_stmt 0 view .LVU282
 959 0014 0361     		str	r3, [r0, #16]
 502:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 960              		.loc 1 502 3 is_stmt 1 view .LVU283
 502:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 961              		.loc 1 502 23 is_stmt 0 view .LVU284
 962 0016 4361     		str	r3, [r0, #20]
 503:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 963              		.loc 1 503 3 is_stmt 1 view .LVU285
 503:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 964              		.loc 1 503 18 is_stmt 0 view .LVU286
 965 0018 8361     		str	r3, [r0, #24]
 504:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 966              		.loc 1 504 3 is_stmt 1 view .LVU287
 504:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 967              		.loc 1 504 32 is_stmt 0 view .LVU288
 968 001a C361     		str	r3, [r0, #28]
 505:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 969              		.loc 1 505 3 is_stmt 1 view .LVU289
 505:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 970              		.loc 1 505 23 is_stmt 0 view .LVU290
 971 001c 0362     		str	r3, [r0, #32]
 506:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 972              		.loc 1 506 3 is_stmt 1 view .LVU291
 506:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 973              		.loc 1 506 21 is_stmt 0 view .LVU292
ARM GAS  /tmp/ccqKz3SD.s 			page 40


 974 001e 4362     		str	r3, [r0, #36]
 507:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 975              		.loc 1 507 3 is_stmt 1 view .LVU293
 507:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 976              		.loc 1 507 29 is_stmt 0 view .LVU294
 977 0020 8362     		str	r3, [r0, #40]
 508:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 978              		.loc 1 508 3 is_stmt 1 view .LVU295
 508:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 979              		.loc 1 508 28 is_stmt 0 view .LVU296
 980 0022 0A23     		movs	r3, #10
 981 0024 C362     		str	r3, [r0, #44]
 509:Core/Src/main.cpp ****   {
 982              		.loc 1 509 3 is_stmt 1 view .LVU297
 509:Core/Src/main.cpp ****   {
 983              		.loc 1 509 19 is_stmt 0 view .LVU298
 984 0026 FFF7FEFF 		bl	HAL_SPI_Init
 985              	.LVL34:
 509:Core/Src/main.cpp ****   {
 986              		.loc 1 509 3 view .LVU299
 987 002a 00B9     		cbnz	r0, .L67
 517:Core/Src/main.cpp **** 
 988              		.loc 1 517 1 view .LVU300
 989 002c 08BD     		pop	{r3, pc}
 990              	.L67:
 511:Core/Src/main.cpp ****   }
 991              		.loc 1 511 5 is_stmt 1 view .LVU301
 511:Core/Src/main.cpp ****   }
 992              		.loc 1 511 18 is_stmt 0 view .LVU302
 993 002e FFF7FEFF 		bl	Error_Handler
 994              	.LVL35:
 995              	.L69:
 996 0032 00BF     		.align	2
 997              	.L68:
 998 0034 00000000 		.word	.LANCHOR10
 999 0038 00300140 		.word	1073819648
 1000              		.cfi_endproc
 1001              	.LFE147:
 1002              		.fnend
 1004              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 1005              		.align	1
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1009              		.fpu fpv4-sp-d16
 1011              	_ZL12MX_SPI5_Initv:
 1012              		.fnstart
 1013              	.LFB148:
 525:Core/Src/main.cpp **** 
 1014              		.loc 1 525 1 is_stmt 1 view -0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 0
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018 0000 08B5     		push	{r3, lr}
 1019              		.save {r3, lr}
 1020              	.LCFI12:
 1021              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccqKz3SD.s 			page 41


 1022              		.cfi_offset 3, -8
 1023              		.cfi_offset 14, -4
 535:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1024              		.loc 1 535 3 view .LVU304
 535:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1025              		.loc 1 535 18 is_stmt 0 view .LVU305
 1026 0002 0C48     		ldr	r0, .L74
 1027 0004 0C4B     		ldr	r3, .L74+4
 1028 0006 0360     		str	r3, [r0]
 536:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1029              		.loc 1 536 3 is_stmt 1 view .LVU306
 536:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1030              		.loc 1 536 19 is_stmt 0 view .LVU307
 1031 0008 4FF48273 		mov	r3, #260
 1032 000c 4360     		str	r3, [r0, #4]
 537:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1033              		.loc 1 537 3 is_stmt 1 view .LVU308
 537:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1034              		.loc 1 537 24 is_stmt 0 view .LVU309
 1035 000e 0023     		movs	r3, #0
 1036 0010 8360     		str	r3, [r0, #8]
 538:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1037              		.loc 1 538 3 is_stmt 1 view .LVU310
 538:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1038              		.loc 1 538 23 is_stmt 0 view .LVU311
 1039 0012 C360     		str	r3, [r0, #12]
 539:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1040              		.loc 1 539 3 is_stmt 1 view .LVU312
 539:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1041              		.loc 1 539 26 is_stmt 0 view .LVU313
 1042 0014 0361     		str	r3, [r0, #16]
 540:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1043              		.loc 1 540 3 is_stmt 1 view .LVU314
 540:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1044              		.loc 1 540 23 is_stmt 0 view .LVU315
 1045 0016 4361     		str	r3, [r0, #20]
 541:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1046              		.loc 1 541 3 is_stmt 1 view .LVU316
 541:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1047              		.loc 1 541 18 is_stmt 0 view .LVU317
 1048 0018 8361     		str	r3, [r0, #24]
 542:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1049              		.loc 1 542 3 is_stmt 1 view .LVU318
 542:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1050              		.loc 1 542 32 is_stmt 0 view .LVU319
 1051 001a C361     		str	r3, [r0, #28]
 543:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1052              		.loc 1 543 3 is_stmt 1 view .LVU320
 543:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1053              		.loc 1 543 23 is_stmt 0 view .LVU321
 1054 001c 0362     		str	r3, [r0, #32]
 544:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1055              		.loc 1 544 3 is_stmt 1 view .LVU322
 544:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1056              		.loc 1 544 21 is_stmt 0 view .LVU323
 1057 001e 4362     		str	r3, [r0, #36]
 545:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
ARM GAS  /tmp/ccqKz3SD.s 			page 42


 1058              		.loc 1 545 3 is_stmt 1 view .LVU324
 545:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1059              		.loc 1 545 29 is_stmt 0 view .LVU325
 1060 0020 8362     		str	r3, [r0, #40]
 546:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1061              		.loc 1 546 3 is_stmt 1 view .LVU326
 546:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1062              		.loc 1 546 28 is_stmt 0 view .LVU327
 1063 0022 0A23     		movs	r3, #10
 1064 0024 C362     		str	r3, [r0, #44]
 547:Core/Src/main.cpp ****   {
 1065              		.loc 1 547 3 is_stmt 1 view .LVU328
 547:Core/Src/main.cpp ****   {
 1066              		.loc 1 547 19 is_stmt 0 view .LVU329
 1067 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1068              	.LVL36:
 547:Core/Src/main.cpp ****   {
 1069              		.loc 1 547 3 view .LVU330
 1070 002a 00B9     		cbnz	r0, .L73
 555:Core/Src/main.cpp **** 
 1071              		.loc 1 555 1 view .LVU331
 1072 002c 08BD     		pop	{r3, pc}
 1073              	.L73:
 549:Core/Src/main.cpp ****   }
 1074              		.loc 1 549 5 is_stmt 1 view .LVU332
 549:Core/Src/main.cpp ****   }
 1075              		.loc 1 549 18 is_stmt 0 view .LVU333
 1076 002e FFF7FEFF 		bl	Error_Handler
 1077              	.LVL37:
 1078              	.L75:
 1079 0032 00BF     		.align	2
 1080              	.L74:
 1081 0034 00000000 		.word	.LANCHOR11
 1082 0038 00500140 		.word	1073827840
 1083              		.cfi_endproc
 1084              	.LFE148:
 1085              		.fnend
 1087              		.section	.text._ZL19MX_USART1_UART_Initv,"ax",%progbits
 1088              		.align	1
 1089              		.syntax unified
 1090              		.thumb
 1091              		.thumb_func
 1092              		.fpu fpv4-sp-d16
 1094              	_ZL19MX_USART1_UART_Initv:
 1095              		.fnstart
 1096              	.LFB152:
 679:Core/Src/main.cpp **** 
 1097              		.loc 1 679 1 is_stmt 1 view -0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 0
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101 0000 08B5     		push	{r3, lr}
 1102              		.save {r3, lr}
 1103              	.LCFI13:
 1104              		.cfi_def_cfa_offset 8
 1105              		.cfi_offset 3, -8
 1106              		.cfi_offset 14, -4
ARM GAS  /tmp/ccqKz3SD.s 			page 43


 688:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1107              		.loc 1 688 3 view .LVU335
 688:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1108              		.loc 1 688 19 is_stmt 0 view .LVU336
 1109 0002 0A48     		ldr	r0, .L80
 1110 0004 0A4B     		ldr	r3, .L80+4
 1111 0006 0360     		str	r3, [r0]
 689:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1112              		.loc 1 689 3 is_stmt 1 view .LVU337
 689:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1113              		.loc 1 689 24 is_stmt 0 view .LVU338
 1114 0008 4FF4E133 		mov	r3, #115200
 1115 000c 4360     		str	r3, [r0, #4]
 690:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1116              		.loc 1 690 3 is_stmt 1 view .LVU339
 690:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1117              		.loc 1 690 26 is_stmt 0 view .LVU340
 1118 000e 0023     		movs	r3, #0
 1119 0010 8360     		str	r3, [r0, #8]
 691:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1120              		.loc 1 691 3 is_stmt 1 view .LVU341
 691:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1121              		.loc 1 691 24 is_stmt 0 view .LVU342
 1122 0012 C360     		str	r3, [r0, #12]
 692:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1123              		.loc 1 692 3 is_stmt 1 view .LVU343
 692:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1124              		.loc 1 692 22 is_stmt 0 view .LVU344
 1125 0014 0361     		str	r3, [r0, #16]
 693:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1126              		.loc 1 693 3 is_stmt 1 view .LVU345
 693:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1127              		.loc 1 693 20 is_stmt 0 view .LVU346
 1128 0016 0C22     		movs	r2, #12
 1129 0018 4261     		str	r2, [r0, #20]
 694:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1130              		.loc 1 694 3 is_stmt 1 view .LVU347
 694:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1131              		.loc 1 694 25 is_stmt 0 view .LVU348
 1132 001a 8361     		str	r3, [r0, #24]
 695:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1133              		.loc 1 695 3 is_stmt 1 view .LVU349
 695:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1134              		.loc 1 695 28 is_stmt 0 view .LVU350
 1135 001c C361     		str	r3, [r0, #28]
 696:Core/Src/main.cpp ****   {
 1136              		.loc 1 696 3 is_stmt 1 view .LVU351
 696:Core/Src/main.cpp ****   {
 1137              		.loc 1 696 20 is_stmt 0 view .LVU352
 1138 001e FFF7FEFF 		bl	HAL_UART_Init
 1139              	.LVL38:
 696:Core/Src/main.cpp ****   {
 1140              		.loc 1 696 3 view .LVU353
 1141 0022 00B9     		cbnz	r0, .L79
 704:Core/Src/main.cpp **** 
 1142              		.loc 1 704 1 view .LVU354
 1143 0024 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccqKz3SD.s 			page 44


 1144              	.L79:
 698:Core/Src/main.cpp ****   }
 1145              		.loc 1 698 5 is_stmt 1 view .LVU355
 698:Core/Src/main.cpp ****   }
 1146              		.loc 1 698 18 is_stmt 0 view .LVU356
 1147 0026 FFF7FEFF 		bl	Error_Handler
 1148              	.LVL39:
 1149              	.L81:
 1150 002a 00BF     		.align	2
 1151              	.L80:
 1152 002c 00000000 		.word	.LANCHOR12
 1153 0030 00100140 		.word	1073811456
 1154              		.cfi_endproc
 1155              	.LFE152:
 1156              		.fnend
 1158              		.section	.text._ZL19MX_USART2_UART_Initv,"ax",%progbits
 1159              		.align	1
 1160              		.syntax unified
 1161              		.thumb
 1162              		.thumb_func
 1163              		.fpu fpv4-sp-d16
 1165              	_ZL19MX_USART2_UART_Initv:
 1166              		.fnstart
 1167              	.LFB153:
 712:Core/Src/main.cpp **** 
 1168              		.loc 1 712 1 is_stmt 1 view -0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172 0000 08B5     		push	{r3, lr}
 1173              		.save {r3, lr}
 1174              	.LCFI14:
 1175              		.cfi_def_cfa_offset 8
 1176              		.cfi_offset 3, -8
 1177              		.cfi_offset 14, -4
 721:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1178              		.loc 1 721 3 view .LVU358
 721:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1179              		.loc 1 721 19 is_stmt 0 view .LVU359
 1180 0002 0A48     		ldr	r0, .L86
 1181 0004 0A4B     		ldr	r3, .L86+4
 1182 0006 0360     		str	r3, [r0]
 722:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1183              		.loc 1 722 3 is_stmt 1 view .LVU360
 722:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1184              		.loc 1 722 24 is_stmt 0 view .LVU361
 1185 0008 4FF4E133 		mov	r3, #115200
 1186 000c 4360     		str	r3, [r0, #4]
 723:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1187              		.loc 1 723 3 is_stmt 1 view .LVU362
 723:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1188              		.loc 1 723 26 is_stmt 0 view .LVU363
 1189 000e 0023     		movs	r3, #0
 1190 0010 8360     		str	r3, [r0, #8]
 724:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1191              		.loc 1 724 3 is_stmt 1 view .LVU364
 724:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
ARM GAS  /tmp/ccqKz3SD.s 			page 45


 1192              		.loc 1 724 24 is_stmt 0 view .LVU365
 1193 0012 C360     		str	r3, [r0, #12]
 725:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1194              		.loc 1 725 3 is_stmt 1 view .LVU366
 725:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1195              		.loc 1 725 22 is_stmt 0 view .LVU367
 1196 0014 0361     		str	r3, [r0, #16]
 726:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1197              		.loc 1 726 3 is_stmt 1 view .LVU368
 726:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1198              		.loc 1 726 20 is_stmt 0 view .LVU369
 1199 0016 0C22     		movs	r2, #12
 1200 0018 4261     		str	r2, [r0, #20]
 727:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1201              		.loc 1 727 3 is_stmt 1 view .LVU370
 727:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1202              		.loc 1 727 25 is_stmt 0 view .LVU371
 1203 001a 8361     		str	r3, [r0, #24]
 728:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1204              		.loc 1 728 3 is_stmt 1 view .LVU372
 728:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1205              		.loc 1 728 28 is_stmt 0 view .LVU373
 1206 001c C361     		str	r3, [r0, #28]
 729:Core/Src/main.cpp ****   {
 1207              		.loc 1 729 3 is_stmt 1 view .LVU374
 729:Core/Src/main.cpp ****   {
 1208              		.loc 1 729 20 is_stmt 0 view .LVU375
 1209 001e FFF7FEFF 		bl	HAL_UART_Init
 1210              	.LVL40:
 729:Core/Src/main.cpp ****   {
 1211              		.loc 1 729 3 view .LVU376
 1212 0022 00B9     		cbnz	r0, .L85
 737:Core/Src/main.cpp **** 
 1213              		.loc 1 737 1 view .LVU377
 1214 0024 08BD     		pop	{r3, pc}
 1215              	.L85:
 731:Core/Src/main.cpp ****   }
 1216              		.loc 1 731 5 is_stmt 1 view .LVU378
 731:Core/Src/main.cpp ****   }
 1217              		.loc 1 731 18 is_stmt 0 view .LVU379
 1218 0026 FFF7FEFF 		bl	Error_Handler
 1219              	.LVL41:
 1220              	.L87:
 1221 002a 00BF     		.align	2
 1222              	.L86:
 1223 002c 00000000 		.word	.LANCHOR13
 1224 0030 00440040 		.word	1073759232
 1225              		.cfi_endproc
 1226              	.LFE153:
 1227              		.fnend
 1229              		.section	.text._ZL19MX_USART6_UART_Initv,"ax",%progbits
 1230              		.align	1
 1231              		.syntax unified
 1232              		.thumb
 1233              		.thumb_func
 1234              		.fpu fpv4-sp-d16
 1236              	_ZL19MX_USART6_UART_Initv:
ARM GAS  /tmp/ccqKz3SD.s 			page 46


 1237              		.fnstart
 1238              	.LFB154:
 745:Core/Src/main.cpp **** 
 1239              		.loc 1 745 1 is_stmt 1 view -0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243 0000 08B5     		push	{r3, lr}
 1244              		.save {r3, lr}
 1245              	.LCFI15:
 1246              		.cfi_def_cfa_offset 8
 1247              		.cfi_offset 3, -8
 1248              		.cfi_offset 14, -4
 754:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1249              		.loc 1 754 3 view .LVU381
 754:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1250              		.loc 1 754 19 is_stmt 0 view .LVU382
 1251 0002 0A48     		ldr	r0, .L92
 1252 0004 0A4B     		ldr	r3, .L92+4
 1253 0006 0360     		str	r3, [r0]
 755:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1254              		.loc 1 755 3 is_stmt 1 view .LVU383
 755:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1255              		.loc 1 755 24 is_stmt 0 view .LVU384
 1256 0008 4FF4E133 		mov	r3, #115200
 1257 000c 4360     		str	r3, [r0, #4]
 756:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1258              		.loc 1 756 3 is_stmt 1 view .LVU385
 756:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1259              		.loc 1 756 26 is_stmt 0 view .LVU386
 1260 000e 0023     		movs	r3, #0
 1261 0010 8360     		str	r3, [r0, #8]
 757:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1262              		.loc 1 757 3 is_stmt 1 view .LVU387
 757:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1263              		.loc 1 757 24 is_stmt 0 view .LVU388
 1264 0012 C360     		str	r3, [r0, #12]
 758:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1265              		.loc 1 758 3 is_stmt 1 view .LVU389
 758:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1266              		.loc 1 758 22 is_stmt 0 view .LVU390
 1267 0014 0361     		str	r3, [r0, #16]
 759:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1268              		.loc 1 759 3 is_stmt 1 view .LVU391
 759:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1269              		.loc 1 759 20 is_stmt 0 view .LVU392
 1270 0016 0C22     		movs	r2, #12
 1271 0018 4261     		str	r2, [r0, #20]
 760:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1272              		.loc 1 760 3 is_stmt 1 view .LVU393
 760:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1273              		.loc 1 760 25 is_stmt 0 view .LVU394
 1274 001a 8361     		str	r3, [r0, #24]
 761:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1275              		.loc 1 761 3 is_stmt 1 view .LVU395
 761:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1276              		.loc 1 761 28 is_stmt 0 view .LVU396
ARM GAS  /tmp/ccqKz3SD.s 			page 47


 1277 001c C361     		str	r3, [r0, #28]
 762:Core/Src/main.cpp ****   {
 1278              		.loc 1 762 3 is_stmt 1 view .LVU397
 762:Core/Src/main.cpp ****   {
 1279              		.loc 1 762 20 is_stmt 0 view .LVU398
 1280 001e FFF7FEFF 		bl	HAL_UART_Init
 1281              	.LVL42:
 762:Core/Src/main.cpp ****   {
 1282              		.loc 1 762 3 view .LVU399
 1283 0022 00B9     		cbnz	r0, .L91
 770:Core/Src/main.cpp **** 
 1284              		.loc 1 770 1 view .LVU400
 1285 0024 08BD     		pop	{r3, pc}
 1286              	.L91:
 764:Core/Src/main.cpp ****   }
 1287              		.loc 1 764 5 is_stmt 1 view .LVU401
 764:Core/Src/main.cpp ****   }
 1288              		.loc 1 764 18 is_stmt 0 view .LVU402
 1289 0026 FFF7FEFF 		bl	Error_Handler
 1290              	.LVL43:
 1291              	.L93:
 1292 002a 00BF     		.align	2
 1293              	.L92:
 1294 002c 00000000 		.word	.LANCHOR14
 1295 0030 00140140 		.word	1073812480
 1296              		.cfi_endproc
 1297              	.LFE154:
 1298              		.fnend
 1300              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1301              		.align	1
 1302              		.syntax unified
 1303              		.thumb
 1304              		.thumb_func
 1305              		.fpu fpv4-sp-d16
 1307              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1308              		.fnstart
 1309              	.LFB155:
 778:Core/Src/main.cpp **** 
 1310              		.loc 1 778 1 is_stmt 1 view -0
 1311              		.cfi_startproc
 1312              		@ args = 0, pretend = 0, frame = 0
 1313              		@ frame_needed = 0, uses_anonymous_args = 0
 1314 0000 08B5     		push	{r3, lr}
 1315              		.save {r3, lr}
 1316              	.LCFI16:
 1317              		.cfi_def_cfa_offset 8
 1318              		.cfi_offset 3, -8
 1319              		.cfi_offset 14, -4
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1320              		.loc 1 787 3 view .LVU404
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1321              		.loc 1 787 28 is_stmt 0 view .LVU405
 1322 0002 0B48     		ldr	r0, .L98
 1323 0004 4FF0A043 		mov	r3, #1342177280
 1324 0008 0360     		str	r3, [r0]
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1325              		.loc 1 788 3 is_stmt 1 view .LVU406
ARM GAS  /tmp/ccqKz3SD.s 			page 48


 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1326              		.loc 1 788 38 is_stmt 0 view .LVU407
 1327 000a 0423     		movs	r3, #4
 1328 000c 4360     		str	r3, [r0, #4]
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1329              		.loc 1 789 3 is_stmt 1 view .LVU408
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1330              		.loc 1 789 30 is_stmt 0 view .LVU409
 1331 000e 0222     		movs	r2, #2
 1332 0010 C260     		str	r2, [r0, #12]
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1333              		.loc 1 790 3 is_stmt 1 view .LVU410
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1334              		.loc 1 790 35 is_stmt 0 view .LVU411
 1335 0012 0023     		movs	r3, #0
 1336 0014 0361     		str	r3, [r0, #16]
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1337              		.loc 1 791 3 is_stmt 1 view .LVU412
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1338              		.loc 1 791 35 is_stmt 0 view .LVU413
 1339 0016 8261     		str	r2, [r0, #24]
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1340              		.loc 1 792 3 is_stmt 1 view .LVU414
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1341              		.loc 1 792 35 is_stmt 0 view .LVU415
 1342 0018 C361     		str	r3, [r0, #28]
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1343              		.loc 1 793 3 is_stmt 1 view .LVU416
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1344              		.loc 1 793 41 is_stmt 0 view .LVU417
 1345 001a 0362     		str	r3, [r0, #32]
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1346              		.loc 1 794 3 is_stmt 1 view .LVU418
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1347              		.loc 1 794 35 is_stmt 0 view .LVU419
 1348 001c 4362     		str	r3, [r0, #36]
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1349              		.loc 1 795 3 is_stmt 1 view .LVU420
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1350              		.loc 1 795 44 is_stmt 0 view .LVU421
 1351 001e C362     		str	r3, [r0, #44]
 796:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1352              		.loc 1 796 3 is_stmt 1 view .LVU422
 796:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1353              		.loc 1 796 42 is_stmt 0 view .LVU423
 1354 0020 0363     		str	r3, [r0, #48]
 797:Core/Src/main.cpp ****   {
 1355              		.loc 1 797 3 is_stmt 1 view .LVU424
 797:Core/Src/main.cpp ****   {
 1356              		.loc 1 797 19 is_stmt 0 view .LVU425
 1357 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1358              	.LVL44:
 797:Core/Src/main.cpp ****   {
 1359              		.loc 1 797 3 view .LVU426
 1360 0026 00B9     		cbnz	r0, .L97
 805:Core/Src/main.cpp **** 
 1361              		.loc 1 805 1 view .LVU427
ARM GAS  /tmp/ccqKz3SD.s 			page 49


 1362 0028 08BD     		pop	{r3, pc}
 1363              	.L97:
 799:Core/Src/main.cpp ****   }
 1364              		.loc 1 799 5 is_stmt 1 view .LVU428
 799:Core/Src/main.cpp ****   }
 1365              		.loc 1 799 18 is_stmt 0 view .LVU429
 1366 002a FFF7FEFF 		bl	Error_Handler
 1367              	.LVL45:
 1368              	.L99:
 1369 002e 00BF     		.align	2
 1370              	.L98:
 1371 0030 00000000 		.word	.LANCHOR15
 1372              		.cfi_endproc
 1373              	.LFE155:
 1374              		.fnend
 1376              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1377              		.align	1
 1378              		.syntax unified
 1379              		.thumb
 1380              		.thumb_func
 1381              		.fpu fpv4-sp-d16
 1383              	_ZL12MX_ADC1_Initv:
 1384              		.fnstart
 1385              	.LFB140:
 231:Core/Src/main.cpp **** 
 1386              		.loc 1 231 1 is_stmt 1 view -0
 1387              		.cfi_startproc
 1388              		@ args = 0, pretend = 0, frame = 16
 1389              		@ frame_needed = 0, uses_anonymous_args = 0
 1390 0000 00B5     		push	{lr}
 1391              		.save {lr}
 1392              	.LCFI17:
 1393              		.cfi_def_cfa_offset 4
 1394              		.cfi_offset 14, -4
 1395              		.pad #20
 1396 0002 85B0     		sub	sp, sp, #20
 1397              	.LCFI18:
 1398              		.cfi_def_cfa_offset 24
 237:Core/Src/main.cpp **** 
 1399              		.loc 1 237 3 view .LVU431
 237:Core/Src/main.cpp **** 
 1400              		.loc 1 237 26 is_stmt 0 view .LVU432
 1401 0004 0023     		movs	r3, #0
 1402 0006 0093     		str	r3, [sp]
 1403 0008 0193     		str	r3, [sp, #4]
 1404 000a 0293     		str	r3, [sp, #8]
 1405 000c 0393     		str	r3, [sp, #12]
 244:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1406              		.loc 1 244 3 is_stmt 1 view .LVU433
 244:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1407              		.loc 1 244 18 is_stmt 0 view .LVU434
 1408 000e 1348     		ldr	r0, .L106
 1409 0010 134A     		ldr	r2, .L106+4
 1410 0012 0260     		str	r2, [r0]
 245:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1411              		.loc 1 245 3 is_stmt 1 view .LVU435
 245:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
ARM GAS  /tmp/ccqKz3SD.s 			page 50


 1412              		.loc 1 245 29 is_stmt 0 view .LVU436
 1413 0014 4360     		str	r3, [r0, #4]
 246:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1414              		.loc 1 246 3 is_stmt 1 view .LVU437
 246:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1415              		.loc 1 246 25 is_stmt 0 view .LVU438
 1416 0016 8360     		str	r3, [r0, #8]
 247:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1417              		.loc 1 247 3 is_stmt 1 view .LVU439
 247:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1418              		.loc 1 247 27 is_stmt 0 view .LVU440
 1419 0018 0361     		str	r3, [r0, #16]
 248:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1420              		.loc 1 248 3 is_stmt 1 view .LVU441
 248:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1421              		.loc 1 248 33 is_stmt 0 view .LVU442
 1422 001a 0376     		strb	r3, [r0, #24]
 249:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1423              		.loc 1 249 3 is_stmt 1 view .LVU443
 249:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1424              		.loc 1 249 36 is_stmt 0 view .LVU444
 1425 001c 80F82030 		strb	r3, [r0, #32]
 250:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1426              		.loc 1 250 3 is_stmt 1 view .LVU445
 250:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1427              		.loc 1 250 35 is_stmt 0 view .LVU446
 1428 0020 C362     		str	r3, [r0, #44]
 251:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1429              		.loc 1 251 3 is_stmt 1 view .LVU447
 251:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1430              		.loc 1 251 31 is_stmt 0 view .LVU448
 1431 0022 104A     		ldr	r2, .L106+8
 1432 0024 8262     		str	r2, [r0, #40]
 252:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1433              		.loc 1 252 3 is_stmt 1 view .LVU449
 252:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1434              		.loc 1 252 24 is_stmt 0 view .LVU450
 1435 0026 C360     		str	r3, [r0, #12]
 253:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1436              		.loc 1 253 3 is_stmt 1 view .LVU451
 253:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1437              		.loc 1 253 30 is_stmt 0 view .LVU452
 1438 0028 0122     		movs	r2, #1
 1439 002a C261     		str	r2, [r0, #28]
 254:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1440              		.loc 1 254 3 is_stmt 1 view .LVU453
 254:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1441              		.loc 1 254 36 is_stmt 0 view .LVU454
 1442 002c 80F83030 		strb	r3, [r0, #48]
 255:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1443              		.loc 1 255 3 is_stmt 1 view .LVU455
 255:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1444              		.loc 1 255 27 is_stmt 0 view .LVU456
 1445 0030 4261     		str	r2, [r0, #20]
 256:Core/Src/main.cpp ****   {
 1446              		.loc 1 256 3 is_stmt 1 view .LVU457
 256:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccqKz3SD.s 			page 51


 1447              		.loc 1 256 19 is_stmt 0 view .LVU458
 1448 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1449              	.LVL46:
 256:Core/Src/main.cpp ****   {
 1450              		.loc 1 256 3 view .LVU459
 1451 0036 68B9     		cbnz	r0, .L104
 262:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1452              		.loc 1 262 3 is_stmt 1 view .LVU460
 262:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1453              		.loc 1 262 19 is_stmt 0 view .LVU461
 1454 0038 0A23     		movs	r3, #10
 1455 003a 0093     		str	r3, [sp]
 263:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1456              		.loc 1 263 3 is_stmt 1 view .LVU462
 263:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1457              		.loc 1 263 16 is_stmt 0 view .LVU463
 1458 003c 0123     		movs	r3, #1
 1459 003e 0193     		str	r3, [sp, #4]
 264:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1460              		.loc 1 264 3 is_stmt 1 view .LVU464
 264:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1461              		.loc 1 264 24 is_stmt 0 view .LVU465
 1462 0040 0023     		movs	r3, #0
 1463 0042 0293     		str	r3, [sp, #8]
 265:Core/Src/main.cpp ****   {
 1464              		.loc 1 265 3 is_stmt 1 view .LVU466
 265:Core/Src/main.cpp ****   {
 1465              		.loc 1 265 28 is_stmt 0 view .LVU467
 1466 0044 6946     		mov	r1, sp
 1467 0046 0548     		ldr	r0, .L106
 1468 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1469              	.LVL47:
 265:Core/Src/main.cpp ****   {
 1470              		.loc 1 265 3 view .LVU468
 1471 004c 20B9     		cbnz	r0, .L105
 273:Core/Src/main.cpp **** 
 1472              		.loc 1 273 1 view .LVU469
 1473 004e 05B0     		add	sp, sp, #20
 1474              	.LCFI19:
 1475              		.cfi_remember_state
 1476              		.cfi_def_cfa_offset 4
 1477              		@ sp needed
 1478 0050 5DF804FB 		ldr	pc, [sp], #4
 1479              	.L104:
 1480              	.LCFI20:
 1481              		.cfi_restore_state
 258:Core/Src/main.cpp ****   }
 1482              		.loc 1 258 5 is_stmt 1 view .LVU470
 258:Core/Src/main.cpp ****   }
 1483              		.loc 1 258 18 is_stmt 0 view .LVU471
 1484 0054 FFF7FEFF 		bl	Error_Handler
 1485              	.LVL48:
 1486              	.L105:
 267:Core/Src/main.cpp ****   }
 1487              		.loc 1 267 5 is_stmt 1 view .LVU472
 267:Core/Src/main.cpp ****   }
 1488              		.loc 1 267 18 is_stmt 0 view .LVU473
ARM GAS  /tmp/ccqKz3SD.s 			page 52


 1489 0058 FFF7FEFF 		bl	Error_Handler
 1490              	.LVL49:
 1491              	.L107:
 1492              		.align	2
 1493              	.L106:
 1494 005c 00000000 		.word	.LANCHOR16
 1495 0060 00200140 		.word	1073815552
 1496 0064 0100000F 		.word	251658241
 1497              		.cfi_endproc
 1498              	.LFE140:
 1499              		.fnend
 1501              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1502              		.align	1
 1503              		.syntax unified
 1504              		.thumb
 1505              		.thumb_func
 1506              		.fpu fpv4-sp-d16
 1508              	_ZL13MX_TIM10_Initv:
 1509              		.fnstart
 1510              	.LFB151:
 648:Core/Src/main.cpp **** 
 1511              		.loc 1 648 1 is_stmt 1 view -0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 0
 1514              		@ frame_needed = 0, uses_anonymous_args = 0
 1515 0000 08B5     		push	{r3, lr}
 1516              		.save {r3, lr}
 1517              	.LCFI21:
 1518              		.cfi_def_cfa_offset 8
 1519              		.cfi_offset 3, -8
 1520              		.cfi_offset 14, -4
 657:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1521              		.loc 1 657 3 view .LVU475
 657:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1522              		.loc 1 657 19 is_stmt 0 view .LVU476
 1523 0002 0948     		ldr	r0, .L112
 1524 0004 094B     		ldr	r3, .L112+4
 1525 0006 0360     		str	r3, [r0]
 658:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1526              		.loc 1 658 3 is_stmt 1 view .LVU477
 658:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1527              		.loc 1 658 25 is_stmt 0 view .LVU478
 1528 0008 0F23     		movs	r3, #15
 1529 000a 4360     		str	r3, [r0, #4]
 659:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1530              		.loc 1 659 3 is_stmt 1 view .LVU479
 659:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1531              		.loc 1 659 27 is_stmt 0 view .LVU480
 1532 000c 0023     		movs	r3, #0
 1533 000e 8360     		str	r3, [r0, #8]
 660:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1534              		.loc 1 660 3 is_stmt 1 view .LVU481
 660:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1535              		.loc 1 660 22 is_stmt 0 view .LVU482
 1536 0010 4FF6FF72 		movw	r2, #65535
 1537 0014 C260     		str	r2, [r0, #12]
 661:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /tmp/ccqKz3SD.s 			page 53


 1538              		.loc 1 661 3 is_stmt 1 view .LVU483
 661:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1539              		.loc 1 661 29 is_stmt 0 view .LVU484
 1540 0016 0361     		str	r3, [r0, #16]
 662:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1541              		.loc 1 662 3 is_stmt 1 view .LVU485
 662:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1542              		.loc 1 662 33 is_stmt 0 view .LVU486
 1543 0018 8361     		str	r3, [r0, #24]
 663:Core/Src/main.cpp ****   {
 1544              		.loc 1 663 3 is_stmt 1 view .LVU487
 663:Core/Src/main.cpp ****   {
 1545              		.loc 1 663 24 is_stmt 0 view .LVU488
 1546 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1547              	.LVL50:
 663:Core/Src/main.cpp ****   {
 1548              		.loc 1 663 3 view .LVU489
 1549 001e 00B9     		cbnz	r0, .L111
 671:Core/Src/main.cpp **** 
 1550              		.loc 1 671 1 view .LVU490
 1551 0020 08BD     		pop	{r3, pc}
 1552              	.L111:
 665:Core/Src/main.cpp ****   }
 1553              		.loc 1 665 5 is_stmt 1 view .LVU491
 665:Core/Src/main.cpp ****   }
 1554              		.loc 1 665 18 is_stmt 0 view .LVU492
 1555 0022 FFF7FEFF 		bl	Error_Handler
 1556              	.LVL51:
 1557              	.L113:
 1558 0026 00BF     		.align	2
 1559              	.L112:
 1560 0028 00000000 		.word	.LANCHOR0
 1561 002c 00440140 		.word	1073824768
 1562              		.cfi_endproc
 1563              	.LFE151:
 1564              		.fnend
 1566              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1567              		.align	1
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1571              		.fpu fpv4-sp-d16
 1573              	_ZL12MX_TIM5_Initv:
 1574              		.fnstart
 1575              	.LFB149:
 563:Core/Src/main.cpp **** 
 1576              		.loc 1 563 1 is_stmt 1 view -0
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 32
 1579              		@ frame_needed = 0, uses_anonymous_args = 0
 1580 0000 00B5     		push	{lr}
 1581              		.save {lr}
 1582              	.LCFI22:
 1583              		.cfi_def_cfa_offset 4
 1584              		.cfi_offset 14, -4
 1585              		.pad #36
 1586 0002 89B0     		sub	sp, sp, #36
ARM GAS  /tmp/ccqKz3SD.s 			page 54


 1587              	.LCFI23:
 1588              		.cfi_def_cfa_offset 40
 569:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1589              		.loc 1 569 3 view .LVU494
 569:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1590              		.loc 1 569 26 is_stmt 0 view .LVU495
 1591 0004 0023     		movs	r3, #0
 1592 0006 0393     		str	r3, [sp, #12]
 1593 0008 0493     		str	r3, [sp, #16]
 1594 000a 0593     		str	r3, [sp, #20]
 1595 000c 0693     		str	r3, [sp, #24]
 1596 000e 0793     		str	r3, [sp, #28]
 570:Core/Src/main.cpp **** 
 1597              		.loc 1 570 3 is_stmt 1 view .LVU496
 570:Core/Src/main.cpp **** 
 1598              		.loc 1 570 27 is_stmt 0 view .LVU497
 1599 0010 0193     		str	r3, [sp, #4]
 1600 0012 0293     		str	r3, [sp, #8]
 575:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1601              		.loc 1 575 3 is_stmt 1 view .LVU498
 575:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1602              		.loc 1 575 18 is_stmt 0 view .LVU499
 1603 0014 1248     		ldr	r0, .L122
 1604 0016 134A     		ldr	r2, .L122+4
 1605 0018 0260     		str	r2, [r0]
 576:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1606              		.loc 1 576 3 is_stmt 1 view .LVU500
 576:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1607              		.loc 1 576 24 is_stmt 0 view .LVU501
 1608 001a 4360     		str	r3, [r0, #4]
 577:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1609              		.loc 1 577 3 is_stmt 1 view .LVU502
 577:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1610              		.loc 1 577 26 is_stmt 0 view .LVU503
 1611 001c 8360     		str	r3, [r0, #8]
 578:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1612              		.loc 1 578 3 is_stmt 1 view .LVU504
 578:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1613              		.loc 1 578 21 is_stmt 0 view .LVU505
 1614 001e 4FF0FF32 		mov	r2, #-1
 1615 0022 C260     		str	r2, [r0, #12]
 579:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1616              		.loc 1 579 3 is_stmt 1 view .LVU506
 579:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1617              		.loc 1 579 28 is_stmt 0 view .LVU507
 1618 0024 0361     		str	r3, [r0, #16]
 580:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1619              		.loc 1 580 3 is_stmt 1 view .LVU508
 580:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1620              		.loc 1 580 32 is_stmt 0 view .LVU509
 1621 0026 8361     		str	r3, [r0, #24]
 581:Core/Src/main.cpp ****   {
 1622              		.loc 1 581 3 is_stmt 1 view .LVU510
 581:Core/Src/main.cpp ****   {
 1623              		.loc 1 581 24 is_stmt 0 view .LVU511
 1624 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1625              	.LVL52:
ARM GAS  /tmp/ccqKz3SD.s 			page 55


 581:Core/Src/main.cpp ****   {
 1626              		.loc 1 581 3 view .LVU512
 1627 002c 90B9     		cbnz	r0, .L119
 585:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1628              		.loc 1 585 3 is_stmt 1 view .LVU513
 585:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1629              		.loc 1 585 26 is_stmt 0 view .LVU514
 1630 002e 0023     		movs	r3, #0
 1631 0030 0393     		str	r3, [sp, #12]
 586:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1632              		.loc 1 586 3 is_stmt 1 view .LVU515
 586:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1633              		.loc 1 586 29 is_stmt 0 view .LVU516
 1634 0032 0493     		str	r3, [sp, #16]
 587:Core/Src/main.cpp ****   {
 1635              		.loc 1 587 3 is_stmt 1 view .LVU517
 587:Core/Src/main.cpp ****   {
 1636              		.loc 1 587 33 is_stmt 0 view .LVU518
 1637 0034 03A9     		add	r1, sp, #12
 1638 0036 0A48     		ldr	r0, .L122
 1639 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1640              	.LVL53:
 587:Core/Src/main.cpp ****   {
 1641              		.loc 1 587 3 view .LVU519
 1642 003c 60B9     		cbnz	r0, .L120
 591:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1643              		.loc 1 591 3 is_stmt 1 view .LVU520
 591:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1644              		.loc 1 591 37 is_stmt 0 view .LVU521
 1645 003e 0023     		movs	r3, #0
 1646 0040 0193     		str	r3, [sp, #4]
 592:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1647              		.loc 1 592 3 is_stmt 1 view .LVU522
 592:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1648              		.loc 1 592 33 is_stmt 0 view .LVU523
 1649 0042 0293     		str	r3, [sp, #8]
 593:Core/Src/main.cpp ****   {
 1650              		.loc 1 593 3 is_stmt 1 view .LVU524
 593:Core/Src/main.cpp ****   {
 1651              		.loc 1 593 44 is_stmt 0 view .LVU525
 1652 0044 01A9     		add	r1, sp, #4
 1653 0046 0648     		ldr	r0, .L122
 1654 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1655              	.LVL54:
 593:Core/Src/main.cpp ****   {
 1656              		.loc 1 593 3 view .LVU526
 1657 004c 30B9     		cbnz	r0, .L121
 601:Core/Src/main.cpp **** 
 1658              		.loc 1 601 1 view .LVU527
 1659 004e 09B0     		add	sp, sp, #36
 1660              	.LCFI24:
 1661              		.cfi_remember_state
 1662              		.cfi_def_cfa_offset 4
 1663              		@ sp needed
 1664 0050 5DF804FB 		ldr	pc, [sp], #4
 1665              	.L119:
 1666              	.LCFI25:
ARM GAS  /tmp/ccqKz3SD.s 			page 56


 1667              		.cfi_restore_state
 583:Core/Src/main.cpp ****   }
 1668              		.loc 1 583 5 is_stmt 1 view .LVU528
 583:Core/Src/main.cpp ****   }
 1669              		.loc 1 583 18 is_stmt 0 view .LVU529
 1670 0054 FFF7FEFF 		bl	Error_Handler
 1671              	.LVL55:
 1672              	.L120:
 589:Core/Src/main.cpp ****   }
 1673              		.loc 1 589 5 is_stmt 1 view .LVU530
 589:Core/Src/main.cpp ****   }
 1674              		.loc 1 589 18 is_stmt 0 view .LVU531
 1675 0058 FFF7FEFF 		bl	Error_Handler
 1676              	.LVL56:
 1677              	.L121:
 595:Core/Src/main.cpp ****   }
 1678              		.loc 1 595 5 is_stmt 1 view .LVU532
 595:Core/Src/main.cpp ****   }
 1679              		.loc 1 595 18 is_stmt 0 view .LVU533
 1680 005c FFF7FEFF 		bl	Error_Handler
 1681              	.LVL57:
 1682              	.L123:
 1683              		.align	2
 1684              	.L122:
 1685 0060 00000000 		.word	.LANCHOR17
 1686 0064 000C0040 		.word	1073744896
 1687              		.cfi_endproc
 1688              	.LFE149:
 1689              		.fnend
 1691              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1692              		.align	1
 1693              		.syntax unified
 1694              		.thumb
 1695              		.thumb_func
 1696              		.fpu fpv4-sp-d16
 1698              	_ZL12MX_TIM9_Initv:
 1699              		.fnstart
 1700              	.LFB150:
 609:Core/Src/main.cpp **** 
 1701              		.loc 1 609 1 is_stmt 1 view -0
 1702              		.cfi_startproc
 1703              		@ args = 0, pretend = 0, frame = 24
 1704              		@ frame_needed = 0, uses_anonymous_args = 0
 1705 0000 00B5     		push	{lr}
 1706              		.save {lr}
 1707              	.LCFI26:
 1708              		.cfi_def_cfa_offset 4
 1709              		.cfi_offset 14, -4
 1710              		.pad #28
 1711 0002 87B0     		sub	sp, sp, #28
 1712              	.LCFI27:
 1713              		.cfi_def_cfa_offset 32
 615:Core/Src/main.cpp **** 
 1714              		.loc 1 615 3 view .LVU535
 615:Core/Src/main.cpp **** 
 1715              		.loc 1 615 26 is_stmt 0 view .LVU536
 1716 0004 0023     		movs	r3, #0
ARM GAS  /tmp/ccqKz3SD.s 			page 57


 1717 0006 0193     		str	r3, [sp, #4]
 1718 0008 0293     		str	r3, [sp, #8]
 1719 000a 0393     		str	r3, [sp, #12]
 1720 000c 0493     		str	r3, [sp, #16]
 1721 000e 0593     		str	r3, [sp, #20]
 620:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1722              		.loc 1 620 3 is_stmt 1 view .LVU537
 620:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1723              		.loc 1 620 18 is_stmt 0 view .LVU538
 1724 0010 0D48     		ldr	r0, .L130
 1725 0012 0E4A     		ldr	r2, .L130+4
 1726 0014 0260     		str	r2, [r0]
 621:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1727              		.loc 1 621 3 is_stmt 1 view .LVU539
 621:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1728              		.loc 1 621 24 is_stmt 0 view .LVU540
 1729 0016 4360     		str	r3, [r0, #4]
 622:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1730              		.loc 1 622 3 is_stmt 1 view .LVU541
 622:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1731              		.loc 1 622 26 is_stmt 0 view .LVU542
 1732 0018 8360     		str	r3, [r0, #8]
 623:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1733              		.loc 1 623 3 is_stmt 1 view .LVU543
 623:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1734              		.loc 1 623 21 is_stmt 0 view .LVU544
 1735 001a 4FF6FF72 		movw	r2, #65535
 1736 001e C260     		str	r2, [r0, #12]
 624:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1737              		.loc 1 624 3 is_stmt 1 view .LVU545
 624:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1738              		.loc 1 624 28 is_stmt 0 view .LVU546
 1739 0020 0361     		str	r3, [r0, #16]
 625:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1740              		.loc 1 625 3 is_stmt 1 view .LVU547
 625:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1741              		.loc 1 625 32 is_stmt 0 view .LVU548
 1742 0022 8361     		str	r3, [r0, #24]
 626:Core/Src/main.cpp ****   {
 1743              		.loc 1 626 3 is_stmt 1 view .LVU549
 626:Core/Src/main.cpp ****   {
 1744              		.loc 1 626 24 is_stmt 0 view .LVU550
 1745 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1746              	.LVL58:
 626:Core/Src/main.cpp ****   {
 1747              		.loc 1 626 3 view .LVU551
 1748 0028 50B9     		cbnz	r0, .L128
 630:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1749              		.loc 1 630 3 is_stmt 1 view .LVU552
 630:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1750              		.loc 1 630 26 is_stmt 0 view .LVU553
 1751 002a 0023     		movs	r3, #0
 1752 002c 0193     		str	r3, [sp, #4]
 631:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1753              		.loc 1 631 3 is_stmt 1 view .LVU554
 631:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1754              		.loc 1 631 29 is_stmt 0 view .LVU555
ARM GAS  /tmp/ccqKz3SD.s 			page 58


 1755 002e 0293     		str	r3, [sp, #8]
 632:Core/Src/main.cpp ****   {
 1756              		.loc 1 632 3 is_stmt 1 view .LVU556
 632:Core/Src/main.cpp ****   {
 1757              		.loc 1 632 33 is_stmt 0 view .LVU557
 1758 0030 01A9     		add	r1, sp, #4
 1759 0032 0548     		ldr	r0, .L130
 1760 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1761              	.LVL59:
 632:Core/Src/main.cpp ****   {
 1762              		.loc 1 632 3 view .LVU558
 1763 0038 20B9     		cbnz	r0, .L129
 640:Core/Src/main.cpp **** 
 1764              		.loc 1 640 1 view .LVU559
 1765 003a 07B0     		add	sp, sp, #28
 1766              	.LCFI28:
 1767              		.cfi_remember_state
 1768              		.cfi_def_cfa_offset 4
 1769              		@ sp needed
 1770 003c 5DF804FB 		ldr	pc, [sp], #4
 1771              	.L128:
 1772              	.LCFI29:
 1773              		.cfi_restore_state
 628:Core/Src/main.cpp ****   }
 1774              		.loc 1 628 5 is_stmt 1 view .LVU560
 628:Core/Src/main.cpp ****   }
 1775              		.loc 1 628 18 is_stmt 0 view .LVU561
 1776 0040 FFF7FEFF 		bl	Error_Handler
 1777              	.LVL60:
 1778              	.L129:
 634:Core/Src/main.cpp ****   }
 1779              		.loc 1 634 5 is_stmt 1 view .LVU562
 634:Core/Src/main.cpp ****   }
 1780              		.loc 1 634 18 is_stmt 0 view .LVU563
 1781 0044 FFF7FEFF 		bl	Error_Handler
 1782              	.LVL61:
 1783              	.L131:
 1784              		.align	2
 1785              	.L130:
 1786 0048 00000000 		.word	.LANCHOR18
 1787 004c 00400140 		.word	1073823744
 1788              		.cfi_endproc
 1789              	.LFE150:
 1790              		.fnend
 1792              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1793              		.align	1
 1794              		.global	_Z18SystemClock_Configv
 1795              		.syntax unified
 1796              		.thumb
 1797              		.thumb_func
 1798              		.fpu fpv4-sp-d16
 1800              	_Z18SystemClock_Configv:
 1801              		.fnstart
 1802              	.LFB139:
 176:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1803              		.loc 1 176 1 is_stmt 1 view -0
 1804              		.cfi_startproc
ARM GAS  /tmp/ccqKz3SD.s 			page 59


 1805              		@ args = 0, pretend = 0, frame = 104
 1806              		@ frame_needed = 0, uses_anonymous_args = 0
 1807 0000 00B5     		push	{lr}
 1808              		.save {lr}
 1809              	.LCFI30:
 1810              		.cfi_def_cfa_offset 4
 1811              		.cfi_offset 14, -4
 1812              		.pad #108
 1813 0002 9BB0     		sub	sp, sp, #108
 1814              	.LCFI31:
 1815              		.cfi_def_cfa_offset 112
 177:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1816              		.loc 1 177 3 view .LVU565
 177:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1817              		.loc 1 177 22 is_stmt 0 view .LVU566
 1818 0004 3022     		movs	r2, #48
 1819 0006 0021     		movs	r1, #0
 1820 0008 0EA8     		add	r0, sp, #56
 1821 000a FFF7FEFF 		bl	memset
 1822              	.LVL62:
 178:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1823              		.loc 1 178 3 is_stmt 1 view .LVU567
 178:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1824              		.loc 1 178 22 is_stmt 0 view .LVU568
 1825 000e 0023     		movs	r3, #0
 1826 0010 0993     		str	r3, [sp, #36]
 1827 0012 0A93     		str	r3, [sp, #40]
 1828 0014 0B93     		str	r3, [sp, #44]
 1829 0016 0C93     		str	r3, [sp, #48]
 1830 0018 0D93     		str	r3, [sp, #52]
 179:Core/Src/main.cpp **** 
 1831              		.loc 1 179 3 is_stmt 1 view .LVU569
 179:Core/Src/main.cpp **** 
 1832              		.loc 1 179 28 is_stmt 0 view .LVU570
 1833 001a 0393     		str	r3, [sp, #12]
 1834 001c 0493     		str	r3, [sp, #16]
 1835 001e 0593     		str	r3, [sp, #20]
 1836 0020 0693     		str	r3, [sp, #24]
 1837 0022 0793     		str	r3, [sp, #28]
 1838 0024 0893     		str	r3, [sp, #32]
 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1839              		.loc 1 183 3 is_stmt 1 view .LVU571
 1840              	.LBB12:
 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1841              		.loc 1 183 3 view .LVU572
 1842 0026 0193     		str	r3, [sp, #4]
 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1843              		.loc 1 183 3 view .LVU573
 1844 0028 264A     		ldr	r2, .L140
 1845 002a 116C     		ldr	r1, [r2, #64]
 1846 002c 41F08051 		orr	r1, r1, #268435456
 1847 0030 1164     		str	r1, [r2, #64]
 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1848              		.loc 1 183 3 view .LVU574
 1849 0032 126C     		ldr	r2, [r2, #64]
 1850 0034 02F08052 		and	r2, r2, #268435456
 1851 0038 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccqKz3SD.s 			page 60


 183:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1852              		.loc 1 183 3 view .LVU575
 1853 003a 019A     		ldr	r2, [sp, #4]
 1854              	.LBE12:
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1855              		.loc 1 184 3 view .LVU576
 1856              	.LBB13:
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1857              		.loc 1 184 3 view .LVU577
 1858 003c 0293     		str	r3, [sp, #8]
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1859              		.loc 1 184 3 view .LVU578
 1860 003e 224B     		ldr	r3, .L140+4
 1861 0040 1A68     		ldr	r2, [r3]
 1862 0042 42F44042 		orr	r2, r2, #49152
 1863 0046 1A60     		str	r2, [r3]
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1864              		.loc 1 184 3 view .LVU579
 1865 0048 1B68     		ldr	r3, [r3]
 1866 004a 03F44043 		and	r3, r3, #49152
 1867 004e 0293     		str	r3, [sp, #8]
 184:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1868              		.loc 1 184 3 view .LVU580
 1869 0050 029B     		ldr	r3, [sp, #8]
 1870              	.LBE13:
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1871              		.loc 1 188 3 view .LVU581
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1872              		.loc 1 188 36 is_stmt 0 view .LVU582
 1873 0052 0323     		movs	r3, #3
 1874 0054 0E93     		str	r3, [sp, #56]
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1875              		.loc 1 189 3 is_stmt 1 view .LVU583
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1876              		.loc 1 189 30 is_stmt 0 view .LVU584
 1877 0056 4FF48032 		mov	r2, #65536
 1878 005a 0F92     		str	r2, [sp, #60]
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1879              		.loc 1 190 3 is_stmt 1 view .LVU585
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1880              		.loc 1 190 30 is_stmt 0 view .LVU586
 1881 005c 0122     		movs	r2, #1
 1882 005e 1192     		str	r2, [sp, #68]
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1883              		.loc 1 191 3 is_stmt 1 view .LVU587
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1884              		.loc 1 191 41 is_stmt 0 view .LVU588
 1885 0060 1022     		movs	r2, #16
 1886 0062 1292     		str	r2, [sp, #72]
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1887              		.loc 1 192 3 is_stmt 1 view .LVU589
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1888              		.loc 1 192 34 is_stmt 0 view .LVU590
 1889 0064 0222     		movs	r2, #2
 1890 0066 1492     		str	r2, [sp, #80]
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1891              		.loc 1 193 3 is_stmt 1 view .LVU591
ARM GAS  /tmp/ccqKz3SD.s 			page 61


 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1892              		.loc 1 193 35 is_stmt 0 view .LVU592
 1893 0068 4FF48001 		mov	r1, #4194304
 1894 006c 1591     		str	r1, [sp, #84]
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1895              		.loc 1 194 3 is_stmt 1 view .LVU593
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1896              		.loc 1 194 30 is_stmt 0 view .LVU594
 1897 006e 0421     		movs	r1, #4
 1898 0070 1691     		str	r1, [sp, #88]
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1899              		.loc 1 195 3 is_stmt 1 view .LVU595
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1900              		.loc 1 195 30 is_stmt 0 view .LVU596
 1901 0072 4821     		movs	r1, #72
 1902 0074 1791     		str	r1, [sp, #92]
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1903              		.loc 1 196 3 is_stmt 1 view .LVU597
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1904              		.loc 1 196 30 is_stmt 0 view .LVU598
 1905 0076 1892     		str	r2, [sp, #96]
 197:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1906              		.loc 1 197 3 is_stmt 1 view .LVU599
 197:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1907              		.loc 1 197 30 is_stmt 0 view .LVU600
 1908 0078 1993     		str	r3, [sp, #100]
 198:Core/Src/main.cpp ****   {
 1909              		.loc 1 198 3 is_stmt 1 view .LVU601
 198:Core/Src/main.cpp ****   {
 1910              		.loc 1 198 24 is_stmt 0 view .LVU602
 1911 007a 0EA8     		add	r0, sp, #56
 1912 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1913              	.LVL63:
 198:Core/Src/main.cpp ****   {
 1914              		.loc 1 198 3 view .LVU603
 1915 0080 C8B9     		cbnz	r0, .L137
 204:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1916              		.loc 1 204 3 is_stmt 1 view .LVU604
 204:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1917              		.loc 1 204 31 is_stmt 0 view .LVU605
 1918 0082 0F23     		movs	r3, #15
 1919 0084 0993     		str	r3, [sp, #36]
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1920              		.loc 1 206 3 is_stmt 1 view .LVU606
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1921              		.loc 1 206 34 is_stmt 0 view .LVU607
 1922 0086 0021     		movs	r1, #0
 1923 0088 0A91     		str	r1, [sp, #40]
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1924              		.loc 1 207 3 is_stmt 1 view .LVU608
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1925              		.loc 1 207 35 is_stmt 0 view .LVU609
 1926 008a 0B91     		str	r1, [sp, #44]
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1927              		.loc 1 208 3 is_stmt 1 view .LVU610
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1928              		.loc 1 208 36 is_stmt 0 view .LVU611
ARM GAS  /tmp/ccqKz3SD.s 			page 62


 1929 008c 0C91     		str	r1, [sp, #48]
 209:Core/Src/main.cpp **** 
 1930              		.loc 1 209 3 is_stmt 1 view .LVU612
 209:Core/Src/main.cpp **** 
 1931              		.loc 1 209 36 is_stmt 0 view .LVU613
 1932 008e 0D91     		str	r1, [sp, #52]
 211:Core/Src/main.cpp ****   {
 1933              		.loc 1 211 3 is_stmt 1 view .LVU614
 211:Core/Src/main.cpp ****   {
 1934              		.loc 1 211 26 is_stmt 0 view .LVU615
 1935 0090 09A8     		add	r0, sp, #36
 1936 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1937              	.LVL64:
 211:Core/Src/main.cpp ****   {
 1938              		.loc 1 211 3 view .LVU616
 1939 0096 80B9     		cbnz	r0, .L138
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1940              		.loc 1 215 3 is_stmt 1 view .LVU617
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1941              		.loc 1 215 44 is_stmt 0 view .LVU618
 1942 0098 0123     		movs	r3, #1
 1943 009a 0393     		str	r3, [sp, #12]
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1944              		.loc 1 216 3 is_stmt 1 view .LVU619
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1945              		.loc 1 216 38 is_stmt 0 view .LVU620
 1946 009c C023     		movs	r3, #192
 1947 009e 0593     		str	r3, [sp, #20]
 217:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1948              		.loc 1 217 3 is_stmt 1 view .LVU621
 217:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1949              		.loc 1 217 38 is_stmt 0 view .LVU622
 1950 00a0 0423     		movs	r3, #4
 1951 00a2 0493     		str	r3, [sp, #16]
 218:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1952              		.loc 1 218 3 is_stmt 1 view .LVU623
 218:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1953              		.loc 1 218 38 is_stmt 0 view .LVU624
 1954 00a4 0223     		movs	r3, #2
 1955 00a6 0693     		str	r3, [sp, #24]
 219:Core/Src/main.cpp ****   {
 1956              		.loc 1 219 3 is_stmt 1 view .LVU625
 219:Core/Src/main.cpp ****   {
 1957              		.loc 1 219 32 is_stmt 0 view .LVU626
 1958 00a8 03A8     		add	r0, sp, #12
 1959 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1960              	.LVL65:
 219:Core/Src/main.cpp ****   {
 1961              		.loc 1 219 3 view .LVU627
 1962 00ae 30B9     		cbnz	r0, .L139
 223:Core/Src/main.cpp **** 
 1963              		.loc 1 223 1 view .LVU628
 1964 00b0 1BB0     		add	sp, sp, #108
 1965              	.LCFI32:
 1966              		.cfi_remember_state
 1967              		.cfi_def_cfa_offset 4
 1968              		@ sp needed
ARM GAS  /tmp/ccqKz3SD.s 			page 63


 1969 00b2 5DF804FB 		ldr	pc, [sp], #4
 1970              	.L137:
 1971              	.LCFI33:
 1972              		.cfi_restore_state
 200:Core/Src/main.cpp ****   }
 1973              		.loc 1 200 5 is_stmt 1 view .LVU629
 200:Core/Src/main.cpp ****   }
 1974              		.loc 1 200 18 is_stmt 0 view .LVU630
 1975 00b6 FFF7FEFF 		bl	Error_Handler
 1976              	.LVL66:
 1977              	.L138:
 213:Core/Src/main.cpp ****   }
 1978              		.loc 1 213 5 is_stmt 1 view .LVU631
 213:Core/Src/main.cpp ****   }
 1979              		.loc 1 213 18 is_stmt 0 view .LVU632
 1980 00ba FFF7FEFF 		bl	Error_Handler
 1981              	.LVL67:
 1982              	.L139:
 221:Core/Src/main.cpp ****   }
 1983              		.loc 1 221 5 is_stmt 1 view .LVU633
 221:Core/Src/main.cpp ****   }
 1984              		.loc 1 221 18 is_stmt 0 view .LVU634
 1985 00be FFF7FEFF 		bl	Error_Handler
 1986              	.LVL68:
 1987              	.L141:
 1988 00c2 00BF     		.align	2
 1989              	.L140:
 1990 00c4 00380240 		.word	1073887232
 1991 00c8 00700040 		.word	1073770496
 1992              		.cfi_endproc
 1993              	.LFE139:
 1994              		.fnend
 1996              		.global	__aeabi_ui2d
 1997              		.global	__aeabi_dmul
 1998              		.global	__aeabi_d2f
 1999              		.global	__aeabi_f2d
 2000              		.global	__aeabi_dadd
 2001              		.section	.text.main,"ax",%progbits
 2002              		.align	1
 2003              		.global	main
 2004              		.syntax unified
 2005              		.thumb
 2006              		.thumb_func
 2007              		.fpu fpv4-sp-d16
 2009              	main:
 2010              		.fnstart
 2011              	.LFB138:
 106:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 2012              		.loc 1 106 1 is_stmt 1 view -0
 2013              		.cfi_startproc
 2014              		@ args = 0, pretend = 0, frame = 0
 2015              		@ frame_needed = 0, uses_anonymous_args = 0
 2016 0000 38B5     		push	{r3, r4, r5, lr}
 2017              		.save {r3, r4, r5, lr}
 2018              	.LCFI34:
 2019              		.cfi_def_cfa_offset 16
 2020              		.cfi_offset 3, -16
ARM GAS  /tmp/ccqKz3SD.s 			page 64


 2021              		.cfi_offset 4, -12
 2022              		.cfi_offset 5, -8
 2023              		.cfi_offset 14, -4
 2024 0002 2DED028B 		vpush.64	{d8}
 2025              		.vsave {d8}
 2026              	.LCFI35:
 2027              		.cfi_def_cfa_offset 24
 2028              		.cfi_offset 80, -24
 2029              		.cfi_offset 81, -20
 114:Core/Src/main.cpp **** 
 2030              		.loc 1 114 3 view .LVU636
 114:Core/Src/main.cpp **** 
 2031              		.loc 1 114 11 is_stmt 0 view .LVU637
 2032 0006 FFF7FEFF 		bl	HAL_Init
 2033              	.LVL69:
 121:Core/Src/main.cpp **** 
 2034              		.loc 1 121 3 is_stmt 1 view .LVU638
 121:Core/Src/main.cpp **** 
 2035              		.loc 1 121 21 is_stmt 0 view .LVU639
 2036 000a FFF7FEFF 		bl	_Z18SystemClock_Configv
 2037              	.LVL70:
 128:Core/Src/main.cpp ****   MX_I2C1_Init();
 2038              		.loc 1 128 3 is_stmt 1 view .LVU640
 128:Core/Src/main.cpp ****   MX_I2C1_Init();
 2039              		.loc 1 128 15 is_stmt 0 view .LVU641
 2040 000e FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 2041              	.LVL71:
 129:Core/Src/main.cpp ****   MX_I2C3_Init();
 2042              		.loc 1 129 3 is_stmt 1 view .LVU642
 129:Core/Src/main.cpp ****   MX_I2C3_Init();
 2043              		.loc 1 129 15 is_stmt 0 view .LVU643
 2044 0012 FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 2045              	.LVL72:
 130:Core/Src/main.cpp ****   MX_I2S2_Init();
 2046              		.loc 1 130 3 is_stmt 1 view .LVU644
 130:Core/Src/main.cpp ****   MX_I2S2_Init();
 2047              		.loc 1 130 15 is_stmt 0 view .LVU645
 2048 0016 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 2049              	.LVL73:
 131:Core/Src/main.cpp ****   MX_I2S3_Init();
 2050              		.loc 1 131 3 is_stmt 1 view .LVU646
 131:Core/Src/main.cpp ****   MX_I2S3_Init();
 2051              		.loc 1 131 15 is_stmt 0 view .LVU647
 2052 001a FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 2053              	.LVL74:
 132:Core/Src/main.cpp ****   MX_I2S4_Init();
 2054              		.loc 1 132 3 is_stmt 1 view .LVU648
 132:Core/Src/main.cpp ****   MX_I2S4_Init();
 2055              		.loc 1 132 15 is_stmt 0 view .LVU649
 2056 001e FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 2057              	.LVL75:
 133:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2058              		.loc 1 133 3 is_stmt 1 view .LVU650
 133:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2059              		.loc 1 133 15 is_stmt 0 view .LVU651
 2060 0022 FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 2061              	.LVL76:
ARM GAS  /tmp/ccqKz3SD.s 			page 65


 134:Core/Src/main.cpp ****   MX_SPI1_Init();
 2062              		.loc 1 134 3 is_stmt 1 view .LVU652
 134:Core/Src/main.cpp ****   MX_SPI1_Init();
 2063              		.loc 1 134 18 is_stmt 0 view .LVU653
 2064 0026 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 2065              	.LVL77:
 135:Core/Src/main.cpp ****   MX_SPI5_Init();
 2066              		.loc 1 135 3 is_stmt 1 view .LVU654
 135:Core/Src/main.cpp ****   MX_SPI5_Init();
 2067              		.loc 1 135 15 is_stmt 0 view .LVU655
 2068 002a FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2069              	.LVL78:
 136:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2070              		.loc 1 136 3 is_stmt 1 view .LVU656
 136:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2071              		.loc 1 136 15 is_stmt 0 view .LVU657
 2072 002e FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2073              	.LVL79:
 137:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2074              		.loc 1 137 3 is_stmt 1 view .LVU658
 137:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2075              		.loc 1 137 22 is_stmt 0 view .LVU659
 2076 0032 FFF7FEFF 		bl	_ZL19MX_USART1_UART_Initv
 2077              	.LVL80:
 138:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2078              		.loc 1 138 3 is_stmt 1 view .LVU660
 138:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2079              		.loc 1 138 22 is_stmt 0 view .LVU661
 2080 0036 FFF7FEFF 		bl	_ZL19MX_USART2_UART_Initv
 2081              	.LVL81:
 139:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2082              		.loc 1 139 3 is_stmt 1 view .LVU662
 139:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2083              		.loc 1 139 22 is_stmt 0 view .LVU663
 2084 003a FFF7FEFF 		bl	_ZL19MX_USART6_UART_Initv
 2085              	.LVL82:
 140:Core/Src/main.cpp ****   MX_ADC1_Init();
 2086              		.loc 1 140 3 is_stmt 1 view .LVU664
 140:Core/Src/main.cpp ****   MX_ADC1_Init();
 2087              		.loc 1 140 25 is_stmt 0 view .LVU665
 2088 003e FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2089              	.LVL83:
 141:Core/Src/main.cpp ****   MX_TIM10_Init();
 2090              		.loc 1 141 3 is_stmt 1 view .LVU666
 141:Core/Src/main.cpp ****   MX_TIM10_Init();
 2091              		.loc 1 141 15 is_stmt 0 view .LVU667
 2092 0042 FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2093              	.LVL84:
 142:Core/Src/main.cpp ****   MX_TIM5_Init();
 2094              		.loc 1 142 3 is_stmt 1 view .LVU668
 142:Core/Src/main.cpp ****   MX_TIM5_Init();
 2095              		.loc 1 142 16 is_stmt 0 view .LVU669
 2096 0046 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2097              	.LVL85:
 143:Core/Src/main.cpp ****   MX_TIM9_Init();
 2098              		.loc 1 143 3 is_stmt 1 view .LVU670
 143:Core/Src/main.cpp ****   MX_TIM9_Init();
ARM GAS  /tmp/ccqKz3SD.s 			page 66


 2099              		.loc 1 143 15 is_stmt 0 view .LVU671
 2100 004a FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2101              	.LVL86:
 144:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2102              		.loc 1 144 3 is_stmt 1 view .LVU672
 144:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2103              		.loc 1 144 15 is_stmt 0 view .LVU673
 2104 004e FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2105              	.LVL87:
 146:Core/Src/main.cpp **** 
 2106              		.loc 1 146 3 is_stmt 1 view .LVU674
 2107              	.L143:
 152:Core/Src/main.cpp ****   {
 2108              		.loc 1 152 3 discriminator 1 view .LVU675
 155:Core/Src/main.cpp ****     HAL_ADC_PollForConversion (&hadc1, 1000);
 2109              		.loc 1 155 5 discriminator 1 view .LVU676
 155:Core/Src/main.cpp ****     HAL_ADC_PollForConversion (&hadc1, 1000);
 2110              		.loc 1 155 19 is_stmt 0 discriminator 1 view .LVU677
 2111 0052 214D     		ldr	r5, .L145+16
 2112 0054 2846     		mov	r0, r5
 2113 0056 FFF7FEFF 		bl	HAL_ADC_Start
 2114              	.LVL88:
 156:Core/Src/main.cpp ****     f = HAL_ADC_GetValue (&hadc1)*(3.3*2/4096);
 2115              		.loc 1 156 5 is_stmt 1 discriminator 1 view .LVU678
 156:Core/Src/main.cpp ****     f = HAL_ADC_GetValue (&hadc1)*(3.3*2/4096);
 2116              		.loc 1 156 31 is_stmt 0 discriminator 1 view .LVU679
 2117 005a 4FF47A71 		mov	r1, #1000
 2118 005e 2846     		mov	r0, r5
 2119 0060 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 2120              	.LVL89:
 157:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 2121              		.loc 1 157 5 is_stmt 1 discriminator 1 view .LVU680
 157:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 2122              		.loc 1 157 26 is_stmt 0 discriminator 1 view .LVU681
 2123 0064 2846     		mov	r0, r5
 2124 0066 FFF7FEFF 		bl	HAL_ADC_GetValue
 2125              	.LVL90:
 157:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 2126              		.loc 1 157 34 discriminator 1 view .LVU682
 2127 006a FFF7FEFF 		bl	__aeabi_ui2d
 2128              	.LVL91:
 2129 006e 16A3     		adr	r3, .L145
 2130 0070 D3E90023 		ldrd	r2, [r3]
 2131 0074 FFF7FEFF 		bl	__aeabi_dmul
 2132              	.LVL92:
 157:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 2133              		.loc 1 157 7 discriminator 1 view .LVU683
 2134 0078 FFF7FEFF 		bl	__aeabi_d2f
 2135              	.LVL93:
 2136 007c 0446     		mov	r4, r0	@ float
 2137              	.LVL94:
 158:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2138              		.loc 1 158 5 is_stmt 1 discriminator 1 view .LVU684
 158:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2139              		.loc 1 158 18 is_stmt 0 discriminator 1 view .LVU685
 2140 007e 2846     		mov	r0, r5
 2141              	.LVL95:
ARM GAS  /tmp/ccqKz3SD.s 			page 67


 158:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2142              		.loc 1 158 18 discriminator 1 view .LVU686
 2143 0080 FFF7FEFF 		bl	HAL_ADC_Stop
 2144              	.LVL96:
 159:Core/Src/main.cpp ****     f=f+.1;
 2145              		.loc 1 159 5 is_stmt 1 discriminator 1 view .LVU687
 159:Core/Src/main.cpp ****     f=f+.1;
 2146              		.loc 1 159 30 is_stmt 0 discriminator 1 view .LVU688
 2147 0084 154D     		ldr	r5, .L145+20
 2148 0086 00EE104A 		vmov	s0, r4
 2149 008a 2846     		mov	r0, r5
 2150 008c FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 2151              	.LVL97:
 160:Core/Src/main.cpp ****     HAL_Delay(500);
 2152              		.loc 1 160 5 is_stmt 1 discriminator 1 view .LVU689
 160:Core/Src/main.cpp ****     HAL_Delay(500);
 2153              		.loc 1 160 7 is_stmt 0 discriminator 1 view .LVU690
 2154 0090 2046     		mov	r0, r4	@ float
 2155 0092 FFF7FEFF 		bl	__aeabi_f2d
 2156              	.LVL98:
 160:Core/Src/main.cpp ****     HAL_Delay(500);
 2157              		.loc 1 160 8 discriminator 1 view .LVU691
 2158 0096 0EA3     		adr	r3, .L145+8
 2159 0098 D3E90023 		ldrd	r2, [r3]
 2160 009c FFF7FEFF 		bl	__aeabi_dadd
 2161              	.LVL99:
 160:Core/Src/main.cpp ****     HAL_Delay(500);
 2162              		.loc 1 160 6 discriminator 1 view .LVU692
 2163 00a0 FFF7FEFF 		bl	__aeabi_d2f
 2164              	.LVL100:
 2165 00a4 08EE100A 		vmov	s16, r0
 2166              	.LVL101:
 161:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2167              		.loc 1 161 5 is_stmt 1 discriminator 1 view .LVU693
 161:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2168              		.loc 1 161 14 is_stmt 0 discriminator 1 view .LVU694
 2169 00a8 4FF4FA70 		mov	r0, #500
 2170              	.LVL102:
 161:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2171              		.loc 1 161 14 discriminator 1 view .LVU695
 2172 00ac FFF7FEFF 		bl	HAL_Delay
 2173              	.LVL103:
 162:Core/Src/main.cpp ****     f=f+.1;
 2174              		.loc 1 162 5 is_stmt 1 discriminator 1 view .LVU696
 162:Core/Src/main.cpp ****     f=f+.1;
 2175              		.loc 1 162 30 is_stmt 0 discriminator 1 view .LVU697
 2176 00b0 B0EE480A 		vmov.f32	s0, s16
 2177 00b4 2846     		mov	r0, r5
 2178 00b6 FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 2179              	.LVL104:
 163:Core/Src/main.cpp ****     HAL_Delay(500);
 2180              		.loc 1 163 5 is_stmt 1 discriminator 1 view .LVU698
 164:Core/Src/main.cpp **** 
 2181              		.loc 1 164 5 discriminator 1 view .LVU699
 164:Core/Src/main.cpp **** 
 2182              		.loc 1 164 14 is_stmt 0 discriminator 1 view .LVU700
 2183 00ba 4FF4FA70 		mov	r0, #500
ARM GAS  /tmp/ccqKz3SD.s 			page 68


 2184 00be FFF7FEFF 		bl	HAL_Delay
 2185              	.LVL105:
 152:Core/Src/main.cpp ****   {
 2186              		.loc 1 152 3 is_stmt 1 discriminator 1 view .LVU701
 2187 00c2 C6E7     		b	.L143
 2188              	.L146:
 2189 00c4 AFF30080 		.align	3
 2190              	.L145:
 2191 00c8 66666666 		.word	1717986918
 2192 00cc 66665A3F 		.word	1062889062
 2193 00d0 9A999999 		.word	2576980378
 2194 00d4 9999B93F 		.word	1069128089
 2195 00d8 00000000 		.word	.LANCHOR16
 2196 00dc 00000000 		.word	.LANCHOR2
 2197              		.cfi_endproc
 2198              	.LFE138:
 2199              		.fnend
 2201              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2202              		.align	1
 2203              		.syntax unified
 2204              		.thumb
 2205              		.thumb_func
 2206              		.fpu fpv4-sp-d16
 2208              	_GLOBAL__sub_I_hadc1:
 2209              		.fnstart
 2210              	.LFB160:
 2211              		.loc 1 918 1 view -0
 2212              		.cfi_startproc
 2213              		@ args = 0, pretend = 0, frame = 0
 2214              		@ frame_needed = 0, uses_anonymous_args = 0
 2215 0000 08B5     		push	{r3, lr}
 2216              	.LCFI36:
 2217              		.cfi_def_cfa_offset 8
 2218              		.cfi_offset 3, -8
 2219              		.cfi_offset 14, -4
 2220              		.loc 1 918 1 is_stmt 0 view .LVU703
 2221 0002 4FF6FF71 		movw	r1, #65535
 2222 0006 0120     		movs	r0, #1
 2223 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2224              	.LVL106:
 2225 000c 08BD     		pop	{r3, pc}
 2226              		.cfi_endproc
 2227              	.LFE160:
 2228              		.cantunwind
 2229              		.fnend
 2231              		.section	.init_array,"aw",%init_array
 2232              		.align	2
 2233 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2234              		.global	ok_debounce
 2235              		.global	menu1
 2236              		.global	oled1
 2237              		.global	hpcd_USB_OTG_FS
 2238              		.global	huart6
 2239              		.global	huart2
 2240              		.global	huart1
 2241              		.global	htim10
 2242              		.global	htim9
ARM GAS  /tmp/ccqKz3SD.s 			page 69


 2243              		.global	htim5
 2244              		.global	hspi5
 2245              		.global	hspi1
 2246              		.global	hsd
 2247              		.global	hi2s4
 2248              		.global	hi2s3
 2249              		.global	hi2s2
 2250              		.global	hi2c3
 2251              		.global	hi2c1
 2252              		.global	hadc1
 2253              		.section	.bss.hadc1,"aw",%nobits
 2254              		.align	2
 2255              		.set	.LANCHOR16,. + 0
 2258              	hadc1:
 2259 0000 00000000 		.space	72
 2259      00000000 
 2259      00000000 
 2259      00000000 
 2259      00000000 
 2260              		.section	.bss.hi2c1,"aw",%nobits
 2261              		.align	2
 2262              		.set	.LANCHOR5,. + 0
 2265              	hi2c1:
 2266 0000 00000000 		.space	84
 2266      00000000 
 2266      00000000 
 2266      00000000 
 2266      00000000 
 2267              		.section	.bss.hi2c3,"aw",%nobits
 2268              		.align	2
 2269              		.set	.LANCHOR1,. + 0
 2272              	hi2c3:
 2273 0000 00000000 		.space	84
 2273      00000000 
 2273      00000000 
 2273      00000000 
 2273      00000000 
 2274              		.section	.bss.hi2s2,"aw",%nobits
 2275              		.align	2
 2276              		.set	.LANCHOR6,. + 0
 2279              	hi2s2:
 2280 0000 00000000 		.space	72
 2280      00000000 
 2280      00000000 
 2280      00000000 
 2280      00000000 
 2281              		.section	.bss.hi2s3,"aw",%nobits
 2282              		.align	2
 2283              		.set	.LANCHOR7,. + 0
 2286              	hi2s3:
 2287 0000 00000000 		.space	72
 2287      00000000 
 2287      00000000 
 2287      00000000 
 2287      00000000 
 2288              		.section	.bss.hi2s4,"aw",%nobits
 2289              		.align	2
ARM GAS  /tmp/ccqKz3SD.s 			page 70


 2290              		.set	.LANCHOR8,. + 0
 2293              	hi2s4:
 2294 0000 00000000 		.space	72
 2294      00000000 
 2294      00000000 
 2294      00000000 
 2294      00000000 
 2295              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2296              		.align	2
 2297              		.set	.LANCHOR15,. + 0
 2300              	hpcd_USB_OTG_FS:
 2301 0000 00000000 		.space	1032
 2301      00000000 
 2301      00000000 
 2301      00000000 
 2301      00000000 
 2302              		.section	.bss.hsd,"aw",%nobits
 2303              		.align	2
 2304              		.set	.LANCHOR9,. + 0
 2307              	hsd:
 2308 0000 00000000 		.space	132
 2308      00000000 
 2308      00000000 
 2308      00000000 
 2308      00000000 
 2309              		.section	.bss.hspi1,"aw",%nobits
 2310              		.align	2
 2311              		.set	.LANCHOR10,. + 0
 2314              	hspi1:
 2315 0000 00000000 		.space	88
 2315      00000000 
 2315      00000000 
 2315      00000000 
 2315      00000000 
 2316              		.section	.bss.hspi5,"aw",%nobits
 2317              		.align	2
 2318              		.set	.LANCHOR11,. + 0
 2321              	hspi5:
 2322 0000 00000000 		.space	88
 2322      00000000 
 2322      00000000 
 2322      00000000 
 2322      00000000 
 2323              		.section	.bss.htim10,"aw",%nobits
 2324              		.align	2
 2325              		.set	.LANCHOR0,. + 0
 2328              	htim10:
 2329 0000 00000000 		.space	64
 2329      00000000 
 2329      00000000 
 2329      00000000 
 2329      00000000 
 2330              		.section	.bss.htim5,"aw",%nobits
 2331              		.align	2
 2332              		.set	.LANCHOR17,. + 0
 2335              	htim5:
 2336 0000 00000000 		.space	64
ARM GAS  /tmp/ccqKz3SD.s 			page 71


 2336      00000000 
 2336      00000000 
 2336      00000000 
 2336      00000000 
 2337              		.section	.bss.htim9,"aw",%nobits
 2338              		.align	2
 2339              		.set	.LANCHOR18,. + 0
 2342              	htim9:
 2343 0000 00000000 		.space	64
 2343      00000000 
 2343      00000000 
 2343      00000000 
 2343      00000000 
 2344              		.section	.bss.huart1,"aw",%nobits
 2345              		.align	2
 2346              		.set	.LANCHOR12,. + 0
 2349              	huart1:
 2350 0000 00000000 		.space	64
 2350      00000000 
 2350      00000000 
 2350      00000000 
 2350      00000000 
 2351              		.section	.bss.huart2,"aw",%nobits
 2352              		.align	2
 2353              		.set	.LANCHOR13,. + 0
 2356              	huart2:
 2357 0000 00000000 		.space	64
 2357      00000000 
 2357      00000000 
 2357      00000000 
 2357      00000000 
 2358              		.section	.bss.huart6,"aw",%nobits
 2359              		.align	2
 2360              		.set	.LANCHOR14,. + 0
 2363              	huart6:
 2364 0000 00000000 		.space	64
 2364      00000000 
 2364      00000000 
 2364      00000000 
 2364      00000000 
 2365              		.section	.bss.menu1,"aw",%nobits
 2366              		.align	2
 2367              		.set	.LANCHOR3,. + 0
 2370              	menu1:
 2371 0000 00000000 		.space	20
 2371      00000000 
 2371      00000000 
 2371      00000000 
 2371      00000000 
 2372              		.section	.bss.ok_debounce,"aw",%nobits
 2373              		.set	.LANCHOR4,. + 0
 2376              	ok_debounce:
 2377 0000 00       		.space	1
 2378              		.section	.bss.oled1,"aw",%nobits
 2379              		.align	2
 2380              		.set	.LANCHOR2,. + 0
 2383              	oled1:
ARM GAS  /tmp/ccqKz3SD.s 			page 72


 2384 0000 00000000 		.space	1052
 2384      00000000 
 2384      00000000 
 2384      00000000 
 2384      00000000 
 2385              		.text
 2386              	.Letext0:
 2387              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2388              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2389              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2390              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2391              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2392              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2393              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2394              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2395              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2396              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2397              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2398              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2399              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2400              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2401              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2402              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2403              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2404              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2405              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2406              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2407              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2408              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2409              		.file 25 "/usr/include/newlib/sys/_types.h"
 2410              		.file 26 "/usr/include/newlib/sys/reent.h"
 2411              		.file 27 "/usr/include/newlib/sys/lock.h"
 2412              		.file 28 "Core/Inc/fonts.h"
 2413              		.file 29 "Core/Inc/oled.h"
 2414              		.file 30 "/usr/include/newlib/c++/9.2.1/cstdlib"
 2415              		.file 31 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 2416              		.file 32 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 2417              		.file 33 "/usr/include/newlib/stdlib.h"
 2418              		.file 34 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 2419              		.file 35 "Core/Inc/menu.hpp"
 2420              		.file 36 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2421              		.file 37 "<built-in>"
ARM GAS  /tmp/ccqKz3SD.s 			page 73


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccqKz3SD.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccqKz3SD.s:242    .text._ZL12MX_GPIO_Initv:00000000000000fc $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:251    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccqKz3SD.s:257    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccqKz3SD.s:303    .text._Z41__static_initialization_and_destruction_0ii:0000000000000028 $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccqKz3SD.s:313    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccqKz3SD.s:320    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccqKz3SD.s:418    .text.HAL_TIM_PeriodElapsedCallback:000000000000005c $d
.ARM.extab.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccqKz3SD.s:428    .text.Error_Handler:0000000000000000 $t
     /tmp/ccqKz3SD.s:435    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccqKz3SD.s:470    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:476    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccqKz3SD.s:537    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:545    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:551    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccqKz3SD.s:612    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:620    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:626    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccqKz3SD.s:687    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:694    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:700    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccqKz3SD.s:762    .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:769    .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:775    .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccqKz3SD.s:836    .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:843    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:849    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccqKz3SD.s:915    .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:922    .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:928    .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccqKz3SD.s:998    .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1005   .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1011   .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccqKz3SD.s:1081   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
ARM GAS  /tmp/ccqKz3SD.s 			page 74


.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1088   .text._ZL19MX_USART1_UART_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1094   .text._ZL19MX_USART1_UART_Initv:0000000000000000 _ZL19MX_USART1_UART_Initv
     /tmp/ccqKz3SD.s:1152   .text._ZL19MX_USART1_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1159   .text._ZL19MX_USART2_UART_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1165   .text._ZL19MX_USART2_UART_Initv:0000000000000000 _ZL19MX_USART2_UART_Initv
     /tmp/ccqKz3SD.s:1223   .text._ZL19MX_USART2_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1230   .text._ZL19MX_USART6_UART_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1236   .text._ZL19MX_USART6_UART_Initv:0000000000000000 _ZL19MX_USART6_UART_Initv
     /tmp/ccqKz3SD.s:1294   .text._ZL19MX_USART6_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1301   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1307   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccqKz3SD.s:1371   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1377   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1383   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccqKz3SD.s:1494   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1502   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1508   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccqKz3SD.s:1560   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1567   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1573   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccqKz3SD.s:1685   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1692   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1698   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccqKz3SD.s:1786   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccqKz3SD.s:1793   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccqKz3SD.s:1800   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccqKz3SD.s:1990   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccqKz3SD.s:2002   .text.main:0000000000000000 $t
     /tmp/ccqKz3SD.s:2009   .text.main:0000000000000000 main
     /tmp/ccqKz3SD.s:2191   .text.main:00000000000000c8 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccqKz3SD.s:2202   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccqKz3SD.s:2208   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccqKz3SD.s:2232   .init_array:0000000000000000 $d
     /tmp/ccqKz3SD.s:2376   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/ccqKz3SD.s:2370   .bss.menu1:0000000000000000 menu1
     /tmp/ccqKz3SD.s:2383   .bss.oled1:0000000000000000 oled1
     /tmp/ccqKz3SD.s:2300   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccqKz3SD.s:2363   .bss.huart6:0000000000000000 huart6
     /tmp/ccqKz3SD.s:2356   .bss.huart2:0000000000000000 huart2
ARM GAS  /tmp/ccqKz3SD.s 			page 75


     /tmp/ccqKz3SD.s:2349   .bss.huart1:0000000000000000 huart1
     /tmp/ccqKz3SD.s:2328   .bss.htim10:0000000000000000 htim10
     /tmp/ccqKz3SD.s:2342   .bss.htim9:0000000000000000 htim9
     /tmp/ccqKz3SD.s:2335   .bss.htim5:0000000000000000 htim5
     /tmp/ccqKz3SD.s:2321   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccqKz3SD.s:2314   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccqKz3SD.s:2307   .bss.hsd:0000000000000000 hsd
     /tmp/ccqKz3SD.s:2293   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccqKz3SD.s:2286   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccqKz3SD.s:2279   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccqKz3SD.s:2272   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccqKz3SD.s:2265   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccqKz3SD.s:2258   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccqKz3SD.s:2254   .bss.hadc1:0000000000000000 $d
     /tmp/ccqKz3SD.s:2261   .bss.hi2c1:0000000000000000 $d
     /tmp/ccqKz3SD.s:2268   .bss.hi2c3:0000000000000000 $d
     /tmp/ccqKz3SD.s:2275   .bss.hi2s2:0000000000000000 $d
     /tmp/ccqKz3SD.s:2282   .bss.hi2s3:0000000000000000 $d
     /tmp/ccqKz3SD.s:2289   .bss.hi2s4:0000000000000000 $d
     /tmp/ccqKz3SD.s:2296   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccqKz3SD.s:2303   .bss.hsd:0000000000000000 $d
     /tmp/ccqKz3SD.s:2310   .bss.hspi1:0000000000000000 $d
     /tmp/ccqKz3SD.s:2317   .bss.hspi5:0000000000000000 $d
     /tmp/ccqKz3SD.s:2324   .bss.htim10:0000000000000000 $d
     /tmp/ccqKz3SD.s:2331   .bss.htim5:0000000000000000 $d
     /tmp/ccqKz3SD.s:2338   .bss.htim9:0000000000000000 $d
     /tmp/ccqKz3SD.s:2345   .bss.huart1:0000000000000000 $d
     /tmp/ccqKz3SD.s:2352   .bss.huart2:0000000000000000 $d
     /tmp/ccqKz3SD.s:2359   .bss.huart6:0000000000000000 $d
     /tmp/ccqKz3SD.s:2366   .bss.menu1:0000000000000000 $d
     /tmp/ccqKz3SD.s:2377   .bss.ok_debounce:0000000000000000 $d
     /tmp/ccqKz3SD.s:2379   .bss.oled1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4menuC1EP4oled
HAL_GPIO_ReadPin
_ZN4menu7menu_okEv
_ZN4oled13oled_isOledOnEv
_ZN4menu10menu_printEv
_ZN4oled12oled_refreshEv
__aeabi_unwind_cpp_pr1
HAL_I2C_Init
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
ARM GAS  /tmp/ccqKz3SD.s 			page 76


memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
__aeabi_ui2d
__aeabi_dmul
__aeabi_d2f
__aeabi_f2d
__aeabi_dadd
HAL_Init
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
HAL_ADC_Stop
_ZN4oled19oled_update_batteryEf
HAL_Delay
