// Seed: 3134688444
module module_0 (
    input wand id_0,
    input tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  assign id_2 = id_1;
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    output wire id_5,
    input tri id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri0 id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_7,
      id_9,
      id_9,
      id_1,
      id_8,
      id_8,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_11 = 1 == id_1;
endmodule
