
Speacial_Lab5_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008da0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000510  08008fa0  08008fa0  00018fa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094b0  080094b0  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  080094b0  080094b0  000194b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094b8  080094b8  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094b8  080094b8  000194b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080094bc  080094bc  000194bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  080094c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  200001d8  08009698  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  08009698  00020488  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020206  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000da77  00000000  00000000  00020249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026b4  00000000  00000000  0002dcc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a90  00000000  00000000  00030378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007fc  00000000  00000000  00030e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028de1  00000000  00000000  00031604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010806  00000000  00000000  0005a3e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8782  00000000  00000000  0006abeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003c24  00000000  00000000  00163370  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00166f94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	08008f88 	.word	0x08008f88

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	08008f88 	.word	0x08008f88

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000678:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800067c:	f000 b9a8 	b.w	80009d0 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9e08      	ldr	r6, [sp, #32]
 800070e:	460d      	mov	r5, r1
 8000710:	4604      	mov	r4, r0
 8000712:	460f      	mov	r7, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4694      	mov	ip, r2
 800071c:	d965      	bls.n	80007ea <__udivmoddi4+0xe2>
 800071e:	fab2 f382 	clz	r3, r2
 8000722:	b143      	cbz	r3, 8000736 <__udivmoddi4+0x2e>
 8000724:	fa02 fc03 	lsl.w	ip, r2, r3
 8000728:	f1c3 0220 	rsb	r2, r3, #32
 800072c:	409f      	lsls	r7, r3
 800072e:	fa20 f202 	lsr.w	r2, r0, r2
 8000732:	4317      	orrs	r7, r2
 8000734:	409c      	lsls	r4, r3
 8000736:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800073a:	fa1f f58c 	uxth.w	r5, ip
 800073e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000742:	0c22      	lsrs	r2, r4, #16
 8000744:	fb0e 7711 	mls	r7, lr, r1, r7
 8000748:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800074c:	fb01 f005 	mul.w	r0, r1, r5
 8000750:	4290      	cmp	r0, r2
 8000752:	d90a      	bls.n	800076a <__udivmoddi4+0x62>
 8000754:	eb1c 0202 	adds.w	r2, ip, r2
 8000758:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800075c:	f080 811c 	bcs.w	8000998 <__udivmoddi4+0x290>
 8000760:	4290      	cmp	r0, r2
 8000762:	f240 8119 	bls.w	8000998 <__udivmoddi4+0x290>
 8000766:	3902      	subs	r1, #2
 8000768:	4462      	add	r2, ip
 800076a:	1a12      	subs	r2, r2, r0
 800076c:	b2a4      	uxth	r4, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800077a:	fb00 f505 	mul.w	r5, r0, r5
 800077e:	42a5      	cmp	r5, r4
 8000780:	d90a      	bls.n	8000798 <__udivmoddi4+0x90>
 8000782:	eb1c 0404 	adds.w	r4, ip, r4
 8000786:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800078a:	f080 8107 	bcs.w	800099c <__udivmoddi4+0x294>
 800078e:	42a5      	cmp	r5, r4
 8000790:	f240 8104 	bls.w	800099c <__udivmoddi4+0x294>
 8000794:	4464      	add	r4, ip
 8000796:	3802      	subs	r0, #2
 8000798:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079c:	1b64      	subs	r4, r4, r5
 800079e:	2100      	movs	r1, #0
 80007a0:	b11e      	cbz	r6, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40dc      	lsrs	r4, r3
 80007a4:	2300      	movs	r3, #0
 80007a6:	e9c6 4300 	strd	r4, r3, [r6]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d908      	bls.n	80007c4 <__udivmoddi4+0xbc>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	f000 80ed 	beq.w	8000992 <__udivmoddi4+0x28a>
 80007b8:	2100      	movs	r1, #0
 80007ba:	e9c6 0500 	strd	r0, r5, [r6]
 80007be:	4608      	mov	r0, r1
 80007c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c4:	fab3 f183 	clz	r1, r3
 80007c8:	2900      	cmp	r1, #0
 80007ca:	d149      	bne.n	8000860 <__udivmoddi4+0x158>
 80007cc:	42ab      	cmp	r3, r5
 80007ce:	d302      	bcc.n	80007d6 <__udivmoddi4+0xce>
 80007d0:	4282      	cmp	r2, r0
 80007d2:	f200 80f8 	bhi.w	80009c6 <__udivmoddi4+0x2be>
 80007d6:	1a84      	subs	r4, r0, r2
 80007d8:	eb65 0203 	sbc.w	r2, r5, r3
 80007dc:	2001      	movs	r0, #1
 80007de:	4617      	mov	r7, r2
 80007e0:	2e00      	cmp	r6, #0
 80007e2:	d0e2      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	e9c6 4700 	strd	r4, r7, [r6]
 80007e8:	e7df      	b.n	80007aa <__udivmoddi4+0xa2>
 80007ea:	b902      	cbnz	r2, 80007ee <__udivmoddi4+0xe6>
 80007ec:	deff      	udf	#255	; 0xff
 80007ee:	fab2 f382 	clz	r3, r2
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f040 8090 	bne.w	8000918 <__udivmoddi4+0x210>
 80007f8:	1a8a      	subs	r2, r1, r2
 80007fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007fe:	fa1f fe8c 	uxth.w	lr, ip
 8000802:	2101      	movs	r1, #1
 8000804:	fbb2 f5f7 	udiv	r5, r2, r7
 8000808:	fb07 2015 	mls	r0, r7, r5, r2
 800080c:	0c22      	lsrs	r2, r4, #16
 800080e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000812:	fb0e f005 	mul.w	r0, lr, r5
 8000816:	4290      	cmp	r0, r2
 8000818:	d908      	bls.n	800082c <__udivmoddi4+0x124>
 800081a:	eb1c 0202 	adds.w	r2, ip, r2
 800081e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000822:	d202      	bcs.n	800082a <__udivmoddi4+0x122>
 8000824:	4290      	cmp	r0, r2
 8000826:	f200 80cb 	bhi.w	80009c0 <__udivmoddi4+0x2b8>
 800082a:	4645      	mov	r5, r8
 800082c:	1a12      	subs	r2, r2, r0
 800082e:	b2a4      	uxth	r4, r4
 8000830:	fbb2 f0f7 	udiv	r0, r2, r7
 8000834:	fb07 2210 	mls	r2, r7, r0, r2
 8000838:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800083c:	fb0e fe00 	mul.w	lr, lr, r0
 8000840:	45a6      	cmp	lr, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x14e>
 8000844:	eb1c 0404 	adds.w	r4, ip, r4
 8000848:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x14c>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f200 80bb 	bhi.w	80009ca <__udivmoddi4+0x2c2>
 8000854:	4610      	mov	r0, r2
 8000856:	eba4 040e 	sub.w	r4, r4, lr
 800085a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800085e:	e79f      	b.n	80007a0 <__udivmoddi4+0x98>
 8000860:	f1c1 0720 	rsb	r7, r1, #32
 8000864:	408b      	lsls	r3, r1
 8000866:	fa22 fc07 	lsr.w	ip, r2, r7
 800086a:	ea4c 0c03 	orr.w	ip, ip, r3
 800086e:	fa05 f401 	lsl.w	r4, r5, r1
 8000872:	fa20 f307 	lsr.w	r3, r0, r7
 8000876:	40fd      	lsrs	r5, r7
 8000878:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800087c:	4323      	orrs	r3, r4
 800087e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000882:	fa1f fe8c 	uxth.w	lr, ip
 8000886:	fb09 5518 	mls	r5, r9, r8, r5
 800088a:	0c1c      	lsrs	r4, r3, #16
 800088c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000890:	fb08 f50e 	mul.w	r5, r8, lr
 8000894:	42a5      	cmp	r5, r4
 8000896:	fa02 f201 	lsl.w	r2, r2, r1
 800089a:	fa00 f001 	lsl.w	r0, r0, r1
 800089e:	d90b      	bls.n	80008b8 <__udivmoddi4+0x1b0>
 80008a0:	eb1c 0404 	adds.w	r4, ip, r4
 80008a4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80008a8:	f080 8088 	bcs.w	80009bc <__udivmoddi4+0x2b4>
 80008ac:	42a5      	cmp	r5, r4
 80008ae:	f240 8085 	bls.w	80009bc <__udivmoddi4+0x2b4>
 80008b2:	f1a8 0802 	sub.w	r8, r8, #2
 80008b6:	4464      	add	r4, ip
 80008b8:	1b64      	subs	r4, r4, r5
 80008ba:	b29d      	uxth	r5, r3
 80008bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80008c0:	fb09 4413 	mls	r4, r9, r3, r4
 80008c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80008cc:	45a6      	cmp	lr, r4
 80008ce:	d908      	bls.n	80008e2 <__udivmoddi4+0x1da>
 80008d0:	eb1c 0404 	adds.w	r4, ip, r4
 80008d4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80008d8:	d26c      	bcs.n	80009b4 <__udivmoddi4+0x2ac>
 80008da:	45a6      	cmp	lr, r4
 80008dc:	d96a      	bls.n	80009b4 <__udivmoddi4+0x2ac>
 80008de:	3b02      	subs	r3, #2
 80008e0:	4464      	add	r4, ip
 80008e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008e6:	fba3 9502 	umull	r9, r5, r3, r2
 80008ea:	eba4 040e 	sub.w	r4, r4, lr
 80008ee:	42ac      	cmp	r4, r5
 80008f0:	46c8      	mov	r8, r9
 80008f2:	46ae      	mov	lr, r5
 80008f4:	d356      	bcc.n	80009a4 <__udivmoddi4+0x29c>
 80008f6:	d053      	beq.n	80009a0 <__udivmoddi4+0x298>
 80008f8:	b156      	cbz	r6, 8000910 <__udivmoddi4+0x208>
 80008fa:	ebb0 0208 	subs.w	r2, r0, r8
 80008fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000902:	fa04 f707 	lsl.w	r7, r4, r7
 8000906:	40ca      	lsrs	r2, r1
 8000908:	40cc      	lsrs	r4, r1
 800090a:	4317      	orrs	r7, r2
 800090c:	e9c6 7400 	strd	r7, r4, [r6]
 8000910:	4618      	mov	r0, r3
 8000912:	2100      	movs	r1, #0
 8000914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000918:	f1c3 0120 	rsb	r1, r3, #32
 800091c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000920:	fa20 f201 	lsr.w	r2, r0, r1
 8000924:	fa25 f101 	lsr.w	r1, r5, r1
 8000928:	409d      	lsls	r5, r3
 800092a:	432a      	orrs	r2, r5
 800092c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fbb1 f0f7 	udiv	r0, r1, r7
 8000938:	fb07 1510 	mls	r5, r7, r0, r1
 800093c:	0c11      	lsrs	r1, r2, #16
 800093e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000942:	fb00 f50e 	mul.w	r5, r0, lr
 8000946:	428d      	cmp	r5, r1
 8000948:	fa04 f403 	lsl.w	r4, r4, r3
 800094c:	d908      	bls.n	8000960 <__udivmoddi4+0x258>
 800094e:	eb1c 0101 	adds.w	r1, ip, r1
 8000952:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000956:	d22f      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 8000958:	428d      	cmp	r5, r1
 800095a:	d92d      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800095c:	3802      	subs	r0, #2
 800095e:	4461      	add	r1, ip
 8000960:	1b49      	subs	r1, r1, r5
 8000962:	b292      	uxth	r2, r2
 8000964:	fbb1 f5f7 	udiv	r5, r1, r7
 8000968:	fb07 1115 	mls	r1, r7, r5, r1
 800096c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000970:	fb05 f10e 	mul.w	r1, r5, lr
 8000974:	4291      	cmp	r1, r2
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x282>
 8000978:	eb1c 0202 	adds.w	r2, ip, r2
 800097c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000980:	d216      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 8000982:	4291      	cmp	r1, r2
 8000984:	d914      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000986:	3d02      	subs	r5, #2
 8000988:	4462      	add	r2, ip
 800098a:	1a52      	subs	r2, r2, r1
 800098c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000990:	e738      	b.n	8000804 <__udivmoddi4+0xfc>
 8000992:	4631      	mov	r1, r6
 8000994:	4630      	mov	r0, r6
 8000996:	e708      	b.n	80007aa <__udivmoddi4+0xa2>
 8000998:	4639      	mov	r1, r7
 800099a:	e6e6      	b.n	800076a <__udivmoddi4+0x62>
 800099c:	4610      	mov	r0, r2
 800099e:	e6fb      	b.n	8000798 <__udivmoddi4+0x90>
 80009a0:	4548      	cmp	r0, r9
 80009a2:	d2a9      	bcs.n	80008f8 <__udivmoddi4+0x1f0>
 80009a4:	ebb9 0802 	subs.w	r8, r9, r2
 80009a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80009ac:	3b01      	subs	r3, #1
 80009ae:	e7a3      	b.n	80008f8 <__udivmoddi4+0x1f0>
 80009b0:	4645      	mov	r5, r8
 80009b2:	e7ea      	b.n	800098a <__udivmoddi4+0x282>
 80009b4:	462b      	mov	r3, r5
 80009b6:	e794      	b.n	80008e2 <__udivmoddi4+0x1da>
 80009b8:	4640      	mov	r0, r8
 80009ba:	e7d1      	b.n	8000960 <__udivmoddi4+0x258>
 80009bc:	46d0      	mov	r8, sl
 80009be:	e77b      	b.n	80008b8 <__udivmoddi4+0x1b0>
 80009c0:	3d02      	subs	r5, #2
 80009c2:	4462      	add	r2, ip
 80009c4:	e732      	b.n	800082c <__udivmoddi4+0x124>
 80009c6:	4608      	mov	r0, r1
 80009c8:	e70a      	b.n	80007e0 <__udivmoddi4+0xd8>
 80009ca:	4464      	add	r4, ip
 80009cc:	3802      	subs	r0, #2
 80009ce:	e742      	b.n	8000856 <__udivmoddi4+0x14e>

080009d0 <__aeabi_idiv0>:
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop

080009d4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08c      	sub	sp, #48	; 0x30
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009da:	f107 0320 	add.w	r3, r7, #32
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]
 80009e6:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80009e8:	463b      	mov	r3, r7
 80009ea:	2220      	movs	r2, #32
 80009ec:	2100      	movs	r1, #0
 80009ee:	4618      	mov	r0, r3
 80009f0:	f005 fd7e 	bl	80064f0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009f4:	4b76      	ldr	r3, [pc, #472]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 80009f6:	4a77      	ldr	r2, [pc, #476]	; (8000bd4 <MX_ADC1_Init+0x200>)
 80009f8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80009fa:	4b75      	ldr	r3, [pc, #468]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 80009fc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000a00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a02:	4b73      	ldr	r3, [pc, #460]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a08:	4b71      	ldr	r3, [pc, #452]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a0e:	4b70      	ldr	r3, [pc, #448]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a14:	4b6e      	ldr	r3, [pc, #440]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a1c:	4b6c      	ldr	r3, [pc, #432]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a22:	4b6b      	ldr	r3, [pc, #428]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a24:	4a6c      	ldr	r2, [pc, #432]	; (8000bd8 <MX_ADC1_Init+0x204>)
 8000a26:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a28:	4b69      	ldr	r3, [pc, #420]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8000a2e:	4b68      	ldr	r3, [pc, #416]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a30:	2208      	movs	r2, #8
 8000a32:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a34:	4b66      	ldr	r3, [pc, #408]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000a3c:	4b64      	ldr	r3, [pc, #400]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a42:	4863      	ldr	r0, [pc, #396]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a44:	f000 fde6 	bl	8001614 <HAL_ADC_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 8000a4e:	f000 fb71 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000a52:	230d      	movs	r3, #13
 8000a54:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a56:	2301      	movs	r3, #1
 8000a58:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a5e:	f107 0320 	add.w	r3, r7, #32
 8000a62:	4619      	mov	r1, r3
 8000a64:	485a      	ldr	r0, [pc, #360]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a66:	f000 ff1d 	bl	80018a4 <HAL_ADC_ConfigChannel>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8000a70:	f000 fb60 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000a74:	230c      	movs	r3, #12
 8000a76:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a7c:	f107 0320 	add.w	r3, r7, #32
 8000a80:	4619      	mov	r1, r3
 8000a82:	4853      	ldr	r0, [pc, #332]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000a84:	f000 ff0e 	bl	80018a4 <HAL_ADC_ConfigChannel>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8000a8e:	f000 fb51 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a92:	230a      	movs	r3, #10
 8000a94:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a96:	2303      	movs	r3, #3
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a9a:	f107 0320 	add.w	r3, r7, #32
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	484b      	ldr	r0, [pc, #300]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000aa2:	f000 feff 	bl	80018a4 <HAL_ADC_ConfigChannel>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000aac:	f000 fb42 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000ab0:	2309      	movs	r3, #9
 8000ab2:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000ab4:	2304      	movs	r3, #4
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ab8:	f107 0320 	add.w	r3, r7, #32
 8000abc:	4619      	mov	r1, r3
 8000abe:	4844      	ldr	r0, [pc, #272]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000ac0:	f000 fef0 	bl	80018a4 <HAL_ADC_ConfigChannel>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000aca:	f000 fb33 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000ace:	2306      	movs	r3, #6
 8000ad0:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000ad2:	2305      	movs	r3, #5
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad6:	f107 0320 	add.w	r3, r7, #32
 8000ada:	4619      	mov	r1, r3
 8000adc:	483c      	ldr	r0, [pc, #240]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000ade:	f000 fee1 	bl	80018a4 <HAL_ADC_ConfigChannel>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000ae8:	f000 fb24 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000aec:	2305      	movs	r3, #5
 8000aee:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000af0:	2306      	movs	r3, #6
 8000af2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000af4:	f107 0320 	add.w	r3, r7, #32
 8000af8:	4619      	mov	r1, r3
 8000afa:	4835      	ldr	r0, [pc, #212]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000afc:	f000 fed2 	bl	80018a4 <HAL_ADC_ConfigChannel>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8000b06:	f000 fb15 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b0a:	2304      	movs	r3, #4
 8000b0c:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000b0e:	2307      	movs	r3, #7
 8000b10:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b12:	f107 0320 	add.w	r3, r7, #32
 8000b16:	4619      	mov	r1, r3
 8000b18:	482d      	ldr	r0, [pc, #180]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000b1a:	f000 fec3 	bl	80018a4 <HAL_ADC_ConfigChannel>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000b24:	f000 fb06 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000b28:	2303      	movs	r3, #3
 8000b2a:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000b2c:	2308      	movs	r3, #8
 8000b2e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b30:	f107 0320 	add.w	r3, r7, #32
 8000b34:	4619      	mov	r1, r3
 8000b36:	4826      	ldr	r0, [pc, #152]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000b38:	f000 feb4 	bl	80018a4 <HAL_ADC_ConfigChannel>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8000b42:	f000 faf7 	bl	8001134 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000b46:	2303      	movs	r3, #3
 8000b48:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8000b4e:	2304      	movs	r3, #4
 8000b50:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b52:	2300      	movs	r3, #0
 8000b54:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_NONE;
 8000b56:	2300      	movs	r3, #0
 8000b58:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000b5a:	4b20      	ldr	r3, [pc, #128]	; (8000bdc <MX_ADC1_Init+0x208>)
 8000b5c:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000b62:	2300      	movs	r3, #0
 8000b64:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b6a:	463b      	mov	r3, r7
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4818      	ldr	r0, [pc, #96]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000b70:	f001 f96a 	bl	8001e48 <HAL_ADCEx_InjectedConfigChannel>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_ADC1_Init+0x1aa>
  {
    Error_Handler();
 8000b7a:	f000 fadb 	bl	8001134 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b82:	463b      	mov	r3, r7
 8000b84:	4619      	mov	r1, r3
 8000b86:	4812      	ldr	r0, [pc, #72]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000b88:	f001 f95e 	bl	8001e48 <HAL_ADCEx_InjectedConfigChannel>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_ADC1_Init+0x1c2>
  {
    Error_Handler();
 8000b92:	f000 facf 	bl	8001134 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000b96:	2303      	movs	r3, #3
 8000b98:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b9a:	463b      	mov	r3, r7
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	480c      	ldr	r0, [pc, #48]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000ba0:	f001 f952 	bl	8001e48 <HAL_ADCEx_InjectedConfigChannel>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_ADC1_Init+0x1da>
  {
    Error_Handler();
 8000baa:	f000 fac3 	bl	8001134 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000bae:	2304      	movs	r3, #4
 8000bb0:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000bb2:	463b      	mov	r3, r7
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4806      	ldr	r0, [pc, #24]	; (8000bd0 <MX_ADC1_Init+0x1fc>)
 8000bb8:	f001 f946 	bl	8001e48 <HAL_ADCEx_InjectedConfigChannel>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_ADC1_Init+0x1f2>
  {
    Error_Handler();
 8000bc2:	f000 fab7 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bc6:	bf00      	nop
 8000bc8:	3730      	adds	r7, #48	; 0x30
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200001f4 	.word	0x200001f4
 8000bd4:	40012000 	.word	0x40012000
 8000bd8:	0f000001 	.word	0x0f000001
 8000bdc:	000f0001 	.word	0x000f0001

08000be0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08c      	sub	sp, #48	; 0x30
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 031c 	add.w	r3, r7, #28
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a45      	ldr	r2, [pc, #276]	; (8000d14 <HAL_ADC_MspInit+0x134>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	f040 8084 	bne.w	8000d0c <HAL_ADC_MspInit+0x12c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c04:	4b44      	ldr	r3, [pc, #272]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c08:	4a43      	ldr	r2, [pc, #268]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c0e:	6453      	str	r3, [r2, #68]	; 0x44
 8000c10:	4b41      	ldr	r3, [pc, #260]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c18:	61bb      	str	r3, [r7, #24]
 8000c1a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1c:	4b3e      	ldr	r3, [pc, #248]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c20:	4a3d      	ldr	r2, [pc, #244]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c22:	f043 0304 	orr.w	r3, r3, #4
 8000c26:	6313      	str	r3, [r2, #48]	; 0x30
 8000c28:	4b3b      	ldr	r3, [pc, #236]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	617b      	str	r3, [r7, #20]
 8000c32:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c34:	4b38      	ldr	r3, [pc, #224]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c38:	4a37      	ldr	r2, [pc, #220]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c3a:	f043 0301 	orr.w	r3, r3, #1
 8000c3e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c40:	4b35      	ldr	r3, [pc, #212]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	613b      	str	r3, [r7, #16]
 8000c4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4c:	4b32      	ldr	r3, [pc, #200]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c50:	4a31      	ldr	r2, [pc, #196]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c52:	f043 0302 	orr.w	r3, r3, #2
 8000c56:	6313      	str	r3, [r2, #48]	; 0x30
 8000c58:	4b2f      	ldr	r3, [pc, #188]	; (8000d18 <HAL_ADC_MspInit+0x138>)
 8000c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5c:	f003 0302 	and.w	r3, r3, #2
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000c64:	230d      	movs	r3, #13
 8000c66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c70:	f107 031c 	add.w	r3, r7, #28
 8000c74:	4619      	mov	r1, r3
 8000c76:	4829      	ldr	r0, [pc, #164]	; (8000d1c <HAL_ADC_MspInit+0x13c>)
 8000c78:	f001 ff02 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000c7c:	2378      	movs	r3, #120	; 0x78
 8000c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c80:	2303      	movs	r3, #3
 8000c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c88:	f107 031c 	add.w	r3, r7, #28
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4824      	ldr	r0, [pc, #144]	; (8000d20 <HAL_ADC_MspInit+0x140>)
 8000c90:	f001 fef6 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c94:	2302      	movs	r3, #2
 8000c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	481f      	ldr	r0, [pc, #124]	; (8000d24 <HAL_ADC_MspInit+0x144>)
 8000ca8:	f001 feea 	bl	8002a80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000cac:	4b1e      	ldr	r3, [pc, #120]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cae:	4a1f      	ldr	r2, [pc, #124]	; (8000d2c <HAL_ADC_MspInit+0x14c>)
 8000cb0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000cb2:	4b1d      	ldr	r3, [pc, #116]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cb8:	4b1b      	ldr	r3, [pc, #108]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cbe:	4b1a      	ldr	r3, [pc, #104]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cc4:	4b18      	ldr	r3, [pc, #96]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cca:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ccc:	4b16      	ldr	r3, [pc, #88]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000cd2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cd4:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cda:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000cdc:	4b12      	ldr	r3, [pc, #72]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ce2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ce4:	4b10      	ldr	r3, [pc, #64]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cea:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cf0:	480d      	ldr	r0, [pc, #52]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000cf2:	f001 fb4d 	bl	8002390 <HAL_DMA_Init>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <HAL_ADC_MspInit+0x120>
    {
      Error_Handler();
 8000cfc:	f000 fa1a 	bl	8001134 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a09      	ldr	r2, [pc, #36]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000d04:	639a      	str	r2, [r3, #56]	; 0x38
 8000d06:	4a08      	ldr	r2, [pc, #32]	; (8000d28 <HAL_ADC_MspInit+0x148>)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d0c:	bf00      	nop
 8000d0e:	3730      	adds	r7, #48	; 0x30
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40012000 	.word	0x40012000
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40020800 	.word	0x40020800
 8000d20:	40020000 	.word	0x40020000
 8000d24:	40020400 	.word	0x40020400
 8000d28:	2000023c 	.word	0x2000023c
 8000d2c:	40026410 	.word	0x40026410

08000d30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d36:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <MX_DMA_Init+0x38>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a0b      	ldr	r2, [pc, #44]	; (8000d68 <MX_DMA_Init+0x38>)
 8000d3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b09      	ldr	r3, [pc, #36]	; (8000d68 <MX_DMA_Init+0x38>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2101      	movs	r1, #1
 8000d52:	2038      	movs	r0, #56	; 0x38
 8000d54:	f001 fae5 	bl	8002322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d58:	2038      	movs	r0, #56	; 0x38
 8000d5a:	f001 fafe 	bl	800235a <HAL_NVIC_EnableIRQ>

}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40023800 	.word	0x40023800

08000d6c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08a      	sub	sp, #40	; 0x28
 8000d70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	60da      	str	r2, [r3, #12]
 8000d80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d82:	4b23      	ldr	r3, [pc, #140]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	4a22      	ldr	r2, [pc, #136]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000d88:	f043 0304 	orr.w	r3, r3, #4
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8e:	4b20      	ldr	r3, [pc, #128]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	f003 0304 	and.w	r3, r3, #4
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9a:	4b1d      	ldr	r3, [pc, #116]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9e:	4a1c      	ldr	r2, [pc, #112]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6313      	str	r3, [r2, #48]	; 0x30
 8000da6:	4b1a      	ldr	r3, [pc, #104]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db2:	4b17      	ldr	r3, [pc, #92]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db6:	4a16      	ldr	r2, [pc, #88]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000db8:	f043 0302 	orr.w	r3, r3, #2
 8000dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dbe:	4b14      	ldr	r3, [pc, #80]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	60bb      	str	r3, [r7, #8]
 8000dc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dca:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	4a10      	ldr	r2, [pc, #64]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000dd0:	f043 0308 	orr.w	r3, r3, #8
 8000dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <MX_GPIO_Init+0xa4>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	607b      	str	r3, [r7, #4]
 8000de0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000de2:	2200      	movs	r2, #0
 8000de4:	2180      	movs	r1, #128	; 0x80
 8000de6:	480b      	ldr	r0, [pc, #44]	; (8000e14 <MX_GPIO_Init+0xa8>)
 8000de8:	f001 fff6 	bl	8002dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000dec:	2380      	movs	r3, #128	; 0x80
 8000dee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df0:	2301      	movs	r3, #1
 8000df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfc:	f107 0314 	add.w	r3, r7, #20
 8000e00:	4619      	mov	r1, r3
 8000e02:	4804      	ldr	r0, [pc, #16]	; (8000e14 <MX_GPIO_Init+0xa8>)
 8000e04:	f001 fe3c 	bl	8002a80 <HAL_GPIO_Init>

}
 8000e08:	bf00      	nop
 8000e0a:	3728      	adds	r7, #40	; 0x28
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40020400 	.word	0x40020400

08000e18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e1a:	ed2d 8b04 	vpush	{d8-d9}
 8000e1e:	b0d3      	sub	sp, #332	; 0x14c
 8000e20:	af1e      	add	r7, sp, #120	; 0x78
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e22:	f000 fb76 	bl	8001512 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e26:	f000 f8f5 	bl	8001014 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2a:	f7ff ff9f 	bl	8000d6c <MX_GPIO_Init>
  MX_DMA_Init();
 8000e2e:	f7ff ff7f 	bl	8000d30 <MX_DMA_Init>
  MX_ADC1_Init();
 8000e32:	f7ff fdcf 	bl	80009d4 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8000e36:	f000 fab3 	bl	80013a0 <MX_USART3_UART_Init>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		char txt[200];
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_val, adcChannelCount);
 8000e3a:	4b71      	ldr	r3, [pc, #452]	; (8001000 <main+0x1e8>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4970      	ldr	r1, [pc, #448]	; (8001004 <main+0x1ec>)
 8000e42:	4871      	ldr	r0, [pc, #452]	; (8001008 <main+0x1f0>)
 8000e44:	f000 fc2a 	bl	800169c <HAL_ADC_Start_DMA>
		sprintf(txt,
				"Resistor_1 : ch1 %#010X VIn %.2f | ch2 %#010X VIn %.2f | ch3 %#010X VIn %.2f | ch4 %#010X VIn %.2f\n\rResistor_2 : ch1 %#010X VIn %.2f | ch2 %#010X VIn %.2f | ch3 %#010X VIn %.2f | ch4 %#010X VIn %.2f \n\r",
				adc_val[0], adc_val[0] / 4095.0 * 3.3,
 8000e48:	4b6e      	ldr	r3, [pc, #440]	; (8001004 <main+0x1ec>)
 8000e4a:	881b      	ldrh	r3, [r3, #0]
 8000e4c:	b29b      	uxth	r3, r3
		sprintf(txt,
 8000e4e:	469c      	mov	ip, r3
				adc_val[0], adc_val[0] / 4095.0 * 3.3,
 8000e50:	4b6c      	ldr	r3, [pc, #432]	; (8001004 <main+0x1ec>)
 8000e52:	881b      	ldrh	r3, [r3, #0]
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	ee07 3a90 	vmov	s15, r3
 8000e5a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000e5e:	ed9f 5b64 	vldr	d5, [pc, #400]	; 8000ff0 <main+0x1d8>
 8000e62:	ee86 7b05 	vdiv.f64	d7, d6, d5
		sprintf(txt,
 8000e66:	ed9f 6b64 	vldr	d6, [pc, #400]	; 8000ff8 <main+0x1e0>
 8000e6a:	ee27 7b06 	vmul.f64	d7, d7, d6
				adc_val[1], adc_val[1] / 4095.0 * 3.3,
 8000e6e:	4b65      	ldr	r3, [pc, #404]	; (8001004 <main+0x1ec>)
 8000e70:	885b      	ldrh	r3, [r3, #2]
 8000e72:	b29b      	uxth	r3, r3
		sprintf(txt,
 8000e74:	607b      	str	r3, [r7, #4]
				adc_val[1], adc_val[1] / 4095.0 * 3.3,
 8000e76:	4b63      	ldr	r3, [pc, #396]	; (8001004 <main+0x1ec>)
 8000e78:	885b      	ldrh	r3, [r3, #2]
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	ee06 3a90 	vmov	s13, r3
 8000e80:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8000e84:	ed9f 4b5a 	vldr	d4, [pc, #360]	; 8000ff0 <main+0x1d8>
 8000e88:	ee85 6b04 	vdiv.f64	d6, d5, d4
		sprintf(txt,
 8000e8c:	ed9f 5b5a 	vldr	d5, [pc, #360]	; 8000ff8 <main+0x1e0>
 8000e90:	ee26 6b05 	vmul.f64	d6, d6, d5
				adc_val[2], adc_val[2] / 4095.0 * 3.3,
 8000e94:	4b5b      	ldr	r3, [pc, #364]	; (8001004 <main+0x1ec>)
 8000e96:	889b      	ldrh	r3, [r3, #4]
 8000e98:	b29b      	uxth	r3, r3
		sprintf(txt,
 8000e9a:	4619      	mov	r1, r3
				adc_val[2], adc_val[2] / 4095.0 * 3.3,
 8000e9c:	4b59      	ldr	r3, [pc, #356]	; (8001004 <main+0x1ec>)
 8000e9e:	889b      	ldrh	r3, [r3, #4]
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	ee05 3a90 	vmov	s11, r3
 8000ea6:	eeb8 4be5 	vcvt.f64.s32	d4, s11
 8000eaa:	ed9f 3b51 	vldr	d3, [pc, #324]	; 8000ff0 <main+0x1d8>
 8000eae:	ee84 5b03 	vdiv.f64	d5, d4, d3
		sprintf(txt,
 8000eb2:	ed9f 4b51 	vldr	d4, [pc, #324]	; 8000ff8 <main+0x1e0>
 8000eb6:	ee25 5b04 	vmul.f64	d5, d5, d4
				adc_val[3],adc_val[3] / 4095.0 * 3.3,
 8000eba:	4b52      	ldr	r3, [pc, #328]	; (8001004 <main+0x1ec>)
 8000ebc:	88db      	ldrh	r3, [r3, #6]
 8000ebe:	b29b      	uxth	r3, r3
		sprintf(txt,
 8000ec0:	4618      	mov	r0, r3
				adc_val[3],adc_val[3] / 4095.0 * 3.3,
 8000ec2:	4b50      	ldr	r3, [pc, #320]	; (8001004 <main+0x1ec>)
 8000ec4:	88db      	ldrh	r3, [r3, #6]
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	ee04 3a90 	vmov	s9, r3
 8000ecc:	eeb8 3be4 	vcvt.f64.s32	d3, s9
 8000ed0:	ed9f 2b47 	vldr	d2, [pc, #284]	; 8000ff0 <main+0x1d8>
 8000ed4:	ee83 4b02 	vdiv.f64	d4, d3, d2
		sprintf(txt,
 8000ed8:	ed9f 3b47 	vldr	d3, [pc, #284]	; 8000ff8 <main+0x1e0>
 8000edc:	ee24 4b03 	vmul.f64	d4, d4, d3
				adc_val[4],adc_val[4] / 4095.0 * 3.3,
 8000ee0:	4b48      	ldr	r3, [pc, #288]	; (8001004 <main+0x1ec>)
 8000ee2:	891b      	ldrh	r3, [r3, #8]
 8000ee4:	b29b      	uxth	r3, r3
		sprintf(txt,
 8000ee6:	461c      	mov	r4, r3
				adc_val[4],adc_val[4] / 4095.0 * 3.3,
 8000ee8:	4b46      	ldr	r3, [pc, #280]	; (8001004 <main+0x1ec>)
 8000eea:	891b      	ldrh	r3, [r3, #8]
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	ee03 3a90 	vmov	s7, r3
 8000ef2:	eeb8 2be3 	vcvt.f64.s32	d2, s7
 8000ef6:	ed9f 1b3e 	vldr	d1, [pc, #248]	; 8000ff0 <main+0x1d8>
 8000efa:	ee82 3b01 	vdiv.f64	d3, d2, d1
		sprintf(txt,
 8000efe:	ed9f 2b3e 	vldr	d2, [pc, #248]	; 8000ff8 <main+0x1e0>
 8000f02:	ee23 3b02 	vmul.f64	d3, d3, d2
				adc_val[5],adc_val[5] / 4095.0 * 3.3,
 8000f06:	4b3f      	ldr	r3, [pc, #252]	; (8001004 <main+0x1ec>)
 8000f08:	895b      	ldrh	r3, [r3, #10]
 8000f0a:	b29b      	uxth	r3, r3
		sprintf(txt,
 8000f0c:	461d      	mov	r5, r3
				adc_val[5],adc_val[5] / 4095.0 * 3.3,
 8000f0e:	4b3d      	ldr	r3, [pc, #244]	; (8001004 <main+0x1ec>)
 8000f10:	895b      	ldrh	r3, [r3, #10]
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	ee02 3a90 	vmov	s5, r3
 8000f18:	eeb8 1be2 	vcvt.f64.s32	d1, s5
 8000f1c:	ed9f 0b34 	vldr	d0, [pc, #208]	; 8000ff0 <main+0x1d8>
 8000f20:	ee81 2b00 	vdiv.f64	d2, d1, d0
		sprintf(txt,
 8000f24:	ed9f 1b34 	vldr	d1, [pc, #208]	; 8000ff8 <main+0x1e0>
 8000f28:	ee22 2b01 	vmul.f64	d2, d2, d1
				adc_val[6],adc_val[6] / 4095.0 * 3.3,
 8000f2c:	4b35      	ldr	r3, [pc, #212]	; (8001004 <main+0x1ec>)
 8000f2e:	899b      	ldrh	r3, [r3, #12]
 8000f30:	b29b      	uxth	r3, r3
		sprintf(txt,
 8000f32:	461e      	mov	r6, r3
				adc_val[6],adc_val[6] / 4095.0 * 3.3,
 8000f34:	4b33      	ldr	r3, [pc, #204]	; (8001004 <main+0x1ec>)
 8000f36:	899b      	ldrh	r3, [r3, #12]
 8000f38:	b29b      	uxth	r3, r3
 8000f3a:	ee01 3a90 	vmov	s3, r3
 8000f3e:	eeb8 0be1 	vcvt.f64.s32	d0, s3
 8000f42:	ed9f 8b2b 	vldr	d8, [pc, #172]	; 8000ff0 <main+0x1d8>
 8000f46:	ee80 1b08 	vdiv.f64	d1, d0, d8
		sprintf(txt,
 8000f4a:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8000ff8 <main+0x1e0>
 8000f4e:	ee21 1b00 	vmul.f64	d1, d1, d0
				adc_val[7],adc_val[7] / 4095.0 * 3.3);
 8000f52:	4b2c      	ldr	r3, [pc, #176]	; (8001004 <main+0x1ec>)
 8000f54:	89db      	ldrh	r3, [r3, #14]
 8000f56:	b29b      	uxth	r3, r3
		sprintf(txt,
 8000f58:	461a      	mov	r2, r3
				adc_val[7],adc_val[7] / 4095.0 * 3.3);
 8000f5a:	4b2a      	ldr	r3, [pc, #168]	; (8001004 <main+0x1ec>)
 8000f5c:	89db      	ldrh	r3, [r3, #14]
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	ee00 3a90 	vmov	s1, r3
 8000f64:	eeb8 8be0 	vcvt.f64.s32	d8, s1
 8000f68:	ed9f 9b21 	vldr	d9, [pc, #132]	; 8000ff0 <main+0x1d8>
 8000f6c:	ee88 0b09 	vdiv.f64	d0, d8, d9
		sprintf(txt,
 8000f70:	ed9f 8b21 	vldr	d8, [pc, #132]	; 8000ff8 <main+0x1e0>
 8000f74:	ee20 0b08 	vmul.f64	d0, d0, d8
 8000f78:	f107 0308 	add.w	r3, r7, #8
 8000f7c:	ed8d 0b1c 	vstr	d0, [sp, #112]	; 0x70
 8000f80:	921a      	str	r2, [sp, #104]	; 0x68
 8000f82:	ed8d 1b18 	vstr	d1, [sp, #96]	; 0x60
 8000f86:	9616      	str	r6, [sp, #88]	; 0x58
 8000f88:	ed8d 2b14 	vstr	d2, [sp, #80]	; 0x50
 8000f8c:	9512      	str	r5, [sp, #72]	; 0x48
 8000f8e:	ed8d 3b10 	vstr	d3, [sp, #64]	; 0x40
 8000f92:	940e      	str	r4, [sp, #56]	; 0x38
 8000f94:	ed8d 4b0c 	vstr	d4, [sp, #48]	; 0x30
 8000f98:	900a      	str	r0, [sp, #40]	; 0x28
 8000f9a:	ed8d 5b08 	vstr	d5, [sp, #32]
 8000f9e:	9106      	str	r1, [sp, #24]
 8000fa0:	ed8d 6b04 	vstr	d6, [sp, #16]
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	9202      	str	r2, [sp, #8]
 8000fa8:	ed8d 7b00 	vstr	d7, [sp]
 8000fac:	4662      	mov	r2, ip
 8000fae:	4917      	ldr	r1, [pc, #92]	; (800100c <main+0x1f4>)
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f004 fb63 	bl	800567c <siprintf>
		while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {}
 8000fb6:	bf00      	nop
 8000fb8:	4b15      	ldr	r3, [pc, #84]	; (8001010 <main+0x1f8>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fc2:	2b40      	cmp	r3, #64	; 0x40
 8000fc4:	d1f8      	bne.n	8000fb8 <main+0x1a0>
		HAL_UART_Transmit(&huart3, (uint8_t*) txt, strlen(txt), 1000);
 8000fc6:	f107 0308 	add.w	r3, r7, #8
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff f988 	bl	80002e0 <strlen>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	f107 0108 	add.w	r1, r7, #8
 8000fd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fdc:	480c      	ldr	r0, [pc, #48]	; (8001010 <main+0x1f8>)
 8000fde:	f003 f86f 	bl	80040c0 <HAL_UART_Transmit>
		HAL_Delay(300);
 8000fe2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000fe6:	f000 faf1 	bl	80015cc <HAL_Delay>
	while (1) {
 8000fea:	e726      	b.n	8000e3a <main+0x22>
 8000fec:	f3af 8000 	nop.w
 8000ff0:	00000000 	.word	0x00000000
 8000ff4:	40affe00 	.word	0x40affe00
 8000ff8:	66666666 	.word	0x66666666
 8000ffc:	400a6666 	.word	0x400a6666
 8001000:	20000000 	.word	0x20000000
 8001004:	2000029c 	.word	0x2000029c
 8001008:	200001f4 	.word	0x200001f4
 800100c:	08008fa0 	.word	0x08008fa0
 8001010:	200002b0 	.word	0x200002b0

08001014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b094      	sub	sp, #80	; 0x50
 8001018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101a:	f107 031c 	add.w	r3, r7, #28
 800101e:	2234      	movs	r2, #52	; 0x34
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f005 fa64 	bl	80064f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001028:	f107 0308 	add.w	r3, r7, #8
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001038:	4b2b      	ldr	r3, [pc, #172]	; (80010e8 <SystemClock_Config+0xd4>)
 800103a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103c:	4a2a      	ldr	r2, [pc, #168]	; (80010e8 <SystemClock_Config+0xd4>)
 800103e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001042:	6413      	str	r3, [r2, #64]	; 0x40
 8001044:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <SystemClock_Config+0xd4>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800104c:	607b      	str	r3, [r7, #4]
 800104e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001050:	4b26      	ldr	r3, [pc, #152]	; (80010ec <SystemClock_Config+0xd8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a25      	ldr	r2, [pc, #148]	; (80010ec <SystemClock_Config+0xd8>)
 8001056:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800105a:	6013      	str	r3, [r2, #0]
 800105c:	4b23      	ldr	r3, [pc, #140]	; (80010ec <SystemClock_Config+0xd8>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001064:	603b      	str	r3, [r7, #0]
 8001066:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001068:	2302      	movs	r3, #2
 800106a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106c:	2301      	movs	r3, #1
 800106e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001070:	2310      	movs	r3, #16
 8001072:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001074:	2302      	movs	r3, #2
 8001076:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001078:	2300      	movs	r3, #0
 800107a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800107c:	2308      	movs	r3, #8
 800107e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001080:	23d8      	movs	r3, #216	; 0xd8
 8001082:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001084:	2302      	movs	r3, #2
 8001086:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001088:	2302      	movs	r3, #2
 800108a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800108c:	2302      	movs	r3, #2
 800108e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001090:	f107 031c 	add.w	r3, r7, #28
 8001094:	4618      	mov	r0, r3
 8001096:	f001 ff09 	bl	8002eac <HAL_RCC_OscConfig>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80010a0:	f000 f848 	bl	8001134 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80010a4:	f001 feb2 	bl	8002e0c <HAL_PWREx_EnableOverDrive>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80010ae:	f000 f841 	bl	8001134 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b2:	230f      	movs	r3, #15
 80010b4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b6:	2302      	movs	r3, #2
 80010b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010be:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010c8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	2107      	movs	r1, #7
 80010d0:	4618      	mov	r0, r3
 80010d2:	f002 f999 	bl	8003408 <HAL_RCC_ClockConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80010dc:	f000 f82a 	bl	8001134 <Error_Handler>
  }
}
 80010e0:	bf00      	nop
 80010e2:	3750      	adds	r7, #80	; 0x50
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40023800 	.word	0x40023800
 80010ec:	40007000 	.word	0x40007000

080010f0 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80010f8:	2201      	movs	r2, #1
 80010fa:	2180      	movs	r1, #128	; 0x80
 80010fc:	4804      	ldr	r0, [pc, #16]	; (8001110 <HAL_ADC_ConvHalfCpltCallback+0x20>)
 80010fe:	f001 fe6b 	bl	8002dd8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001102:	2064      	movs	r0, #100	; 0x64
 8001104:	f000 fa62 	bl	80015cc <HAL_Delay>
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40020400 	.word	0x40020400

08001114 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	2180      	movs	r1, #128	; 0x80
 8001120:	4803      	ldr	r0, [pc, #12]	; (8001130 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001122:	f001 fe59 	bl	8002dd8 <HAL_GPIO_WritePin>
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40020400 	.word	0x40020400

08001134 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001138:	b672      	cpsid	i
}
 800113a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800113c:	e7fe      	b.n	800113c <Error_Handler+0x8>
	...

08001140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001146:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <HAL_MspInit+0x44>)
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	4a0e      	ldr	r2, [pc, #56]	; (8001184 <HAL_MspInit+0x44>)
 800114c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001150:	6413      	str	r3, [r2, #64]	; 0x40
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <HAL_MspInit+0x44>)
 8001154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <HAL_MspInit+0x44>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	4a08      	ldr	r2, [pc, #32]	; (8001184 <HAL_MspInit+0x44>)
 8001164:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001168:	6453      	str	r3, [r2, #68]	; 0x44
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <HAL_MspInit+0x44>)
 800116c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800116e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001176:	2005      	movs	r0, #5
 8001178:	f001 f8c8 	bl	800230c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40023800 	.word	0x40023800

08001188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800118c:	e7fe      	b.n	800118c <NMI_Handler+0x4>

0800118e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001192:	e7fe      	b.n	8001192 <HardFault_Handler+0x4>

08001194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001198:	e7fe      	b.n	8001198 <MemManage_Handler+0x4>

0800119a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800119e:	e7fe      	b.n	800119e <BusFault_Handler+0x4>

080011a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <UsageFault_Handler+0x4>

080011a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011d4:	f000 f9da 	bl	800158c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}

080011dc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80011e0:	4802      	ldr	r0, [pc, #8]	; (80011ec <DMA2_Stream0_IRQHandler+0x10>)
 80011e2:	f001 f9e3 	bl	80025ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	2000023c 	.word	0x2000023c

080011f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return 1;
 80011f4:	2301      	movs	r3, #1
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <_kill>:

int _kill(int pid, int sig)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800120a:	f005 f97d 	bl	8006508 <__errno>
 800120e:	4603      	mov	r3, r0
 8001210:	2216      	movs	r2, #22
 8001212:	601a      	str	r2, [r3, #0]
  return -1;
 8001214:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001218:	4618      	mov	r0, r3
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <_exit>:

void _exit (int status)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001228:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff ffe7 	bl	8001200 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001232:	e7fe      	b.n	8001232 <_exit+0x12>

08001234 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
 8001244:	e00a      	b.n	800125c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001246:	f3af 8000 	nop.w
 800124a:	4601      	mov	r1, r0
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	1c5a      	adds	r2, r3, #1
 8001250:	60ba      	str	r2, [r7, #8]
 8001252:	b2ca      	uxtb	r2, r1
 8001254:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3301      	adds	r3, #1
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	429a      	cmp	r2, r3
 8001262:	dbf0      	blt.n	8001246 <_read+0x12>
  }

  return len;
 8001264:	687b      	ldr	r3, [r7, #4]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b086      	sub	sp, #24
 8001272:	af00      	add	r7, sp, #0
 8001274:	60f8      	str	r0, [r7, #12]
 8001276:	60b9      	str	r1, [r7, #8]
 8001278:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]
 800127e:	e009      	b.n	8001294 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	1c5a      	adds	r2, r3, #1
 8001284:	60ba      	str	r2, [r7, #8]
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	4618      	mov	r0, r3
 800128a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	3301      	adds	r3, #1
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	697a      	ldr	r2, [r7, #20]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	429a      	cmp	r2, r3
 800129a:	dbf1      	blt.n	8001280 <_write+0x12>
  }
  return len;
 800129c:	687b      	ldr	r3, [r7, #4]
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3718      	adds	r7, #24
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <_close>:

int _close(int file)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b083      	sub	sp, #12
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012be:	b480      	push	{r7}
 80012c0:	b083      	sub	sp, #12
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
 80012c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012ce:	605a      	str	r2, [r3, #4]
  return 0;
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <_isatty>:

int _isatty(int file)
{
 80012de:	b480      	push	{r7}
 80012e0:	b083      	sub	sp, #12
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3714      	adds	r7, #20
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
	...

08001310 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001318:	4a14      	ldr	r2, [pc, #80]	; (800136c <_sbrk+0x5c>)
 800131a:	4b15      	ldr	r3, [pc, #84]	; (8001370 <_sbrk+0x60>)
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001324:	4b13      	ldr	r3, [pc, #76]	; (8001374 <_sbrk+0x64>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d102      	bne.n	8001332 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <_sbrk+0x64>)
 800132e:	4a12      	ldr	r2, [pc, #72]	; (8001378 <_sbrk+0x68>)
 8001330:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001332:	4b10      	ldr	r3, [pc, #64]	; (8001374 <_sbrk+0x64>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4413      	add	r3, r2
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	429a      	cmp	r2, r3
 800133e:	d207      	bcs.n	8001350 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001340:	f005 f8e2 	bl	8006508 <__errno>
 8001344:	4603      	mov	r3, r0
 8001346:	220c      	movs	r2, #12
 8001348:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800134a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800134e:	e009      	b.n	8001364 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001350:	4b08      	ldr	r3, [pc, #32]	; (8001374 <_sbrk+0x64>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001356:	4b07      	ldr	r3, [pc, #28]	; (8001374 <_sbrk+0x64>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4413      	add	r3, r2
 800135e:	4a05      	ldr	r2, [pc, #20]	; (8001374 <_sbrk+0x64>)
 8001360:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001362:	68fb      	ldr	r3, [r7, #12]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3718      	adds	r7, #24
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	20080000 	.word	0x20080000
 8001370:	00000400 	.word	0x00000400
 8001374:	200002ac 	.word	0x200002ac
 8001378:	20000488 	.word	0x20000488

0800137c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001380:	4b06      	ldr	r3, [pc, #24]	; (800139c <SystemInit+0x20>)
 8001382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001386:	4a05      	ldr	r2, [pc, #20]	; (800139c <SystemInit+0x20>)
 8001388:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800138c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013a4:	4b14      	ldr	r3, [pc, #80]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013a6:	4a15      	ldr	r2, [pc, #84]	; (80013fc <MX_USART3_UART_Init+0x5c>)
 80013a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013aa:	4b13      	ldr	r3, [pc, #76]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013be:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013c6:	220c      	movs	r2, #12
 80013c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ca:	4b0b      	ldr	r3, [pc, #44]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d0:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013d6:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013d8:	2200      	movs	r2, #0
 80013da:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013dc:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013de:	2200      	movs	r2, #0
 80013e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013e2:	4805      	ldr	r0, [pc, #20]	; (80013f8 <MX_USART3_UART_Init+0x58>)
 80013e4:	f002 fe1e 	bl	8004024 <HAL_UART_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80013ee:	f7ff fea1 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	200002b0 	.word	0x200002b0
 80013fc:	40004800 	.word	0x40004800

08001400 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b0ae      	sub	sp, #184	; 0xb8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001408:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001418:	f107 0314 	add.w	r3, r7, #20
 800141c:	2290      	movs	r2, #144	; 0x90
 800141e:	2100      	movs	r1, #0
 8001420:	4618      	mov	r0, r3
 8001422:	f005 f865 	bl	80064f0 <memset>
  if(uartHandle->Instance==USART3)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a22      	ldr	r2, [pc, #136]	; (80014b4 <HAL_UART_MspInit+0xb4>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d13c      	bne.n	80014aa <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001430:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001434:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001436:	2300      	movs	r3, #0
 8001438:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	4618      	mov	r0, r3
 8001440:	f002 f9c8 	bl	80037d4 <HAL_RCCEx_PeriphCLKConfig>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800144a:	f7ff fe73 	bl	8001134 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800144e:	4b1a      	ldr	r3, [pc, #104]	; (80014b8 <HAL_UART_MspInit+0xb8>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001452:	4a19      	ldr	r2, [pc, #100]	; (80014b8 <HAL_UART_MspInit+0xb8>)
 8001454:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001458:	6413      	str	r3, [r2, #64]	; 0x40
 800145a:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <HAL_UART_MspInit+0xb8>)
 800145c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001466:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <HAL_UART_MspInit+0xb8>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	4a13      	ldr	r2, [pc, #76]	; (80014b8 <HAL_UART_MspInit+0xb8>)
 800146c:	f043 0308 	orr.w	r3, r3, #8
 8001470:	6313      	str	r3, [r2, #48]	; 0x30
 8001472:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <HAL_UART_MspInit+0xb8>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f003 0308 	and.w	r3, r3, #8
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800147e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001482:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001486:	2302      	movs	r3, #2
 8001488:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001492:	2303      	movs	r3, #3
 8001494:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001498:	2307      	movs	r3, #7
 800149a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800149e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	; (80014bc <HAL_UART_MspInit+0xbc>)
 80014a6:	f001 faeb 	bl	8002a80 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80014aa:	bf00      	nop
 80014ac:	37b8      	adds	r7, #184	; 0xb8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40004800 	.word	0x40004800
 80014b8:	40023800 	.word	0x40023800
 80014bc:	40020c00 	.word	0x40020c00

080014c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014c4:	480d      	ldr	r0, [pc, #52]	; (80014fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014c6:	490e      	ldr	r1, [pc, #56]	; (8001500 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014c8:	4a0e      	ldr	r2, [pc, #56]	; (8001504 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014cc:	e002      	b.n	80014d4 <LoopCopyDataInit>

080014ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014d2:	3304      	adds	r3, #4

080014d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014d8:	d3f9      	bcc.n	80014ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014da:	4a0b      	ldr	r2, [pc, #44]	; (8001508 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014dc:	4c0b      	ldr	r4, [pc, #44]	; (800150c <LoopFillZerobss+0x26>)
  movs r3, #0
 80014de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e0:	e001      	b.n	80014e6 <LoopFillZerobss>

080014e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e4:	3204      	adds	r2, #4

080014e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014e8:	d3fb      	bcc.n	80014e2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014ea:	f7ff ff47 	bl	800137c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ee:	f005 f811 	bl	8006514 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014f2:	f7ff fc91 	bl	8000e18 <main>
  bx  lr    
 80014f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014f8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80014fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001500:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001504:	080094c0 	.word	0x080094c0
  ldr r2, =_sbss
 8001508:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800150c:	20000488 	.word	0x20000488

08001510 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001510:	e7fe      	b.n	8001510 <ADC_IRQHandler>

08001512 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001516:	2003      	movs	r0, #3
 8001518:	f000 fef8 	bl	800230c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800151c:	2000      	movs	r0, #0
 800151e:	f000 f805 	bl	800152c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001522:	f7ff fe0d 	bl	8001140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001526:	2300      	movs	r3, #0
}
 8001528:	4618      	mov	r0, r3
 800152a:	bd80      	pop	{r7, pc}

0800152c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001534:	4b12      	ldr	r3, [pc, #72]	; (8001580 <HAL_InitTick+0x54>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <HAL_InitTick+0x58>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	4619      	mov	r1, r3
 800153e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001542:	fbb3 f3f1 	udiv	r3, r3, r1
 8001546:	fbb2 f3f3 	udiv	r3, r2, r3
 800154a:	4618      	mov	r0, r3
 800154c:	f000 ff13 	bl	8002376 <HAL_SYSTICK_Config>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e00e      	b.n	8001578 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2b0f      	cmp	r3, #15
 800155e:	d80a      	bhi.n	8001576 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001560:	2200      	movs	r2, #0
 8001562:	6879      	ldr	r1, [r7, #4]
 8001564:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001568:	f000 fedb 	bl	8002322 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800156c:	4a06      	ldr	r2, [pc, #24]	; (8001588 <HAL_InitTick+0x5c>)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001572:	2300      	movs	r3, #0
 8001574:	e000      	b.n	8001578 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
}
 8001578:	4618      	mov	r0, r3
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000004 	.word	0x20000004
 8001584:	2000000c 	.word	0x2000000c
 8001588:	20000008 	.word	0x20000008

0800158c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001590:	4b06      	ldr	r3, [pc, #24]	; (80015ac <HAL_IncTick+0x20>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	461a      	mov	r2, r3
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <HAL_IncTick+0x24>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4413      	add	r3, r2
 800159c:	4a04      	ldr	r2, [pc, #16]	; (80015b0 <HAL_IncTick+0x24>)
 800159e:	6013      	str	r3, [r2, #0]
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	2000000c 	.word	0x2000000c
 80015b0:	20000338 	.word	0x20000338

080015b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  return uwTick;
 80015b8:	4b03      	ldr	r3, [pc, #12]	; (80015c8 <HAL_GetTick+0x14>)
 80015ba:	681b      	ldr	r3, [r3, #0]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	20000338 	.word	0x20000338

080015cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015d4:	f7ff ffee 	bl	80015b4 <HAL_GetTick>
 80015d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80015e4:	d005      	beq.n	80015f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015e6:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <HAL_Delay+0x44>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	461a      	mov	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4413      	add	r3, r2
 80015f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015f2:	bf00      	nop
 80015f4:	f7ff ffde 	bl	80015b4 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	429a      	cmp	r2, r3
 8001602:	d8f7      	bhi.n	80015f4 <HAL_Delay+0x28>
  {
  }
}
 8001604:	bf00      	nop
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	2000000c 	.word	0x2000000c

08001614 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800161c:	2300      	movs	r3, #0
 800161e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e031      	b.n	800168e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162e:	2b00      	cmp	r3, #0
 8001630:	d109      	bne.n	8001646 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff fad4 	bl	8000be0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	f003 0310 	and.w	r3, r3, #16
 800164e:	2b00      	cmp	r3, #0
 8001650:	d116      	bne.n	8001680 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001656:	4b10      	ldr	r3, [pc, #64]	; (8001698 <HAL_ADC_Init+0x84>)
 8001658:	4013      	ands	r3, r2
 800165a:	f043 0202 	orr.w	r2, r3, #2
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 fa74 	bl	8001b50 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001672:	f023 0303 	bic.w	r3, r3, #3
 8001676:	f043 0201 	orr.w	r2, r3, #1
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	641a      	str	r2, [r3, #64]	; 0x40
 800167e:	e001      	b.n	8001684 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800168c:	7bfb      	ldrb	r3, [r7, #15]
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	ffffeefd 	.word	0xffffeefd

0800169c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d101      	bne.n	80016ba <HAL_ADC_Start_DMA+0x1e>
 80016b6:	2302      	movs	r3, #2
 80016b8:	e0d4      	b.n	8001864 <HAL_ADC_Start_DMA+0x1c8>
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2201      	movs	r2, #1
 80016be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d018      	beq.n	8001702 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f042 0201 	orr.w	r2, r2, #1
 80016de:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80016e0:	4b62      	ldr	r3, [pc, #392]	; (800186c <HAL_ADC_Start_DMA+0x1d0>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a62      	ldr	r2, [pc, #392]	; (8001870 <HAL_ADC_Start_DMA+0x1d4>)
 80016e6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ea:	0c9a      	lsrs	r2, r3, #18
 80016ec:	4613      	mov	r3, r2
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	4413      	add	r3, r2
 80016f2:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80016f4:	e002      	b.n	80016fc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	3b01      	subs	r3, #1
 80016fa:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d1f9      	bne.n	80016f6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f003 0301 	and.w	r3, r3, #1
 800170c:	2b01      	cmp	r3, #1
 800170e:	f040 809c 	bne.w	800184a <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001716:	4b57      	ldr	r3, [pc, #348]	; (8001874 <HAL_ADC_Start_DMA+0x1d8>)
 8001718:	4013      	ands	r3, r2
 800171a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800172c:	2b00      	cmp	r3, #0
 800172e:	d007      	beq.n	8001740 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001734:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001738:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001744:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800174c:	d106      	bne.n	800175c <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001752:	f023 0206 	bic.w	r2, r3, #6
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	645a      	str	r2, [r3, #68]	; 0x44
 800175a:	e002      	b.n	8001762 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2200      	movs	r2, #0
 8001760:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800176e:	4a42      	ldr	r2, [pc, #264]	; (8001878 <HAL_ADC_Start_DMA+0x1dc>)
 8001770:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001776:	4a41      	ldr	r2, [pc, #260]	; (800187c <HAL_ADC_Start_DMA+0x1e0>)
 8001778:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800177e:	4a40      	ldr	r2, [pc, #256]	; (8001880 <HAL_ADC_Start_DMA+0x1e4>)
 8001780:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800178a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800179a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017aa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	334c      	adds	r3, #76	; 0x4c
 80017b6:	4619      	mov	r1, r3
 80017b8:	68ba      	ldr	r2, [r7, #8]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f000 fe96 	bl	80024ec <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80017c0:	4b30      	ldr	r3, [pc, #192]	; (8001884 <HAL_ADC_Start_DMA+0x1e8>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f003 031f 	and.w	r3, r3, #31
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d10f      	bne.n	80017ec <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d143      	bne.n	8001862 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	689a      	ldr	r2, [r3, #8]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	e03a      	b.n	8001862 <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a25      	ldr	r2, [pc, #148]	; (8001888 <HAL_ADC_Start_DMA+0x1ec>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d10e      	bne.n	8001814 <HAL_ADC_Start_DMA+0x178>
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d107      	bne.n	8001814 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	689a      	ldr	r2, [r3, #8]
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001812:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001814:	4b1b      	ldr	r3, [pc, #108]	; (8001884 <HAL_ADC_Start_DMA+0x1e8>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 0310 	and.w	r3, r3, #16
 800181c:	2b00      	cmp	r3, #0
 800181e:	d120      	bne.n	8001862 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a19      	ldr	r2, [pc, #100]	; (800188c <HAL_ADC_Start_DMA+0x1f0>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d11b      	bne.n	8001862 <HAL_ADC_Start_DMA+0x1c6>
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001834:	2b00      	cmp	r3, #0
 8001836:	d114      	bne.n	8001862 <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	e00b      	b.n	8001862 <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f043 0210 	orr.w	r2, r3, #16
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185a:	f043 0201 	orr.w	r2, r3, #1
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000004 	.word	0x20000004
 8001870:	431bde83 	.word	0x431bde83
 8001874:	fffff8fe 	.word	0xfffff8fe
 8001878:	08001d45 	.word	0x08001d45
 800187c:	08001dff 	.word	0x08001dff
 8001880:	08001e1b 	.word	0x08001e1b
 8001884:	40012300 	.word	0x40012300
 8001888:	40012000 	.word	0x40012000
 800188c:	40012200 	.word	0x40012200

08001890 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d101      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x1c>
 80018bc:	2302      	movs	r3, #2
 80018be:	e136      	b.n	8001b2e <HAL_ADC_ConfigChannel+0x28a>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b09      	cmp	r3, #9
 80018ce:	d93a      	bls.n	8001946 <HAL_ADC_ConfigChannel+0xa2>
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80018d8:	d035      	beq.n	8001946 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	68d9      	ldr	r1, [r3, #12]
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	461a      	mov	r2, r3
 80018e8:	4613      	mov	r3, r2
 80018ea:	005b      	lsls	r3, r3, #1
 80018ec:	4413      	add	r3, r2
 80018ee:	3b1e      	subs	r3, #30
 80018f0:	2207      	movs	r2, #7
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	43da      	mvns	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	400a      	ands	r2, r1
 80018fe:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a8d      	ldr	r2, [pc, #564]	; (8001b3c <HAL_ADC_ConfigChannel+0x298>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d10a      	bne.n	8001920 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	68d9      	ldr	r1, [r3, #12]
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	061a      	lsls	r2, r3, #24
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	430a      	orrs	r2, r1
 800191c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800191e:	e035      	b.n	800198c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	68d9      	ldr	r1, [r3, #12]
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	689a      	ldr	r2, [r3, #8]
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	b29b      	uxth	r3, r3
 8001930:	4618      	mov	r0, r3
 8001932:	4603      	mov	r3, r0
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4403      	add	r3, r0
 8001938:	3b1e      	subs	r3, #30
 800193a:	409a      	lsls	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	430a      	orrs	r2, r1
 8001942:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001944:	e022      	b.n	800198c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	6919      	ldr	r1, [r3, #16]
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	b29b      	uxth	r3, r3
 8001952:	461a      	mov	r2, r3
 8001954:	4613      	mov	r3, r2
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	4413      	add	r3, r2
 800195a:	2207      	movs	r2, #7
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	43da      	mvns	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	400a      	ands	r2, r1
 8001968:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	6919      	ldr	r1, [r3, #16]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	689a      	ldr	r2, [r3, #8]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	b29b      	uxth	r3, r3
 800197a:	4618      	mov	r0, r3
 800197c:	4603      	mov	r3, r0
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	4403      	add	r3, r0
 8001982:	409a      	lsls	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	430a      	orrs	r2, r1
 800198a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b06      	cmp	r3, #6
 8001992:	d824      	bhi.n	80019de <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685a      	ldr	r2, [r3, #4]
 800199e:	4613      	mov	r3, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	4413      	add	r3, r2
 80019a4:	3b05      	subs	r3, #5
 80019a6:	221f      	movs	r2, #31
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	43da      	mvns	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	400a      	ands	r2, r1
 80019b4:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	4618      	mov	r0, r3
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	4613      	mov	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	3b05      	subs	r3, #5
 80019d0:	fa00 f203 	lsl.w	r2, r0, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	430a      	orrs	r2, r1
 80019da:	635a      	str	r2, [r3, #52]	; 0x34
 80019dc:	e04c      	b.n	8001a78 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b0c      	cmp	r3, #12
 80019e4:	d824      	bhi.n	8001a30 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	4613      	mov	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	3b23      	subs	r3, #35	; 0x23
 80019f8:	221f      	movs	r2, #31
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43da      	mvns	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	400a      	ands	r2, r1
 8001a06:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4618      	mov	r0, r3
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	4413      	add	r3, r2
 8001a20:	3b23      	subs	r3, #35	; 0x23
 8001a22:	fa00 f203 	lsl.w	r2, r0, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	631a      	str	r2, [r3, #48]	; 0x30
 8001a2e:	e023      	b.n	8001a78 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685a      	ldr	r2, [r3, #4]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	4413      	add	r3, r2
 8001a40:	3b41      	subs	r3, #65	; 0x41
 8001a42:	221f      	movs	r2, #31
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	43da      	mvns	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	400a      	ands	r2, r1
 8001a50:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	4618      	mov	r0, r3
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685a      	ldr	r2, [r3, #4]
 8001a64:	4613      	mov	r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	4413      	add	r3, r2
 8001a6a:	3b41      	subs	r3, #65	; 0x41
 8001a6c:	fa00 f203 	lsl.w	r2, r0, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	430a      	orrs	r2, r1
 8001a76:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a30      	ldr	r2, [pc, #192]	; (8001b40 <HAL_ADC_ConfigChannel+0x29c>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d10a      	bne.n	8001a98 <HAL_ADC_ConfigChannel+0x1f4>
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001a8a:	d105      	bne.n	8001a98 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001a8c:	4b2d      	ldr	r3, [pc, #180]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	4a2c      	ldr	r2, [pc, #176]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a92:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001a96:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a28      	ldr	r2, [pc, #160]	; (8001b40 <HAL_ADC_ConfigChannel+0x29c>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d10f      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x21e>
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2b12      	cmp	r3, #18
 8001aa8:	d10b      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001aaa:	4b26      	ldr	r3, [pc, #152]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	4a25      	ldr	r2, [pc, #148]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001ab0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001ab4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001ab6:	4b23      	ldr	r3, [pc, #140]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	4a22      	ldr	r2, [pc, #136]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001abc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ac0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a1e      	ldr	r2, [pc, #120]	; (8001b40 <HAL_ADC_ConfigChannel+0x29c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d12b      	bne.n	8001b24 <HAL_ADC_ConfigChannel+0x280>
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a1a      	ldr	r2, [pc, #104]	; (8001b3c <HAL_ADC_ConfigChannel+0x298>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d003      	beq.n	8001ade <HAL_ADC_ConfigChannel+0x23a>
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2b11      	cmp	r3, #17
 8001adc:	d122      	bne.n	8001b24 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001ade:	4b19      	ldr	r3, [pc, #100]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	4a18      	ldr	r2, [pc, #96]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001ae4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001ae8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001aea:	4b16      	ldr	r3, [pc, #88]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	4a15      	ldr	r2, [pc, #84]	; (8001b44 <HAL_ADC_ConfigChannel+0x2a0>)
 8001af0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001af4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a10      	ldr	r2, [pc, #64]	; (8001b3c <HAL_ADC_ConfigChannel+0x298>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d111      	bne.n	8001b24 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001b00:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <HAL_ADC_ConfigChannel+0x2a4>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a11      	ldr	r2, [pc, #68]	; (8001b4c <HAL_ADC_ConfigChannel+0x2a8>)
 8001b06:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0a:	0c9a      	lsrs	r2, r3, #18
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001b16:	e002      	b.n	8001b1e <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1f9      	bne.n	8001b18 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	10000012 	.word	0x10000012
 8001b40:	40012000 	.word	0x40012000
 8001b44:	40012300 	.word	0x40012300
 8001b48:	20000004 	.word	0x20000004
 8001b4c:	431bde83 	.word	0x431bde83

08001b50 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001b58:	4b78      	ldr	r3, [pc, #480]	; (8001d3c <ADC_Init+0x1ec>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	4a77      	ldr	r2, [pc, #476]	; (8001d3c <ADC_Init+0x1ec>)
 8001b5e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001b62:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001b64:	4b75      	ldr	r3, [pc, #468]	; (8001d3c <ADC_Init+0x1ec>)
 8001b66:	685a      	ldr	r2, [r3, #4]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	4973      	ldr	r1, [pc, #460]	; (8001d3c <ADC_Init+0x1ec>)
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	685a      	ldr	r2, [r3, #4]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	6859      	ldr	r1, [r3, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	021a      	lsls	r2, r3, #8
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	430a      	orrs	r2, r1
 8001b94:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001ba4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	6859      	ldr	r1, [r3, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	689a      	ldr	r2, [r3, #8]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001bc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6899      	ldr	r1, [r3, #8]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bde:	4a58      	ldr	r2, [pc, #352]	; (8001d40 <ADC_Init+0x1f0>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d022      	beq.n	8001c2a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	689a      	ldr	r2, [r3, #8]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001bf2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6899      	ldr	r1, [r3, #8]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	430a      	orrs	r2, r1
 8001c04:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	6899      	ldr	r1, [r3, #8]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	430a      	orrs	r2, r1
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	e00f      	b.n	8001c4a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	689a      	ldr	r2, [r3, #8]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c48:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 0202 	bic.w	r2, r2, #2
 8001c58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	6899      	ldr	r1, [r3, #8]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	005a      	lsls	r2, r3, #1
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d01b      	beq.n	8001cb0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	685a      	ldr	r2, [r3, #4]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c86:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	685a      	ldr	r2, [r3, #4]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001c96:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6859      	ldr	r1, [r3, #4]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	035a      	lsls	r2, r3, #13
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	430a      	orrs	r2, r1
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	e007      	b.n	8001cc0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	685a      	ldr	r2, [r3, #4]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cbe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001cce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	051a      	lsls	r2, r3, #20
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001cf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6899      	ldr	r1, [r3, #8]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001d02:	025a      	lsls	r2, r3, #9
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	6899      	ldr	r1, [r3, #8]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	029a      	lsls	r2, r3, #10
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	609a      	str	r2, [r3, #8]
}
 8001d30:	bf00      	nop
 8001d32:	370c      	adds	r7, #12
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	40012300 	.word	0x40012300
 8001d40:	0f000001 	.word	0x0f000001

08001d44 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d50:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d13c      	bne.n	8001dd8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d12b      	bne.n	8001dd0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d127      	bne.n	8001dd0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d86:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d006      	beq.n	8001d9c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d119      	bne.n	8001dd0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	685a      	ldr	r2, [r3, #4]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0220 	bic.w	r2, r2, #32
 8001daa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d105      	bne.n	8001dd0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc8:	f043 0201 	orr.w	r2, r3, #1
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001dd0:	68f8      	ldr	r0, [r7, #12]
 8001dd2:	f7ff f99f 	bl	8001114 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001dd6:	e00e      	b.n	8001df6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ddc:	f003 0310 	and.w	r3, r3, #16
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d003      	beq.n	8001dec <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001de4:	68f8      	ldr	r0, [r7, #12]
 8001de6:	f7ff fd53 	bl	8001890 <HAL_ADC_ErrorCallback>
}
 8001dea:	e004      	b.n	8001df6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	4798      	blx	r3
}
 8001df6:	bf00      	nop
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b084      	sub	sp, #16
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e0a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e0c:	68f8      	ldr	r0, [r7, #12]
 8001e0e:	f7ff f96f 	bl	80010f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e26:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2240      	movs	r2, #64	; 0x40
 8001e2c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e32:	f043 0204 	orr.w	r2, r3, #4
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	f7ff fd28 	bl	8001890 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e40:	bf00      	nop
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d101      	bne.n	8001e60 <HAL_ADCEx_InjectedConfigChannel+0x18>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e174      	b.n	800214a <HAL_ADCEx_InjectedConfigChannel+0x302>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2b09      	cmp	r3, #9
 8001e6e:	d925      	bls.n	8001ebc <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68d9      	ldr	r1, [r3, #12]
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4613      	mov	r3, r2
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	4413      	add	r3, r2
 8001e84:	3b1e      	subs	r3, #30
 8001e86:	2207      	movs	r2, #7
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	43da      	mvns	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	400a      	ands	r2, r1
 8001e94:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68d9      	ldr	r1, [r3, #12]
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	4403      	add	r3, r0
 8001eae:	3b1e      	subs	r3, #30
 8001eb0:	409a      	lsls	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	e022      	b.n	8001f02 <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6919      	ldr	r1, [r3, #16]
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4613      	mov	r3, r2
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	4413      	add	r3, r2
 8001ed0:	2207      	movs	r2, #7
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	43da      	mvns	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	400a      	ands	r2, r1
 8001ede:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	6919      	ldr	r1, [r3, #16]
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	689a      	ldr	r2, [r3, #8]
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	4403      	add	r3, r0
 8001ef8:	409a      	lsls	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001f10:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	691b      	ldr	r3, [r3, #16]
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	051a      	lsls	r2, r3, #20
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	b2da      	uxtb	r2, r3
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	691b      	ldr	r3, [r3, #16]
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	3303      	adds	r3, #3
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	461a      	mov	r2, r3
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	221f      	movs	r2, #31
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	43da      	mvns	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	400a      	ands	r2, r1
 8001f58:	639a      	str	r2, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	4618      	mov	r0, r3
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	3303      	adds	r3, #3
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	fa00 f203 	lsl.w	r2, r0, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	4a70      	ldr	r2, [pc, #448]	; (8002158 <HAL_ADCEx_InjectedConfigChannel+0x310>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d022      	beq.n	8001fe0 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	689a      	ldr	r2, [r3, #8]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8001fa8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	6899      	ldr	r1, [r3, #8]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	699a      	ldr	r2, [r3, #24]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001fca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6899      	ldr	r1, [r3, #8]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	69da      	ldr	r2, [r3, #28]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	609a      	str	r2, [r3, #8]
 8001fde:	e00f      	b.n	8002000 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	689a      	ldr	r2, [r3, #8]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8001fee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	689a      	ldr	r2, [r3, #8]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001ffe:	609a      	str	r2, [r3, #8]
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	7d5b      	ldrb	r3, [r3, #21]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d008      	beq.n	800201a <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	685a      	ldr	r2, [r3, #4]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002016:	605a      	str	r2, [r3, #4]
 8002018:	e007      	b.n	800202a <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002028:	605a      	str	r2, [r3, #4]
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	7d1b      	ldrb	r3, [r3, #20]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d008      	beq.n	8002044 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	e007      	b.n	8002054 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	685a      	ldr	r2, [r3, #4]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002052:	605a      	str	r2, [r3, #4]
  }
  
  switch(sConfigInjected->InjectedRank)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b03      	cmp	r3, #3
 800205a:	d02a      	beq.n	80020b2 <HAL_ADCEx_InjectedConfigChannel+0x26a>
 800205c:	2b03      	cmp	r3, #3
 800205e:	d83a      	bhi.n	80020d6 <HAL_ADCEx_InjectedConfigChannel+0x28e>
 8002060:	2b01      	cmp	r3, #1
 8002062:	d002      	beq.n	800206a <HAL_ADCEx_InjectedConfigChannel+0x222>
 8002064:	2b02      	cmp	r3, #2
 8002066:	d012      	beq.n	800208e <HAL_ADCEx_InjectedConfigChannel+0x246>
 8002068:	e035      	b.n	80020d6 <HAL_ADCEx_InjectedConfigChannel+0x28e>
  {
    case 1:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	6959      	ldr	r1, [r3, #20]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b39      	ldr	r3, [pc, #228]	; (800215c <HAL_ADCEx_InjectedConfigChannel+0x314>)
 8002076:	400b      	ands	r3, r1
 8002078:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	6959      	ldr	r1, [r3, #20]
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	68da      	ldr	r2, [r3, #12]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	615a      	str	r2, [r3, #20]
      break;
 800208c:	e035      	b.n	80020fa <HAL_ADCEx_InjectedConfigChannel+0x2b2>
    case 2:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6999      	ldr	r1, [r3, #24]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	4b30      	ldr	r3, [pc, #192]	; (800215c <HAL_ADCEx_InjectedConfigChannel+0x314>)
 800209a:	400b      	ands	r3, r1
 800209c:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6999      	ldr	r1, [r3, #24]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	68da      	ldr	r2, [r3, #12]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	619a      	str	r2, [r3, #24]
      break;
 80020b0:	e023      	b.n	80020fa <HAL_ADCEx_InjectedConfigChannel+0x2b2>
    case 3:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	69d9      	ldr	r1, [r3, #28]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4b27      	ldr	r3, [pc, #156]	; (800215c <HAL_ADCEx_InjectedConfigChannel+0x314>)
 80020be:	400b      	ands	r3, r1
 80020c0:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	69d9      	ldr	r1, [r3, #28]
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	68da      	ldr	r2, [r3, #12]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	61da      	str	r2, [r3, #28]
      break;
 80020d4:	e011      	b.n	80020fa <HAL_ADCEx_InjectedConfigChannel+0x2b2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6a19      	ldr	r1, [r3, #32]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	4b1e      	ldr	r3, [pc, #120]	; (800215c <HAL_ADCEx_InjectedConfigChannel+0x314>)
 80020e2:	400b      	ands	r3, r1
 80020e4:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6a19      	ldr	r1, [r3, #32]
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	68da      	ldr	r2, [r3, #12]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	430a      	orrs	r2, r1
 80020f6:	621a      	str	r2, [r3, #32]
      break;
 80020f8:	bf00      	nop
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a18      	ldr	r2, [pc, #96]	; (8002160 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d109      	bne.n	8002118 <HAL_ADCEx_InjectedConfigChannel+0x2d0>
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2b12      	cmp	r3, #18
 800210a:	d105      	bne.n	8002118 <HAL_ADCEx_InjectedConfigChannel+0x2d0>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800210c:	4b15      	ldr	r3, [pc, #84]	; (8002164 <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4a14      	ldr	r2, [pc, #80]	; (8002164 <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 8002112:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002116:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a10      	ldr	r2, [pc, #64]	; (8002160 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d10e      	bne.n	8002140 <HAL_ADCEx_InjectedConfigChannel+0x2f8>
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a10      	ldr	r2, [pc, #64]	; (8002168 <HAL_ADCEx_InjectedConfigChannel+0x320>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d003      	beq.n	8002134 <HAL_ADCEx_InjectedConfigChannel+0x2ec>
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2b11      	cmp	r3, #17
 8002132:	d105      	bne.n	8002140 <HAL_ADCEx_InjectedConfigChannel+0x2f8>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002134:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 800213a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800213e:	6053      	str	r3, [r2, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	000f0001 	.word	0x000f0001
 800215c:	fffff000 	.word	0xfffff000
 8002160:	40012000 	.word	0x40012000
 8002164:	40012300 	.word	0x40012300
 8002168:	10000012 	.word	0x10000012

0800216c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800217c:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <__NVIC_SetPriorityGrouping+0x40>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002188:	4013      	ands	r3, r2
 800218a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002194:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <__NVIC_SetPriorityGrouping+0x44>)
 8002196:	4313      	orrs	r3, r2
 8002198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800219a:	4a04      	ldr	r2, [pc, #16]	; (80021ac <__NVIC_SetPriorityGrouping+0x40>)
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	60d3      	str	r3, [r2, #12]
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	e000ed00 	.word	0xe000ed00
 80021b0:	05fa0000 	.word	0x05fa0000

080021b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021b8:	4b04      	ldr	r3, [pc, #16]	; (80021cc <__NVIC_GetPriorityGrouping+0x18>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	0a1b      	lsrs	r3, r3, #8
 80021be:	f003 0307 	and.w	r3, r3, #7
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	e000ed00 	.word	0xe000ed00

080021d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	db0b      	blt.n	80021fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	f003 021f 	and.w	r2, r3, #31
 80021e8:	4907      	ldr	r1, [pc, #28]	; (8002208 <__NVIC_EnableIRQ+0x38>)
 80021ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ee:	095b      	lsrs	r3, r3, #5
 80021f0:	2001      	movs	r0, #1
 80021f2:	fa00 f202 	lsl.w	r2, r0, r2
 80021f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	e000e100 	.word	0xe000e100

0800220c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	6039      	str	r1, [r7, #0]
 8002216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221c:	2b00      	cmp	r3, #0
 800221e:	db0a      	blt.n	8002236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	b2da      	uxtb	r2, r3
 8002224:	490c      	ldr	r1, [pc, #48]	; (8002258 <__NVIC_SetPriority+0x4c>)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	0112      	lsls	r2, r2, #4
 800222c:	b2d2      	uxtb	r2, r2
 800222e:	440b      	add	r3, r1
 8002230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002234:	e00a      	b.n	800224c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	b2da      	uxtb	r2, r3
 800223a:	4908      	ldr	r1, [pc, #32]	; (800225c <__NVIC_SetPriority+0x50>)
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	f003 030f 	and.w	r3, r3, #15
 8002242:	3b04      	subs	r3, #4
 8002244:	0112      	lsls	r2, r2, #4
 8002246:	b2d2      	uxtb	r2, r2
 8002248:	440b      	add	r3, r1
 800224a:	761a      	strb	r2, [r3, #24]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	e000e100 	.word	0xe000e100
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002260:	b480      	push	{r7}
 8002262:	b089      	sub	sp, #36	; 0x24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f1c3 0307 	rsb	r3, r3, #7
 800227a:	2b04      	cmp	r3, #4
 800227c:	bf28      	it	cs
 800227e:	2304      	movcs	r3, #4
 8002280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	3304      	adds	r3, #4
 8002286:	2b06      	cmp	r3, #6
 8002288:	d902      	bls.n	8002290 <NVIC_EncodePriority+0x30>
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3b03      	subs	r3, #3
 800228e:	e000      	b.n	8002292 <NVIC_EncodePriority+0x32>
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002294:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	43da      	mvns	r2, r3
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	401a      	ands	r2, r3
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	fa01 f303 	lsl.w	r3, r1, r3
 80022b2:	43d9      	mvns	r1, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b8:	4313      	orrs	r3, r2
         );
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3724      	adds	r7, #36	; 0x24
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
	...

080022c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3b01      	subs	r3, #1
 80022d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022d8:	d301      	bcc.n	80022de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022da:	2301      	movs	r3, #1
 80022dc:	e00f      	b.n	80022fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022de:	4a0a      	ldr	r2, [pc, #40]	; (8002308 <SysTick_Config+0x40>)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3b01      	subs	r3, #1
 80022e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022e6:	210f      	movs	r1, #15
 80022e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80022ec:	f7ff ff8e 	bl	800220c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022f0:	4b05      	ldr	r3, [pc, #20]	; (8002308 <SysTick_Config+0x40>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022f6:	4b04      	ldr	r3, [pc, #16]	; (8002308 <SysTick_Config+0x40>)
 80022f8:	2207      	movs	r2, #7
 80022fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	e000e010 	.word	0xe000e010

0800230c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7ff ff29 	bl	800216c <__NVIC_SetPriorityGrouping>
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002322:	b580      	push	{r7, lr}
 8002324:	b086      	sub	sp, #24
 8002326:	af00      	add	r7, sp, #0
 8002328:	4603      	mov	r3, r0
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	607a      	str	r2, [r7, #4]
 800232e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002334:	f7ff ff3e 	bl	80021b4 <__NVIC_GetPriorityGrouping>
 8002338:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	68b9      	ldr	r1, [r7, #8]
 800233e:	6978      	ldr	r0, [r7, #20]
 8002340:	f7ff ff8e 	bl	8002260 <NVIC_EncodePriority>
 8002344:	4602      	mov	r2, r0
 8002346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800234a:	4611      	mov	r1, r2
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff ff5d 	bl	800220c <__NVIC_SetPriority>
}
 8002352:	bf00      	nop
 8002354:	3718      	adds	r7, #24
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b082      	sub	sp, #8
 800235e:	af00      	add	r7, sp, #0
 8002360:	4603      	mov	r3, r0
 8002362:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff ff31 	bl	80021d0 <__NVIC_EnableIRQ>
}
 800236e:	bf00      	nop
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b082      	sub	sp, #8
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7ff ffa2 	bl	80022c8 <SysTick_Config>
 8002384:	4603      	mov	r3, r0
}
 8002386:	4618      	mov	r0, r3
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
	...

08002390 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002398:	2300      	movs	r3, #0
 800239a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800239c:	f7ff f90a 	bl	80015b4 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d101      	bne.n	80023ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e099      	b.n	80024e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2202      	movs	r2, #2
 80023b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 0201 	bic.w	r2, r2, #1
 80023ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023cc:	e00f      	b.n	80023ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023ce:	f7ff f8f1 	bl	80015b4 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b05      	cmp	r3, #5
 80023da:	d908      	bls.n	80023ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2220      	movs	r2, #32
 80023e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2203      	movs	r2, #3
 80023e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e078      	b.n	80024e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1e8      	bne.n	80023ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002404:	697a      	ldr	r2, [r7, #20]
 8002406:	4b38      	ldr	r3, [pc, #224]	; (80024e8 <HAL_DMA_Init+0x158>)
 8002408:	4013      	ands	r3, r2
 800240a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800241a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002426:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002432:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a1b      	ldr	r3, [r3, #32]
 8002438:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	4313      	orrs	r3, r2
 800243e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002444:	2b04      	cmp	r3, #4
 8002446:	d107      	bne.n	8002458 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002450:	4313      	orrs	r3, r2
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	4313      	orrs	r3, r2
 8002456:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	697a      	ldr	r2, [r7, #20]
 800245e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	f023 0307 	bic.w	r3, r3, #7
 800246e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002474:	697a      	ldr	r2, [r7, #20]
 8002476:	4313      	orrs	r3, r2
 8002478:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	2b04      	cmp	r3, #4
 8002480:	d117      	bne.n	80024b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	4313      	orrs	r3, r2
 800248a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002490:	2b00      	cmp	r3, #0
 8002492:	d00e      	beq.n	80024b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f000 fa77 	bl	8002988 <DMA_CheckFifoParam>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d008      	beq.n	80024b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2240      	movs	r2, #64	; 0x40
 80024a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2201      	movs	r2, #1
 80024aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80024ae:	2301      	movs	r3, #1
 80024b0:	e016      	b.n	80024e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	697a      	ldr	r2, [r7, #20]
 80024b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 fa2e 	bl	800291c <DMA_CalcBaseAndBitshift>
 80024c0:	4603      	mov	r3, r0
 80024c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024c8:	223f      	movs	r2, #63	; 0x3f
 80024ca:	409a      	lsls	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2201      	movs	r2, #1
 80024da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80024de:	2300      	movs	r3, #0
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	e010803f 	.word	0xe010803f

080024ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
 80024f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024fa:	2300      	movs	r3, #0
 80024fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002502:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800250a:	2b01      	cmp	r3, #1
 800250c:	d101      	bne.n	8002512 <HAL_DMA_Start_IT+0x26>
 800250e:	2302      	movs	r3, #2
 8002510:	e048      	b.n	80025a4 <HAL_DMA_Start_IT+0xb8>
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b01      	cmp	r3, #1
 8002524:	d137      	bne.n	8002596 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2202      	movs	r2, #2
 800252a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2200      	movs	r2, #0
 8002532:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	68b9      	ldr	r1, [r7, #8]
 800253a:	68f8      	ldr	r0, [r7, #12]
 800253c:	f000 f9c0 	bl	80028c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002544:	223f      	movs	r2, #63	; 0x3f
 8002546:	409a      	lsls	r2, r3
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f042 0216 	orr.w	r2, r2, #22
 800255a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	695a      	ldr	r2, [r3, #20]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800256a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002570:	2b00      	cmp	r3, #0
 8002572:	d007      	beq.n	8002584 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f042 0208 	orr.w	r2, r2, #8
 8002582:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 0201 	orr.w	r2, r2, #1
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	e005      	b.n	80025a2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800259e:	2302      	movs	r3, #2
 80025a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80025a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80025b4:	2300      	movs	r3, #0
 80025b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80025b8:	4b8e      	ldr	r3, [pc, #568]	; (80027f4 <HAL_DMA_IRQHandler+0x248>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a8e      	ldr	r2, [pc, #568]	; (80027f8 <HAL_DMA_IRQHandler+0x24c>)
 80025be:	fba2 2303 	umull	r2, r3, r2, r3
 80025c2:	0a9b      	lsrs	r3, r3, #10
 80025c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d6:	2208      	movs	r2, #8
 80025d8:	409a      	lsls	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4013      	ands	r3, r2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d01a      	beq.n	8002618 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0304 	and.w	r3, r3, #4
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d013      	beq.n	8002618 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 0204 	bic.w	r2, r2, #4
 80025fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002604:	2208      	movs	r2, #8
 8002606:	409a      	lsls	r2, r3
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002610:	f043 0201 	orr.w	r2, r3, #1
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800261c:	2201      	movs	r2, #1
 800261e:	409a      	lsls	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4013      	ands	r3, r2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d012      	beq.n	800264e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00b      	beq.n	800264e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800263a:	2201      	movs	r2, #1
 800263c:	409a      	lsls	r2, r3
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002646:	f043 0202 	orr.w	r2, r3, #2
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002652:	2204      	movs	r2, #4
 8002654:	409a      	lsls	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	4013      	ands	r3, r2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d012      	beq.n	8002684 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00b      	beq.n	8002684 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002670:	2204      	movs	r2, #4
 8002672:	409a      	lsls	r2, r3
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800267c:	f043 0204 	orr.w	r2, r3, #4
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002688:	2210      	movs	r2, #16
 800268a:	409a      	lsls	r2, r3
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	4013      	ands	r3, r2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d043      	beq.n	800271c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d03c      	beq.n	800271c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a6:	2210      	movs	r2, #16
 80026a8:	409a      	lsls	r2, r3
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d018      	beq.n	80026ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d108      	bne.n	80026dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d024      	beq.n	800271c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	4798      	blx	r3
 80026da:	e01f      	b.n	800271c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d01b      	beq.n	800271c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	4798      	blx	r3
 80026ec:	e016      	b.n	800271c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d107      	bne.n	800270c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 0208 	bic.w	r2, r2, #8
 800270a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002710:	2b00      	cmp	r3, #0
 8002712:	d003      	beq.n	800271c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002720:	2220      	movs	r2, #32
 8002722:	409a      	lsls	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4013      	ands	r3, r2
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 808f 	beq.w	800284c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0310 	and.w	r3, r3, #16
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 8087 	beq.w	800284c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002742:	2220      	movs	r2, #32
 8002744:	409a      	lsls	r2, r3
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b05      	cmp	r3, #5
 8002754:	d136      	bne.n	80027c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 0216 	bic.w	r2, r2, #22
 8002764:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	695a      	ldr	r2, [r3, #20]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002774:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	2b00      	cmp	r3, #0
 800277c:	d103      	bne.n	8002786 <HAL_DMA_IRQHandler+0x1da>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002782:	2b00      	cmp	r3, #0
 8002784:	d007      	beq.n	8002796 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f022 0208 	bic.w	r2, r2, #8
 8002794:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800279a:	223f      	movs	r2, #63	; 0x3f
 800279c:	409a      	lsls	r2, r3
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d07e      	beq.n	80028b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	4798      	blx	r3
        }
        return;
 80027c2:	e079      	b.n	80028b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d01d      	beq.n	800280e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10d      	bne.n	80027fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d031      	beq.n	800284c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	4798      	blx	r3
 80027f0:	e02c      	b.n	800284c <HAL_DMA_IRQHandler+0x2a0>
 80027f2:	bf00      	nop
 80027f4:	20000004 	.word	0x20000004
 80027f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002800:	2b00      	cmp	r3, #0
 8002802:	d023      	beq.n	800284c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	4798      	blx	r3
 800280c:	e01e      	b.n	800284c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002818:	2b00      	cmp	r3, #0
 800281a:	d10f      	bne.n	800283c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 0210 	bic.w	r2, r2, #16
 800282a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002840:	2b00      	cmp	r3, #0
 8002842:	d003      	beq.n	800284c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002850:	2b00      	cmp	r3, #0
 8002852:	d032      	beq.n	80028ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	2b00      	cmp	r3, #0
 800285e:	d022      	beq.n	80028a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2205      	movs	r2, #5
 8002864:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0201 	bic.w	r2, r2, #1
 8002876:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	3301      	adds	r3, #1
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	429a      	cmp	r2, r3
 8002882:	d307      	bcc.n	8002894 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f2      	bne.n	8002878 <HAL_DMA_IRQHandler+0x2cc>
 8002892:	e000      	b.n	8002896 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002894:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d005      	beq.n	80028ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	4798      	blx	r3
 80028b6:	e000      	b.n	80028ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80028b8:	bf00      	nop
    }
  }
}
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
 80028cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	2b40      	cmp	r3, #64	; 0x40
 80028ec:	d108      	bne.n	8002900 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68ba      	ldr	r2, [r7, #8]
 80028fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80028fe:	e007      	b.n	8002910 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	60da      	str	r2, [r3, #12]
}
 8002910:	bf00      	nop
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	b2db      	uxtb	r3, r3
 800292a:	3b10      	subs	r3, #16
 800292c:	4a13      	ldr	r2, [pc, #76]	; (800297c <DMA_CalcBaseAndBitshift+0x60>)
 800292e:	fba2 2303 	umull	r2, r3, r2, r3
 8002932:	091b      	lsrs	r3, r3, #4
 8002934:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002936:	4a12      	ldr	r2, [pc, #72]	; (8002980 <DMA_CalcBaseAndBitshift+0x64>)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	4413      	add	r3, r2
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	461a      	mov	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2b03      	cmp	r3, #3
 8002948:	d908      	bls.n	800295c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	4b0c      	ldr	r3, [pc, #48]	; (8002984 <DMA_CalcBaseAndBitshift+0x68>)
 8002952:	4013      	ands	r3, r2
 8002954:	1d1a      	adds	r2, r3, #4
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	659a      	str	r2, [r3, #88]	; 0x58
 800295a:	e006      	b.n	800296a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	461a      	mov	r2, r3
 8002962:	4b08      	ldr	r3, [pc, #32]	; (8002984 <DMA_CalcBaseAndBitshift+0x68>)
 8002964:	4013      	ands	r3, r2
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	aaaaaaab 	.word	0xaaaaaaab
 8002980:	08009084 	.word	0x08009084
 8002984:	fffffc00 	.word	0xfffffc00

08002988 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002990:	2300      	movs	r3, #0
 8002992:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002998:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d11f      	bne.n	80029e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d856      	bhi.n	8002a56 <DMA_CheckFifoParam+0xce>
 80029a8:	a201      	add	r2, pc, #4	; (adr r2, 80029b0 <DMA_CheckFifoParam+0x28>)
 80029aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ae:	bf00      	nop
 80029b0:	080029c1 	.word	0x080029c1
 80029b4:	080029d3 	.word	0x080029d3
 80029b8:	080029c1 	.word	0x080029c1
 80029bc:	08002a57 	.word	0x08002a57
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d046      	beq.n	8002a5a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029d0:	e043      	b.n	8002a5a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029da:	d140      	bne.n	8002a5e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029e0:	e03d      	b.n	8002a5e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029ea:	d121      	bne.n	8002a30 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2b03      	cmp	r3, #3
 80029f0:	d837      	bhi.n	8002a62 <DMA_CheckFifoParam+0xda>
 80029f2:	a201      	add	r2, pc, #4	; (adr r2, 80029f8 <DMA_CheckFifoParam+0x70>)
 80029f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f8:	08002a09 	.word	0x08002a09
 80029fc:	08002a0f 	.word	0x08002a0f
 8002a00:	08002a09 	.word	0x08002a09
 8002a04:	08002a21 	.word	0x08002a21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a0c:	e030      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d025      	beq.n	8002a66 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a1e:	e022      	b.n	8002a66 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a24:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a28:	d11f      	bne.n	8002a6a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a2e:	e01c      	b.n	8002a6a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d903      	bls.n	8002a3e <DMA_CheckFifoParam+0xb6>
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	2b03      	cmp	r3, #3
 8002a3a:	d003      	beq.n	8002a44 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a3c:	e018      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	73fb      	strb	r3, [r7, #15]
      break;
 8002a42:	e015      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00e      	beq.n	8002a6e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	73fb      	strb	r3, [r7, #15]
      break;
 8002a54:	e00b      	b.n	8002a6e <DMA_CheckFifoParam+0xe6>
      break;
 8002a56:	bf00      	nop
 8002a58:	e00a      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a5a:	bf00      	nop
 8002a5c:	e008      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a5e:	bf00      	nop
 8002a60:	e006      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a62:	bf00      	nop
 8002a64:	e004      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a66:	bf00      	nop
 8002a68:	e002      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;   
 8002a6a:	bf00      	nop
 8002a6c:	e000      	b.n	8002a70 <DMA_CheckFifoParam+0xe8>
      break;
 8002a6e:	bf00      	nop
    }
  } 
  
  return status; 
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop

08002a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b089      	sub	sp, #36	; 0x24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61fb      	str	r3, [r7, #28]
 8002a9e:	e175      	b.n	8002d8c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	f040 8164 	bne.w	8002d86 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d005      	beq.n	8002ad6 <HAL_GPIO_Init+0x56>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d130      	bne.n	8002b38 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	2203      	movs	r2, #3
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4013      	ands	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	091b      	lsrs	r3, r3, #4
 8002b22:	f003 0201 	and.w	r2, r3, #1
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	d017      	beq.n	8002b74 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2203      	movs	r2, #3
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f003 0303 	and.w	r3, r3, #3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d123      	bne.n	8002bc8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	08da      	lsrs	r2, r3, #3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3208      	adds	r2, #8
 8002b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	220f      	movs	r2, #15
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	691a      	ldr	r2, [r3, #16]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	08da      	lsrs	r2, r3, #3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3208      	adds	r2, #8
 8002bc2:	69b9      	ldr	r1, [r7, #24]
 8002bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	2203      	movs	r2, #3
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0203 	and.w	r2, r3, #3
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 80be 	beq.w	8002d86 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c0a:	4b66      	ldr	r3, [pc, #408]	; (8002da4 <HAL_GPIO_Init+0x324>)
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0e:	4a65      	ldr	r2, [pc, #404]	; (8002da4 <HAL_GPIO_Init+0x324>)
 8002c10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c14:	6453      	str	r3, [r2, #68]	; 0x44
 8002c16:	4b63      	ldr	r3, [pc, #396]	; (8002da4 <HAL_GPIO_Init+0x324>)
 8002c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002c22:	4a61      	ldr	r2, [pc, #388]	; (8002da8 <HAL_GPIO_Init+0x328>)
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	089b      	lsrs	r3, r3, #2
 8002c28:	3302      	adds	r3, #2
 8002c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	220f      	movs	r2, #15
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	4013      	ands	r3, r2
 8002c44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a58      	ldr	r2, [pc, #352]	; (8002dac <HAL_GPIO_Init+0x32c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d037      	beq.n	8002cbe <HAL_GPIO_Init+0x23e>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a57      	ldr	r2, [pc, #348]	; (8002db0 <HAL_GPIO_Init+0x330>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d031      	beq.n	8002cba <HAL_GPIO_Init+0x23a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a56      	ldr	r2, [pc, #344]	; (8002db4 <HAL_GPIO_Init+0x334>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d02b      	beq.n	8002cb6 <HAL_GPIO_Init+0x236>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a55      	ldr	r2, [pc, #340]	; (8002db8 <HAL_GPIO_Init+0x338>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d025      	beq.n	8002cb2 <HAL_GPIO_Init+0x232>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a54      	ldr	r2, [pc, #336]	; (8002dbc <HAL_GPIO_Init+0x33c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d01f      	beq.n	8002cae <HAL_GPIO_Init+0x22e>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a53      	ldr	r2, [pc, #332]	; (8002dc0 <HAL_GPIO_Init+0x340>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d019      	beq.n	8002caa <HAL_GPIO_Init+0x22a>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a52      	ldr	r2, [pc, #328]	; (8002dc4 <HAL_GPIO_Init+0x344>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d013      	beq.n	8002ca6 <HAL_GPIO_Init+0x226>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a51      	ldr	r2, [pc, #324]	; (8002dc8 <HAL_GPIO_Init+0x348>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d00d      	beq.n	8002ca2 <HAL_GPIO_Init+0x222>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a50      	ldr	r2, [pc, #320]	; (8002dcc <HAL_GPIO_Init+0x34c>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d007      	beq.n	8002c9e <HAL_GPIO_Init+0x21e>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a4f      	ldr	r2, [pc, #316]	; (8002dd0 <HAL_GPIO_Init+0x350>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d101      	bne.n	8002c9a <HAL_GPIO_Init+0x21a>
 8002c96:	2309      	movs	r3, #9
 8002c98:	e012      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002c9a:	230a      	movs	r3, #10
 8002c9c:	e010      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002c9e:	2308      	movs	r3, #8
 8002ca0:	e00e      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002ca2:	2307      	movs	r3, #7
 8002ca4:	e00c      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002ca6:	2306      	movs	r3, #6
 8002ca8:	e00a      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002caa:	2305      	movs	r3, #5
 8002cac:	e008      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cae:	2304      	movs	r3, #4
 8002cb0:	e006      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e004      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	e002      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e000      	b.n	8002cc0 <HAL_GPIO_Init+0x240>
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	69fa      	ldr	r2, [r7, #28]
 8002cc2:	f002 0203 	and.w	r2, r2, #3
 8002cc6:	0092      	lsls	r2, r2, #2
 8002cc8:	4093      	lsls	r3, r2
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002cd0:	4935      	ldr	r1, [pc, #212]	; (8002da8 <HAL_GPIO_Init+0x328>)
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	089b      	lsrs	r3, r3, #2
 8002cd6:	3302      	adds	r3, #2
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cde:	4b3d      	ldr	r3, [pc, #244]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	4013      	ands	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d02:	4a34      	ldr	r2, [pc, #208]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d08:	4b32      	ldr	r3, [pc, #200]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d2c:	4a29      	ldr	r2, [pc, #164]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d32:	4b28      	ldr	r3, [pc, #160]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	43db      	mvns	r3, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4013      	ands	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d56:	4a1f      	ldr	r2, [pc, #124]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	43db      	mvns	r3, r3
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d003      	beq.n	8002d80 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d80:	4a14      	ldr	r2, [pc, #80]	; (8002dd4 <HAL_GPIO_Init+0x354>)
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	61fb      	str	r3, [r7, #28]
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	2b0f      	cmp	r3, #15
 8002d90:	f67f ae86 	bls.w	8002aa0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	3724      	adds	r7, #36	; 0x24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	40023800 	.word	0x40023800
 8002da8:	40013800 	.word	0x40013800
 8002dac:	40020000 	.word	0x40020000
 8002db0:	40020400 	.word	0x40020400
 8002db4:	40020800 	.word	0x40020800
 8002db8:	40020c00 	.word	0x40020c00
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	40021400 	.word	0x40021400
 8002dc4:	40021800 	.word	0x40021800
 8002dc8:	40021c00 	.word	0x40021c00
 8002dcc:	40022000 	.word	0x40022000
 8002dd0:	40022400 	.word	0x40022400
 8002dd4:	40013c00 	.word	0x40013c00

08002dd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	807b      	strh	r3, [r7, #2]
 8002de4:	4613      	mov	r3, r2
 8002de6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002de8:	787b      	ldrb	r3, [r7, #1]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dee:	887a      	ldrh	r2, [r7, #2]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002df4:	e003      	b.n	8002dfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002df6:	887b      	ldrh	r3, [r7, #2]
 8002df8:	041a      	lsls	r2, r3, #16
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	619a      	str	r2, [r3, #24]
}
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
	...

08002e0c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e16:	4b23      	ldr	r3, [pc, #140]	; (8002ea4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1a:	4a22      	ldr	r2, [pc, #136]	; (8002ea4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e20:	6413      	str	r3, [r2, #64]	; 0x40
 8002e22:	4b20      	ldr	r3, [pc, #128]	; (8002ea4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2a:	603b      	str	r3, [r7, #0]
 8002e2c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002e2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a1d      	ldr	r2, [pc, #116]	; (8002ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e38:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e3a:	f7fe fbbb 	bl	80015b4 <HAL_GetTick>
 8002e3e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e40:	e009      	b.n	8002e56 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e42:	f7fe fbb7 	bl	80015b4 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e50:	d901      	bls.n	8002e56 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e022      	b.n	8002e9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e56:	4b14      	ldr	r3, [pc, #80]	; (8002ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e62:	d1ee      	bne.n	8002e42 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002e64:	4b10      	ldr	r3, [pc, #64]	; (8002ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a0f      	ldr	r2, [pc, #60]	; (8002ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e6e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e70:	f7fe fba0 	bl	80015b4 <HAL_GetTick>
 8002e74:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e76:	e009      	b.n	8002e8c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e78:	f7fe fb9c 	bl	80015b4 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e86:	d901      	bls.n	8002e8c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e007      	b.n	8002e9c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e8c:	4b06      	ldr	r3, [pc, #24]	; (8002ea8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e98:	d1ee      	bne.n	8002e78 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3708      	adds	r7, #8
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	40007000 	.word	0x40007000

08002eac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e29b      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	f000 8087 	beq.w	8002fde <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ed0:	4b96      	ldr	r3, [pc, #600]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 030c 	and.w	r3, r3, #12
 8002ed8:	2b04      	cmp	r3, #4
 8002eda:	d00c      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002edc:	4b93      	ldr	r3, [pc, #588]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 030c 	and.w	r3, r3, #12
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d112      	bne.n	8002f0e <HAL_RCC_OscConfig+0x62>
 8002ee8:	4b90      	ldr	r3, [pc, #576]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ef0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ef4:	d10b      	bne.n	8002f0e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef6:	4b8d      	ldr	r3, [pc, #564]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d06c      	beq.n	8002fdc <HAL_RCC_OscConfig+0x130>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d168      	bne.n	8002fdc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e275      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f16:	d106      	bne.n	8002f26 <HAL_RCC_OscConfig+0x7a>
 8002f18:	4b84      	ldr	r3, [pc, #528]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a83      	ldr	r2, [pc, #524]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f22:	6013      	str	r3, [r2, #0]
 8002f24:	e02e      	b.n	8002f84 <HAL_RCC_OscConfig+0xd8>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10c      	bne.n	8002f48 <HAL_RCC_OscConfig+0x9c>
 8002f2e:	4b7f      	ldr	r3, [pc, #508]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a7e      	ldr	r2, [pc, #504]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f38:	6013      	str	r3, [r2, #0]
 8002f3a:	4b7c      	ldr	r3, [pc, #496]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a7b      	ldr	r2, [pc, #492]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	e01d      	b.n	8002f84 <HAL_RCC_OscConfig+0xd8>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f50:	d10c      	bne.n	8002f6c <HAL_RCC_OscConfig+0xc0>
 8002f52:	4b76      	ldr	r3, [pc, #472]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a75      	ldr	r2, [pc, #468]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f5c:	6013      	str	r3, [r2, #0]
 8002f5e:	4b73      	ldr	r3, [pc, #460]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a72      	ldr	r2, [pc, #456]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f68:	6013      	str	r3, [r2, #0]
 8002f6a:	e00b      	b.n	8002f84 <HAL_RCC_OscConfig+0xd8>
 8002f6c:	4b6f      	ldr	r3, [pc, #444]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a6e      	ldr	r2, [pc, #440]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f76:	6013      	str	r3, [r2, #0]
 8002f78:	4b6c      	ldr	r3, [pc, #432]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a6b      	ldr	r2, [pc, #428]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002f7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d013      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8c:	f7fe fb12 	bl	80015b4 <HAL_GetTick>
 8002f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f92:	e008      	b.n	8002fa6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f94:	f7fe fb0e 	bl	80015b4 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b64      	cmp	r3, #100	; 0x64
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e229      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa6:	4b61      	ldr	r3, [pc, #388]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d0f0      	beq.n	8002f94 <HAL_RCC_OscConfig+0xe8>
 8002fb2:	e014      	b.n	8002fde <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb4:	f7fe fafe 	bl	80015b4 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fbc:	f7fe fafa 	bl	80015b4 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b64      	cmp	r3, #100	; 0x64
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e215      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fce:	4b57      	ldr	r3, [pc, #348]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f0      	bne.n	8002fbc <HAL_RCC_OscConfig+0x110>
 8002fda:	e000      	b.n	8002fde <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d069      	beq.n	80030be <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fea:	4b50      	ldr	r3, [pc, #320]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 030c 	and.w	r3, r3, #12
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00b      	beq.n	800300e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ff6:	4b4d      	ldr	r3, [pc, #308]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 030c 	and.w	r3, r3, #12
 8002ffe:	2b08      	cmp	r3, #8
 8003000:	d11c      	bne.n	800303c <HAL_RCC_OscConfig+0x190>
 8003002:	4b4a      	ldr	r3, [pc, #296]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d116      	bne.n	800303c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800300e:	4b47      	ldr	r3, [pc, #284]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d005      	beq.n	8003026 <HAL_RCC_OscConfig+0x17a>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d001      	beq.n	8003026 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e1e9      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003026:	4b41      	ldr	r3, [pc, #260]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	493d      	ldr	r1, [pc, #244]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8003036:	4313      	orrs	r3, r2
 8003038:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800303a:	e040      	b.n	80030be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d023      	beq.n	800308c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003044:	4b39      	ldr	r3, [pc, #228]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a38      	ldr	r2, [pc, #224]	; (800312c <HAL_RCC_OscConfig+0x280>)
 800304a:	f043 0301 	orr.w	r3, r3, #1
 800304e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003050:	f7fe fab0 	bl	80015b4 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003058:	f7fe faac 	bl	80015b4 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e1c7      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800306a:	4b30      	ldr	r3, [pc, #192]	; (800312c <HAL_RCC_OscConfig+0x280>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d0f0      	beq.n	8003058 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003076:	4b2d      	ldr	r3, [pc, #180]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	00db      	lsls	r3, r3, #3
 8003084:	4929      	ldr	r1, [pc, #164]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8003086:	4313      	orrs	r3, r2
 8003088:	600b      	str	r3, [r1, #0]
 800308a:	e018      	b.n	80030be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800308c:	4b27      	ldr	r3, [pc, #156]	; (800312c <HAL_RCC_OscConfig+0x280>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a26      	ldr	r2, [pc, #152]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8003092:	f023 0301 	bic.w	r3, r3, #1
 8003096:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003098:	f7fe fa8c 	bl	80015b4 <HAL_GetTick>
 800309c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800309e:	e008      	b.n	80030b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a0:	f7fe fa88 	bl	80015b4 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e1a3      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030b2:	4b1e      	ldr	r3, [pc, #120]	; (800312c <HAL_RCC_OscConfig+0x280>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f0      	bne.n	80030a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0308 	and.w	r3, r3, #8
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d038      	beq.n	800313c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d019      	beq.n	8003106 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030d2:	4b16      	ldr	r3, [pc, #88]	; (800312c <HAL_RCC_OscConfig+0x280>)
 80030d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030d6:	4a15      	ldr	r2, [pc, #84]	; (800312c <HAL_RCC_OscConfig+0x280>)
 80030d8:	f043 0301 	orr.w	r3, r3, #1
 80030dc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030de:	f7fe fa69 	bl	80015b4 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030e4:	e008      	b.n	80030f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030e6:	f7fe fa65 	bl	80015b4 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d901      	bls.n	80030f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e180      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030f8:	4b0c      	ldr	r3, [pc, #48]	; (800312c <HAL_RCC_OscConfig+0x280>)
 80030fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d0f0      	beq.n	80030e6 <HAL_RCC_OscConfig+0x23a>
 8003104:	e01a      	b.n	800313c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003106:	4b09      	ldr	r3, [pc, #36]	; (800312c <HAL_RCC_OscConfig+0x280>)
 8003108:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800310a:	4a08      	ldr	r2, [pc, #32]	; (800312c <HAL_RCC_OscConfig+0x280>)
 800310c:	f023 0301 	bic.w	r3, r3, #1
 8003110:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003112:	f7fe fa4f 	bl	80015b4 <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003118:	e00a      	b.n	8003130 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800311a:	f7fe fa4b 	bl	80015b4 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b02      	cmp	r3, #2
 8003126:	d903      	bls.n	8003130 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e166      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
 800312c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003130:	4b92      	ldr	r3, [pc, #584]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003132:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1ee      	bne.n	800311a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 80a4 	beq.w	8003292 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800314a:	4b8c      	ldr	r3, [pc, #560]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800314c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10d      	bne.n	8003172 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003156:	4b89      	ldr	r3, [pc, #548]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	4a88      	ldr	r2, [pc, #544]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800315c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003160:	6413      	str	r3, [r2, #64]	; 0x40
 8003162:	4b86      	ldr	r3, [pc, #536]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316a:	60bb      	str	r3, [r7, #8]
 800316c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800316e:	2301      	movs	r3, #1
 8003170:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003172:	4b83      	ldr	r3, [pc, #524]	; (8003380 <HAL_RCC_OscConfig+0x4d4>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800317a:	2b00      	cmp	r3, #0
 800317c:	d118      	bne.n	80031b0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800317e:	4b80      	ldr	r3, [pc, #512]	; (8003380 <HAL_RCC_OscConfig+0x4d4>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a7f      	ldr	r2, [pc, #508]	; (8003380 <HAL_RCC_OscConfig+0x4d4>)
 8003184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003188:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800318a:	f7fe fa13 	bl	80015b4 <HAL_GetTick>
 800318e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003190:	e008      	b.n	80031a4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003192:	f7fe fa0f 	bl	80015b4 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	2b64      	cmp	r3, #100	; 0x64
 800319e:	d901      	bls.n	80031a4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e12a      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031a4:	4b76      	ldr	r3, [pc, #472]	; (8003380 <HAL_RCC_OscConfig+0x4d4>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d0f0      	beq.n	8003192 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d106      	bne.n	80031c6 <HAL_RCC_OscConfig+0x31a>
 80031b8:	4b70      	ldr	r3, [pc, #448]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80031ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031bc:	4a6f      	ldr	r2, [pc, #444]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80031be:	f043 0301 	orr.w	r3, r3, #1
 80031c2:	6713      	str	r3, [r2, #112]	; 0x70
 80031c4:	e02d      	b.n	8003222 <HAL_RCC_OscConfig+0x376>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10c      	bne.n	80031e8 <HAL_RCC_OscConfig+0x33c>
 80031ce:	4b6b      	ldr	r3, [pc, #428]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80031d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d2:	4a6a      	ldr	r2, [pc, #424]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80031d4:	f023 0301 	bic.w	r3, r3, #1
 80031d8:	6713      	str	r3, [r2, #112]	; 0x70
 80031da:	4b68      	ldr	r3, [pc, #416]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80031dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031de:	4a67      	ldr	r2, [pc, #412]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80031e0:	f023 0304 	bic.w	r3, r3, #4
 80031e4:	6713      	str	r3, [r2, #112]	; 0x70
 80031e6:	e01c      	b.n	8003222 <HAL_RCC_OscConfig+0x376>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2b05      	cmp	r3, #5
 80031ee:	d10c      	bne.n	800320a <HAL_RCC_OscConfig+0x35e>
 80031f0:	4b62      	ldr	r3, [pc, #392]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80031f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031f4:	4a61      	ldr	r2, [pc, #388]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80031f6:	f043 0304 	orr.w	r3, r3, #4
 80031fa:	6713      	str	r3, [r2, #112]	; 0x70
 80031fc:	4b5f      	ldr	r3, [pc, #380]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80031fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003200:	4a5e      	ldr	r2, [pc, #376]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003202:	f043 0301 	orr.w	r3, r3, #1
 8003206:	6713      	str	r3, [r2, #112]	; 0x70
 8003208:	e00b      	b.n	8003222 <HAL_RCC_OscConfig+0x376>
 800320a:	4b5c      	ldr	r3, [pc, #368]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800320c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800320e:	4a5b      	ldr	r2, [pc, #364]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003210:	f023 0301 	bic.w	r3, r3, #1
 8003214:	6713      	str	r3, [r2, #112]	; 0x70
 8003216:	4b59      	ldr	r3, [pc, #356]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800321a:	4a58      	ldr	r2, [pc, #352]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800321c:	f023 0304 	bic.w	r3, r3, #4
 8003220:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d015      	beq.n	8003256 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800322a:	f7fe f9c3 	bl	80015b4 <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003230:	e00a      	b.n	8003248 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003232:	f7fe f9bf 	bl	80015b4 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003240:	4293      	cmp	r3, r2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e0d8      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003248:	4b4c      	ldr	r3, [pc, #304]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800324a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0ee      	beq.n	8003232 <HAL_RCC_OscConfig+0x386>
 8003254:	e014      	b.n	8003280 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003256:	f7fe f9ad 	bl	80015b4 <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800325c:	e00a      	b.n	8003274 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800325e:	f7fe f9a9 	bl	80015b4 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	f241 3288 	movw	r2, #5000	; 0x1388
 800326c:	4293      	cmp	r3, r2
 800326e:	d901      	bls.n	8003274 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e0c2      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003274:	4b41      	ldr	r3, [pc, #260]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1ee      	bne.n	800325e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003280:	7dfb      	ldrb	r3, [r7, #23]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d105      	bne.n	8003292 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003286:	4b3d      	ldr	r3, [pc, #244]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	4a3c      	ldr	r2, [pc, #240]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800328c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003290:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	2b00      	cmp	r3, #0
 8003298:	f000 80ae 	beq.w	80033f8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800329c:	4b37      	ldr	r3, [pc, #220]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f003 030c 	and.w	r3, r3, #12
 80032a4:	2b08      	cmp	r3, #8
 80032a6:	d06d      	beq.n	8003384 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d14b      	bne.n	8003348 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b0:	4b32      	ldr	r3, [pc, #200]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a31      	ldr	r2, [pc, #196]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80032b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7fe f97a 	bl	80015b4 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c4:	f7fe f976 	bl	80015b4 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e091      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d6:	4b29      	ldr	r3, [pc, #164]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f0      	bne.n	80032c4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	69da      	ldr	r2, [r3, #28]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	019b      	lsls	r3, r3, #6
 80032f2:	431a      	orrs	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f8:	085b      	lsrs	r3, r3, #1
 80032fa:	3b01      	subs	r3, #1
 80032fc:	041b      	lsls	r3, r3, #16
 80032fe:	431a      	orrs	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003304:	061b      	lsls	r3, r3, #24
 8003306:	431a      	orrs	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330c:	071b      	lsls	r3, r3, #28
 800330e:	491b      	ldr	r1, [pc, #108]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003310:	4313      	orrs	r3, r2
 8003312:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003314:	4b19      	ldr	r3, [pc, #100]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a18      	ldr	r2, [pc, #96]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800331a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800331e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003320:	f7fe f948 	bl	80015b4 <HAL_GetTick>
 8003324:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003328:	f7fe f944 	bl	80015b4 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e05f      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800333a:	4b10      	ldr	r3, [pc, #64]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d0f0      	beq.n	8003328 <HAL_RCC_OscConfig+0x47c>
 8003346:	e057      	b.n	80033f8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003348:	4b0c      	ldr	r3, [pc, #48]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a0b      	ldr	r2, [pc, #44]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 800334e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003352:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003354:	f7fe f92e 	bl	80015b4 <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800335c:	f7fe f92a 	bl	80015b4 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e045      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800336e:	4b03      	ldr	r3, [pc, #12]	; (800337c <HAL_RCC_OscConfig+0x4d0>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1f0      	bne.n	800335c <HAL_RCC_OscConfig+0x4b0>
 800337a:	e03d      	b.n	80033f8 <HAL_RCC_OscConfig+0x54c>
 800337c:	40023800 	.word	0x40023800
 8003380:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003384:	4b1f      	ldr	r3, [pc, #124]	; (8003404 <HAL_RCC_OscConfig+0x558>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d030      	beq.n	80033f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800339c:	429a      	cmp	r2, r3
 800339e:	d129      	bne.n	80033f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d122      	bne.n	80033f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033ae:	68fa      	ldr	r2, [r7, #12]
 80033b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80033b4:	4013      	ands	r3, r2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80033ba:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033bc:	4293      	cmp	r3, r2
 80033be:	d119      	bne.n	80033f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ca:	085b      	lsrs	r3, r3, #1
 80033cc:	3b01      	subs	r3, #1
 80033ce:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d10f      	bne.n	80033f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033de:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d107      	bne.n	80033f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ee:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d001      	beq.n	80033f8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e000      	b.n	80033fa <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	40023800 	.word	0x40023800

08003408 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003412:	2300      	movs	r3, #0
 8003414:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d101      	bne.n	8003420 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e0d0      	b.n	80035c2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003420:	4b6a      	ldr	r3, [pc, #424]	; (80035cc <HAL_RCC_ClockConfig+0x1c4>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 030f 	and.w	r3, r3, #15
 8003428:	683a      	ldr	r2, [r7, #0]
 800342a:	429a      	cmp	r2, r3
 800342c:	d910      	bls.n	8003450 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800342e:	4b67      	ldr	r3, [pc, #412]	; (80035cc <HAL_RCC_ClockConfig+0x1c4>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f023 020f 	bic.w	r2, r3, #15
 8003436:	4965      	ldr	r1, [pc, #404]	; (80035cc <HAL_RCC_ClockConfig+0x1c4>)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	4313      	orrs	r3, r2
 800343c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800343e:	4b63      	ldr	r3, [pc, #396]	; (80035cc <HAL_RCC_ClockConfig+0x1c4>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 030f 	and.w	r3, r3, #15
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	429a      	cmp	r2, r3
 800344a:	d001      	beq.n	8003450 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e0b8      	b.n	80035c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d020      	beq.n	800349e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0304 	and.w	r3, r3, #4
 8003464:	2b00      	cmp	r3, #0
 8003466:	d005      	beq.n	8003474 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003468:	4b59      	ldr	r3, [pc, #356]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	4a58      	ldr	r2, [pc, #352]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 800346e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003472:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0308 	and.w	r3, r3, #8
 800347c:	2b00      	cmp	r3, #0
 800347e:	d005      	beq.n	800348c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003480:	4b53      	ldr	r3, [pc, #332]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	4a52      	ldr	r2, [pc, #328]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003486:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800348a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800348c:	4b50      	ldr	r3, [pc, #320]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	494d      	ldr	r1, [pc, #308]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 800349a:	4313      	orrs	r3, r2
 800349c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d040      	beq.n	800352c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d107      	bne.n	80034c2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034b2:	4b47      	ldr	r3, [pc, #284]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d115      	bne.n	80034ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e07f      	b.n	80035c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d107      	bne.n	80034da <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ca:	4b41      	ldr	r3, [pc, #260]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d109      	bne.n	80034ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e073      	b.n	80035c2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034da:	4b3d      	ldr	r3, [pc, #244]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d101      	bne.n	80034ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e06b      	b.n	80035c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034ea:	4b39      	ldr	r3, [pc, #228]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f023 0203 	bic.w	r2, r3, #3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	4936      	ldr	r1, [pc, #216]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034fc:	f7fe f85a 	bl	80015b4 <HAL_GetTick>
 8003500:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003502:	e00a      	b.n	800351a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003504:	f7fe f856 	bl	80015b4 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003512:	4293      	cmp	r3, r2
 8003514:	d901      	bls.n	800351a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e053      	b.n	80035c2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800351a:	4b2d      	ldr	r3, [pc, #180]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f003 020c 	and.w	r2, r3, #12
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	429a      	cmp	r2, r3
 800352a:	d1eb      	bne.n	8003504 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800352c:	4b27      	ldr	r3, [pc, #156]	; (80035cc <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 030f 	and.w	r3, r3, #15
 8003534:	683a      	ldr	r2, [r7, #0]
 8003536:	429a      	cmp	r2, r3
 8003538:	d210      	bcs.n	800355c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800353a:	4b24      	ldr	r3, [pc, #144]	; (80035cc <HAL_RCC_ClockConfig+0x1c4>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f023 020f 	bic.w	r2, r3, #15
 8003542:	4922      	ldr	r1, [pc, #136]	; (80035cc <HAL_RCC_ClockConfig+0x1c4>)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	4313      	orrs	r3, r2
 8003548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800354a:	4b20      	ldr	r3, [pc, #128]	; (80035cc <HAL_RCC_ClockConfig+0x1c4>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	429a      	cmp	r2, r3
 8003556:	d001      	beq.n	800355c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e032      	b.n	80035c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d008      	beq.n	800357a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003568:	4b19      	ldr	r3, [pc, #100]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	4916      	ldr	r1, [pc, #88]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003576:	4313      	orrs	r3, r2
 8003578:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0308 	and.w	r3, r3, #8
 8003582:	2b00      	cmp	r3, #0
 8003584:	d009      	beq.n	800359a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003586:	4b12      	ldr	r3, [pc, #72]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	00db      	lsls	r3, r3, #3
 8003594:	490e      	ldr	r1, [pc, #56]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 8003596:	4313      	orrs	r3, r2
 8003598:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800359a:	f000 f821 	bl	80035e0 <HAL_RCC_GetSysClockFreq>
 800359e:	4602      	mov	r2, r0
 80035a0:	4b0b      	ldr	r3, [pc, #44]	; (80035d0 <HAL_RCC_ClockConfig+0x1c8>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	091b      	lsrs	r3, r3, #4
 80035a6:	f003 030f 	and.w	r3, r3, #15
 80035aa:	490a      	ldr	r1, [pc, #40]	; (80035d4 <HAL_RCC_ClockConfig+0x1cc>)
 80035ac:	5ccb      	ldrb	r3, [r1, r3]
 80035ae:	fa22 f303 	lsr.w	r3, r2, r3
 80035b2:	4a09      	ldr	r2, [pc, #36]	; (80035d8 <HAL_RCC_ClockConfig+0x1d0>)
 80035b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035b6:	4b09      	ldr	r3, [pc, #36]	; (80035dc <HAL_RCC_ClockConfig+0x1d4>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7fd ffb6 	bl	800152c <HAL_InitTick>

  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	40023c00 	.word	0x40023c00
 80035d0:	40023800 	.word	0x40023800
 80035d4:	0800906c 	.word	0x0800906c
 80035d8:	20000004 	.word	0x20000004
 80035dc:	20000008 	.word	0x20000008

080035e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035e4:	b090      	sub	sp, #64	; 0x40
 80035e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80035e8:	2300      	movs	r3, #0
 80035ea:	637b      	str	r3, [r7, #52]	; 0x34
 80035ec:	2300      	movs	r3, #0
 80035ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035f0:	2300      	movs	r3, #0
 80035f2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80035f4:	2300      	movs	r3, #0
 80035f6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035f8:	4b59      	ldr	r3, [pc, #356]	; (8003760 <HAL_RCC_GetSysClockFreq+0x180>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f003 030c 	and.w	r3, r3, #12
 8003600:	2b08      	cmp	r3, #8
 8003602:	d00d      	beq.n	8003620 <HAL_RCC_GetSysClockFreq+0x40>
 8003604:	2b08      	cmp	r3, #8
 8003606:	f200 80a1 	bhi.w	800374c <HAL_RCC_GetSysClockFreq+0x16c>
 800360a:	2b00      	cmp	r3, #0
 800360c:	d002      	beq.n	8003614 <HAL_RCC_GetSysClockFreq+0x34>
 800360e:	2b04      	cmp	r3, #4
 8003610:	d003      	beq.n	800361a <HAL_RCC_GetSysClockFreq+0x3a>
 8003612:	e09b      	b.n	800374c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003614:	4b53      	ldr	r3, [pc, #332]	; (8003764 <HAL_RCC_GetSysClockFreq+0x184>)
 8003616:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003618:	e09b      	b.n	8003752 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800361a:	4b53      	ldr	r3, [pc, #332]	; (8003768 <HAL_RCC_GetSysClockFreq+0x188>)
 800361c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800361e:	e098      	b.n	8003752 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003620:	4b4f      	ldr	r3, [pc, #316]	; (8003760 <HAL_RCC_GetSysClockFreq+0x180>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003628:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800362a:	4b4d      	ldr	r3, [pc, #308]	; (8003760 <HAL_RCC_GetSysClockFreq+0x180>)
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d028      	beq.n	8003688 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003636:	4b4a      	ldr	r3, [pc, #296]	; (8003760 <HAL_RCC_GetSysClockFreq+0x180>)
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	099b      	lsrs	r3, r3, #6
 800363c:	2200      	movs	r2, #0
 800363e:	623b      	str	r3, [r7, #32]
 8003640:	627a      	str	r2, [r7, #36]	; 0x24
 8003642:	6a3b      	ldr	r3, [r7, #32]
 8003644:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003648:	2100      	movs	r1, #0
 800364a:	4b47      	ldr	r3, [pc, #284]	; (8003768 <HAL_RCC_GetSysClockFreq+0x188>)
 800364c:	fb03 f201 	mul.w	r2, r3, r1
 8003650:	2300      	movs	r3, #0
 8003652:	fb00 f303 	mul.w	r3, r0, r3
 8003656:	4413      	add	r3, r2
 8003658:	4a43      	ldr	r2, [pc, #268]	; (8003768 <HAL_RCC_GetSysClockFreq+0x188>)
 800365a:	fba0 1202 	umull	r1, r2, r0, r2
 800365e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003660:	460a      	mov	r2, r1
 8003662:	62ba      	str	r2, [r7, #40]	; 0x28
 8003664:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003666:	4413      	add	r3, r2
 8003668:	62fb      	str	r3, [r7, #44]	; 0x2c
 800366a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800366c:	2200      	movs	r2, #0
 800366e:	61bb      	str	r3, [r7, #24]
 8003670:	61fa      	str	r2, [r7, #28]
 8003672:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003676:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800367a:	f7fc fff5 	bl	8000668 <__aeabi_uldivmod>
 800367e:	4602      	mov	r2, r0
 8003680:	460b      	mov	r3, r1
 8003682:	4613      	mov	r3, r2
 8003684:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003686:	e053      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003688:	4b35      	ldr	r3, [pc, #212]	; (8003760 <HAL_RCC_GetSysClockFreq+0x180>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	099b      	lsrs	r3, r3, #6
 800368e:	2200      	movs	r2, #0
 8003690:	613b      	str	r3, [r7, #16]
 8003692:	617a      	str	r2, [r7, #20]
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800369a:	f04f 0b00 	mov.w	fp, #0
 800369e:	4652      	mov	r2, sl
 80036a0:	465b      	mov	r3, fp
 80036a2:	f04f 0000 	mov.w	r0, #0
 80036a6:	f04f 0100 	mov.w	r1, #0
 80036aa:	0159      	lsls	r1, r3, #5
 80036ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036b0:	0150      	lsls	r0, r2, #5
 80036b2:	4602      	mov	r2, r0
 80036b4:	460b      	mov	r3, r1
 80036b6:	ebb2 080a 	subs.w	r8, r2, sl
 80036ba:	eb63 090b 	sbc.w	r9, r3, fp
 80036be:	f04f 0200 	mov.w	r2, #0
 80036c2:	f04f 0300 	mov.w	r3, #0
 80036c6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80036ca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80036ce:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80036d2:	ebb2 0408 	subs.w	r4, r2, r8
 80036d6:	eb63 0509 	sbc.w	r5, r3, r9
 80036da:	f04f 0200 	mov.w	r2, #0
 80036de:	f04f 0300 	mov.w	r3, #0
 80036e2:	00eb      	lsls	r3, r5, #3
 80036e4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036e8:	00e2      	lsls	r2, r4, #3
 80036ea:	4614      	mov	r4, r2
 80036ec:	461d      	mov	r5, r3
 80036ee:	eb14 030a 	adds.w	r3, r4, sl
 80036f2:	603b      	str	r3, [r7, #0]
 80036f4:	eb45 030b 	adc.w	r3, r5, fp
 80036f8:	607b      	str	r3, [r7, #4]
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	f04f 0300 	mov.w	r3, #0
 8003702:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003706:	4629      	mov	r1, r5
 8003708:	028b      	lsls	r3, r1, #10
 800370a:	4621      	mov	r1, r4
 800370c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003710:	4621      	mov	r1, r4
 8003712:	028a      	lsls	r2, r1, #10
 8003714:	4610      	mov	r0, r2
 8003716:	4619      	mov	r1, r3
 8003718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800371a:	2200      	movs	r2, #0
 800371c:	60bb      	str	r3, [r7, #8]
 800371e:	60fa      	str	r2, [r7, #12]
 8003720:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003724:	f7fc ffa0 	bl	8000668 <__aeabi_uldivmod>
 8003728:	4602      	mov	r2, r0
 800372a:	460b      	mov	r3, r1
 800372c:	4613      	mov	r3, r2
 800372e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003730:	4b0b      	ldr	r3, [pc, #44]	; (8003760 <HAL_RCC_GetSysClockFreq+0x180>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	0c1b      	lsrs	r3, r3, #16
 8003736:	f003 0303 	and.w	r3, r3, #3
 800373a:	3301      	adds	r3, #1
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8003740:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003744:	fbb2 f3f3 	udiv	r3, r2, r3
 8003748:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800374a:	e002      	b.n	8003752 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800374c:	4b05      	ldr	r3, [pc, #20]	; (8003764 <HAL_RCC_GetSysClockFreq+0x184>)
 800374e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003750:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003754:	4618      	mov	r0, r3
 8003756:	3740      	adds	r7, #64	; 0x40
 8003758:	46bd      	mov	sp, r7
 800375a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800375e:	bf00      	nop
 8003760:	40023800 	.word	0x40023800
 8003764:	00f42400 	.word	0x00f42400
 8003768:	017d7840 	.word	0x017d7840

0800376c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003770:	4b03      	ldr	r3, [pc, #12]	; (8003780 <HAL_RCC_GetHCLKFreq+0x14>)
 8003772:	681b      	ldr	r3, [r3, #0]
}
 8003774:	4618      	mov	r0, r3
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	20000004 	.word	0x20000004

08003784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003788:	f7ff fff0 	bl	800376c <HAL_RCC_GetHCLKFreq>
 800378c:	4602      	mov	r2, r0
 800378e:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	0a9b      	lsrs	r3, r3, #10
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	4903      	ldr	r1, [pc, #12]	; (80037a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800379a:	5ccb      	ldrb	r3, [r1, r3]
 800379c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	40023800 	.word	0x40023800
 80037a8:	0800907c 	.word	0x0800907c

080037ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037b0:	f7ff ffdc 	bl	800376c <HAL_RCC_GetHCLKFreq>
 80037b4:	4602      	mov	r2, r0
 80037b6:	4b05      	ldr	r3, [pc, #20]	; (80037cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	0b5b      	lsrs	r3, r3, #13
 80037bc:	f003 0307 	and.w	r3, r3, #7
 80037c0:	4903      	ldr	r1, [pc, #12]	; (80037d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037c2:	5ccb      	ldrb	r3, [r1, r3]
 80037c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	40023800 	.word	0x40023800
 80037d0:	0800907c 	.word	0x0800907c

080037d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b088      	sub	sp, #32
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80037dc:	2300      	movs	r3, #0
 80037de:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80037e0:	2300      	movs	r3, #0
 80037e2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80037e4:	2300      	movs	r3, #0
 80037e6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80037e8:	2300      	movs	r3, #0
 80037ea:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80037ec:	2300      	movs	r3, #0
 80037ee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d012      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80037fc:	4b69      	ldr	r3, [pc, #420]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	4a68      	ldr	r2, [pc, #416]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003802:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003806:	6093      	str	r3, [r2, #8]
 8003808:	4b66      	ldr	r3, [pc, #408]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003810:	4964      	ldr	r1, [pc, #400]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003812:	4313      	orrs	r3, r2
 8003814:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800381e:	2301      	movs	r3, #1
 8003820:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d017      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800382e:	4b5d      	ldr	r3, [pc, #372]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003830:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003834:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800383c:	4959      	ldr	r1, [pc, #356]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800383e:	4313      	orrs	r3, r2
 8003840:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003848:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800384c:	d101      	bne.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800384e:	2301      	movs	r3, #1
 8003850:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800385a:	2301      	movs	r3, #1
 800385c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d017      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800386a:	4b4e      	ldr	r3, [pc, #312]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800386c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003870:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003878:	494a      	ldr	r1, [pc, #296]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800387a:	4313      	orrs	r3, r2
 800387c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003884:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003888:	d101      	bne.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800388a:	2301      	movs	r3, #1
 800388c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003896:	2301      	movs	r3, #1
 8003898:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80038a6:	2301      	movs	r3, #1
 80038a8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0320 	and.w	r3, r3, #32
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 808b 	beq.w	80039ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80038b8:	4b3a      	ldr	r3, [pc, #232]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038bc:	4a39      	ldr	r2, [pc, #228]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038c2:	6413      	str	r3, [r2, #64]	; 0x40
 80038c4:	4b37      	ldr	r3, [pc, #220]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038cc:	60bb      	str	r3, [r7, #8]
 80038ce:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80038d0:	4b35      	ldr	r3, [pc, #212]	; (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a34      	ldr	r2, [pc, #208]	; (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80038d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038dc:	f7fd fe6a 	bl	80015b4 <HAL_GetTick>
 80038e0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80038e2:	e008      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e4:	f7fd fe66 	bl	80015b4 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b64      	cmp	r3, #100	; 0x64
 80038f0:	d901      	bls.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e38f      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80038f6:	4b2c      	ldr	r3, [pc, #176]	; (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d0f0      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003902:	4b28      	ldr	r3, [pc, #160]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003906:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800390a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d035      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003916:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	429a      	cmp	r2, r3
 800391e:	d02e      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003920:	4b20      	ldr	r3, [pc, #128]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003922:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003924:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003928:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800392a:	4b1e      	ldr	r3, [pc, #120]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800392c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800392e:	4a1d      	ldr	r2, [pc, #116]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003930:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003934:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003936:	4b1b      	ldr	r3, [pc, #108]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800393a:	4a1a      	ldr	r2, [pc, #104]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800393c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003940:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003942:	4a18      	ldr	r2, [pc, #96]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003948:	4b16      	ldr	r3, [pc, #88]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800394a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	2b01      	cmp	r3, #1
 8003952:	d114      	bne.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003954:	f7fd fe2e 	bl	80015b4 <HAL_GetTick>
 8003958:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800395a:	e00a      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800395c:	f7fd fe2a 	bl	80015b4 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	f241 3288 	movw	r2, #5000	; 0x1388
 800396a:	4293      	cmp	r3, r2
 800396c:	d901      	bls.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e351      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003972:	4b0c      	ldr	r3, [pc, #48]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0ee      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003986:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800398a:	d111      	bne.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800398c:	4b05      	ldr	r3, [pc, #20]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003998:	4b04      	ldr	r3, [pc, #16]	; (80039ac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800399a:	400b      	ands	r3, r1
 800399c:	4901      	ldr	r1, [pc, #4]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	608b      	str	r3, [r1, #8]
 80039a2:	e00b      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80039a4:	40023800 	.word	0x40023800
 80039a8:	40007000 	.word	0x40007000
 80039ac:	0ffffcff 	.word	0x0ffffcff
 80039b0:	4bac      	ldr	r3, [pc, #688]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	4aab      	ldr	r2, [pc, #684]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039b6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80039ba:	6093      	str	r3, [r2, #8]
 80039bc:	4ba9      	ldr	r3, [pc, #676]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c8:	49a6      	ldr	r1, [pc, #664]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0310 	and.w	r3, r3, #16
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d010      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80039da:	4ba2      	ldr	r3, [pc, #648]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039e0:	4aa0      	ldr	r2, [pc, #640]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80039e6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80039ea:	4b9e      	ldr	r3, [pc, #632]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039ec:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f4:	499b      	ldr	r1, [pc, #620]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00a      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a08:	4b96      	ldr	r3, [pc, #600]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a0e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a16:	4993      	ldr	r1, [pc, #588]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a2a:	4b8e      	ldr	r3, [pc, #568]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a30:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a38:	498a      	ldr	r1, [pc, #552]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00a      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a4c:	4b85      	ldr	r3, [pc, #532]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a52:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a5a:	4982      	ldr	r1, [pc, #520]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a6e:	4b7d      	ldr	r3, [pc, #500]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a74:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a7c:	4979      	ldr	r1, [pc, #484]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00a      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a90:	4b74      	ldr	r3, [pc, #464]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a96:	f023 0203 	bic.w	r2, r3, #3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9e:	4971      	ldr	r1, [pc, #452]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00a      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ab2:	4b6c      	ldr	r3, [pc, #432]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ab8:	f023 020c 	bic.w	r2, r3, #12
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ac0:	4968      	ldr	r1, [pc, #416]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00a      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ad4:	4b63      	ldr	r3, [pc, #396]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ada:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	4960      	ldr	r1, [pc, #384]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00a      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003af6:	4b5b      	ldr	r3, [pc, #364]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003afc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b04:	4957      	ldr	r1, [pc, #348]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00a      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b18:	4b52      	ldr	r3, [pc, #328]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b1e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b26:	494f      	ldr	r1, [pc, #316]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00a      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003b3a:	4b4a      	ldr	r3, [pc, #296]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b40:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b48:	4946      	ldr	r1, [pc, #280]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00a      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003b5c:	4b41      	ldr	r3, [pc, #260]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b62:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b6a:	493e      	ldr	r1, [pc, #248]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00a      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003b7e:	4b39      	ldr	r3, [pc, #228]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b84:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b8c:	4935      	ldr	r1, [pc, #212]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00a      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003ba0:	4b30      	ldr	r3, [pc, #192]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ba6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bae:	492d      	ldr	r1, [pc, #180]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d011      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003bc2:	4b28      	ldr	r3, [pc, #160]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bd0:	4924      	ldr	r1, [pc, #144]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003be0:	d101      	bne.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003be2:	2301      	movs	r3, #1
 8003be4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c02:	4b18      	ldr	r3, [pc, #96]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c08:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c10:	4914      	ldr	r1, [pc, #80]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00b      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c24:	4b0f      	ldr	r3, [pc, #60]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c2a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c34:	490b      	ldr	r1, [pc, #44]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00f      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003c48:	4b06      	ldr	r3, [pc, #24]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c58:	4902      	ldr	r1, [pc, #8]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003c60:	e002      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003c62:	bf00      	nop
 8003c64:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00b      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c74:	4b8a      	ldr	r3, [pc, #552]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c7a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c84:	4986      	ldr	r1, [pc, #536]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00b      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003c98:	4b81      	ldr	r3, [pc, #516]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c9e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ca8:	497d      	ldr	r1, [pc, #500]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d006      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	f000 80d6 	beq.w	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003cc4:	4b76      	ldr	r3, [pc, #472]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a75      	ldr	r2, [pc, #468]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003cce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cd0:	f7fd fc70 	bl	80015b4 <HAL_GetTick>
 8003cd4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cd6:	e008      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003cd8:	f7fd fc6c 	bl	80015b4 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b64      	cmp	r3, #100	; 0x64
 8003ce4:	d901      	bls.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e195      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cea:	4b6d      	ldr	r3, [pc, #436]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1f0      	bne.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d021      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d11d      	bne.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003d0a:	4b65      	ldr	r3, [pc, #404]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d10:	0c1b      	lsrs	r3, r3, #16
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003d18:	4b61      	ldr	r3, [pc, #388]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d1e:	0e1b      	lsrs	r3, r3, #24
 8003d20:	f003 030f 	and.w	r3, r3, #15
 8003d24:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	019a      	lsls	r2, r3, #6
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	041b      	lsls	r3, r3, #16
 8003d30:	431a      	orrs	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	061b      	lsls	r3, r3, #24
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	071b      	lsls	r3, r3, #28
 8003d3e:	4958      	ldr	r1, [pc, #352]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d004      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d5a:	d00a      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d02e      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d70:	d129      	bne.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003d72:	4b4b      	ldr	r3, [pc, #300]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d78:	0c1b      	lsrs	r3, r3, #16
 8003d7a:	f003 0303 	and.w	r3, r3, #3
 8003d7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d80:	4b47      	ldr	r3, [pc, #284]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d86:	0f1b      	lsrs	r3, r3, #28
 8003d88:	f003 0307 	and.w	r3, r3, #7
 8003d8c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	019a      	lsls	r2, r3, #6
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	041b      	lsls	r3, r3, #16
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	061b      	lsls	r3, r3, #24
 8003da0:	431a      	orrs	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	071b      	lsls	r3, r3, #28
 8003da6:	493e      	ldr	r1, [pc, #248]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003dae:	4b3c      	ldr	r3, [pc, #240]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003db4:	f023 021f 	bic.w	r2, r3, #31
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	4938      	ldr	r1, [pc, #224]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d01d      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003dd2:	4b33      	ldr	r3, [pc, #204]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003dd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003dd8:	0e1b      	lsrs	r3, r3, #24
 8003dda:	f003 030f 	and.w	r3, r3, #15
 8003dde:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003de0:	4b2f      	ldr	r3, [pc, #188]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003de6:	0f1b      	lsrs	r3, r3, #28
 8003de8:	f003 0307 	and.w	r3, r3, #7
 8003dec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	019a      	lsls	r2, r3, #6
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	041b      	lsls	r3, r3, #16
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	061b      	lsls	r3, r3, #24
 8003e00:	431a      	orrs	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	071b      	lsls	r3, r3, #28
 8003e06:	4926      	ldr	r1, [pc, #152]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d011      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	019a      	lsls	r2, r3, #6
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	691b      	ldr	r3, [r3, #16]
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	061b      	lsls	r3, r3, #24
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	071b      	lsls	r3, r3, #28
 8003e36:	491a      	ldr	r1, [pc, #104]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003e3e:	4b18      	ldr	r3, [pc, #96]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a17      	ldr	r2, [pc, #92]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e44:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e4a:	f7fd fbb3 	bl	80015b4 <HAL_GetTick>
 8003e4e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e50:	e008      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e52:	f7fd fbaf 	bl	80015b4 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b64      	cmp	r3, #100	; 0x64
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e0d8      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e64:	4b0e      	ldr	r3, [pc, #56]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0f0      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	f040 80ce 	bne.w	8004014 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003e78:	4b09      	ldr	r3, [pc, #36]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a08      	ldr	r2, [pc, #32]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e84:	f7fd fb96 	bl	80015b4 <HAL_GetTick>
 8003e88:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e8a:	e00b      	b.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e8c:	f7fd fb92 	bl	80015b4 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b64      	cmp	r3, #100	; 0x64
 8003e98:	d904      	bls.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e0bb      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003e9e:	bf00      	nop
 8003ea0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ea4:	4b5e      	ldr	r3, [pc, #376]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003eac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003eb0:	d0ec      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d009      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d02e      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d12a      	bne.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003eda:	4b51      	ldr	r3, [pc, #324]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee0:	0c1b      	lsrs	r3, r3, #16
 8003ee2:	f003 0303 	and.w	r3, r3, #3
 8003ee6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ee8:	4b4d      	ldr	r3, [pc, #308]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eee:	0f1b      	lsrs	r3, r3, #28
 8003ef0:	f003 0307 	and.w	r3, r3, #7
 8003ef4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	019a      	lsls	r2, r3, #6
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	041b      	lsls	r3, r3, #16
 8003f00:	431a      	orrs	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	061b      	lsls	r3, r3, #24
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	071b      	lsls	r3, r3, #28
 8003f0e:	4944      	ldr	r1, [pc, #272]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003f16:	4b42      	ldr	r3, [pc, #264]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f1c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f24:	3b01      	subs	r3, #1
 8003f26:	021b      	lsls	r3, r3, #8
 8003f28:	493d      	ldr	r1, [pc, #244]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d022      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f44:	d11d      	bne.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f46:	4b36      	ldr	r3, [pc, #216]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f4c:	0e1b      	lsrs	r3, r3, #24
 8003f4e:	f003 030f 	and.w	r3, r3, #15
 8003f52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003f54:	4b32      	ldr	r3, [pc, #200]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f5a:	0f1b      	lsrs	r3, r3, #28
 8003f5c:	f003 0307 	and.w	r3, r3, #7
 8003f60:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	019a      	lsls	r2, r3, #6
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a1b      	ldr	r3, [r3, #32]
 8003f6c:	041b      	lsls	r3, r3, #16
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	061b      	lsls	r3, r3, #24
 8003f74:	431a      	orrs	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	071b      	lsls	r3, r3, #28
 8003f7a:	4929      	ldr	r1, [pc, #164]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0308 	and.w	r3, r3, #8
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d028      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f8e:	4b24      	ldr	r3, [pc, #144]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f94:	0e1b      	lsrs	r3, r3, #24
 8003f96:	f003 030f 	and.w	r3, r3, #15
 8003f9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003f9c:	4b20      	ldr	r3, [pc, #128]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fa2:	0c1b      	lsrs	r3, r3, #16
 8003fa4:	f003 0303 	and.w	r3, r3, #3
 8003fa8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	019a      	lsls	r2, r3, #6
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	041b      	lsls	r3, r3, #16
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	061b      	lsls	r3, r3, #24
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	69db      	ldr	r3, [r3, #28]
 8003fc0:	071b      	lsls	r3, r3, #28
 8003fc2:	4917      	ldr	r1, [pc, #92]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003fca:	4b15      	ldr	r3, [pc, #84]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003fcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fd0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd8:	4911      	ldr	r1, [pc, #68]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003fe0:	4b0f      	ldr	r3, [pc, #60]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a0e      	ldr	r2, [pc, #56]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003fe6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fec:	f7fd fae2 	bl	80015b4 <HAL_GetTick>
 8003ff0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003ff4:	f7fd fade 	bl	80015b4 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b64      	cmp	r3, #100	; 0x64
 8004000:	d901      	bls.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e007      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004006:	4b06      	ldr	r3, [pc, #24]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800400e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004012:	d1ef      	bne.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3720      	adds	r7, #32
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40023800 	.word	0x40023800

08004024 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e040      	b.n	80040b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800403a:	2b00      	cmp	r3, #0
 800403c:	d106      	bne.n	800404c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f7fd f9da 	bl	8001400 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2224      	movs	r2, #36	; 0x24
 8004050:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 0201 	bic.w	r2, r2, #1
 8004060:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f8b0 	bl	80041c8 <UART_SetConfig>
 8004068:	4603      	mov	r3, r0
 800406a:	2b01      	cmp	r3, #1
 800406c:	d101      	bne.n	8004072 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e022      	b.n	80040b8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 fb08 	bl	8004690 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800408e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	689a      	ldr	r2, [r3, #8]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800409e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f042 0201 	orr.w	r2, r2, #1
 80040ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 fb8f 	bl	80047d4 <UART_CheckIdleState>
 80040b6:	4603      	mov	r3, r0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3708      	adds	r7, #8
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b08a      	sub	sp, #40	; 0x28
 80040c4:	af02      	add	r7, sp, #8
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	603b      	str	r3, [r7, #0]
 80040cc:	4613      	mov	r3, r2
 80040ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040d4:	2b20      	cmp	r3, #32
 80040d6:	d171      	bne.n	80041bc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d002      	beq.n	80040e4 <HAL_UART_Transmit+0x24>
 80040de:	88fb      	ldrh	r3, [r7, #6]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e06a      	b.n	80041be <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2221      	movs	r2, #33	; 0x21
 80040f4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040f6:	f7fd fa5d 	bl	80015b4 <HAL_GetTick>
 80040fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	88fa      	ldrh	r2, [r7, #6]
 8004100:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	88fa      	ldrh	r2, [r7, #6]
 8004108:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004114:	d108      	bne.n	8004128 <HAL_UART_Transmit+0x68>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	691b      	ldr	r3, [r3, #16]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d104      	bne.n	8004128 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800411e:	2300      	movs	r3, #0
 8004120:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	61bb      	str	r3, [r7, #24]
 8004126:	e003      	b.n	8004130 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800412c:	2300      	movs	r3, #0
 800412e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004130:	e02c      	b.n	800418c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	9300      	str	r3, [sp, #0]
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	2200      	movs	r2, #0
 800413a:	2180      	movs	r1, #128	; 0x80
 800413c:	68f8      	ldr	r0, [r7, #12]
 800413e:	f000 fb96 	bl	800486e <UART_WaitOnFlagUntilTimeout>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e038      	b.n	80041be <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10b      	bne.n	800416a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	881b      	ldrh	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004160:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	3302      	adds	r3, #2
 8004166:	61bb      	str	r3, [r7, #24]
 8004168:	e007      	b.n	800417a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	781a      	ldrb	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	3301      	adds	r3, #1
 8004178:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004180:	b29b      	uxth	r3, r3
 8004182:	3b01      	subs	r3, #1
 8004184:	b29a      	uxth	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004192:	b29b      	uxth	r3, r3
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1cc      	bne.n	8004132 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	2200      	movs	r2, #0
 80041a0:	2140      	movs	r1, #64	; 0x40
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 fb63 	bl	800486e <UART_WaitOnFlagUntilTimeout>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e005      	b.n	80041be <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2220      	movs	r2, #32
 80041b6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80041b8:	2300      	movs	r3, #0
 80041ba:	e000      	b.n	80041be <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80041bc:	2302      	movs	r3, #2
  }
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3720      	adds	r7, #32
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b088      	sub	sp, #32
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80041d0:	2300      	movs	r3, #0
 80041d2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	689a      	ldr	r2, [r3, #8]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	431a      	orrs	r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	431a      	orrs	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	4ba6      	ldr	r3, [pc, #664]	; (800448c <UART_SetConfig+0x2c4>)
 80041f4:	4013      	ands	r3, r2
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	6812      	ldr	r2, [r2, #0]
 80041fa:	6979      	ldr	r1, [r7, #20]
 80041fc:	430b      	orrs	r3, r1
 80041fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68da      	ldr	r2, [r3, #12]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	697a      	ldr	r2, [r7, #20]
 8004222:	4313      	orrs	r3, r2
 8004224:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	430a      	orrs	r2, r1
 8004238:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a94      	ldr	r2, [pc, #592]	; (8004490 <UART_SetConfig+0x2c8>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d120      	bne.n	8004286 <UART_SetConfig+0xbe>
 8004244:	4b93      	ldr	r3, [pc, #588]	; (8004494 <UART_SetConfig+0x2cc>)
 8004246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800424a:	f003 0303 	and.w	r3, r3, #3
 800424e:	2b03      	cmp	r3, #3
 8004250:	d816      	bhi.n	8004280 <UART_SetConfig+0xb8>
 8004252:	a201      	add	r2, pc, #4	; (adr r2, 8004258 <UART_SetConfig+0x90>)
 8004254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004258:	08004269 	.word	0x08004269
 800425c:	08004275 	.word	0x08004275
 8004260:	0800426f 	.word	0x0800426f
 8004264:	0800427b 	.word	0x0800427b
 8004268:	2301      	movs	r3, #1
 800426a:	77fb      	strb	r3, [r7, #31]
 800426c:	e150      	b.n	8004510 <UART_SetConfig+0x348>
 800426e:	2302      	movs	r3, #2
 8004270:	77fb      	strb	r3, [r7, #31]
 8004272:	e14d      	b.n	8004510 <UART_SetConfig+0x348>
 8004274:	2304      	movs	r3, #4
 8004276:	77fb      	strb	r3, [r7, #31]
 8004278:	e14a      	b.n	8004510 <UART_SetConfig+0x348>
 800427a:	2308      	movs	r3, #8
 800427c:	77fb      	strb	r3, [r7, #31]
 800427e:	e147      	b.n	8004510 <UART_SetConfig+0x348>
 8004280:	2310      	movs	r3, #16
 8004282:	77fb      	strb	r3, [r7, #31]
 8004284:	e144      	b.n	8004510 <UART_SetConfig+0x348>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a83      	ldr	r2, [pc, #524]	; (8004498 <UART_SetConfig+0x2d0>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d132      	bne.n	80042f6 <UART_SetConfig+0x12e>
 8004290:	4b80      	ldr	r3, [pc, #512]	; (8004494 <UART_SetConfig+0x2cc>)
 8004292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004296:	f003 030c 	and.w	r3, r3, #12
 800429a:	2b0c      	cmp	r3, #12
 800429c:	d828      	bhi.n	80042f0 <UART_SetConfig+0x128>
 800429e:	a201      	add	r2, pc, #4	; (adr r2, 80042a4 <UART_SetConfig+0xdc>)
 80042a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a4:	080042d9 	.word	0x080042d9
 80042a8:	080042f1 	.word	0x080042f1
 80042ac:	080042f1 	.word	0x080042f1
 80042b0:	080042f1 	.word	0x080042f1
 80042b4:	080042e5 	.word	0x080042e5
 80042b8:	080042f1 	.word	0x080042f1
 80042bc:	080042f1 	.word	0x080042f1
 80042c0:	080042f1 	.word	0x080042f1
 80042c4:	080042df 	.word	0x080042df
 80042c8:	080042f1 	.word	0x080042f1
 80042cc:	080042f1 	.word	0x080042f1
 80042d0:	080042f1 	.word	0x080042f1
 80042d4:	080042eb 	.word	0x080042eb
 80042d8:	2300      	movs	r3, #0
 80042da:	77fb      	strb	r3, [r7, #31]
 80042dc:	e118      	b.n	8004510 <UART_SetConfig+0x348>
 80042de:	2302      	movs	r3, #2
 80042e0:	77fb      	strb	r3, [r7, #31]
 80042e2:	e115      	b.n	8004510 <UART_SetConfig+0x348>
 80042e4:	2304      	movs	r3, #4
 80042e6:	77fb      	strb	r3, [r7, #31]
 80042e8:	e112      	b.n	8004510 <UART_SetConfig+0x348>
 80042ea:	2308      	movs	r3, #8
 80042ec:	77fb      	strb	r3, [r7, #31]
 80042ee:	e10f      	b.n	8004510 <UART_SetConfig+0x348>
 80042f0:	2310      	movs	r3, #16
 80042f2:	77fb      	strb	r3, [r7, #31]
 80042f4:	e10c      	b.n	8004510 <UART_SetConfig+0x348>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a68      	ldr	r2, [pc, #416]	; (800449c <UART_SetConfig+0x2d4>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d120      	bne.n	8004342 <UART_SetConfig+0x17a>
 8004300:	4b64      	ldr	r3, [pc, #400]	; (8004494 <UART_SetConfig+0x2cc>)
 8004302:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004306:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800430a:	2b30      	cmp	r3, #48	; 0x30
 800430c:	d013      	beq.n	8004336 <UART_SetConfig+0x16e>
 800430e:	2b30      	cmp	r3, #48	; 0x30
 8004310:	d814      	bhi.n	800433c <UART_SetConfig+0x174>
 8004312:	2b20      	cmp	r3, #32
 8004314:	d009      	beq.n	800432a <UART_SetConfig+0x162>
 8004316:	2b20      	cmp	r3, #32
 8004318:	d810      	bhi.n	800433c <UART_SetConfig+0x174>
 800431a:	2b00      	cmp	r3, #0
 800431c:	d002      	beq.n	8004324 <UART_SetConfig+0x15c>
 800431e:	2b10      	cmp	r3, #16
 8004320:	d006      	beq.n	8004330 <UART_SetConfig+0x168>
 8004322:	e00b      	b.n	800433c <UART_SetConfig+0x174>
 8004324:	2300      	movs	r3, #0
 8004326:	77fb      	strb	r3, [r7, #31]
 8004328:	e0f2      	b.n	8004510 <UART_SetConfig+0x348>
 800432a:	2302      	movs	r3, #2
 800432c:	77fb      	strb	r3, [r7, #31]
 800432e:	e0ef      	b.n	8004510 <UART_SetConfig+0x348>
 8004330:	2304      	movs	r3, #4
 8004332:	77fb      	strb	r3, [r7, #31]
 8004334:	e0ec      	b.n	8004510 <UART_SetConfig+0x348>
 8004336:	2308      	movs	r3, #8
 8004338:	77fb      	strb	r3, [r7, #31]
 800433a:	e0e9      	b.n	8004510 <UART_SetConfig+0x348>
 800433c:	2310      	movs	r3, #16
 800433e:	77fb      	strb	r3, [r7, #31]
 8004340:	e0e6      	b.n	8004510 <UART_SetConfig+0x348>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a56      	ldr	r2, [pc, #344]	; (80044a0 <UART_SetConfig+0x2d8>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d120      	bne.n	800438e <UART_SetConfig+0x1c6>
 800434c:	4b51      	ldr	r3, [pc, #324]	; (8004494 <UART_SetConfig+0x2cc>)
 800434e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004352:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004356:	2bc0      	cmp	r3, #192	; 0xc0
 8004358:	d013      	beq.n	8004382 <UART_SetConfig+0x1ba>
 800435a:	2bc0      	cmp	r3, #192	; 0xc0
 800435c:	d814      	bhi.n	8004388 <UART_SetConfig+0x1c0>
 800435e:	2b80      	cmp	r3, #128	; 0x80
 8004360:	d009      	beq.n	8004376 <UART_SetConfig+0x1ae>
 8004362:	2b80      	cmp	r3, #128	; 0x80
 8004364:	d810      	bhi.n	8004388 <UART_SetConfig+0x1c0>
 8004366:	2b00      	cmp	r3, #0
 8004368:	d002      	beq.n	8004370 <UART_SetConfig+0x1a8>
 800436a:	2b40      	cmp	r3, #64	; 0x40
 800436c:	d006      	beq.n	800437c <UART_SetConfig+0x1b4>
 800436e:	e00b      	b.n	8004388 <UART_SetConfig+0x1c0>
 8004370:	2300      	movs	r3, #0
 8004372:	77fb      	strb	r3, [r7, #31]
 8004374:	e0cc      	b.n	8004510 <UART_SetConfig+0x348>
 8004376:	2302      	movs	r3, #2
 8004378:	77fb      	strb	r3, [r7, #31]
 800437a:	e0c9      	b.n	8004510 <UART_SetConfig+0x348>
 800437c:	2304      	movs	r3, #4
 800437e:	77fb      	strb	r3, [r7, #31]
 8004380:	e0c6      	b.n	8004510 <UART_SetConfig+0x348>
 8004382:	2308      	movs	r3, #8
 8004384:	77fb      	strb	r3, [r7, #31]
 8004386:	e0c3      	b.n	8004510 <UART_SetConfig+0x348>
 8004388:	2310      	movs	r3, #16
 800438a:	77fb      	strb	r3, [r7, #31]
 800438c:	e0c0      	b.n	8004510 <UART_SetConfig+0x348>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a44      	ldr	r2, [pc, #272]	; (80044a4 <UART_SetConfig+0x2dc>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d125      	bne.n	80043e4 <UART_SetConfig+0x21c>
 8004398:	4b3e      	ldr	r3, [pc, #248]	; (8004494 <UART_SetConfig+0x2cc>)
 800439a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800439e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043a6:	d017      	beq.n	80043d8 <UART_SetConfig+0x210>
 80043a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043ac:	d817      	bhi.n	80043de <UART_SetConfig+0x216>
 80043ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043b2:	d00b      	beq.n	80043cc <UART_SetConfig+0x204>
 80043b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043b8:	d811      	bhi.n	80043de <UART_SetConfig+0x216>
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <UART_SetConfig+0x1fe>
 80043be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043c2:	d006      	beq.n	80043d2 <UART_SetConfig+0x20a>
 80043c4:	e00b      	b.n	80043de <UART_SetConfig+0x216>
 80043c6:	2300      	movs	r3, #0
 80043c8:	77fb      	strb	r3, [r7, #31]
 80043ca:	e0a1      	b.n	8004510 <UART_SetConfig+0x348>
 80043cc:	2302      	movs	r3, #2
 80043ce:	77fb      	strb	r3, [r7, #31]
 80043d0:	e09e      	b.n	8004510 <UART_SetConfig+0x348>
 80043d2:	2304      	movs	r3, #4
 80043d4:	77fb      	strb	r3, [r7, #31]
 80043d6:	e09b      	b.n	8004510 <UART_SetConfig+0x348>
 80043d8:	2308      	movs	r3, #8
 80043da:	77fb      	strb	r3, [r7, #31]
 80043dc:	e098      	b.n	8004510 <UART_SetConfig+0x348>
 80043de:	2310      	movs	r3, #16
 80043e0:	77fb      	strb	r3, [r7, #31]
 80043e2:	e095      	b.n	8004510 <UART_SetConfig+0x348>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a2f      	ldr	r2, [pc, #188]	; (80044a8 <UART_SetConfig+0x2e0>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d125      	bne.n	800443a <UART_SetConfig+0x272>
 80043ee:	4b29      	ldr	r3, [pc, #164]	; (8004494 <UART_SetConfig+0x2cc>)
 80043f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80043f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043fc:	d017      	beq.n	800442e <UART_SetConfig+0x266>
 80043fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004402:	d817      	bhi.n	8004434 <UART_SetConfig+0x26c>
 8004404:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004408:	d00b      	beq.n	8004422 <UART_SetConfig+0x25a>
 800440a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800440e:	d811      	bhi.n	8004434 <UART_SetConfig+0x26c>
 8004410:	2b00      	cmp	r3, #0
 8004412:	d003      	beq.n	800441c <UART_SetConfig+0x254>
 8004414:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004418:	d006      	beq.n	8004428 <UART_SetConfig+0x260>
 800441a:	e00b      	b.n	8004434 <UART_SetConfig+0x26c>
 800441c:	2301      	movs	r3, #1
 800441e:	77fb      	strb	r3, [r7, #31]
 8004420:	e076      	b.n	8004510 <UART_SetConfig+0x348>
 8004422:	2302      	movs	r3, #2
 8004424:	77fb      	strb	r3, [r7, #31]
 8004426:	e073      	b.n	8004510 <UART_SetConfig+0x348>
 8004428:	2304      	movs	r3, #4
 800442a:	77fb      	strb	r3, [r7, #31]
 800442c:	e070      	b.n	8004510 <UART_SetConfig+0x348>
 800442e:	2308      	movs	r3, #8
 8004430:	77fb      	strb	r3, [r7, #31]
 8004432:	e06d      	b.n	8004510 <UART_SetConfig+0x348>
 8004434:	2310      	movs	r3, #16
 8004436:	77fb      	strb	r3, [r7, #31]
 8004438:	e06a      	b.n	8004510 <UART_SetConfig+0x348>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a1b      	ldr	r2, [pc, #108]	; (80044ac <UART_SetConfig+0x2e4>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d138      	bne.n	80044b6 <UART_SetConfig+0x2ee>
 8004444:	4b13      	ldr	r3, [pc, #76]	; (8004494 <UART_SetConfig+0x2cc>)
 8004446:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800444a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800444e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004452:	d017      	beq.n	8004484 <UART_SetConfig+0x2bc>
 8004454:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004458:	d82a      	bhi.n	80044b0 <UART_SetConfig+0x2e8>
 800445a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800445e:	d00b      	beq.n	8004478 <UART_SetConfig+0x2b0>
 8004460:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004464:	d824      	bhi.n	80044b0 <UART_SetConfig+0x2e8>
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <UART_SetConfig+0x2aa>
 800446a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800446e:	d006      	beq.n	800447e <UART_SetConfig+0x2b6>
 8004470:	e01e      	b.n	80044b0 <UART_SetConfig+0x2e8>
 8004472:	2300      	movs	r3, #0
 8004474:	77fb      	strb	r3, [r7, #31]
 8004476:	e04b      	b.n	8004510 <UART_SetConfig+0x348>
 8004478:	2302      	movs	r3, #2
 800447a:	77fb      	strb	r3, [r7, #31]
 800447c:	e048      	b.n	8004510 <UART_SetConfig+0x348>
 800447e:	2304      	movs	r3, #4
 8004480:	77fb      	strb	r3, [r7, #31]
 8004482:	e045      	b.n	8004510 <UART_SetConfig+0x348>
 8004484:	2308      	movs	r3, #8
 8004486:	77fb      	strb	r3, [r7, #31]
 8004488:	e042      	b.n	8004510 <UART_SetConfig+0x348>
 800448a:	bf00      	nop
 800448c:	efff69f3 	.word	0xefff69f3
 8004490:	40011000 	.word	0x40011000
 8004494:	40023800 	.word	0x40023800
 8004498:	40004400 	.word	0x40004400
 800449c:	40004800 	.word	0x40004800
 80044a0:	40004c00 	.word	0x40004c00
 80044a4:	40005000 	.word	0x40005000
 80044a8:	40011400 	.word	0x40011400
 80044ac:	40007800 	.word	0x40007800
 80044b0:	2310      	movs	r3, #16
 80044b2:	77fb      	strb	r3, [r7, #31]
 80044b4:	e02c      	b.n	8004510 <UART_SetConfig+0x348>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a72      	ldr	r2, [pc, #456]	; (8004684 <UART_SetConfig+0x4bc>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d125      	bne.n	800450c <UART_SetConfig+0x344>
 80044c0:	4b71      	ldr	r3, [pc, #452]	; (8004688 <UART_SetConfig+0x4c0>)
 80044c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044c6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80044ca:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80044ce:	d017      	beq.n	8004500 <UART_SetConfig+0x338>
 80044d0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80044d4:	d817      	bhi.n	8004506 <UART_SetConfig+0x33e>
 80044d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044da:	d00b      	beq.n	80044f4 <UART_SetConfig+0x32c>
 80044dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044e0:	d811      	bhi.n	8004506 <UART_SetConfig+0x33e>
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <UART_SetConfig+0x326>
 80044e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044ea:	d006      	beq.n	80044fa <UART_SetConfig+0x332>
 80044ec:	e00b      	b.n	8004506 <UART_SetConfig+0x33e>
 80044ee:	2300      	movs	r3, #0
 80044f0:	77fb      	strb	r3, [r7, #31]
 80044f2:	e00d      	b.n	8004510 <UART_SetConfig+0x348>
 80044f4:	2302      	movs	r3, #2
 80044f6:	77fb      	strb	r3, [r7, #31]
 80044f8:	e00a      	b.n	8004510 <UART_SetConfig+0x348>
 80044fa:	2304      	movs	r3, #4
 80044fc:	77fb      	strb	r3, [r7, #31]
 80044fe:	e007      	b.n	8004510 <UART_SetConfig+0x348>
 8004500:	2308      	movs	r3, #8
 8004502:	77fb      	strb	r3, [r7, #31]
 8004504:	e004      	b.n	8004510 <UART_SetConfig+0x348>
 8004506:	2310      	movs	r3, #16
 8004508:	77fb      	strb	r3, [r7, #31]
 800450a:	e001      	b.n	8004510 <UART_SetConfig+0x348>
 800450c:	2310      	movs	r3, #16
 800450e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	69db      	ldr	r3, [r3, #28]
 8004514:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004518:	d15b      	bne.n	80045d2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800451a:	7ffb      	ldrb	r3, [r7, #31]
 800451c:	2b08      	cmp	r3, #8
 800451e:	d828      	bhi.n	8004572 <UART_SetConfig+0x3aa>
 8004520:	a201      	add	r2, pc, #4	; (adr r2, 8004528 <UART_SetConfig+0x360>)
 8004522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004526:	bf00      	nop
 8004528:	0800454d 	.word	0x0800454d
 800452c:	08004555 	.word	0x08004555
 8004530:	0800455d 	.word	0x0800455d
 8004534:	08004573 	.word	0x08004573
 8004538:	08004563 	.word	0x08004563
 800453c:	08004573 	.word	0x08004573
 8004540:	08004573 	.word	0x08004573
 8004544:	08004573 	.word	0x08004573
 8004548:	0800456b 	.word	0x0800456b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800454c:	f7ff f91a 	bl	8003784 <HAL_RCC_GetPCLK1Freq>
 8004550:	61b8      	str	r0, [r7, #24]
        break;
 8004552:	e013      	b.n	800457c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004554:	f7ff f92a 	bl	80037ac <HAL_RCC_GetPCLK2Freq>
 8004558:	61b8      	str	r0, [r7, #24]
        break;
 800455a:	e00f      	b.n	800457c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800455c:	4b4b      	ldr	r3, [pc, #300]	; (800468c <UART_SetConfig+0x4c4>)
 800455e:	61bb      	str	r3, [r7, #24]
        break;
 8004560:	e00c      	b.n	800457c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004562:	f7ff f83d 	bl	80035e0 <HAL_RCC_GetSysClockFreq>
 8004566:	61b8      	str	r0, [r7, #24]
        break;
 8004568:	e008      	b.n	800457c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800456a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800456e:	61bb      	str	r3, [r7, #24]
        break;
 8004570:	e004      	b.n	800457c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004572:	2300      	movs	r3, #0
 8004574:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	77bb      	strb	r3, [r7, #30]
        break;
 800457a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d074      	beq.n	800466c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	005a      	lsls	r2, r3, #1
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	085b      	lsrs	r3, r3, #1
 800458c:	441a      	add	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	fbb2 f3f3 	udiv	r3, r2, r3
 8004596:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	2b0f      	cmp	r3, #15
 800459c:	d916      	bls.n	80045cc <UART_SetConfig+0x404>
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045a4:	d212      	bcs.n	80045cc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	f023 030f 	bic.w	r3, r3, #15
 80045ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	085b      	lsrs	r3, r3, #1
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	f003 0307 	and.w	r3, r3, #7
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	89fb      	ldrh	r3, [r7, #14]
 80045be:	4313      	orrs	r3, r2
 80045c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	89fa      	ldrh	r2, [r7, #14]
 80045c8:	60da      	str	r2, [r3, #12]
 80045ca:	e04f      	b.n	800466c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	77bb      	strb	r3, [r7, #30]
 80045d0:	e04c      	b.n	800466c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045d2:	7ffb      	ldrb	r3, [r7, #31]
 80045d4:	2b08      	cmp	r3, #8
 80045d6:	d828      	bhi.n	800462a <UART_SetConfig+0x462>
 80045d8:	a201      	add	r2, pc, #4	; (adr r2, 80045e0 <UART_SetConfig+0x418>)
 80045da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045de:	bf00      	nop
 80045e0:	08004605 	.word	0x08004605
 80045e4:	0800460d 	.word	0x0800460d
 80045e8:	08004615 	.word	0x08004615
 80045ec:	0800462b 	.word	0x0800462b
 80045f0:	0800461b 	.word	0x0800461b
 80045f4:	0800462b 	.word	0x0800462b
 80045f8:	0800462b 	.word	0x0800462b
 80045fc:	0800462b 	.word	0x0800462b
 8004600:	08004623 	.word	0x08004623
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004604:	f7ff f8be 	bl	8003784 <HAL_RCC_GetPCLK1Freq>
 8004608:	61b8      	str	r0, [r7, #24]
        break;
 800460a:	e013      	b.n	8004634 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800460c:	f7ff f8ce 	bl	80037ac <HAL_RCC_GetPCLK2Freq>
 8004610:	61b8      	str	r0, [r7, #24]
        break;
 8004612:	e00f      	b.n	8004634 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004614:	4b1d      	ldr	r3, [pc, #116]	; (800468c <UART_SetConfig+0x4c4>)
 8004616:	61bb      	str	r3, [r7, #24]
        break;
 8004618:	e00c      	b.n	8004634 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800461a:	f7fe ffe1 	bl	80035e0 <HAL_RCC_GetSysClockFreq>
 800461e:	61b8      	str	r0, [r7, #24]
        break;
 8004620:	e008      	b.n	8004634 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004622:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004626:	61bb      	str	r3, [r7, #24]
        break;
 8004628:	e004      	b.n	8004634 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	77bb      	strb	r3, [r7, #30]
        break;
 8004632:	bf00      	nop
    }

    if (pclk != 0U)
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d018      	beq.n	800466c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	085a      	lsrs	r2, r3, #1
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	441a      	add	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	fbb2 f3f3 	udiv	r3, r2, r3
 800464c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	2b0f      	cmp	r3, #15
 8004652:	d909      	bls.n	8004668 <UART_SetConfig+0x4a0>
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800465a:	d205      	bcs.n	8004668 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	b29a      	uxth	r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	60da      	str	r2, [r3, #12]
 8004666:	e001      	b.n	800466c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004678:	7fbb      	ldrb	r3, [r7, #30]
}
 800467a:	4618      	mov	r0, r3
 800467c:	3720      	adds	r7, #32
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	40007c00 	.word	0x40007c00
 8004688:	40023800 	.word	0x40023800
 800468c:	00f42400 	.word	0x00f42400

08004690 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	f003 0310 	and.w	r3, r3, #16
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	430a      	orrs	r2, r1
 8004740:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004746:	f003 0320 	and.w	r3, r3, #32
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d01a      	beq.n	80047a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800478e:	d10a      	bne.n	80047a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	430a      	orrs	r2, r1
 80047a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00a      	beq.n	80047c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	605a      	str	r2, [r3, #4]
  }
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af02      	add	r7, sp, #8
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80047e4:	f7fc fee6 	bl	80015b4 <HAL_GetTick>
 80047e8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0308 	and.w	r3, r3, #8
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	d10e      	bne.n	8004816 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80047fc:	9300      	str	r3, [sp, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f831 	bl	800486e <UART_WaitOnFlagUntilTimeout>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e027      	b.n	8004866 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0304 	and.w	r3, r3, #4
 8004820:	2b04      	cmp	r3, #4
 8004822:	d10e      	bne.n	8004842 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004824:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f81b 	bl	800486e <UART_WaitOnFlagUntilTimeout>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e011      	b.n	8004866 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2220      	movs	r2, #32
 800484c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}

0800486e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800486e:	b580      	push	{r7, lr}
 8004870:	b09c      	sub	sp, #112	; 0x70
 8004872:	af00      	add	r7, sp, #0
 8004874:	60f8      	str	r0, [r7, #12]
 8004876:	60b9      	str	r1, [r7, #8]
 8004878:	603b      	str	r3, [r7, #0]
 800487a:	4613      	mov	r3, r2
 800487c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800487e:	e0a7      	b.n	80049d0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004880:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004882:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004886:	f000 80a3 	beq.w	80049d0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800488a:	f7fc fe93 	bl	80015b4 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004896:	429a      	cmp	r2, r3
 8004898:	d302      	bcc.n	80048a0 <UART_WaitOnFlagUntilTimeout+0x32>
 800489a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800489c:	2b00      	cmp	r3, #0
 800489e:	d13f      	bne.n	8004920 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048a8:	e853 3f00 	ldrex	r3, [r3]
 80048ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80048ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80048b4:	667b      	str	r3, [r7, #100]	; 0x64
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	461a      	mov	r2, r3
 80048bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048c0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80048c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80048c6:	e841 2300 	strex	r3, r2, [r1]
 80048ca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80048cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1e6      	bne.n	80048a0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	3308      	adds	r3, #8
 80048d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048dc:	e853 3f00 	ldrex	r3, [r3]
 80048e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80048e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048e4:	f023 0301 	bic.w	r3, r3, #1
 80048e8:	663b      	str	r3, [r7, #96]	; 0x60
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	3308      	adds	r3, #8
 80048f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80048f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80048f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80048f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048fa:	e841 2300 	strex	r3, r2, [r1]
 80048fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004900:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1e5      	bne.n	80048d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2220      	movs	r2, #32
 800490a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e068      	b.n	80049f2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0304 	and.w	r3, r3, #4
 800492a:	2b00      	cmp	r3, #0
 800492c:	d050      	beq.n	80049d0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	69db      	ldr	r3, [r3, #28]
 8004934:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004938:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800493c:	d148      	bne.n	80049d0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004946:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004950:	e853 3f00 	ldrex	r3, [r3]
 8004954:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004958:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800495c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	461a      	mov	r2, r3
 8004964:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004966:	637b      	str	r3, [r7, #52]	; 0x34
 8004968:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800496a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800496c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800496e:	e841 2300 	strex	r3, r2, [r1]
 8004972:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1e6      	bne.n	8004948 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	3308      	adds	r3, #8
 8004980:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	e853 3f00 	ldrex	r3, [r3]
 8004988:	613b      	str	r3, [r7, #16]
   return(result);
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	f023 0301 	bic.w	r3, r3, #1
 8004990:	66bb      	str	r3, [r7, #104]	; 0x68
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	3308      	adds	r3, #8
 8004998:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800499a:	623a      	str	r2, [r7, #32]
 800499c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499e:	69f9      	ldr	r1, [r7, #28]
 80049a0:	6a3a      	ldr	r2, [r7, #32]
 80049a2:	e841 2300 	strex	r3, r2, [r1]
 80049a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1e5      	bne.n	800497a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2220      	movs	r2, #32
 80049b2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2220      	movs	r2, #32
 80049b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2220      	movs	r2, #32
 80049c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e010      	b.n	80049f2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	69da      	ldr	r2, [r3, #28]
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	4013      	ands	r3, r2
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	429a      	cmp	r2, r3
 80049de:	bf0c      	ite	eq
 80049e0:	2301      	moveq	r3, #1
 80049e2:	2300      	movne	r3, #0
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	461a      	mov	r2, r3
 80049e8:	79fb      	ldrb	r3, [r7, #7]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	f43f af48 	beq.w	8004880 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3770      	adds	r7, #112	; 0x70
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <__cvt>:
 80049fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049fc:	ed2d 8b02 	vpush	{d8}
 8004a00:	eeb0 8b40 	vmov.f64	d8, d0
 8004a04:	b085      	sub	sp, #20
 8004a06:	4617      	mov	r7, r2
 8004a08:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004a0a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004a0c:	ee18 2a90 	vmov	r2, s17
 8004a10:	f025 0520 	bic.w	r5, r5, #32
 8004a14:	2a00      	cmp	r2, #0
 8004a16:	bfb6      	itet	lt
 8004a18:	222d      	movlt	r2, #45	; 0x2d
 8004a1a:	2200      	movge	r2, #0
 8004a1c:	eeb1 8b40 	vneglt.f64	d8, d0
 8004a20:	2d46      	cmp	r5, #70	; 0x46
 8004a22:	460c      	mov	r4, r1
 8004a24:	701a      	strb	r2, [r3, #0]
 8004a26:	d004      	beq.n	8004a32 <__cvt+0x38>
 8004a28:	2d45      	cmp	r5, #69	; 0x45
 8004a2a:	d100      	bne.n	8004a2e <__cvt+0x34>
 8004a2c:	3401      	adds	r4, #1
 8004a2e:	2102      	movs	r1, #2
 8004a30:	e000      	b.n	8004a34 <__cvt+0x3a>
 8004a32:	2103      	movs	r1, #3
 8004a34:	ab03      	add	r3, sp, #12
 8004a36:	9301      	str	r3, [sp, #4]
 8004a38:	ab02      	add	r3, sp, #8
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	4622      	mov	r2, r4
 8004a3e:	4633      	mov	r3, r6
 8004a40:	eeb0 0b48 	vmov.f64	d0, d8
 8004a44:	f001 fe34 	bl	80066b0 <_dtoa_r>
 8004a48:	2d47      	cmp	r5, #71	; 0x47
 8004a4a:	d101      	bne.n	8004a50 <__cvt+0x56>
 8004a4c:	07fb      	lsls	r3, r7, #31
 8004a4e:	d51a      	bpl.n	8004a86 <__cvt+0x8c>
 8004a50:	2d46      	cmp	r5, #70	; 0x46
 8004a52:	eb00 0204 	add.w	r2, r0, r4
 8004a56:	d10c      	bne.n	8004a72 <__cvt+0x78>
 8004a58:	7803      	ldrb	r3, [r0, #0]
 8004a5a:	2b30      	cmp	r3, #48	; 0x30
 8004a5c:	d107      	bne.n	8004a6e <__cvt+0x74>
 8004a5e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a66:	bf1c      	itt	ne
 8004a68:	f1c4 0401 	rsbne	r4, r4, #1
 8004a6c:	6034      	strne	r4, [r6, #0]
 8004a6e:	6833      	ldr	r3, [r6, #0]
 8004a70:	441a      	add	r2, r3
 8004a72:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a7a:	bf08      	it	eq
 8004a7c:	9203      	streq	r2, [sp, #12]
 8004a7e:	2130      	movs	r1, #48	; 0x30
 8004a80:	9b03      	ldr	r3, [sp, #12]
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d307      	bcc.n	8004a96 <__cvt+0x9c>
 8004a86:	9b03      	ldr	r3, [sp, #12]
 8004a88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a8a:	1a1b      	subs	r3, r3, r0
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	b005      	add	sp, #20
 8004a90:	ecbd 8b02 	vpop	{d8}
 8004a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a96:	1c5c      	adds	r4, r3, #1
 8004a98:	9403      	str	r4, [sp, #12]
 8004a9a:	7019      	strb	r1, [r3, #0]
 8004a9c:	e7f0      	b.n	8004a80 <__cvt+0x86>

08004a9e <__exponent>:
 8004a9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2900      	cmp	r1, #0
 8004aa4:	bfb8      	it	lt
 8004aa6:	4249      	neglt	r1, r1
 8004aa8:	f803 2b02 	strb.w	r2, [r3], #2
 8004aac:	bfb4      	ite	lt
 8004aae:	222d      	movlt	r2, #45	; 0x2d
 8004ab0:	222b      	movge	r2, #43	; 0x2b
 8004ab2:	2909      	cmp	r1, #9
 8004ab4:	7042      	strb	r2, [r0, #1]
 8004ab6:	dd2a      	ble.n	8004b0e <__exponent+0x70>
 8004ab8:	f10d 0207 	add.w	r2, sp, #7
 8004abc:	4617      	mov	r7, r2
 8004abe:	260a      	movs	r6, #10
 8004ac0:	4694      	mov	ip, r2
 8004ac2:	fb91 f5f6 	sdiv	r5, r1, r6
 8004ac6:	fb06 1415 	mls	r4, r6, r5, r1
 8004aca:	3430      	adds	r4, #48	; 0x30
 8004acc:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004ad0:	460c      	mov	r4, r1
 8004ad2:	2c63      	cmp	r4, #99	; 0x63
 8004ad4:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8004ad8:	4629      	mov	r1, r5
 8004ada:	dcf1      	bgt.n	8004ac0 <__exponent+0x22>
 8004adc:	3130      	adds	r1, #48	; 0x30
 8004ade:	f1ac 0402 	sub.w	r4, ip, #2
 8004ae2:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004ae6:	1c41      	adds	r1, r0, #1
 8004ae8:	4622      	mov	r2, r4
 8004aea:	42ba      	cmp	r2, r7
 8004aec:	d30a      	bcc.n	8004b04 <__exponent+0x66>
 8004aee:	f10d 0209 	add.w	r2, sp, #9
 8004af2:	eba2 020c 	sub.w	r2, r2, ip
 8004af6:	42bc      	cmp	r4, r7
 8004af8:	bf88      	it	hi
 8004afa:	2200      	movhi	r2, #0
 8004afc:	4413      	add	r3, r2
 8004afe:	1a18      	subs	r0, r3, r0
 8004b00:	b003      	add	sp, #12
 8004b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b04:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004b08:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004b0c:	e7ed      	b.n	8004aea <__exponent+0x4c>
 8004b0e:	2330      	movs	r3, #48	; 0x30
 8004b10:	3130      	adds	r1, #48	; 0x30
 8004b12:	7083      	strb	r3, [r0, #2]
 8004b14:	70c1      	strb	r1, [r0, #3]
 8004b16:	1d03      	adds	r3, r0, #4
 8004b18:	e7f1      	b.n	8004afe <__exponent+0x60>
 8004b1a:	0000      	movs	r0, r0
 8004b1c:	0000      	movs	r0, r0
	...

08004b20 <_printf_float>:
 8004b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b24:	b08b      	sub	sp, #44	; 0x2c
 8004b26:	460c      	mov	r4, r1
 8004b28:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004b2c:	4616      	mov	r6, r2
 8004b2e:	461f      	mov	r7, r3
 8004b30:	4605      	mov	r5, r0
 8004b32:	f001 fce5 	bl	8006500 <_localeconv_r>
 8004b36:	f8d0 b000 	ldr.w	fp, [r0]
 8004b3a:	4658      	mov	r0, fp
 8004b3c:	f7fb fbd0 	bl	80002e0 <strlen>
 8004b40:	2300      	movs	r3, #0
 8004b42:	9308      	str	r3, [sp, #32]
 8004b44:	f8d8 3000 	ldr.w	r3, [r8]
 8004b48:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004b4c:	6822      	ldr	r2, [r4, #0]
 8004b4e:	3307      	adds	r3, #7
 8004b50:	f023 0307 	bic.w	r3, r3, #7
 8004b54:	f103 0108 	add.w	r1, r3, #8
 8004b58:	f8c8 1000 	str.w	r1, [r8]
 8004b5c:	ed93 0b00 	vldr	d0, [r3]
 8004b60:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8004dc0 <_printf_float+0x2a0>
 8004b64:	eeb0 7bc0 	vabs.f64	d7, d0
 8004b68:	eeb4 7b46 	vcmp.f64	d7, d6
 8004b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b70:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8004b74:	4682      	mov	sl, r0
 8004b76:	dd24      	ble.n	8004bc2 <_printf_float+0xa2>
 8004b78:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b80:	d502      	bpl.n	8004b88 <_printf_float+0x68>
 8004b82:	232d      	movs	r3, #45	; 0x2d
 8004b84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b88:	498f      	ldr	r1, [pc, #572]	; (8004dc8 <_printf_float+0x2a8>)
 8004b8a:	4b90      	ldr	r3, [pc, #576]	; (8004dcc <_printf_float+0x2ac>)
 8004b8c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004b90:	bf94      	ite	ls
 8004b92:	4688      	movls	r8, r1
 8004b94:	4698      	movhi	r8, r3
 8004b96:	2303      	movs	r3, #3
 8004b98:	6123      	str	r3, [r4, #16]
 8004b9a:	f022 0204 	bic.w	r2, r2, #4
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	6022      	str	r2, [r4, #0]
 8004ba2:	9304      	str	r3, [sp, #16]
 8004ba4:	9700      	str	r7, [sp, #0]
 8004ba6:	4633      	mov	r3, r6
 8004ba8:	aa09      	add	r2, sp, #36	; 0x24
 8004baa:	4621      	mov	r1, r4
 8004bac:	4628      	mov	r0, r5
 8004bae:	f000 f9d1 	bl	8004f54 <_printf_common>
 8004bb2:	3001      	adds	r0, #1
 8004bb4:	f040 808a 	bne.w	8004ccc <_printf_float+0x1ac>
 8004bb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bbc:	b00b      	add	sp, #44	; 0x2c
 8004bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bc2:	eeb4 0b40 	vcmp.f64	d0, d0
 8004bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bca:	d709      	bvc.n	8004be0 <_printf_float+0xc0>
 8004bcc:	ee10 3a90 	vmov	r3, s1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	bfbc      	itt	lt
 8004bd4:	232d      	movlt	r3, #45	; 0x2d
 8004bd6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004bda:	497d      	ldr	r1, [pc, #500]	; (8004dd0 <_printf_float+0x2b0>)
 8004bdc:	4b7d      	ldr	r3, [pc, #500]	; (8004dd4 <_printf_float+0x2b4>)
 8004bde:	e7d5      	b.n	8004b8c <_printf_float+0x6c>
 8004be0:	6863      	ldr	r3, [r4, #4]
 8004be2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004be6:	9104      	str	r1, [sp, #16]
 8004be8:	1c59      	adds	r1, r3, #1
 8004bea:	d13c      	bne.n	8004c66 <_printf_float+0x146>
 8004bec:	2306      	movs	r3, #6
 8004bee:	6063      	str	r3, [r4, #4]
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	9303      	str	r3, [sp, #12]
 8004bf4:	ab08      	add	r3, sp, #32
 8004bf6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004bfa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004bfe:	ab07      	add	r3, sp, #28
 8004c00:	6861      	ldr	r1, [r4, #4]
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	6022      	str	r2, [r4, #0]
 8004c06:	f10d 031b 	add.w	r3, sp, #27
 8004c0a:	4628      	mov	r0, r5
 8004c0c:	f7ff fef5 	bl	80049fa <__cvt>
 8004c10:	9b04      	ldr	r3, [sp, #16]
 8004c12:	9907      	ldr	r1, [sp, #28]
 8004c14:	2b47      	cmp	r3, #71	; 0x47
 8004c16:	4680      	mov	r8, r0
 8004c18:	d108      	bne.n	8004c2c <_printf_float+0x10c>
 8004c1a:	1cc8      	adds	r0, r1, #3
 8004c1c:	db02      	blt.n	8004c24 <_printf_float+0x104>
 8004c1e:	6863      	ldr	r3, [r4, #4]
 8004c20:	4299      	cmp	r1, r3
 8004c22:	dd41      	ble.n	8004ca8 <_printf_float+0x188>
 8004c24:	f1a9 0902 	sub.w	r9, r9, #2
 8004c28:	fa5f f989 	uxtb.w	r9, r9
 8004c2c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004c30:	d820      	bhi.n	8004c74 <_printf_float+0x154>
 8004c32:	3901      	subs	r1, #1
 8004c34:	464a      	mov	r2, r9
 8004c36:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004c3a:	9107      	str	r1, [sp, #28]
 8004c3c:	f7ff ff2f 	bl	8004a9e <__exponent>
 8004c40:	9a08      	ldr	r2, [sp, #32]
 8004c42:	9004      	str	r0, [sp, #16]
 8004c44:	1813      	adds	r3, r2, r0
 8004c46:	2a01      	cmp	r2, #1
 8004c48:	6123      	str	r3, [r4, #16]
 8004c4a:	dc02      	bgt.n	8004c52 <_printf_float+0x132>
 8004c4c:	6822      	ldr	r2, [r4, #0]
 8004c4e:	07d2      	lsls	r2, r2, #31
 8004c50:	d501      	bpl.n	8004c56 <_printf_float+0x136>
 8004c52:	3301      	adds	r3, #1
 8004c54:	6123      	str	r3, [r4, #16]
 8004c56:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d0a2      	beq.n	8004ba4 <_printf_float+0x84>
 8004c5e:	232d      	movs	r3, #45	; 0x2d
 8004c60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c64:	e79e      	b.n	8004ba4 <_printf_float+0x84>
 8004c66:	9904      	ldr	r1, [sp, #16]
 8004c68:	2947      	cmp	r1, #71	; 0x47
 8004c6a:	d1c1      	bne.n	8004bf0 <_printf_float+0xd0>
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1bf      	bne.n	8004bf0 <_printf_float+0xd0>
 8004c70:	2301      	movs	r3, #1
 8004c72:	e7bc      	b.n	8004bee <_printf_float+0xce>
 8004c74:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004c78:	d118      	bne.n	8004cac <_printf_float+0x18c>
 8004c7a:	2900      	cmp	r1, #0
 8004c7c:	6863      	ldr	r3, [r4, #4]
 8004c7e:	dd0b      	ble.n	8004c98 <_printf_float+0x178>
 8004c80:	6121      	str	r1, [r4, #16]
 8004c82:	b913      	cbnz	r3, 8004c8a <_printf_float+0x16a>
 8004c84:	6822      	ldr	r2, [r4, #0]
 8004c86:	07d0      	lsls	r0, r2, #31
 8004c88:	d502      	bpl.n	8004c90 <_printf_float+0x170>
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	440b      	add	r3, r1
 8004c8e:	6123      	str	r3, [r4, #16]
 8004c90:	2300      	movs	r3, #0
 8004c92:	65a1      	str	r1, [r4, #88]	; 0x58
 8004c94:	9304      	str	r3, [sp, #16]
 8004c96:	e7de      	b.n	8004c56 <_printf_float+0x136>
 8004c98:	b913      	cbnz	r3, 8004ca0 <_printf_float+0x180>
 8004c9a:	6822      	ldr	r2, [r4, #0]
 8004c9c:	07d2      	lsls	r2, r2, #31
 8004c9e:	d501      	bpl.n	8004ca4 <_printf_float+0x184>
 8004ca0:	3302      	adds	r3, #2
 8004ca2:	e7f4      	b.n	8004c8e <_printf_float+0x16e>
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e7f2      	b.n	8004c8e <_printf_float+0x16e>
 8004ca8:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004cac:	9b08      	ldr	r3, [sp, #32]
 8004cae:	4299      	cmp	r1, r3
 8004cb0:	db05      	blt.n	8004cbe <_printf_float+0x19e>
 8004cb2:	6823      	ldr	r3, [r4, #0]
 8004cb4:	6121      	str	r1, [r4, #16]
 8004cb6:	07d8      	lsls	r0, r3, #31
 8004cb8:	d5ea      	bpl.n	8004c90 <_printf_float+0x170>
 8004cba:	1c4b      	adds	r3, r1, #1
 8004cbc:	e7e7      	b.n	8004c8e <_printf_float+0x16e>
 8004cbe:	2900      	cmp	r1, #0
 8004cc0:	bfd4      	ite	le
 8004cc2:	f1c1 0202 	rsble	r2, r1, #2
 8004cc6:	2201      	movgt	r2, #1
 8004cc8:	4413      	add	r3, r2
 8004cca:	e7e0      	b.n	8004c8e <_printf_float+0x16e>
 8004ccc:	6823      	ldr	r3, [r4, #0]
 8004cce:	055a      	lsls	r2, r3, #21
 8004cd0:	d407      	bmi.n	8004ce2 <_printf_float+0x1c2>
 8004cd2:	6923      	ldr	r3, [r4, #16]
 8004cd4:	4642      	mov	r2, r8
 8004cd6:	4631      	mov	r1, r6
 8004cd8:	4628      	mov	r0, r5
 8004cda:	47b8      	blx	r7
 8004cdc:	3001      	adds	r0, #1
 8004cde:	d12a      	bne.n	8004d36 <_printf_float+0x216>
 8004ce0:	e76a      	b.n	8004bb8 <_printf_float+0x98>
 8004ce2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004ce6:	f240 80e0 	bls.w	8004eaa <_printf_float+0x38a>
 8004cea:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004cee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf6:	d133      	bne.n	8004d60 <_printf_float+0x240>
 8004cf8:	4a37      	ldr	r2, [pc, #220]	; (8004dd8 <_printf_float+0x2b8>)
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	4631      	mov	r1, r6
 8004cfe:	4628      	mov	r0, r5
 8004d00:	47b8      	blx	r7
 8004d02:	3001      	adds	r0, #1
 8004d04:	f43f af58 	beq.w	8004bb8 <_printf_float+0x98>
 8004d08:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	db02      	blt.n	8004d16 <_printf_float+0x1f6>
 8004d10:	6823      	ldr	r3, [r4, #0]
 8004d12:	07d8      	lsls	r0, r3, #31
 8004d14:	d50f      	bpl.n	8004d36 <_printf_float+0x216>
 8004d16:	4653      	mov	r3, sl
 8004d18:	465a      	mov	r2, fp
 8004d1a:	4631      	mov	r1, r6
 8004d1c:	4628      	mov	r0, r5
 8004d1e:	47b8      	blx	r7
 8004d20:	3001      	adds	r0, #1
 8004d22:	f43f af49 	beq.w	8004bb8 <_printf_float+0x98>
 8004d26:	f04f 0800 	mov.w	r8, #0
 8004d2a:	f104 091a 	add.w	r9, r4, #26
 8004d2e:	9b08      	ldr	r3, [sp, #32]
 8004d30:	3b01      	subs	r3, #1
 8004d32:	4543      	cmp	r3, r8
 8004d34:	dc09      	bgt.n	8004d4a <_printf_float+0x22a>
 8004d36:	6823      	ldr	r3, [r4, #0]
 8004d38:	079b      	lsls	r3, r3, #30
 8004d3a:	f100 8106 	bmi.w	8004f4a <_printf_float+0x42a>
 8004d3e:	68e0      	ldr	r0, [r4, #12]
 8004d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d42:	4298      	cmp	r0, r3
 8004d44:	bfb8      	it	lt
 8004d46:	4618      	movlt	r0, r3
 8004d48:	e738      	b.n	8004bbc <_printf_float+0x9c>
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	464a      	mov	r2, r9
 8004d4e:	4631      	mov	r1, r6
 8004d50:	4628      	mov	r0, r5
 8004d52:	47b8      	blx	r7
 8004d54:	3001      	adds	r0, #1
 8004d56:	f43f af2f 	beq.w	8004bb8 <_printf_float+0x98>
 8004d5a:	f108 0801 	add.w	r8, r8, #1
 8004d5e:	e7e6      	b.n	8004d2e <_printf_float+0x20e>
 8004d60:	9b07      	ldr	r3, [sp, #28]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	dc3a      	bgt.n	8004ddc <_printf_float+0x2bc>
 8004d66:	4a1c      	ldr	r2, [pc, #112]	; (8004dd8 <_printf_float+0x2b8>)
 8004d68:	2301      	movs	r3, #1
 8004d6a:	4631      	mov	r1, r6
 8004d6c:	4628      	mov	r0, r5
 8004d6e:	47b8      	blx	r7
 8004d70:	3001      	adds	r0, #1
 8004d72:	f43f af21 	beq.w	8004bb8 <_printf_float+0x98>
 8004d76:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	d102      	bne.n	8004d84 <_printf_float+0x264>
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	07d9      	lsls	r1, r3, #31
 8004d82:	d5d8      	bpl.n	8004d36 <_printf_float+0x216>
 8004d84:	4653      	mov	r3, sl
 8004d86:	465a      	mov	r2, fp
 8004d88:	4631      	mov	r1, r6
 8004d8a:	4628      	mov	r0, r5
 8004d8c:	47b8      	blx	r7
 8004d8e:	3001      	adds	r0, #1
 8004d90:	f43f af12 	beq.w	8004bb8 <_printf_float+0x98>
 8004d94:	f04f 0900 	mov.w	r9, #0
 8004d98:	f104 0a1a 	add.w	sl, r4, #26
 8004d9c:	9b07      	ldr	r3, [sp, #28]
 8004d9e:	425b      	negs	r3, r3
 8004da0:	454b      	cmp	r3, r9
 8004da2:	dc01      	bgt.n	8004da8 <_printf_float+0x288>
 8004da4:	9b08      	ldr	r3, [sp, #32]
 8004da6:	e795      	b.n	8004cd4 <_printf_float+0x1b4>
 8004da8:	2301      	movs	r3, #1
 8004daa:	4652      	mov	r2, sl
 8004dac:	4631      	mov	r1, r6
 8004dae:	4628      	mov	r0, r5
 8004db0:	47b8      	blx	r7
 8004db2:	3001      	adds	r0, #1
 8004db4:	f43f af00 	beq.w	8004bb8 <_printf_float+0x98>
 8004db8:	f109 0901 	add.w	r9, r9, #1
 8004dbc:	e7ee      	b.n	8004d9c <_printf_float+0x27c>
 8004dbe:	bf00      	nop
 8004dc0:	ffffffff 	.word	0xffffffff
 8004dc4:	7fefffff 	.word	0x7fefffff
 8004dc8:	0800908c 	.word	0x0800908c
 8004dcc:	08009090 	.word	0x08009090
 8004dd0:	08009094 	.word	0x08009094
 8004dd4:	08009098 	.word	0x08009098
 8004dd8:	0800909c 	.word	0x0800909c
 8004ddc:	9a08      	ldr	r2, [sp, #32]
 8004dde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004de0:	429a      	cmp	r2, r3
 8004de2:	bfa8      	it	ge
 8004de4:	461a      	movge	r2, r3
 8004de6:	2a00      	cmp	r2, #0
 8004de8:	4691      	mov	r9, r2
 8004dea:	dc38      	bgt.n	8004e5e <_printf_float+0x33e>
 8004dec:	2300      	movs	r3, #0
 8004dee:	9305      	str	r3, [sp, #20]
 8004df0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004df4:	f104 021a 	add.w	r2, r4, #26
 8004df8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dfa:	9905      	ldr	r1, [sp, #20]
 8004dfc:	9304      	str	r3, [sp, #16]
 8004dfe:	eba3 0309 	sub.w	r3, r3, r9
 8004e02:	428b      	cmp	r3, r1
 8004e04:	dc33      	bgt.n	8004e6e <_printf_float+0x34e>
 8004e06:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	db3c      	blt.n	8004e88 <_printf_float+0x368>
 8004e0e:	6823      	ldr	r3, [r4, #0]
 8004e10:	07da      	lsls	r2, r3, #31
 8004e12:	d439      	bmi.n	8004e88 <_printf_float+0x368>
 8004e14:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004e18:	eba2 0903 	sub.w	r9, r2, r3
 8004e1c:	9b04      	ldr	r3, [sp, #16]
 8004e1e:	1ad2      	subs	r2, r2, r3
 8004e20:	4591      	cmp	r9, r2
 8004e22:	bfa8      	it	ge
 8004e24:	4691      	movge	r9, r2
 8004e26:	f1b9 0f00 	cmp.w	r9, #0
 8004e2a:	dc35      	bgt.n	8004e98 <_printf_float+0x378>
 8004e2c:	f04f 0800 	mov.w	r8, #0
 8004e30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e34:	f104 0a1a 	add.w	sl, r4, #26
 8004e38:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004e3c:	1a9b      	subs	r3, r3, r2
 8004e3e:	eba3 0309 	sub.w	r3, r3, r9
 8004e42:	4543      	cmp	r3, r8
 8004e44:	f77f af77 	ble.w	8004d36 <_printf_float+0x216>
 8004e48:	2301      	movs	r3, #1
 8004e4a:	4652      	mov	r2, sl
 8004e4c:	4631      	mov	r1, r6
 8004e4e:	4628      	mov	r0, r5
 8004e50:	47b8      	blx	r7
 8004e52:	3001      	adds	r0, #1
 8004e54:	f43f aeb0 	beq.w	8004bb8 <_printf_float+0x98>
 8004e58:	f108 0801 	add.w	r8, r8, #1
 8004e5c:	e7ec      	b.n	8004e38 <_printf_float+0x318>
 8004e5e:	4613      	mov	r3, r2
 8004e60:	4631      	mov	r1, r6
 8004e62:	4642      	mov	r2, r8
 8004e64:	4628      	mov	r0, r5
 8004e66:	47b8      	blx	r7
 8004e68:	3001      	adds	r0, #1
 8004e6a:	d1bf      	bne.n	8004dec <_printf_float+0x2cc>
 8004e6c:	e6a4      	b.n	8004bb8 <_printf_float+0x98>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	4631      	mov	r1, r6
 8004e72:	4628      	mov	r0, r5
 8004e74:	9204      	str	r2, [sp, #16]
 8004e76:	47b8      	blx	r7
 8004e78:	3001      	adds	r0, #1
 8004e7a:	f43f ae9d 	beq.w	8004bb8 <_printf_float+0x98>
 8004e7e:	9b05      	ldr	r3, [sp, #20]
 8004e80:	9a04      	ldr	r2, [sp, #16]
 8004e82:	3301      	adds	r3, #1
 8004e84:	9305      	str	r3, [sp, #20]
 8004e86:	e7b7      	b.n	8004df8 <_printf_float+0x2d8>
 8004e88:	4653      	mov	r3, sl
 8004e8a:	465a      	mov	r2, fp
 8004e8c:	4631      	mov	r1, r6
 8004e8e:	4628      	mov	r0, r5
 8004e90:	47b8      	blx	r7
 8004e92:	3001      	adds	r0, #1
 8004e94:	d1be      	bne.n	8004e14 <_printf_float+0x2f4>
 8004e96:	e68f      	b.n	8004bb8 <_printf_float+0x98>
 8004e98:	9a04      	ldr	r2, [sp, #16]
 8004e9a:	464b      	mov	r3, r9
 8004e9c:	4442      	add	r2, r8
 8004e9e:	4631      	mov	r1, r6
 8004ea0:	4628      	mov	r0, r5
 8004ea2:	47b8      	blx	r7
 8004ea4:	3001      	adds	r0, #1
 8004ea6:	d1c1      	bne.n	8004e2c <_printf_float+0x30c>
 8004ea8:	e686      	b.n	8004bb8 <_printf_float+0x98>
 8004eaa:	9a08      	ldr	r2, [sp, #32]
 8004eac:	2a01      	cmp	r2, #1
 8004eae:	dc01      	bgt.n	8004eb4 <_printf_float+0x394>
 8004eb0:	07db      	lsls	r3, r3, #31
 8004eb2:	d537      	bpl.n	8004f24 <_printf_float+0x404>
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	4642      	mov	r2, r8
 8004eb8:	4631      	mov	r1, r6
 8004eba:	4628      	mov	r0, r5
 8004ebc:	47b8      	blx	r7
 8004ebe:	3001      	adds	r0, #1
 8004ec0:	f43f ae7a 	beq.w	8004bb8 <_printf_float+0x98>
 8004ec4:	4653      	mov	r3, sl
 8004ec6:	465a      	mov	r2, fp
 8004ec8:	4631      	mov	r1, r6
 8004eca:	4628      	mov	r0, r5
 8004ecc:	47b8      	blx	r7
 8004ece:	3001      	adds	r0, #1
 8004ed0:	f43f ae72 	beq.w	8004bb8 <_printf_float+0x98>
 8004ed4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004ed8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ee0:	9b08      	ldr	r3, [sp, #32]
 8004ee2:	d01a      	beq.n	8004f1a <_printf_float+0x3fa>
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	f108 0201 	add.w	r2, r8, #1
 8004eea:	4631      	mov	r1, r6
 8004eec:	4628      	mov	r0, r5
 8004eee:	47b8      	blx	r7
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	d10e      	bne.n	8004f12 <_printf_float+0x3f2>
 8004ef4:	e660      	b.n	8004bb8 <_printf_float+0x98>
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	464a      	mov	r2, r9
 8004efa:	4631      	mov	r1, r6
 8004efc:	4628      	mov	r0, r5
 8004efe:	47b8      	blx	r7
 8004f00:	3001      	adds	r0, #1
 8004f02:	f43f ae59 	beq.w	8004bb8 <_printf_float+0x98>
 8004f06:	f108 0801 	add.w	r8, r8, #1
 8004f0a:	9b08      	ldr	r3, [sp, #32]
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	4543      	cmp	r3, r8
 8004f10:	dcf1      	bgt.n	8004ef6 <_printf_float+0x3d6>
 8004f12:	9b04      	ldr	r3, [sp, #16]
 8004f14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004f18:	e6dd      	b.n	8004cd6 <_printf_float+0x1b6>
 8004f1a:	f04f 0800 	mov.w	r8, #0
 8004f1e:	f104 091a 	add.w	r9, r4, #26
 8004f22:	e7f2      	b.n	8004f0a <_printf_float+0x3ea>
 8004f24:	2301      	movs	r3, #1
 8004f26:	4642      	mov	r2, r8
 8004f28:	e7df      	b.n	8004eea <_printf_float+0x3ca>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	464a      	mov	r2, r9
 8004f2e:	4631      	mov	r1, r6
 8004f30:	4628      	mov	r0, r5
 8004f32:	47b8      	blx	r7
 8004f34:	3001      	adds	r0, #1
 8004f36:	f43f ae3f 	beq.w	8004bb8 <_printf_float+0x98>
 8004f3a:	f108 0801 	add.w	r8, r8, #1
 8004f3e:	68e3      	ldr	r3, [r4, #12]
 8004f40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f42:	1a5b      	subs	r3, r3, r1
 8004f44:	4543      	cmp	r3, r8
 8004f46:	dcf0      	bgt.n	8004f2a <_printf_float+0x40a>
 8004f48:	e6f9      	b.n	8004d3e <_printf_float+0x21e>
 8004f4a:	f04f 0800 	mov.w	r8, #0
 8004f4e:	f104 0919 	add.w	r9, r4, #25
 8004f52:	e7f4      	b.n	8004f3e <_printf_float+0x41e>

08004f54 <_printf_common>:
 8004f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f58:	4616      	mov	r6, r2
 8004f5a:	4699      	mov	r9, r3
 8004f5c:	688a      	ldr	r2, [r1, #8]
 8004f5e:	690b      	ldr	r3, [r1, #16]
 8004f60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f64:	4293      	cmp	r3, r2
 8004f66:	bfb8      	it	lt
 8004f68:	4613      	movlt	r3, r2
 8004f6a:	6033      	str	r3, [r6, #0]
 8004f6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f70:	4607      	mov	r7, r0
 8004f72:	460c      	mov	r4, r1
 8004f74:	b10a      	cbz	r2, 8004f7a <_printf_common+0x26>
 8004f76:	3301      	adds	r3, #1
 8004f78:	6033      	str	r3, [r6, #0]
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	0699      	lsls	r1, r3, #26
 8004f7e:	bf42      	ittt	mi
 8004f80:	6833      	ldrmi	r3, [r6, #0]
 8004f82:	3302      	addmi	r3, #2
 8004f84:	6033      	strmi	r3, [r6, #0]
 8004f86:	6825      	ldr	r5, [r4, #0]
 8004f88:	f015 0506 	ands.w	r5, r5, #6
 8004f8c:	d106      	bne.n	8004f9c <_printf_common+0x48>
 8004f8e:	f104 0a19 	add.w	sl, r4, #25
 8004f92:	68e3      	ldr	r3, [r4, #12]
 8004f94:	6832      	ldr	r2, [r6, #0]
 8004f96:	1a9b      	subs	r3, r3, r2
 8004f98:	42ab      	cmp	r3, r5
 8004f9a:	dc26      	bgt.n	8004fea <_printf_common+0x96>
 8004f9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004fa0:	1e13      	subs	r3, r2, #0
 8004fa2:	6822      	ldr	r2, [r4, #0]
 8004fa4:	bf18      	it	ne
 8004fa6:	2301      	movne	r3, #1
 8004fa8:	0692      	lsls	r2, r2, #26
 8004faa:	d42b      	bmi.n	8005004 <_printf_common+0xb0>
 8004fac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fb0:	4649      	mov	r1, r9
 8004fb2:	4638      	mov	r0, r7
 8004fb4:	47c0      	blx	r8
 8004fb6:	3001      	adds	r0, #1
 8004fb8:	d01e      	beq.n	8004ff8 <_printf_common+0xa4>
 8004fba:	6823      	ldr	r3, [r4, #0]
 8004fbc:	6922      	ldr	r2, [r4, #16]
 8004fbe:	f003 0306 	and.w	r3, r3, #6
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	bf02      	ittt	eq
 8004fc6:	68e5      	ldreq	r5, [r4, #12]
 8004fc8:	6833      	ldreq	r3, [r6, #0]
 8004fca:	1aed      	subeq	r5, r5, r3
 8004fcc:	68a3      	ldr	r3, [r4, #8]
 8004fce:	bf0c      	ite	eq
 8004fd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fd4:	2500      	movne	r5, #0
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	bfc4      	itt	gt
 8004fda:	1a9b      	subgt	r3, r3, r2
 8004fdc:	18ed      	addgt	r5, r5, r3
 8004fde:	2600      	movs	r6, #0
 8004fe0:	341a      	adds	r4, #26
 8004fe2:	42b5      	cmp	r5, r6
 8004fe4:	d11a      	bne.n	800501c <_printf_common+0xc8>
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	e008      	b.n	8004ffc <_printf_common+0xa8>
 8004fea:	2301      	movs	r3, #1
 8004fec:	4652      	mov	r2, sl
 8004fee:	4649      	mov	r1, r9
 8004ff0:	4638      	mov	r0, r7
 8004ff2:	47c0      	blx	r8
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	d103      	bne.n	8005000 <_printf_common+0xac>
 8004ff8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005000:	3501      	adds	r5, #1
 8005002:	e7c6      	b.n	8004f92 <_printf_common+0x3e>
 8005004:	18e1      	adds	r1, r4, r3
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	2030      	movs	r0, #48	; 0x30
 800500a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800500e:	4422      	add	r2, r4
 8005010:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005014:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005018:	3302      	adds	r3, #2
 800501a:	e7c7      	b.n	8004fac <_printf_common+0x58>
 800501c:	2301      	movs	r3, #1
 800501e:	4622      	mov	r2, r4
 8005020:	4649      	mov	r1, r9
 8005022:	4638      	mov	r0, r7
 8005024:	47c0      	blx	r8
 8005026:	3001      	adds	r0, #1
 8005028:	d0e6      	beq.n	8004ff8 <_printf_common+0xa4>
 800502a:	3601      	adds	r6, #1
 800502c:	e7d9      	b.n	8004fe2 <_printf_common+0x8e>
	...

08005030 <_printf_i>:
 8005030:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005034:	7e0f      	ldrb	r7, [r1, #24]
 8005036:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005038:	2f78      	cmp	r7, #120	; 0x78
 800503a:	4691      	mov	r9, r2
 800503c:	4680      	mov	r8, r0
 800503e:	460c      	mov	r4, r1
 8005040:	469a      	mov	sl, r3
 8005042:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005046:	d807      	bhi.n	8005058 <_printf_i+0x28>
 8005048:	2f62      	cmp	r7, #98	; 0x62
 800504a:	d80a      	bhi.n	8005062 <_printf_i+0x32>
 800504c:	2f00      	cmp	r7, #0
 800504e:	f000 80d4 	beq.w	80051fa <_printf_i+0x1ca>
 8005052:	2f58      	cmp	r7, #88	; 0x58
 8005054:	f000 80c0 	beq.w	80051d8 <_printf_i+0x1a8>
 8005058:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800505c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005060:	e03a      	b.n	80050d8 <_printf_i+0xa8>
 8005062:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005066:	2b15      	cmp	r3, #21
 8005068:	d8f6      	bhi.n	8005058 <_printf_i+0x28>
 800506a:	a101      	add	r1, pc, #4	; (adr r1, 8005070 <_printf_i+0x40>)
 800506c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005070:	080050c9 	.word	0x080050c9
 8005074:	080050dd 	.word	0x080050dd
 8005078:	08005059 	.word	0x08005059
 800507c:	08005059 	.word	0x08005059
 8005080:	08005059 	.word	0x08005059
 8005084:	08005059 	.word	0x08005059
 8005088:	080050dd 	.word	0x080050dd
 800508c:	08005059 	.word	0x08005059
 8005090:	08005059 	.word	0x08005059
 8005094:	08005059 	.word	0x08005059
 8005098:	08005059 	.word	0x08005059
 800509c:	080051e1 	.word	0x080051e1
 80050a0:	08005109 	.word	0x08005109
 80050a4:	0800519b 	.word	0x0800519b
 80050a8:	08005059 	.word	0x08005059
 80050ac:	08005059 	.word	0x08005059
 80050b0:	08005203 	.word	0x08005203
 80050b4:	08005059 	.word	0x08005059
 80050b8:	08005109 	.word	0x08005109
 80050bc:	08005059 	.word	0x08005059
 80050c0:	08005059 	.word	0x08005059
 80050c4:	080051a3 	.word	0x080051a3
 80050c8:	682b      	ldr	r3, [r5, #0]
 80050ca:	1d1a      	adds	r2, r3, #4
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	602a      	str	r2, [r5, #0]
 80050d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050d8:	2301      	movs	r3, #1
 80050da:	e09f      	b.n	800521c <_printf_i+0x1ec>
 80050dc:	6820      	ldr	r0, [r4, #0]
 80050de:	682b      	ldr	r3, [r5, #0]
 80050e0:	0607      	lsls	r7, r0, #24
 80050e2:	f103 0104 	add.w	r1, r3, #4
 80050e6:	6029      	str	r1, [r5, #0]
 80050e8:	d501      	bpl.n	80050ee <_printf_i+0xbe>
 80050ea:	681e      	ldr	r6, [r3, #0]
 80050ec:	e003      	b.n	80050f6 <_printf_i+0xc6>
 80050ee:	0646      	lsls	r6, r0, #25
 80050f0:	d5fb      	bpl.n	80050ea <_printf_i+0xba>
 80050f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80050f6:	2e00      	cmp	r6, #0
 80050f8:	da03      	bge.n	8005102 <_printf_i+0xd2>
 80050fa:	232d      	movs	r3, #45	; 0x2d
 80050fc:	4276      	negs	r6, r6
 80050fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005102:	485a      	ldr	r0, [pc, #360]	; (800526c <_printf_i+0x23c>)
 8005104:	230a      	movs	r3, #10
 8005106:	e012      	b.n	800512e <_printf_i+0xfe>
 8005108:	682b      	ldr	r3, [r5, #0]
 800510a:	6820      	ldr	r0, [r4, #0]
 800510c:	1d19      	adds	r1, r3, #4
 800510e:	6029      	str	r1, [r5, #0]
 8005110:	0605      	lsls	r5, r0, #24
 8005112:	d501      	bpl.n	8005118 <_printf_i+0xe8>
 8005114:	681e      	ldr	r6, [r3, #0]
 8005116:	e002      	b.n	800511e <_printf_i+0xee>
 8005118:	0641      	lsls	r1, r0, #25
 800511a:	d5fb      	bpl.n	8005114 <_printf_i+0xe4>
 800511c:	881e      	ldrh	r6, [r3, #0]
 800511e:	4853      	ldr	r0, [pc, #332]	; (800526c <_printf_i+0x23c>)
 8005120:	2f6f      	cmp	r7, #111	; 0x6f
 8005122:	bf0c      	ite	eq
 8005124:	2308      	moveq	r3, #8
 8005126:	230a      	movne	r3, #10
 8005128:	2100      	movs	r1, #0
 800512a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800512e:	6865      	ldr	r5, [r4, #4]
 8005130:	60a5      	str	r5, [r4, #8]
 8005132:	2d00      	cmp	r5, #0
 8005134:	bfa2      	ittt	ge
 8005136:	6821      	ldrge	r1, [r4, #0]
 8005138:	f021 0104 	bicge.w	r1, r1, #4
 800513c:	6021      	strge	r1, [r4, #0]
 800513e:	b90e      	cbnz	r6, 8005144 <_printf_i+0x114>
 8005140:	2d00      	cmp	r5, #0
 8005142:	d04b      	beq.n	80051dc <_printf_i+0x1ac>
 8005144:	4615      	mov	r5, r2
 8005146:	fbb6 f1f3 	udiv	r1, r6, r3
 800514a:	fb03 6711 	mls	r7, r3, r1, r6
 800514e:	5dc7      	ldrb	r7, [r0, r7]
 8005150:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005154:	4637      	mov	r7, r6
 8005156:	42bb      	cmp	r3, r7
 8005158:	460e      	mov	r6, r1
 800515a:	d9f4      	bls.n	8005146 <_printf_i+0x116>
 800515c:	2b08      	cmp	r3, #8
 800515e:	d10b      	bne.n	8005178 <_printf_i+0x148>
 8005160:	6823      	ldr	r3, [r4, #0]
 8005162:	07de      	lsls	r6, r3, #31
 8005164:	d508      	bpl.n	8005178 <_printf_i+0x148>
 8005166:	6923      	ldr	r3, [r4, #16]
 8005168:	6861      	ldr	r1, [r4, #4]
 800516a:	4299      	cmp	r1, r3
 800516c:	bfde      	ittt	le
 800516e:	2330      	movle	r3, #48	; 0x30
 8005170:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005174:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005178:	1b52      	subs	r2, r2, r5
 800517a:	6122      	str	r2, [r4, #16]
 800517c:	f8cd a000 	str.w	sl, [sp]
 8005180:	464b      	mov	r3, r9
 8005182:	aa03      	add	r2, sp, #12
 8005184:	4621      	mov	r1, r4
 8005186:	4640      	mov	r0, r8
 8005188:	f7ff fee4 	bl	8004f54 <_printf_common>
 800518c:	3001      	adds	r0, #1
 800518e:	d14a      	bne.n	8005226 <_printf_i+0x1f6>
 8005190:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005194:	b004      	add	sp, #16
 8005196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800519a:	6823      	ldr	r3, [r4, #0]
 800519c:	f043 0320 	orr.w	r3, r3, #32
 80051a0:	6023      	str	r3, [r4, #0]
 80051a2:	4833      	ldr	r0, [pc, #204]	; (8005270 <_printf_i+0x240>)
 80051a4:	2778      	movs	r7, #120	; 0x78
 80051a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	6829      	ldr	r1, [r5, #0]
 80051ae:	061f      	lsls	r7, r3, #24
 80051b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80051b4:	d402      	bmi.n	80051bc <_printf_i+0x18c>
 80051b6:	065f      	lsls	r7, r3, #25
 80051b8:	bf48      	it	mi
 80051ba:	b2b6      	uxthmi	r6, r6
 80051bc:	07df      	lsls	r7, r3, #31
 80051be:	bf48      	it	mi
 80051c0:	f043 0320 	orrmi.w	r3, r3, #32
 80051c4:	6029      	str	r1, [r5, #0]
 80051c6:	bf48      	it	mi
 80051c8:	6023      	strmi	r3, [r4, #0]
 80051ca:	b91e      	cbnz	r6, 80051d4 <_printf_i+0x1a4>
 80051cc:	6823      	ldr	r3, [r4, #0]
 80051ce:	f023 0320 	bic.w	r3, r3, #32
 80051d2:	6023      	str	r3, [r4, #0]
 80051d4:	2310      	movs	r3, #16
 80051d6:	e7a7      	b.n	8005128 <_printf_i+0xf8>
 80051d8:	4824      	ldr	r0, [pc, #144]	; (800526c <_printf_i+0x23c>)
 80051da:	e7e4      	b.n	80051a6 <_printf_i+0x176>
 80051dc:	4615      	mov	r5, r2
 80051de:	e7bd      	b.n	800515c <_printf_i+0x12c>
 80051e0:	682b      	ldr	r3, [r5, #0]
 80051e2:	6826      	ldr	r6, [r4, #0]
 80051e4:	6961      	ldr	r1, [r4, #20]
 80051e6:	1d18      	adds	r0, r3, #4
 80051e8:	6028      	str	r0, [r5, #0]
 80051ea:	0635      	lsls	r5, r6, #24
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	d501      	bpl.n	80051f4 <_printf_i+0x1c4>
 80051f0:	6019      	str	r1, [r3, #0]
 80051f2:	e002      	b.n	80051fa <_printf_i+0x1ca>
 80051f4:	0670      	lsls	r0, r6, #25
 80051f6:	d5fb      	bpl.n	80051f0 <_printf_i+0x1c0>
 80051f8:	8019      	strh	r1, [r3, #0]
 80051fa:	2300      	movs	r3, #0
 80051fc:	6123      	str	r3, [r4, #16]
 80051fe:	4615      	mov	r5, r2
 8005200:	e7bc      	b.n	800517c <_printf_i+0x14c>
 8005202:	682b      	ldr	r3, [r5, #0]
 8005204:	1d1a      	adds	r2, r3, #4
 8005206:	602a      	str	r2, [r5, #0]
 8005208:	681d      	ldr	r5, [r3, #0]
 800520a:	6862      	ldr	r2, [r4, #4]
 800520c:	2100      	movs	r1, #0
 800520e:	4628      	mov	r0, r5
 8005210:	f7fb f816 	bl	8000240 <memchr>
 8005214:	b108      	cbz	r0, 800521a <_printf_i+0x1ea>
 8005216:	1b40      	subs	r0, r0, r5
 8005218:	6060      	str	r0, [r4, #4]
 800521a:	6863      	ldr	r3, [r4, #4]
 800521c:	6123      	str	r3, [r4, #16]
 800521e:	2300      	movs	r3, #0
 8005220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005224:	e7aa      	b.n	800517c <_printf_i+0x14c>
 8005226:	6923      	ldr	r3, [r4, #16]
 8005228:	462a      	mov	r2, r5
 800522a:	4649      	mov	r1, r9
 800522c:	4640      	mov	r0, r8
 800522e:	47d0      	blx	sl
 8005230:	3001      	adds	r0, #1
 8005232:	d0ad      	beq.n	8005190 <_printf_i+0x160>
 8005234:	6823      	ldr	r3, [r4, #0]
 8005236:	079b      	lsls	r3, r3, #30
 8005238:	d413      	bmi.n	8005262 <_printf_i+0x232>
 800523a:	68e0      	ldr	r0, [r4, #12]
 800523c:	9b03      	ldr	r3, [sp, #12]
 800523e:	4298      	cmp	r0, r3
 8005240:	bfb8      	it	lt
 8005242:	4618      	movlt	r0, r3
 8005244:	e7a6      	b.n	8005194 <_printf_i+0x164>
 8005246:	2301      	movs	r3, #1
 8005248:	4632      	mov	r2, r6
 800524a:	4649      	mov	r1, r9
 800524c:	4640      	mov	r0, r8
 800524e:	47d0      	blx	sl
 8005250:	3001      	adds	r0, #1
 8005252:	d09d      	beq.n	8005190 <_printf_i+0x160>
 8005254:	3501      	adds	r5, #1
 8005256:	68e3      	ldr	r3, [r4, #12]
 8005258:	9903      	ldr	r1, [sp, #12]
 800525a:	1a5b      	subs	r3, r3, r1
 800525c:	42ab      	cmp	r3, r5
 800525e:	dcf2      	bgt.n	8005246 <_printf_i+0x216>
 8005260:	e7eb      	b.n	800523a <_printf_i+0x20a>
 8005262:	2500      	movs	r5, #0
 8005264:	f104 0619 	add.w	r6, r4, #25
 8005268:	e7f5      	b.n	8005256 <_printf_i+0x226>
 800526a:	bf00      	nop
 800526c:	0800909e 	.word	0x0800909e
 8005270:	080090af 	.word	0x080090af

08005274 <_scanf_float>:
 8005274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005278:	b087      	sub	sp, #28
 800527a:	4617      	mov	r7, r2
 800527c:	9303      	str	r3, [sp, #12]
 800527e:	688b      	ldr	r3, [r1, #8]
 8005280:	1e5a      	subs	r2, r3, #1
 8005282:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005286:	bf83      	ittte	hi
 8005288:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800528c:	195b      	addhi	r3, r3, r5
 800528e:	9302      	strhi	r3, [sp, #8]
 8005290:	2300      	movls	r3, #0
 8005292:	bf86      	itte	hi
 8005294:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005298:	608b      	strhi	r3, [r1, #8]
 800529a:	9302      	strls	r3, [sp, #8]
 800529c:	680b      	ldr	r3, [r1, #0]
 800529e:	468b      	mov	fp, r1
 80052a0:	2500      	movs	r5, #0
 80052a2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80052a6:	f84b 3b1c 	str.w	r3, [fp], #28
 80052aa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80052ae:	4680      	mov	r8, r0
 80052b0:	460c      	mov	r4, r1
 80052b2:	465e      	mov	r6, fp
 80052b4:	46aa      	mov	sl, r5
 80052b6:	46a9      	mov	r9, r5
 80052b8:	9501      	str	r5, [sp, #4]
 80052ba:	68a2      	ldr	r2, [r4, #8]
 80052bc:	b152      	cbz	r2, 80052d4 <_scanf_float+0x60>
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	2b4e      	cmp	r3, #78	; 0x4e
 80052c4:	d864      	bhi.n	8005390 <_scanf_float+0x11c>
 80052c6:	2b40      	cmp	r3, #64	; 0x40
 80052c8:	d83c      	bhi.n	8005344 <_scanf_float+0xd0>
 80052ca:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80052ce:	b2c8      	uxtb	r0, r1
 80052d0:	280e      	cmp	r0, #14
 80052d2:	d93a      	bls.n	800534a <_scanf_float+0xd6>
 80052d4:	f1b9 0f00 	cmp.w	r9, #0
 80052d8:	d003      	beq.n	80052e2 <_scanf_float+0x6e>
 80052da:	6823      	ldr	r3, [r4, #0]
 80052dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052e0:	6023      	str	r3, [r4, #0]
 80052e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80052e6:	f1ba 0f01 	cmp.w	sl, #1
 80052ea:	f200 8113 	bhi.w	8005514 <_scanf_float+0x2a0>
 80052ee:	455e      	cmp	r6, fp
 80052f0:	f200 8105 	bhi.w	80054fe <_scanf_float+0x28a>
 80052f4:	2501      	movs	r5, #1
 80052f6:	4628      	mov	r0, r5
 80052f8:	b007      	add	sp, #28
 80052fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052fe:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005302:	2a0d      	cmp	r2, #13
 8005304:	d8e6      	bhi.n	80052d4 <_scanf_float+0x60>
 8005306:	a101      	add	r1, pc, #4	; (adr r1, 800530c <_scanf_float+0x98>)
 8005308:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800530c:	0800544b 	.word	0x0800544b
 8005310:	080052d5 	.word	0x080052d5
 8005314:	080052d5 	.word	0x080052d5
 8005318:	080052d5 	.word	0x080052d5
 800531c:	080054ab 	.word	0x080054ab
 8005320:	08005483 	.word	0x08005483
 8005324:	080052d5 	.word	0x080052d5
 8005328:	080052d5 	.word	0x080052d5
 800532c:	08005459 	.word	0x08005459
 8005330:	080052d5 	.word	0x080052d5
 8005334:	080052d5 	.word	0x080052d5
 8005338:	080052d5 	.word	0x080052d5
 800533c:	080052d5 	.word	0x080052d5
 8005340:	08005411 	.word	0x08005411
 8005344:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005348:	e7db      	b.n	8005302 <_scanf_float+0x8e>
 800534a:	290e      	cmp	r1, #14
 800534c:	d8c2      	bhi.n	80052d4 <_scanf_float+0x60>
 800534e:	a001      	add	r0, pc, #4	; (adr r0, 8005354 <_scanf_float+0xe0>)
 8005350:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005354:	08005403 	.word	0x08005403
 8005358:	080052d5 	.word	0x080052d5
 800535c:	08005403 	.word	0x08005403
 8005360:	08005497 	.word	0x08005497
 8005364:	080052d5 	.word	0x080052d5
 8005368:	080053b1 	.word	0x080053b1
 800536c:	080053ed 	.word	0x080053ed
 8005370:	080053ed 	.word	0x080053ed
 8005374:	080053ed 	.word	0x080053ed
 8005378:	080053ed 	.word	0x080053ed
 800537c:	080053ed 	.word	0x080053ed
 8005380:	080053ed 	.word	0x080053ed
 8005384:	080053ed 	.word	0x080053ed
 8005388:	080053ed 	.word	0x080053ed
 800538c:	080053ed 	.word	0x080053ed
 8005390:	2b6e      	cmp	r3, #110	; 0x6e
 8005392:	d809      	bhi.n	80053a8 <_scanf_float+0x134>
 8005394:	2b60      	cmp	r3, #96	; 0x60
 8005396:	d8b2      	bhi.n	80052fe <_scanf_float+0x8a>
 8005398:	2b54      	cmp	r3, #84	; 0x54
 800539a:	d077      	beq.n	800548c <_scanf_float+0x218>
 800539c:	2b59      	cmp	r3, #89	; 0x59
 800539e:	d199      	bne.n	80052d4 <_scanf_float+0x60>
 80053a0:	2d07      	cmp	r5, #7
 80053a2:	d197      	bne.n	80052d4 <_scanf_float+0x60>
 80053a4:	2508      	movs	r5, #8
 80053a6:	e029      	b.n	80053fc <_scanf_float+0x188>
 80053a8:	2b74      	cmp	r3, #116	; 0x74
 80053aa:	d06f      	beq.n	800548c <_scanf_float+0x218>
 80053ac:	2b79      	cmp	r3, #121	; 0x79
 80053ae:	e7f6      	b.n	800539e <_scanf_float+0x12a>
 80053b0:	6821      	ldr	r1, [r4, #0]
 80053b2:	05c8      	lsls	r0, r1, #23
 80053b4:	d51a      	bpl.n	80053ec <_scanf_float+0x178>
 80053b6:	9b02      	ldr	r3, [sp, #8]
 80053b8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80053bc:	6021      	str	r1, [r4, #0]
 80053be:	f109 0901 	add.w	r9, r9, #1
 80053c2:	b11b      	cbz	r3, 80053cc <_scanf_float+0x158>
 80053c4:	3b01      	subs	r3, #1
 80053c6:	3201      	adds	r2, #1
 80053c8:	9302      	str	r3, [sp, #8]
 80053ca:	60a2      	str	r2, [r4, #8]
 80053cc:	68a3      	ldr	r3, [r4, #8]
 80053ce:	3b01      	subs	r3, #1
 80053d0:	60a3      	str	r3, [r4, #8]
 80053d2:	6923      	ldr	r3, [r4, #16]
 80053d4:	3301      	adds	r3, #1
 80053d6:	6123      	str	r3, [r4, #16]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	3b01      	subs	r3, #1
 80053dc:	2b00      	cmp	r3, #0
 80053de:	607b      	str	r3, [r7, #4]
 80053e0:	f340 8084 	ble.w	80054ec <_scanf_float+0x278>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	3301      	adds	r3, #1
 80053e8:	603b      	str	r3, [r7, #0]
 80053ea:	e766      	b.n	80052ba <_scanf_float+0x46>
 80053ec:	eb1a 0f05 	cmn.w	sl, r5
 80053f0:	f47f af70 	bne.w	80052d4 <_scanf_float+0x60>
 80053f4:	6822      	ldr	r2, [r4, #0]
 80053f6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80053fa:	6022      	str	r2, [r4, #0]
 80053fc:	f806 3b01 	strb.w	r3, [r6], #1
 8005400:	e7e4      	b.n	80053cc <_scanf_float+0x158>
 8005402:	6822      	ldr	r2, [r4, #0]
 8005404:	0610      	lsls	r0, r2, #24
 8005406:	f57f af65 	bpl.w	80052d4 <_scanf_float+0x60>
 800540a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800540e:	e7f4      	b.n	80053fa <_scanf_float+0x186>
 8005410:	f1ba 0f00 	cmp.w	sl, #0
 8005414:	d10e      	bne.n	8005434 <_scanf_float+0x1c0>
 8005416:	f1b9 0f00 	cmp.w	r9, #0
 800541a:	d10e      	bne.n	800543a <_scanf_float+0x1c6>
 800541c:	6822      	ldr	r2, [r4, #0]
 800541e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005422:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005426:	d108      	bne.n	800543a <_scanf_float+0x1c6>
 8005428:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800542c:	6022      	str	r2, [r4, #0]
 800542e:	f04f 0a01 	mov.w	sl, #1
 8005432:	e7e3      	b.n	80053fc <_scanf_float+0x188>
 8005434:	f1ba 0f02 	cmp.w	sl, #2
 8005438:	d055      	beq.n	80054e6 <_scanf_float+0x272>
 800543a:	2d01      	cmp	r5, #1
 800543c:	d002      	beq.n	8005444 <_scanf_float+0x1d0>
 800543e:	2d04      	cmp	r5, #4
 8005440:	f47f af48 	bne.w	80052d4 <_scanf_float+0x60>
 8005444:	3501      	adds	r5, #1
 8005446:	b2ed      	uxtb	r5, r5
 8005448:	e7d8      	b.n	80053fc <_scanf_float+0x188>
 800544a:	f1ba 0f01 	cmp.w	sl, #1
 800544e:	f47f af41 	bne.w	80052d4 <_scanf_float+0x60>
 8005452:	f04f 0a02 	mov.w	sl, #2
 8005456:	e7d1      	b.n	80053fc <_scanf_float+0x188>
 8005458:	b97d      	cbnz	r5, 800547a <_scanf_float+0x206>
 800545a:	f1b9 0f00 	cmp.w	r9, #0
 800545e:	f47f af3c 	bne.w	80052da <_scanf_float+0x66>
 8005462:	6822      	ldr	r2, [r4, #0]
 8005464:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005468:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800546c:	f47f af39 	bne.w	80052e2 <_scanf_float+0x6e>
 8005470:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005474:	6022      	str	r2, [r4, #0]
 8005476:	2501      	movs	r5, #1
 8005478:	e7c0      	b.n	80053fc <_scanf_float+0x188>
 800547a:	2d03      	cmp	r5, #3
 800547c:	d0e2      	beq.n	8005444 <_scanf_float+0x1d0>
 800547e:	2d05      	cmp	r5, #5
 8005480:	e7de      	b.n	8005440 <_scanf_float+0x1cc>
 8005482:	2d02      	cmp	r5, #2
 8005484:	f47f af26 	bne.w	80052d4 <_scanf_float+0x60>
 8005488:	2503      	movs	r5, #3
 800548a:	e7b7      	b.n	80053fc <_scanf_float+0x188>
 800548c:	2d06      	cmp	r5, #6
 800548e:	f47f af21 	bne.w	80052d4 <_scanf_float+0x60>
 8005492:	2507      	movs	r5, #7
 8005494:	e7b2      	b.n	80053fc <_scanf_float+0x188>
 8005496:	6822      	ldr	r2, [r4, #0]
 8005498:	0591      	lsls	r1, r2, #22
 800549a:	f57f af1b 	bpl.w	80052d4 <_scanf_float+0x60>
 800549e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80054a2:	6022      	str	r2, [r4, #0]
 80054a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80054a8:	e7a8      	b.n	80053fc <_scanf_float+0x188>
 80054aa:	6822      	ldr	r2, [r4, #0]
 80054ac:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80054b0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80054b4:	d006      	beq.n	80054c4 <_scanf_float+0x250>
 80054b6:	0550      	lsls	r0, r2, #21
 80054b8:	f57f af0c 	bpl.w	80052d4 <_scanf_float+0x60>
 80054bc:	f1b9 0f00 	cmp.w	r9, #0
 80054c0:	f43f af0f 	beq.w	80052e2 <_scanf_float+0x6e>
 80054c4:	0591      	lsls	r1, r2, #22
 80054c6:	bf58      	it	pl
 80054c8:	9901      	ldrpl	r1, [sp, #4]
 80054ca:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80054ce:	bf58      	it	pl
 80054d0:	eba9 0101 	subpl.w	r1, r9, r1
 80054d4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80054d8:	bf58      	it	pl
 80054da:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80054de:	6022      	str	r2, [r4, #0]
 80054e0:	f04f 0900 	mov.w	r9, #0
 80054e4:	e78a      	b.n	80053fc <_scanf_float+0x188>
 80054e6:	f04f 0a03 	mov.w	sl, #3
 80054ea:	e787      	b.n	80053fc <_scanf_float+0x188>
 80054ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80054f0:	4639      	mov	r1, r7
 80054f2:	4640      	mov	r0, r8
 80054f4:	4798      	blx	r3
 80054f6:	2800      	cmp	r0, #0
 80054f8:	f43f aedf 	beq.w	80052ba <_scanf_float+0x46>
 80054fc:	e6ea      	b.n	80052d4 <_scanf_float+0x60>
 80054fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005502:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005506:	463a      	mov	r2, r7
 8005508:	4640      	mov	r0, r8
 800550a:	4798      	blx	r3
 800550c:	6923      	ldr	r3, [r4, #16]
 800550e:	3b01      	subs	r3, #1
 8005510:	6123      	str	r3, [r4, #16]
 8005512:	e6ec      	b.n	80052ee <_scanf_float+0x7a>
 8005514:	1e6b      	subs	r3, r5, #1
 8005516:	2b06      	cmp	r3, #6
 8005518:	d825      	bhi.n	8005566 <_scanf_float+0x2f2>
 800551a:	2d02      	cmp	r5, #2
 800551c:	d836      	bhi.n	800558c <_scanf_float+0x318>
 800551e:	455e      	cmp	r6, fp
 8005520:	f67f aee8 	bls.w	80052f4 <_scanf_float+0x80>
 8005524:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005528:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800552c:	463a      	mov	r2, r7
 800552e:	4640      	mov	r0, r8
 8005530:	4798      	blx	r3
 8005532:	6923      	ldr	r3, [r4, #16]
 8005534:	3b01      	subs	r3, #1
 8005536:	6123      	str	r3, [r4, #16]
 8005538:	e7f1      	b.n	800551e <_scanf_float+0x2aa>
 800553a:	9802      	ldr	r0, [sp, #8]
 800553c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005540:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005544:	9002      	str	r0, [sp, #8]
 8005546:	463a      	mov	r2, r7
 8005548:	4640      	mov	r0, r8
 800554a:	4798      	blx	r3
 800554c:	6923      	ldr	r3, [r4, #16]
 800554e:	3b01      	subs	r3, #1
 8005550:	6123      	str	r3, [r4, #16]
 8005552:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005556:	fa5f fa8a 	uxtb.w	sl, sl
 800555a:	f1ba 0f02 	cmp.w	sl, #2
 800555e:	d1ec      	bne.n	800553a <_scanf_float+0x2c6>
 8005560:	3d03      	subs	r5, #3
 8005562:	b2ed      	uxtb	r5, r5
 8005564:	1b76      	subs	r6, r6, r5
 8005566:	6823      	ldr	r3, [r4, #0]
 8005568:	05da      	lsls	r2, r3, #23
 800556a:	d52f      	bpl.n	80055cc <_scanf_float+0x358>
 800556c:	055b      	lsls	r3, r3, #21
 800556e:	d510      	bpl.n	8005592 <_scanf_float+0x31e>
 8005570:	455e      	cmp	r6, fp
 8005572:	f67f aebf 	bls.w	80052f4 <_scanf_float+0x80>
 8005576:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800557a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800557e:	463a      	mov	r2, r7
 8005580:	4640      	mov	r0, r8
 8005582:	4798      	blx	r3
 8005584:	6923      	ldr	r3, [r4, #16]
 8005586:	3b01      	subs	r3, #1
 8005588:	6123      	str	r3, [r4, #16]
 800558a:	e7f1      	b.n	8005570 <_scanf_float+0x2fc>
 800558c:	46aa      	mov	sl, r5
 800558e:	9602      	str	r6, [sp, #8]
 8005590:	e7df      	b.n	8005552 <_scanf_float+0x2de>
 8005592:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005596:	6923      	ldr	r3, [r4, #16]
 8005598:	2965      	cmp	r1, #101	; 0x65
 800559a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800559e:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 80055a2:	6123      	str	r3, [r4, #16]
 80055a4:	d00c      	beq.n	80055c0 <_scanf_float+0x34c>
 80055a6:	2945      	cmp	r1, #69	; 0x45
 80055a8:	d00a      	beq.n	80055c0 <_scanf_float+0x34c>
 80055aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055ae:	463a      	mov	r2, r7
 80055b0:	4640      	mov	r0, r8
 80055b2:	4798      	blx	r3
 80055b4:	6923      	ldr	r3, [r4, #16]
 80055b6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	1eb5      	subs	r5, r6, #2
 80055be:	6123      	str	r3, [r4, #16]
 80055c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055c4:	463a      	mov	r2, r7
 80055c6:	4640      	mov	r0, r8
 80055c8:	4798      	blx	r3
 80055ca:	462e      	mov	r6, r5
 80055cc:	6825      	ldr	r5, [r4, #0]
 80055ce:	f015 0510 	ands.w	r5, r5, #16
 80055d2:	d14d      	bne.n	8005670 <_scanf_float+0x3fc>
 80055d4:	7035      	strb	r5, [r6, #0]
 80055d6:	6823      	ldr	r3, [r4, #0]
 80055d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80055dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055e0:	d11a      	bne.n	8005618 <_scanf_float+0x3a4>
 80055e2:	9b01      	ldr	r3, [sp, #4]
 80055e4:	454b      	cmp	r3, r9
 80055e6:	eba3 0209 	sub.w	r2, r3, r9
 80055ea:	d122      	bne.n	8005632 <_scanf_float+0x3be>
 80055ec:	2200      	movs	r2, #0
 80055ee:	4659      	mov	r1, fp
 80055f0:	4640      	mov	r0, r8
 80055f2:	f000 fec3 	bl	800637c <_strtod_r>
 80055f6:	9b03      	ldr	r3, [sp, #12]
 80055f8:	6821      	ldr	r1, [r4, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f011 0f02 	tst.w	r1, #2
 8005600:	f103 0204 	add.w	r2, r3, #4
 8005604:	d020      	beq.n	8005648 <_scanf_float+0x3d4>
 8005606:	9903      	ldr	r1, [sp, #12]
 8005608:	600a      	str	r2, [r1, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	ed83 0b00 	vstr	d0, [r3]
 8005610:	68e3      	ldr	r3, [r4, #12]
 8005612:	3301      	adds	r3, #1
 8005614:	60e3      	str	r3, [r4, #12]
 8005616:	e66e      	b.n	80052f6 <_scanf_float+0x82>
 8005618:	9b04      	ldr	r3, [sp, #16]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d0e6      	beq.n	80055ec <_scanf_float+0x378>
 800561e:	9905      	ldr	r1, [sp, #20]
 8005620:	230a      	movs	r3, #10
 8005622:	462a      	mov	r2, r5
 8005624:	3101      	adds	r1, #1
 8005626:	4640      	mov	r0, r8
 8005628:	f000 ff30 	bl	800648c <_strtol_r>
 800562c:	9b04      	ldr	r3, [sp, #16]
 800562e:	9e05      	ldr	r6, [sp, #20]
 8005630:	1ac2      	subs	r2, r0, r3
 8005632:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005636:	429e      	cmp	r6, r3
 8005638:	bf28      	it	cs
 800563a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800563e:	490d      	ldr	r1, [pc, #52]	; (8005674 <_scanf_float+0x400>)
 8005640:	4630      	mov	r0, r6
 8005642:	f000 f81b 	bl	800567c <siprintf>
 8005646:	e7d1      	b.n	80055ec <_scanf_float+0x378>
 8005648:	f011 0f04 	tst.w	r1, #4
 800564c:	9903      	ldr	r1, [sp, #12]
 800564e:	600a      	str	r2, [r1, #0]
 8005650:	d1db      	bne.n	800560a <_scanf_float+0x396>
 8005652:	eeb4 0b40 	vcmp.f64	d0, d0
 8005656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800565a:	681e      	ldr	r6, [r3, #0]
 800565c:	d705      	bvc.n	800566a <_scanf_float+0x3f6>
 800565e:	4806      	ldr	r0, [pc, #24]	; (8005678 <_scanf_float+0x404>)
 8005660:	f000 ff96 	bl	8006590 <nanf>
 8005664:	ed86 0a00 	vstr	s0, [r6]
 8005668:	e7d2      	b.n	8005610 <_scanf_float+0x39c>
 800566a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800566e:	e7f9      	b.n	8005664 <_scanf_float+0x3f0>
 8005670:	2500      	movs	r5, #0
 8005672:	e640      	b.n	80052f6 <_scanf_float+0x82>
 8005674:	080090c0 	.word	0x080090c0
 8005678:	080094af 	.word	0x080094af

0800567c <siprintf>:
 800567c:	b40e      	push	{r1, r2, r3}
 800567e:	b500      	push	{lr}
 8005680:	b09c      	sub	sp, #112	; 0x70
 8005682:	ab1d      	add	r3, sp, #116	; 0x74
 8005684:	9002      	str	r0, [sp, #8]
 8005686:	9006      	str	r0, [sp, #24]
 8005688:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800568c:	4809      	ldr	r0, [pc, #36]	; (80056b4 <siprintf+0x38>)
 800568e:	9107      	str	r1, [sp, #28]
 8005690:	9104      	str	r1, [sp, #16]
 8005692:	4909      	ldr	r1, [pc, #36]	; (80056b8 <siprintf+0x3c>)
 8005694:	f853 2b04 	ldr.w	r2, [r3], #4
 8005698:	9105      	str	r1, [sp, #20]
 800569a:	6800      	ldr	r0, [r0, #0]
 800569c:	9301      	str	r3, [sp, #4]
 800569e:	a902      	add	r1, sp, #8
 80056a0:	f002 f924 	bl	80078ec <_svfiprintf_r>
 80056a4:	9b02      	ldr	r3, [sp, #8]
 80056a6:	2200      	movs	r2, #0
 80056a8:	701a      	strb	r2, [r3, #0]
 80056aa:	b01c      	add	sp, #112	; 0x70
 80056ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80056b0:	b003      	add	sp, #12
 80056b2:	4770      	bx	lr
 80056b4:	200001d4 	.word	0x200001d4
 80056b8:	ffff0208 	.word	0xffff0208

080056bc <std>:
 80056bc:	2300      	movs	r3, #0
 80056be:	b510      	push	{r4, lr}
 80056c0:	4604      	mov	r4, r0
 80056c2:	e9c0 3300 	strd	r3, r3, [r0]
 80056c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80056ca:	6083      	str	r3, [r0, #8]
 80056cc:	8181      	strh	r1, [r0, #12]
 80056ce:	6643      	str	r3, [r0, #100]	; 0x64
 80056d0:	81c2      	strh	r2, [r0, #14]
 80056d2:	6183      	str	r3, [r0, #24]
 80056d4:	4619      	mov	r1, r3
 80056d6:	2208      	movs	r2, #8
 80056d8:	305c      	adds	r0, #92	; 0x5c
 80056da:	f000 ff09 	bl	80064f0 <memset>
 80056de:	4b05      	ldr	r3, [pc, #20]	; (80056f4 <std+0x38>)
 80056e0:	6263      	str	r3, [r4, #36]	; 0x24
 80056e2:	4b05      	ldr	r3, [pc, #20]	; (80056f8 <std+0x3c>)
 80056e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80056e6:	4b05      	ldr	r3, [pc, #20]	; (80056fc <std+0x40>)
 80056e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80056ea:	4b05      	ldr	r3, [pc, #20]	; (8005700 <std+0x44>)
 80056ec:	6224      	str	r4, [r4, #32]
 80056ee:	6323      	str	r3, [r4, #48]	; 0x30
 80056f0:	bd10      	pop	{r4, pc}
 80056f2:	bf00      	nop
 80056f4:	08008725 	.word	0x08008725
 80056f8:	08008747 	.word	0x08008747
 80056fc:	0800877f 	.word	0x0800877f
 8005700:	080087a3 	.word	0x080087a3

08005704 <stdio_exit_handler>:
 8005704:	4a02      	ldr	r2, [pc, #8]	; (8005710 <stdio_exit_handler+0xc>)
 8005706:	4903      	ldr	r1, [pc, #12]	; (8005714 <stdio_exit_handler+0x10>)
 8005708:	4803      	ldr	r0, [pc, #12]	; (8005718 <stdio_exit_handler+0x14>)
 800570a:	f000 bec1 	b.w	8006490 <_fwalk_sglue>
 800570e:	bf00      	nop
 8005710:	20000010 	.word	0x20000010
 8005714:	08007d69 	.word	0x08007d69
 8005718:	20000188 	.word	0x20000188

0800571c <cleanup_stdio>:
 800571c:	6841      	ldr	r1, [r0, #4]
 800571e:	4b0c      	ldr	r3, [pc, #48]	; (8005750 <cleanup_stdio+0x34>)
 8005720:	4299      	cmp	r1, r3
 8005722:	b510      	push	{r4, lr}
 8005724:	4604      	mov	r4, r0
 8005726:	d001      	beq.n	800572c <cleanup_stdio+0x10>
 8005728:	f002 fb1e 	bl	8007d68 <_fflush_r>
 800572c:	68a1      	ldr	r1, [r4, #8]
 800572e:	4b09      	ldr	r3, [pc, #36]	; (8005754 <cleanup_stdio+0x38>)
 8005730:	4299      	cmp	r1, r3
 8005732:	d002      	beq.n	800573a <cleanup_stdio+0x1e>
 8005734:	4620      	mov	r0, r4
 8005736:	f002 fb17 	bl	8007d68 <_fflush_r>
 800573a:	68e1      	ldr	r1, [r4, #12]
 800573c:	4b06      	ldr	r3, [pc, #24]	; (8005758 <cleanup_stdio+0x3c>)
 800573e:	4299      	cmp	r1, r3
 8005740:	d004      	beq.n	800574c <cleanup_stdio+0x30>
 8005742:	4620      	mov	r0, r4
 8005744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005748:	f002 bb0e 	b.w	8007d68 <_fflush_r>
 800574c:	bd10      	pop	{r4, pc}
 800574e:	bf00      	nop
 8005750:	2000033c 	.word	0x2000033c
 8005754:	200003a4 	.word	0x200003a4
 8005758:	2000040c 	.word	0x2000040c

0800575c <global_stdio_init.part.0>:
 800575c:	b510      	push	{r4, lr}
 800575e:	4b0b      	ldr	r3, [pc, #44]	; (800578c <global_stdio_init.part.0+0x30>)
 8005760:	4c0b      	ldr	r4, [pc, #44]	; (8005790 <global_stdio_init.part.0+0x34>)
 8005762:	4a0c      	ldr	r2, [pc, #48]	; (8005794 <global_stdio_init.part.0+0x38>)
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	4620      	mov	r0, r4
 8005768:	2200      	movs	r2, #0
 800576a:	2104      	movs	r1, #4
 800576c:	f7ff ffa6 	bl	80056bc <std>
 8005770:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005774:	2201      	movs	r2, #1
 8005776:	2109      	movs	r1, #9
 8005778:	f7ff ffa0 	bl	80056bc <std>
 800577c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005780:	2202      	movs	r2, #2
 8005782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005786:	2112      	movs	r1, #18
 8005788:	f7ff bf98 	b.w	80056bc <std>
 800578c:	20000474 	.word	0x20000474
 8005790:	2000033c 	.word	0x2000033c
 8005794:	08005705 	.word	0x08005705

08005798 <__sfp_lock_acquire>:
 8005798:	4801      	ldr	r0, [pc, #4]	; (80057a0 <__sfp_lock_acquire+0x8>)
 800579a:	f000 bedf 	b.w	800655c <__retarget_lock_acquire_recursive>
 800579e:	bf00      	nop
 80057a0:	20000479 	.word	0x20000479

080057a4 <__sfp_lock_release>:
 80057a4:	4801      	ldr	r0, [pc, #4]	; (80057ac <__sfp_lock_release+0x8>)
 80057a6:	f000 beda 	b.w	800655e <__retarget_lock_release_recursive>
 80057aa:	bf00      	nop
 80057ac:	20000479 	.word	0x20000479

080057b0 <__sinit>:
 80057b0:	b510      	push	{r4, lr}
 80057b2:	4604      	mov	r4, r0
 80057b4:	f7ff fff0 	bl	8005798 <__sfp_lock_acquire>
 80057b8:	6a23      	ldr	r3, [r4, #32]
 80057ba:	b11b      	cbz	r3, 80057c4 <__sinit+0x14>
 80057bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057c0:	f7ff bff0 	b.w	80057a4 <__sfp_lock_release>
 80057c4:	4b04      	ldr	r3, [pc, #16]	; (80057d8 <__sinit+0x28>)
 80057c6:	6223      	str	r3, [r4, #32]
 80057c8:	4b04      	ldr	r3, [pc, #16]	; (80057dc <__sinit+0x2c>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1f5      	bne.n	80057bc <__sinit+0xc>
 80057d0:	f7ff ffc4 	bl	800575c <global_stdio_init.part.0>
 80057d4:	e7f2      	b.n	80057bc <__sinit+0xc>
 80057d6:	bf00      	nop
 80057d8:	0800571d 	.word	0x0800571d
 80057dc:	20000474 	.word	0x20000474

080057e0 <sulp>:
 80057e0:	b570      	push	{r4, r5, r6, lr}
 80057e2:	4604      	mov	r4, r0
 80057e4:	460d      	mov	r5, r1
 80057e6:	4616      	mov	r6, r2
 80057e8:	ec45 4b10 	vmov	d0, r4, r5
 80057ec:	f002 fe5c 	bl	80084a8 <__ulp>
 80057f0:	b17e      	cbz	r6, 8005812 <sulp+0x32>
 80057f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80057f6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	dd09      	ble.n	8005812 <sulp+0x32>
 80057fe:	051b      	lsls	r3, r3, #20
 8005800:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8005804:	2000      	movs	r0, #0
 8005806:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800580a:	ec41 0b17 	vmov	d7, r0, r1
 800580e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8005812:	bd70      	pop	{r4, r5, r6, pc}
 8005814:	0000      	movs	r0, r0
	...

08005818 <_strtod_l>:
 8005818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800581c:	ed2d 8b0e 	vpush	{d8-d14}
 8005820:	b097      	sub	sp, #92	; 0x5c
 8005822:	4604      	mov	r4, r0
 8005824:	920d      	str	r2, [sp, #52]	; 0x34
 8005826:	2200      	movs	r2, #0
 8005828:	9212      	str	r2, [sp, #72]	; 0x48
 800582a:	468a      	mov	sl, r1
 800582c:	f04f 0800 	mov.w	r8, #0
 8005830:	f04f 0900 	mov.w	r9, #0
 8005834:	460a      	mov	r2, r1
 8005836:	9211      	str	r2, [sp, #68]	; 0x44
 8005838:	7811      	ldrb	r1, [r2, #0]
 800583a:	292b      	cmp	r1, #43	; 0x2b
 800583c:	d04c      	beq.n	80058d8 <_strtod_l+0xc0>
 800583e:	d839      	bhi.n	80058b4 <_strtod_l+0x9c>
 8005840:	290d      	cmp	r1, #13
 8005842:	d833      	bhi.n	80058ac <_strtod_l+0x94>
 8005844:	2908      	cmp	r1, #8
 8005846:	d833      	bhi.n	80058b0 <_strtod_l+0x98>
 8005848:	2900      	cmp	r1, #0
 800584a:	d03c      	beq.n	80058c6 <_strtod_l+0xae>
 800584c:	2200      	movs	r2, #0
 800584e:	9208      	str	r2, [sp, #32]
 8005850:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8005852:	7832      	ldrb	r2, [r6, #0]
 8005854:	2a30      	cmp	r2, #48	; 0x30
 8005856:	f040 80b8 	bne.w	80059ca <_strtod_l+0x1b2>
 800585a:	7872      	ldrb	r2, [r6, #1]
 800585c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8005860:	2a58      	cmp	r2, #88	; 0x58
 8005862:	d170      	bne.n	8005946 <_strtod_l+0x12e>
 8005864:	9302      	str	r3, [sp, #8]
 8005866:	9b08      	ldr	r3, [sp, #32]
 8005868:	9301      	str	r3, [sp, #4]
 800586a:	ab12      	add	r3, sp, #72	; 0x48
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	4a91      	ldr	r2, [pc, #580]	; (8005ab4 <_strtod_l+0x29c>)
 8005870:	ab13      	add	r3, sp, #76	; 0x4c
 8005872:	a911      	add	r1, sp, #68	; 0x44
 8005874:	4620      	mov	r0, r4
 8005876:	f001 fcef 	bl	8007258 <__gethex>
 800587a:	f010 070f 	ands.w	r7, r0, #15
 800587e:	4605      	mov	r5, r0
 8005880:	d005      	beq.n	800588e <_strtod_l+0x76>
 8005882:	2f06      	cmp	r7, #6
 8005884:	d12a      	bne.n	80058dc <_strtod_l+0xc4>
 8005886:	3601      	adds	r6, #1
 8005888:	2300      	movs	r3, #0
 800588a:	9611      	str	r6, [sp, #68]	; 0x44
 800588c:	9308      	str	r3, [sp, #32]
 800588e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005890:	2b00      	cmp	r3, #0
 8005892:	f040 8555 	bne.w	8006340 <_strtod_l+0xb28>
 8005896:	9b08      	ldr	r3, [sp, #32]
 8005898:	ec49 8b10 	vmov	d0, r8, r9
 800589c:	b1cb      	cbz	r3, 80058d2 <_strtod_l+0xba>
 800589e:	eeb1 0b40 	vneg.f64	d0, d0
 80058a2:	b017      	add	sp, #92	; 0x5c
 80058a4:	ecbd 8b0e 	vpop	{d8-d14}
 80058a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ac:	2920      	cmp	r1, #32
 80058ae:	d1cd      	bne.n	800584c <_strtod_l+0x34>
 80058b0:	3201      	adds	r2, #1
 80058b2:	e7c0      	b.n	8005836 <_strtod_l+0x1e>
 80058b4:	292d      	cmp	r1, #45	; 0x2d
 80058b6:	d1c9      	bne.n	800584c <_strtod_l+0x34>
 80058b8:	2101      	movs	r1, #1
 80058ba:	9108      	str	r1, [sp, #32]
 80058bc:	1c51      	adds	r1, r2, #1
 80058be:	9111      	str	r1, [sp, #68]	; 0x44
 80058c0:	7852      	ldrb	r2, [r2, #1]
 80058c2:	2a00      	cmp	r2, #0
 80058c4:	d1c4      	bne.n	8005850 <_strtod_l+0x38>
 80058c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058c8:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f040 8535 	bne.w	800633c <_strtod_l+0xb24>
 80058d2:	ec49 8b10 	vmov	d0, r8, r9
 80058d6:	e7e4      	b.n	80058a2 <_strtod_l+0x8a>
 80058d8:	2100      	movs	r1, #0
 80058da:	e7ee      	b.n	80058ba <_strtod_l+0xa2>
 80058dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80058de:	b13a      	cbz	r2, 80058f0 <_strtod_l+0xd8>
 80058e0:	2135      	movs	r1, #53	; 0x35
 80058e2:	a814      	add	r0, sp, #80	; 0x50
 80058e4:	f002 feda 	bl	800869c <__copybits>
 80058e8:	9912      	ldr	r1, [sp, #72]	; 0x48
 80058ea:	4620      	mov	r0, r4
 80058ec:	f002 fab0 	bl	8007e50 <_Bfree>
 80058f0:	1e7b      	subs	r3, r7, #1
 80058f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80058f4:	2b04      	cmp	r3, #4
 80058f6:	d806      	bhi.n	8005906 <_strtod_l+0xee>
 80058f8:	e8df f003 	tbb	[pc, r3]
 80058fc:	201d0314 	.word	0x201d0314
 8005900:	14          	.byte	0x14
 8005901:	00          	.byte	0x00
 8005902:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8005906:	05eb      	lsls	r3, r5, #23
 8005908:	bf48      	it	mi
 800590a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800590e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005912:	0d1b      	lsrs	r3, r3, #20
 8005914:	051b      	lsls	r3, r3, #20
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1b9      	bne.n	800588e <_strtod_l+0x76>
 800591a:	f000 fdf5 	bl	8006508 <__errno>
 800591e:	2322      	movs	r3, #34	; 0x22
 8005920:	6003      	str	r3, [r0, #0]
 8005922:	e7b4      	b.n	800588e <_strtod_l+0x76>
 8005924:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8005928:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800592c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005930:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005934:	e7e7      	b.n	8005906 <_strtod_l+0xee>
 8005936:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8005abc <_strtod_l+0x2a4>
 800593a:	e7e4      	b.n	8005906 <_strtod_l+0xee>
 800593c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005940:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005944:	e7df      	b.n	8005906 <_strtod_l+0xee>
 8005946:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005948:	1c5a      	adds	r2, r3, #1
 800594a:	9211      	str	r2, [sp, #68]	; 0x44
 800594c:	785b      	ldrb	r3, [r3, #1]
 800594e:	2b30      	cmp	r3, #48	; 0x30
 8005950:	d0f9      	beq.n	8005946 <_strtod_l+0x12e>
 8005952:	2b00      	cmp	r3, #0
 8005954:	d09b      	beq.n	800588e <_strtod_l+0x76>
 8005956:	2301      	movs	r3, #1
 8005958:	9306      	str	r3, [sp, #24]
 800595a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800595c:	9309      	str	r3, [sp, #36]	; 0x24
 800595e:	2300      	movs	r3, #0
 8005960:	9305      	str	r3, [sp, #20]
 8005962:	9307      	str	r3, [sp, #28]
 8005964:	461e      	mov	r6, r3
 8005966:	220a      	movs	r2, #10
 8005968:	9811      	ldr	r0, [sp, #68]	; 0x44
 800596a:	7805      	ldrb	r5, [r0, #0]
 800596c:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8005970:	b2d9      	uxtb	r1, r3
 8005972:	2909      	cmp	r1, #9
 8005974:	d92b      	bls.n	80059ce <_strtod_l+0x1b6>
 8005976:	4950      	ldr	r1, [pc, #320]	; (8005ab8 <_strtod_l+0x2a0>)
 8005978:	2201      	movs	r2, #1
 800597a:	f000 fda7 	bl	80064cc <strncmp>
 800597e:	2800      	cmp	r0, #0
 8005980:	d035      	beq.n	80059ee <_strtod_l+0x1d6>
 8005982:	2000      	movs	r0, #0
 8005984:	462a      	mov	r2, r5
 8005986:	4633      	mov	r3, r6
 8005988:	4683      	mov	fp, r0
 800598a:	4601      	mov	r1, r0
 800598c:	2a65      	cmp	r2, #101	; 0x65
 800598e:	d001      	beq.n	8005994 <_strtod_l+0x17c>
 8005990:	2a45      	cmp	r2, #69	; 0x45
 8005992:	d118      	bne.n	80059c6 <_strtod_l+0x1ae>
 8005994:	b91b      	cbnz	r3, 800599e <_strtod_l+0x186>
 8005996:	9b06      	ldr	r3, [sp, #24]
 8005998:	4303      	orrs	r3, r0
 800599a:	d094      	beq.n	80058c6 <_strtod_l+0xae>
 800599c:	2300      	movs	r3, #0
 800599e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 80059a2:	f10a 0201 	add.w	r2, sl, #1
 80059a6:	9211      	str	r2, [sp, #68]	; 0x44
 80059a8:	f89a 2001 	ldrb.w	r2, [sl, #1]
 80059ac:	2a2b      	cmp	r2, #43	; 0x2b
 80059ae:	d075      	beq.n	8005a9c <_strtod_l+0x284>
 80059b0:	2a2d      	cmp	r2, #45	; 0x2d
 80059b2:	d07b      	beq.n	8005aac <_strtod_l+0x294>
 80059b4:	f04f 0e00 	mov.w	lr, #0
 80059b8:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80059bc:	2d09      	cmp	r5, #9
 80059be:	f240 8083 	bls.w	8005ac8 <_strtod_l+0x2b0>
 80059c2:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 80059c6:	2500      	movs	r5, #0
 80059c8:	e09e      	b.n	8005b08 <_strtod_l+0x2f0>
 80059ca:	2300      	movs	r3, #0
 80059cc:	e7c4      	b.n	8005958 <_strtod_l+0x140>
 80059ce:	2e08      	cmp	r6, #8
 80059d0:	bfd5      	itete	le
 80059d2:	9907      	ldrle	r1, [sp, #28]
 80059d4:	9905      	ldrgt	r1, [sp, #20]
 80059d6:	fb02 3301 	mlale	r3, r2, r1, r3
 80059da:	fb02 3301 	mlagt	r3, r2, r1, r3
 80059de:	f100 0001 	add.w	r0, r0, #1
 80059e2:	bfd4      	ite	le
 80059e4:	9307      	strle	r3, [sp, #28]
 80059e6:	9305      	strgt	r3, [sp, #20]
 80059e8:	3601      	adds	r6, #1
 80059ea:	9011      	str	r0, [sp, #68]	; 0x44
 80059ec:	e7bc      	b.n	8005968 <_strtod_l+0x150>
 80059ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80059f0:	1c5a      	adds	r2, r3, #1
 80059f2:	9211      	str	r2, [sp, #68]	; 0x44
 80059f4:	785a      	ldrb	r2, [r3, #1]
 80059f6:	b3ae      	cbz	r6, 8005a64 <_strtod_l+0x24c>
 80059f8:	4683      	mov	fp, r0
 80059fa:	4633      	mov	r3, r6
 80059fc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005a00:	2909      	cmp	r1, #9
 8005a02:	d912      	bls.n	8005a2a <_strtod_l+0x212>
 8005a04:	2101      	movs	r1, #1
 8005a06:	e7c1      	b.n	800598c <_strtod_l+0x174>
 8005a08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a0a:	1c5a      	adds	r2, r3, #1
 8005a0c:	9211      	str	r2, [sp, #68]	; 0x44
 8005a0e:	785a      	ldrb	r2, [r3, #1]
 8005a10:	3001      	adds	r0, #1
 8005a12:	2a30      	cmp	r2, #48	; 0x30
 8005a14:	d0f8      	beq.n	8005a08 <_strtod_l+0x1f0>
 8005a16:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005a1a:	2b08      	cmp	r3, #8
 8005a1c:	f200 8495 	bhi.w	800634a <_strtod_l+0xb32>
 8005a20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a22:	9309      	str	r3, [sp, #36]	; 0x24
 8005a24:	4683      	mov	fp, r0
 8005a26:	2000      	movs	r0, #0
 8005a28:	4603      	mov	r3, r0
 8005a2a:	3a30      	subs	r2, #48	; 0x30
 8005a2c:	f100 0101 	add.w	r1, r0, #1
 8005a30:	d012      	beq.n	8005a58 <_strtod_l+0x240>
 8005a32:	448b      	add	fp, r1
 8005a34:	eb00 0c03 	add.w	ip, r0, r3
 8005a38:	4619      	mov	r1, r3
 8005a3a:	250a      	movs	r5, #10
 8005a3c:	4561      	cmp	r1, ip
 8005a3e:	d113      	bne.n	8005a68 <_strtod_l+0x250>
 8005a40:	1819      	adds	r1, r3, r0
 8005a42:	2908      	cmp	r1, #8
 8005a44:	f103 0301 	add.w	r3, r3, #1
 8005a48:	4403      	add	r3, r0
 8005a4a:	dc1b      	bgt.n	8005a84 <_strtod_l+0x26c>
 8005a4c:	9807      	ldr	r0, [sp, #28]
 8005a4e:	210a      	movs	r1, #10
 8005a50:	fb01 2200 	mla	r2, r1, r0, r2
 8005a54:	9207      	str	r2, [sp, #28]
 8005a56:	2100      	movs	r1, #0
 8005a58:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005a5a:	1c50      	adds	r0, r2, #1
 8005a5c:	9011      	str	r0, [sp, #68]	; 0x44
 8005a5e:	7852      	ldrb	r2, [r2, #1]
 8005a60:	4608      	mov	r0, r1
 8005a62:	e7cb      	b.n	80059fc <_strtod_l+0x1e4>
 8005a64:	4630      	mov	r0, r6
 8005a66:	e7d4      	b.n	8005a12 <_strtod_l+0x1fa>
 8005a68:	2908      	cmp	r1, #8
 8005a6a:	f101 0101 	add.w	r1, r1, #1
 8005a6e:	dc03      	bgt.n	8005a78 <_strtod_l+0x260>
 8005a70:	9f07      	ldr	r7, [sp, #28]
 8005a72:	436f      	muls	r7, r5
 8005a74:	9707      	str	r7, [sp, #28]
 8005a76:	e7e1      	b.n	8005a3c <_strtod_l+0x224>
 8005a78:	2910      	cmp	r1, #16
 8005a7a:	bfde      	ittt	le
 8005a7c:	9f05      	ldrle	r7, [sp, #20]
 8005a7e:	436f      	mulle	r7, r5
 8005a80:	9705      	strle	r7, [sp, #20]
 8005a82:	e7db      	b.n	8005a3c <_strtod_l+0x224>
 8005a84:	2b10      	cmp	r3, #16
 8005a86:	bfdf      	itttt	le
 8005a88:	9805      	ldrle	r0, [sp, #20]
 8005a8a:	210a      	movle	r1, #10
 8005a8c:	fb01 2200 	mlale	r2, r1, r0, r2
 8005a90:	9205      	strle	r2, [sp, #20]
 8005a92:	e7e0      	b.n	8005a56 <_strtod_l+0x23e>
 8005a94:	f04f 0b00 	mov.w	fp, #0
 8005a98:	2101      	movs	r1, #1
 8005a9a:	e77c      	b.n	8005996 <_strtod_l+0x17e>
 8005a9c:	f04f 0e00 	mov.w	lr, #0
 8005aa0:	f10a 0202 	add.w	r2, sl, #2
 8005aa4:	9211      	str	r2, [sp, #68]	; 0x44
 8005aa6:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8005aaa:	e785      	b.n	80059b8 <_strtod_l+0x1a0>
 8005aac:	f04f 0e01 	mov.w	lr, #1
 8005ab0:	e7f6      	b.n	8005aa0 <_strtod_l+0x288>
 8005ab2:	bf00      	nop
 8005ab4:	080090c8 	.word	0x080090c8
 8005ab8:	080090c5 	.word	0x080090c5
 8005abc:	7ff00000 	.word	0x7ff00000
 8005ac0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005ac2:	1c55      	adds	r5, r2, #1
 8005ac4:	9511      	str	r5, [sp, #68]	; 0x44
 8005ac6:	7852      	ldrb	r2, [r2, #1]
 8005ac8:	2a30      	cmp	r2, #48	; 0x30
 8005aca:	d0f9      	beq.n	8005ac0 <_strtod_l+0x2a8>
 8005acc:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8005ad0:	2d08      	cmp	r5, #8
 8005ad2:	f63f af78 	bhi.w	80059c6 <_strtod_l+0x1ae>
 8005ad6:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8005ada:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005adc:	920a      	str	r2, [sp, #40]	; 0x28
 8005ade:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005ae0:	1c55      	adds	r5, r2, #1
 8005ae2:	9511      	str	r5, [sp, #68]	; 0x44
 8005ae4:	7852      	ldrb	r2, [r2, #1]
 8005ae6:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8005aea:	2f09      	cmp	r7, #9
 8005aec:	d937      	bls.n	8005b5e <_strtod_l+0x346>
 8005aee:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8005af0:	1bed      	subs	r5, r5, r7
 8005af2:	2d08      	cmp	r5, #8
 8005af4:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8005af8:	dc02      	bgt.n	8005b00 <_strtod_l+0x2e8>
 8005afa:	4565      	cmp	r5, ip
 8005afc:	bfa8      	it	ge
 8005afe:	4665      	movge	r5, ip
 8005b00:	f1be 0f00 	cmp.w	lr, #0
 8005b04:	d000      	beq.n	8005b08 <_strtod_l+0x2f0>
 8005b06:	426d      	negs	r5, r5
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d14d      	bne.n	8005ba8 <_strtod_l+0x390>
 8005b0c:	9b06      	ldr	r3, [sp, #24]
 8005b0e:	4303      	orrs	r3, r0
 8005b10:	f47f aebd 	bne.w	800588e <_strtod_l+0x76>
 8005b14:	2900      	cmp	r1, #0
 8005b16:	f47f aed6 	bne.w	80058c6 <_strtod_l+0xae>
 8005b1a:	2a69      	cmp	r2, #105	; 0x69
 8005b1c:	d027      	beq.n	8005b6e <_strtod_l+0x356>
 8005b1e:	dc24      	bgt.n	8005b6a <_strtod_l+0x352>
 8005b20:	2a49      	cmp	r2, #73	; 0x49
 8005b22:	d024      	beq.n	8005b6e <_strtod_l+0x356>
 8005b24:	2a4e      	cmp	r2, #78	; 0x4e
 8005b26:	f47f aece 	bne.w	80058c6 <_strtod_l+0xae>
 8005b2a:	4995      	ldr	r1, [pc, #596]	; (8005d80 <_strtod_l+0x568>)
 8005b2c:	a811      	add	r0, sp, #68	; 0x44
 8005b2e:	f001 fdd3 	bl	80076d8 <__match>
 8005b32:	2800      	cmp	r0, #0
 8005b34:	f43f aec7 	beq.w	80058c6 <_strtod_l+0xae>
 8005b38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	2b28      	cmp	r3, #40	; 0x28
 8005b3e:	d12d      	bne.n	8005b9c <_strtod_l+0x384>
 8005b40:	4990      	ldr	r1, [pc, #576]	; (8005d84 <_strtod_l+0x56c>)
 8005b42:	aa14      	add	r2, sp, #80	; 0x50
 8005b44:	a811      	add	r0, sp, #68	; 0x44
 8005b46:	f001 fddb 	bl	8007700 <__hexnan>
 8005b4a:	2805      	cmp	r0, #5
 8005b4c:	d126      	bne.n	8005b9c <_strtod_l+0x384>
 8005b4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b50:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005b54:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005b58:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005b5c:	e697      	b.n	800588e <_strtod_l+0x76>
 8005b5e:	250a      	movs	r5, #10
 8005b60:	fb05 2c0c 	mla	ip, r5, ip, r2
 8005b64:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8005b68:	e7b9      	b.n	8005ade <_strtod_l+0x2c6>
 8005b6a:	2a6e      	cmp	r2, #110	; 0x6e
 8005b6c:	e7db      	b.n	8005b26 <_strtod_l+0x30e>
 8005b6e:	4986      	ldr	r1, [pc, #536]	; (8005d88 <_strtod_l+0x570>)
 8005b70:	a811      	add	r0, sp, #68	; 0x44
 8005b72:	f001 fdb1 	bl	80076d8 <__match>
 8005b76:	2800      	cmp	r0, #0
 8005b78:	f43f aea5 	beq.w	80058c6 <_strtod_l+0xae>
 8005b7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b7e:	4983      	ldr	r1, [pc, #524]	; (8005d8c <_strtod_l+0x574>)
 8005b80:	3b01      	subs	r3, #1
 8005b82:	a811      	add	r0, sp, #68	; 0x44
 8005b84:	9311      	str	r3, [sp, #68]	; 0x44
 8005b86:	f001 fda7 	bl	80076d8 <__match>
 8005b8a:	b910      	cbnz	r0, 8005b92 <_strtod_l+0x37a>
 8005b8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b8e:	3301      	adds	r3, #1
 8005b90:	9311      	str	r3, [sp, #68]	; 0x44
 8005b92:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8005da0 <_strtod_l+0x588>
 8005b96:	f04f 0800 	mov.w	r8, #0
 8005b9a:	e678      	b.n	800588e <_strtod_l+0x76>
 8005b9c:	487c      	ldr	r0, [pc, #496]	; (8005d90 <_strtod_l+0x578>)
 8005b9e:	f000 fcef 	bl	8006580 <nan>
 8005ba2:	ec59 8b10 	vmov	r8, r9, d0
 8005ba6:	e672      	b.n	800588e <_strtod_l+0x76>
 8005ba8:	eddd 7a07 	vldr	s15, [sp, #28]
 8005bac:	eba5 020b 	sub.w	r2, r5, fp
 8005bb0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005bb4:	2e00      	cmp	r6, #0
 8005bb6:	bf08      	it	eq
 8005bb8:	461e      	moveq	r6, r3
 8005bba:	2b10      	cmp	r3, #16
 8005bbc:	9206      	str	r2, [sp, #24]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	bfa8      	it	ge
 8005bc2:	2210      	movge	r2, #16
 8005bc4:	2b09      	cmp	r3, #9
 8005bc6:	ec59 8b17 	vmov	r8, r9, d7
 8005bca:	dd0c      	ble.n	8005be6 <_strtod_l+0x3ce>
 8005bcc:	4971      	ldr	r1, [pc, #452]	; (8005d94 <_strtod_l+0x57c>)
 8005bce:	eddd 6a05 	vldr	s13, [sp, #20]
 8005bd2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005bd6:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8005bda:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8005bde:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005be2:	ec59 8b16 	vmov	r8, r9, d6
 8005be6:	2b0f      	cmp	r3, #15
 8005be8:	dc37      	bgt.n	8005c5a <_strtod_l+0x442>
 8005bea:	9906      	ldr	r1, [sp, #24]
 8005bec:	2900      	cmp	r1, #0
 8005bee:	f43f ae4e 	beq.w	800588e <_strtod_l+0x76>
 8005bf2:	dd23      	ble.n	8005c3c <_strtod_l+0x424>
 8005bf4:	2916      	cmp	r1, #22
 8005bf6:	dc0b      	bgt.n	8005c10 <_strtod_l+0x3f8>
 8005bf8:	4b66      	ldr	r3, [pc, #408]	; (8005d94 <_strtod_l+0x57c>)
 8005bfa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005bfe:	ed93 7b00 	vldr	d7, [r3]
 8005c02:	ec49 8b16 	vmov	d6, r8, r9
 8005c06:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c0a:	ec59 8b17 	vmov	r8, r9, d7
 8005c0e:	e63e      	b.n	800588e <_strtod_l+0x76>
 8005c10:	9806      	ldr	r0, [sp, #24]
 8005c12:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8005c16:	4281      	cmp	r1, r0
 8005c18:	db1f      	blt.n	8005c5a <_strtod_l+0x442>
 8005c1a:	4a5e      	ldr	r2, [pc, #376]	; (8005d94 <_strtod_l+0x57c>)
 8005c1c:	f1c3 030f 	rsb	r3, r3, #15
 8005c20:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8005c24:	ed91 7b00 	vldr	d7, [r1]
 8005c28:	ec49 8b16 	vmov	d6, r8, r9
 8005c2c:	1ac3      	subs	r3, r0, r3
 8005c2e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8005c32:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c36:	ed92 6b00 	vldr	d6, [r2]
 8005c3a:	e7e4      	b.n	8005c06 <_strtod_l+0x3ee>
 8005c3c:	9906      	ldr	r1, [sp, #24]
 8005c3e:	3116      	adds	r1, #22
 8005c40:	db0b      	blt.n	8005c5a <_strtod_l+0x442>
 8005c42:	4b54      	ldr	r3, [pc, #336]	; (8005d94 <_strtod_l+0x57c>)
 8005c44:	ebab 0505 	sub.w	r5, fp, r5
 8005c48:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005c4c:	ed95 7b00 	vldr	d7, [r5]
 8005c50:	ec49 8b16 	vmov	d6, r8, r9
 8005c54:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005c58:	e7d7      	b.n	8005c0a <_strtod_l+0x3f2>
 8005c5a:	9906      	ldr	r1, [sp, #24]
 8005c5c:	1a9a      	subs	r2, r3, r2
 8005c5e:	440a      	add	r2, r1
 8005c60:	2a00      	cmp	r2, #0
 8005c62:	dd6e      	ble.n	8005d42 <_strtod_l+0x52a>
 8005c64:	f012 000f 	ands.w	r0, r2, #15
 8005c68:	d00a      	beq.n	8005c80 <_strtod_l+0x468>
 8005c6a:	494a      	ldr	r1, [pc, #296]	; (8005d94 <_strtod_l+0x57c>)
 8005c6c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005c70:	ed91 7b00 	vldr	d7, [r1]
 8005c74:	ec49 8b16 	vmov	d6, r8, r9
 8005c78:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c7c:	ec59 8b17 	vmov	r8, r9, d7
 8005c80:	f032 020f 	bics.w	r2, r2, #15
 8005c84:	d04e      	beq.n	8005d24 <_strtod_l+0x50c>
 8005c86:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8005c8a:	dd22      	ble.n	8005cd2 <_strtod_l+0x4ba>
 8005c8c:	2500      	movs	r5, #0
 8005c8e:	462e      	mov	r6, r5
 8005c90:	9507      	str	r5, [sp, #28]
 8005c92:	462f      	mov	r7, r5
 8005c94:	2322      	movs	r3, #34	; 0x22
 8005c96:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8005da0 <_strtod_l+0x588>
 8005c9a:	6023      	str	r3, [r4, #0]
 8005c9c:	f04f 0800 	mov.w	r8, #0
 8005ca0:	9b07      	ldr	r3, [sp, #28]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f43f adf3 	beq.w	800588e <_strtod_l+0x76>
 8005ca8:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005caa:	4620      	mov	r0, r4
 8005cac:	f002 f8d0 	bl	8007e50 <_Bfree>
 8005cb0:	4639      	mov	r1, r7
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	f002 f8cc 	bl	8007e50 <_Bfree>
 8005cb8:	4631      	mov	r1, r6
 8005cba:	4620      	mov	r0, r4
 8005cbc:	f002 f8c8 	bl	8007e50 <_Bfree>
 8005cc0:	9907      	ldr	r1, [sp, #28]
 8005cc2:	4620      	mov	r0, r4
 8005cc4:	f002 f8c4 	bl	8007e50 <_Bfree>
 8005cc8:	4629      	mov	r1, r5
 8005cca:	4620      	mov	r0, r4
 8005ccc:	f002 f8c0 	bl	8007e50 <_Bfree>
 8005cd0:	e5dd      	b.n	800588e <_strtod_l+0x76>
 8005cd2:	2000      	movs	r0, #0
 8005cd4:	ec49 8b17 	vmov	d7, r8, r9
 8005cd8:	4f2f      	ldr	r7, [pc, #188]	; (8005d98 <_strtod_l+0x580>)
 8005cda:	1112      	asrs	r2, r2, #4
 8005cdc:	4601      	mov	r1, r0
 8005cde:	2a01      	cmp	r2, #1
 8005ce0:	dc23      	bgt.n	8005d2a <_strtod_l+0x512>
 8005ce2:	b108      	cbz	r0, 8005ce8 <_strtod_l+0x4d0>
 8005ce4:	ec59 8b17 	vmov	r8, r9, d7
 8005ce8:	4a2b      	ldr	r2, [pc, #172]	; (8005d98 <_strtod_l+0x580>)
 8005cea:	482c      	ldr	r0, [pc, #176]	; (8005d9c <_strtod_l+0x584>)
 8005cec:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005cf0:	ed92 7b00 	vldr	d7, [r2]
 8005cf4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005cf8:	ec49 8b16 	vmov	d6, r8, r9
 8005cfc:	4a28      	ldr	r2, [pc, #160]	; (8005da0 <_strtod_l+0x588>)
 8005cfe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d02:	ee17 1a90 	vmov	r1, s15
 8005d06:	400a      	ands	r2, r1
 8005d08:	4282      	cmp	r2, r0
 8005d0a:	ec59 8b17 	vmov	r8, r9, d7
 8005d0e:	d8bd      	bhi.n	8005c8c <_strtod_l+0x474>
 8005d10:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8005d14:	4282      	cmp	r2, r0
 8005d16:	bf86      	itte	hi
 8005d18:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 8005da4 <_strtod_l+0x58c>
 8005d1c:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8005d20:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8005d24:	2200      	movs	r2, #0
 8005d26:	9205      	str	r2, [sp, #20]
 8005d28:	e076      	b.n	8005e18 <_strtod_l+0x600>
 8005d2a:	f012 0f01 	tst.w	r2, #1
 8005d2e:	d004      	beq.n	8005d3a <_strtod_l+0x522>
 8005d30:	ed97 6b00 	vldr	d6, [r7]
 8005d34:	2001      	movs	r0, #1
 8005d36:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d3a:	3101      	adds	r1, #1
 8005d3c:	1052      	asrs	r2, r2, #1
 8005d3e:	3708      	adds	r7, #8
 8005d40:	e7cd      	b.n	8005cde <_strtod_l+0x4c6>
 8005d42:	d0ef      	beq.n	8005d24 <_strtod_l+0x50c>
 8005d44:	4252      	negs	r2, r2
 8005d46:	f012 000f 	ands.w	r0, r2, #15
 8005d4a:	d00a      	beq.n	8005d62 <_strtod_l+0x54a>
 8005d4c:	4911      	ldr	r1, [pc, #68]	; (8005d94 <_strtod_l+0x57c>)
 8005d4e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005d52:	ed91 7b00 	vldr	d7, [r1]
 8005d56:	ec49 8b16 	vmov	d6, r8, r9
 8005d5a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005d5e:	ec59 8b17 	vmov	r8, r9, d7
 8005d62:	1112      	asrs	r2, r2, #4
 8005d64:	d0de      	beq.n	8005d24 <_strtod_l+0x50c>
 8005d66:	2a1f      	cmp	r2, #31
 8005d68:	dd1e      	ble.n	8005da8 <_strtod_l+0x590>
 8005d6a:	2500      	movs	r5, #0
 8005d6c:	462e      	mov	r6, r5
 8005d6e:	9507      	str	r5, [sp, #28]
 8005d70:	462f      	mov	r7, r5
 8005d72:	2322      	movs	r3, #34	; 0x22
 8005d74:	f04f 0800 	mov.w	r8, #0
 8005d78:	f04f 0900 	mov.w	r9, #0
 8005d7c:	6023      	str	r3, [r4, #0]
 8005d7e:	e78f      	b.n	8005ca0 <_strtod_l+0x488>
 8005d80:	08009099 	.word	0x08009099
 8005d84:	080090dc 	.word	0x080090dc
 8005d88:	08009091 	.word	0x08009091
 8005d8c:	08009224 	.word	0x08009224
 8005d90:	080094af 	.word	0x080094af
 8005d94:	080093a0 	.word	0x080093a0
 8005d98:	08009378 	.word	0x08009378
 8005d9c:	7ca00000 	.word	0x7ca00000
 8005da0:	7ff00000 	.word	0x7ff00000
 8005da4:	7fefffff 	.word	0x7fefffff
 8005da8:	f012 0110 	ands.w	r1, r2, #16
 8005dac:	bf18      	it	ne
 8005dae:	216a      	movne	r1, #106	; 0x6a
 8005db0:	9105      	str	r1, [sp, #20]
 8005db2:	ec49 8b17 	vmov	d7, r8, r9
 8005db6:	49be      	ldr	r1, [pc, #760]	; (80060b0 <_strtod_l+0x898>)
 8005db8:	2000      	movs	r0, #0
 8005dba:	07d7      	lsls	r7, r2, #31
 8005dbc:	d504      	bpl.n	8005dc8 <_strtod_l+0x5b0>
 8005dbe:	ed91 6b00 	vldr	d6, [r1]
 8005dc2:	2001      	movs	r0, #1
 8005dc4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005dc8:	1052      	asrs	r2, r2, #1
 8005dca:	f101 0108 	add.w	r1, r1, #8
 8005dce:	d1f4      	bne.n	8005dba <_strtod_l+0x5a2>
 8005dd0:	b108      	cbz	r0, 8005dd6 <_strtod_l+0x5be>
 8005dd2:	ec59 8b17 	vmov	r8, r9, d7
 8005dd6:	9a05      	ldr	r2, [sp, #20]
 8005dd8:	b1ba      	cbz	r2, 8005e0a <_strtod_l+0x5f2>
 8005dda:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8005dde:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8005de2:	2a00      	cmp	r2, #0
 8005de4:	4648      	mov	r0, r9
 8005de6:	dd10      	ble.n	8005e0a <_strtod_l+0x5f2>
 8005de8:	2a1f      	cmp	r2, #31
 8005dea:	f340 812c 	ble.w	8006046 <_strtod_l+0x82e>
 8005dee:	2a34      	cmp	r2, #52	; 0x34
 8005df0:	bfde      	ittt	le
 8005df2:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8005df6:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8005dfa:	408a      	lslle	r2, r1
 8005dfc:	f04f 0800 	mov.w	r8, #0
 8005e00:	bfcc      	ite	gt
 8005e02:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005e06:	ea02 0900 	andle.w	r9, r2, r0
 8005e0a:	ec49 8b17 	vmov	d7, r8, r9
 8005e0e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e16:	d0a8      	beq.n	8005d6a <_strtod_l+0x552>
 8005e18:	9a07      	ldr	r2, [sp, #28]
 8005e1a:	9200      	str	r2, [sp, #0]
 8005e1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e1e:	4632      	mov	r2, r6
 8005e20:	4620      	mov	r0, r4
 8005e22:	f002 f87d 	bl	8007f20 <__s2b>
 8005e26:	9007      	str	r0, [sp, #28]
 8005e28:	2800      	cmp	r0, #0
 8005e2a:	f43f af2f 	beq.w	8005c8c <_strtod_l+0x474>
 8005e2e:	9a06      	ldr	r2, [sp, #24]
 8005e30:	2a00      	cmp	r2, #0
 8005e32:	ebab 0305 	sub.w	r3, fp, r5
 8005e36:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8006090 <_strtod_l+0x878>
 8005e3a:	bfa8      	it	ge
 8005e3c:	2300      	movge	r3, #0
 8005e3e:	ed9f ab96 	vldr	d10, [pc, #600]	; 8006098 <_strtod_l+0x880>
 8005e42:	ed9f bb97 	vldr	d11, [pc, #604]	; 80060a0 <_strtod_l+0x888>
 8005e46:	9309      	str	r3, [sp, #36]	; 0x24
 8005e48:	2500      	movs	r5, #0
 8005e4a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005e4e:	930c      	str	r3, [sp, #48]	; 0x30
 8005e50:	462e      	mov	r6, r5
 8005e52:	9b07      	ldr	r3, [sp, #28]
 8005e54:	4620      	mov	r0, r4
 8005e56:	6859      	ldr	r1, [r3, #4]
 8005e58:	f001 ffba 	bl	8007dd0 <_Balloc>
 8005e5c:	4607      	mov	r7, r0
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	f43f af18 	beq.w	8005c94 <_strtod_l+0x47c>
 8005e64:	9b07      	ldr	r3, [sp, #28]
 8005e66:	691a      	ldr	r2, [r3, #16]
 8005e68:	3202      	adds	r2, #2
 8005e6a:	f103 010c 	add.w	r1, r3, #12
 8005e6e:	0092      	lsls	r2, r2, #2
 8005e70:	300c      	adds	r0, #12
 8005e72:	f000 fb75 	bl	8006560 <memcpy>
 8005e76:	ec49 8b10 	vmov	d0, r8, r9
 8005e7a:	aa14      	add	r2, sp, #80	; 0x50
 8005e7c:	a913      	add	r1, sp, #76	; 0x4c
 8005e7e:	4620      	mov	r0, r4
 8005e80:	f002 fb82 	bl	8008588 <__d2b>
 8005e84:	ec49 8b18 	vmov	d8, r8, r9
 8005e88:	9012      	str	r0, [sp, #72]	; 0x48
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	f43f af02 	beq.w	8005c94 <_strtod_l+0x47c>
 8005e90:	2101      	movs	r1, #1
 8005e92:	4620      	mov	r0, r4
 8005e94:	f002 f8dc 	bl	8008050 <__i2b>
 8005e98:	4606      	mov	r6, r0
 8005e9a:	2800      	cmp	r0, #0
 8005e9c:	f43f aefa 	beq.w	8005c94 <_strtod_l+0x47c>
 8005ea0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ea2:	9914      	ldr	r1, [sp, #80]	; 0x50
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	bfab      	itete	ge
 8005ea8:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8005eaa:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005eac:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8005eb0:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8005eb4:	bfac      	ite	ge
 8005eb6:	eb03 0b02 	addge.w	fp, r3, r2
 8005eba:	eba2 0a03 	sublt.w	sl, r2, r3
 8005ebe:	9a05      	ldr	r2, [sp, #20]
 8005ec0:	1a9b      	subs	r3, r3, r2
 8005ec2:	440b      	add	r3, r1
 8005ec4:	4a7b      	ldr	r2, [pc, #492]	; (80060b4 <_strtod_l+0x89c>)
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8005ece:	f280 80cd 	bge.w	800606c <_strtod_l+0x854>
 8005ed2:	1ad2      	subs	r2, r2, r3
 8005ed4:	2a1f      	cmp	r2, #31
 8005ed6:	eba1 0102 	sub.w	r1, r1, r2
 8005eda:	f04f 0001 	mov.w	r0, #1
 8005ede:	f300 80b9 	bgt.w	8006054 <_strtod_l+0x83c>
 8005ee2:	fa00 f302 	lsl.w	r3, r0, r2
 8005ee6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ee8:	2300      	movs	r3, #0
 8005eea:	930a      	str	r3, [sp, #40]	; 0x28
 8005eec:	eb0b 0301 	add.w	r3, fp, r1
 8005ef0:	9a05      	ldr	r2, [sp, #20]
 8005ef2:	459b      	cmp	fp, r3
 8005ef4:	448a      	add	sl, r1
 8005ef6:	4492      	add	sl, r2
 8005ef8:	465a      	mov	r2, fp
 8005efa:	bfa8      	it	ge
 8005efc:	461a      	movge	r2, r3
 8005efe:	4552      	cmp	r2, sl
 8005f00:	bfa8      	it	ge
 8005f02:	4652      	movge	r2, sl
 8005f04:	2a00      	cmp	r2, #0
 8005f06:	bfc2      	ittt	gt
 8005f08:	1a9b      	subgt	r3, r3, r2
 8005f0a:	ebaa 0a02 	subgt.w	sl, sl, r2
 8005f0e:	ebab 0b02 	subgt.w	fp, fp, r2
 8005f12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f14:	2a00      	cmp	r2, #0
 8005f16:	dd18      	ble.n	8005f4a <_strtod_l+0x732>
 8005f18:	4631      	mov	r1, r6
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f1e:	f002 f957 	bl	80081d0 <__pow5mult>
 8005f22:	4606      	mov	r6, r0
 8005f24:	2800      	cmp	r0, #0
 8005f26:	f43f aeb5 	beq.w	8005c94 <_strtod_l+0x47c>
 8005f2a:	4601      	mov	r1, r0
 8005f2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f2e:	4620      	mov	r0, r4
 8005f30:	f002 f8a4 	bl	800807c <__multiply>
 8005f34:	900e      	str	r0, [sp, #56]	; 0x38
 8005f36:	2800      	cmp	r0, #0
 8005f38:	f43f aeac 	beq.w	8005c94 <_strtod_l+0x47c>
 8005f3c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005f3e:	4620      	mov	r0, r4
 8005f40:	f001 ff86 	bl	8007e50 <_Bfree>
 8005f44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f48:	9212      	str	r2, [sp, #72]	; 0x48
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	f300 8093 	bgt.w	8006076 <_strtod_l+0x85e>
 8005f50:	9b06      	ldr	r3, [sp, #24]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	dd08      	ble.n	8005f68 <_strtod_l+0x750>
 8005f56:	4639      	mov	r1, r7
 8005f58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	f002 f938 	bl	80081d0 <__pow5mult>
 8005f60:	4607      	mov	r7, r0
 8005f62:	2800      	cmp	r0, #0
 8005f64:	f43f ae96 	beq.w	8005c94 <_strtod_l+0x47c>
 8005f68:	f1ba 0f00 	cmp.w	sl, #0
 8005f6c:	dd08      	ble.n	8005f80 <_strtod_l+0x768>
 8005f6e:	4639      	mov	r1, r7
 8005f70:	4652      	mov	r2, sl
 8005f72:	4620      	mov	r0, r4
 8005f74:	f002 f986 	bl	8008284 <__lshift>
 8005f78:	4607      	mov	r7, r0
 8005f7a:	2800      	cmp	r0, #0
 8005f7c:	f43f ae8a 	beq.w	8005c94 <_strtod_l+0x47c>
 8005f80:	f1bb 0f00 	cmp.w	fp, #0
 8005f84:	dd08      	ble.n	8005f98 <_strtod_l+0x780>
 8005f86:	4631      	mov	r1, r6
 8005f88:	465a      	mov	r2, fp
 8005f8a:	4620      	mov	r0, r4
 8005f8c:	f002 f97a 	bl	8008284 <__lshift>
 8005f90:	4606      	mov	r6, r0
 8005f92:	2800      	cmp	r0, #0
 8005f94:	f43f ae7e 	beq.w	8005c94 <_strtod_l+0x47c>
 8005f98:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005f9a:	463a      	mov	r2, r7
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	f002 f9f9 	bl	8008394 <__mdiff>
 8005fa2:	4605      	mov	r5, r0
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	f43f ae75 	beq.w	8005c94 <_strtod_l+0x47c>
 8005faa:	2300      	movs	r3, #0
 8005fac:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8005fb0:	60c3      	str	r3, [r0, #12]
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	f002 f9d2 	bl	800835c <__mcmp>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	da7f      	bge.n	80060bc <_strtod_l+0x8a4>
 8005fbc:	ea5a 0a08 	orrs.w	sl, sl, r8
 8005fc0:	f040 80a5 	bne.w	800610e <_strtod_l+0x8f6>
 8005fc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f040 80a0 	bne.w	800610e <_strtod_l+0x8f6>
 8005fce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005fd2:	0d1b      	lsrs	r3, r3, #20
 8005fd4:	051b      	lsls	r3, r3, #20
 8005fd6:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005fda:	f240 8098 	bls.w	800610e <_strtod_l+0x8f6>
 8005fde:	696b      	ldr	r3, [r5, #20]
 8005fe0:	b91b      	cbnz	r3, 8005fea <_strtod_l+0x7d2>
 8005fe2:	692b      	ldr	r3, [r5, #16]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	f340 8092 	ble.w	800610e <_strtod_l+0x8f6>
 8005fea:	4629      	mov	r1, r5
 8005fec:	2201      	movs	r2, #1
 8005fee:	4620      	mov	r0, r4
 8005ff0:	f002 f948 	bl	8008284 <__lshift>
 8005ff4:	4631      	mov	r1, r6
 8005ff6:	4605      	mov	r5, r0
 8005ff8:	f002 f9b0 	bl	800835c <__mcmp>
 8005ffc:	2800      	cmp	r0, #0
 8005ffe:	f340 8086 	ble.w	800610e <_strtod_l+0x8f6>
 8006002:	9905      	ldr	r1, [sp, #20]
 8006004:	4a2c      	ldr	r2, [pc, #176]	; (80060b8 <_strtod_l+0x8a0>)
 8006006:	464b      	mov	r3, r9
 8006008:	2900      	cmp	r1, #0
 800600a:	f000 809f 	beq.w	800614c <_strtod_l+0x934>
 800600e:	ea02 0109 	and.w	r1, r2, r9
 8006012:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006016:	f300 8099 	bgt.w	800614c <_strtod_l+0x934>
 800601a:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800601e:	f77f aea8 	ble.w	8005d72 <_strtod_l+0x55a>
 8006022:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80060a8 <_strtod_l+0x890>
 8006026:	ec49 8b16 	vmov	d6, r8, r9
 800602a:	4b23      	ldr	r3, [pc, #140]	; (80060b8 <_strtod_l+0x8a0>)
 800602c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006030:	ee17 2a90 	vmov	r2, s15
 8006034:	4013      	ands	r3, r2
 8006036:	ec59 8b17 	vmov	r8, r9, d7
 800603a:	2b00      	cmp	r3, #0
 800603c:	f47f ae34 	bne.w	8005ca8 <_strtod_l+0x490>
 8006040:	2322      	movs	r3, #34	; 0x22
 8006042:	6023      	str	r3, [r4, #0]
 8006044:	e630      	b.n	8005ca8 <_strtod_l+0x490>
 8006046:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800604a:	fa01 f202 	lsl.w	r2, r1, r2
 800604e:	ea02 0808 	and.w	r8, r2, r8
 8006052:	e6da      	b.n	8005e0a <_strtod_l+0x5f2>
 8006054:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8006058:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800605c:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8006060:	33e2      	adds	r3, #226	; 0xe2
 8006062:	fa00 f303 	lsl.w	r3, r0, r3
 8006066:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800606a:	e73f      	b.n	8005eec <_strtod_l+0x6d4>
 800606c:	2200      	movs	r2, #0
 800606e:	2301      	movs	r3, #1
 8006070:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006074:	e73a      	b.n	8005eec <_strtod_l+0x6d4>
 8006076:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006078:	461a      	mov	r2, r3
 800607a:	4620      	mov	r0, r4
 800607c:	f002 f902 	bl	8008284 <__lshift>
 8006080:	9012      	str	r0, [sp, #72]	; 0x48
 8006082:	2800      	cmp	r0, #0
 8006084:	f47f af64 	bne.w	8005f50 <_strtod_l+0x738>
 8006088:	e604      	b.n	8005c94 <_strtod_l+0x47c>
 800608a:	bf00      	nop
 800608c:	f3af 8000 	nop.w
 8006090:	94a03595 	.word	0x94a03595
 8006094:	3fcfffff 	.word	0x3fcfffff
 8006098:	94a03595 	.word	0x94a03595
 800609c:	3fdfffff 	.word	0x3fdfffff
 80060a0:	35afe535 	.word	0x35afe535
 80060a4:	3fe00000 	.word	0x3fe00000
 80060a8:	00000000 	.word	0x00000000
 80060ac:	39500000 	.word	0x39500000
 80060b0:	080090f0 	.word	0x080090f0
 80060b4:	fffffc02 	.word	0xfffffc02
 80060b8:	7ff00000 	.word	0x7ff00000
 80060bc:	46cb      	mov	fp, r9
 80060be:	d15f      	bne.n	8006180 <_strtod_l+0x968>
 80060c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80060c4:	f1ba 0f00 	cmp.w	sl, #0
 80060c8:	d02a      	beq.n	8006120 <_strtod_l+0x908>
 80060ca:	4aa7      	ldr	r2, [pc, #668]	; (8006368 <_strtod_l+0xb50>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d12b      	bne.n	8006128 <_strtod_l+0x910>
 80060d0:	9b05      	ldr	r3, [sp, #20]
 80060d2:	4642      	mov	r2, r8
 80060d4:	b1fb      	cbz	r3, 8006116 <_strtod_l+0x8fe>
 80060d6:	4ba5      	ldr	r3, [pc, #660]	; (800636c <_strtod_l+0xb54>)
 80060d8:	ea09 0303 	and.w	r3, r9, r3
 80060dc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80060e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80060e4:	d81a      	bhi.n	800611c <_strtod_l+0x904>
 80060e6:	0d1b      	lsrs	r3, r3, #20
 80060e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80060ec:	fa01 f303 	lsl.w	r3, r1, r3
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d119      	bne.n	8006128 <_strtod_l+0x910>
 80060f4:	4b9e      	ldr	r3, [pc, #632]	; (8006370 <_strtod_l+0xb58>)
 80060f6:	459b      	cmp	fp, r3
 80060f8:	d102      	bne.n	8006100 <_strtod_l+0x8e8>
 80060fa:	3201      	adds	r2, #1
 80060fc:	f43f adca 	beq.w	8005c94 <_strtod_l+0x47c>
 8006100:	4b9a      	ldr	r3, [pc, #616]	; (800636c <_strtod_l+0xb54>)
 8006102:	ea0b 0303 	and.w	r3, fp, r3
 8006106:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800610a:	f04f 0800 	mov.w	r8, #0
 800610e:	9b05      	ldr	r3, [sp, #20]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d186      	bne.n	8006022 <_strtod_l+0x80a>
 8006114:	e5c8      	b.n	8005ca8 <_strtod_l+0x490>
 8006116:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800611a:	e7e9      	b.n	80060f0 <_strtod_l+0x8d8>
 800611c:	460b      	mov	r3, r1
 800611e:	e7e7      	b.n	80060f0 <_strtod_l+0x8d8>
 8006120:	ea53 0308 	orrs.w	r3, r3, r8
 8006124:	f43f af6d 	beq.w	8006002 <_strtod_l+0x7ea>
 8006128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800612a:	b1cb      	cbz	r3, 8006160 <_strtod_l+0x948>
 800612c:	ea13 0f0b 	tst.w	r3, fp
 8006130:	d0ed      	beq.n	800610e <_strtod_l+0x8f6>
 8006132:	9a05      	ldr	r2, [sp, #20]
 8006134:	4640      	mov	r0, r8
 8006136:	4649      	mov	r1, r9
 8006138:	f1ba 0f00 	cmp.w	sl, #0
 800613c:	d014      	beq.n	8006168 <_strtod_l+0x950>
 800613e:	f7ff fb4f 	bl	80057e0 <sulp>
 8006142:	ee38 7b00 	vadd.f64	d7, d8, d0
 8006146:	ec59 8b17 	vmov	r8, r9, d7
 800614a:	e7e0      	b.n	800610e <_strtod_l+0x8f6>
 800614c:	4013      	ands	r3, r2
 800614e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006152:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006156:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800615a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800615e:	e7d6      	b.n	800610e <_strtod_l+0x8f6>
 8006160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006162:	ea13 0f08 	tst.w	r3, r8
 8006166:	e7e3      	b.n	8006130 <_strtod_l+0x918>
 8006168:	f7ff fb3a 	bl	80057e0 <sulp>
 800616c:	ee38 0b40 	vsub.f64	d0, d8, d0
 8006170:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8006174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006178:	ec59 8b10 	vmov	r8, r9, d0
 800617c:	d1c7      	bne.n	800610e <_strtod_l+0x8f6>
 800617e:	e5f8      	b.n	8005d72 <_strtod_l+0x55a>
 8006180:	4631      	mov	r1, r6
 8006182:	4628      	mov	r0, r5
 8006184:	f002 fa5a 	bl	800863c <__ratio>
 8006188:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800618c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8006190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006194:	d85f      	bhi.n	8006256 <_strtod_l+0xa3e>
 8006196:	f1ba 0f00 	cmp.w	sl, #0
 800619a:	d166      	bne.n	800626a <_strtod_l+0xa52>
 800619c:	f1b8 0f00 	cmp.w	r8, #0
 80061a0:	d14d      	bne.n	800623e <_strtod_l+0xa26>
 80061a2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80061a6:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d162      	bne.n	8006274 <_strtod_l+0xa5c>
 80061ae:	eeb4 0bcd 	vcmpe.f64	d0, d13
 80061b2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80061b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061ba:	d401      	bmi.n	80061c0 <_strtod_l+0x9a8>
 80061bc:	ee20 db0d 	vmul.f64	d13, d0, d13
 80061c0:	eeb1 cb4d 	vneg.f64	d12, d13
 80061c4:	4869      	ldr	r0, [pc, #420]	; (800636c <_strtod_l+0xb54>)
 80061c6:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 8006378 <_strtod_l+0xb60>
 80061ca:	ea0b 0100 	and.w	r1, fp, r0
 80061ce:	4561      	cmp	r1, ip
 80061d0:	ec53 2b1c 	vmov	r2, r3, d12
 80061d4:	d17a      	bne.n	80062cc <_strtod_l+0xab4>
 80061d6:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 80061da:	ec49 8b10 	vmov	d0, r8, r9
 80061de:	910a      	str	r1, [sp, #40]	; 0x28
 80061e0:	f002 f962 	bl	80084a8 <__ulp>
 80061e4:	ec49 8b1e 	vmov	d14, r8, r9
 80061e8:	4860      	ldr	r0, [pc, #384]	; (800636c <_strtod_l+0xb54>)
 80061ea:	eea0 eb0c 	vfma.f64	d14, d0, d12
 80061ee:	ee1e 3a90 	vmov	r3, s29
 80061f2:	4a60      	ldr	r2, [pc, #384]	; (8006374 <_strtod_l+0xb5c>)
 80061f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80061f6:	4018      	ands	r0, r3
 80061f8:	4290      	cmp	r0, r2
 80061fa:	ec59 8b1e 	vmov	r8, r9, d14
 80061fe:	d93c      	bls.n	800627a <_strtod_l+0xa62>
 8006200:	ee18 2a90 	vmov	r2, s17
 8006204:	4b5a      	ldr	r3, [pc, #360]	; (8006370 <_strtod_l+0xb58>)
 8006206:	429a      	cmp	r2, r3
 8006208:	d104      	bne.n	8006214 <_strtod_l+0x9fc>
 800620a:	ee18 3a10 	vmov	r3, s16
 800620e:	3301      	adds	r3, #1
 8006210:	f43f ad40 	beq.w	8005c94 <_strtod_l+0x47c>
 8006214:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8006370 <_strtod_l+0xb58>
 8006218:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800621c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800621e:	4620      	mov	r0, r4
 8006220:	f001 fe16 	bl	8007e50 <_Bfree>
 8006224:	4639      	mov	r1, r7
 8006226:	4620      	mov	r0, r4
 8006228:	f001 fe12 	bl	8007e50 <_Bfree>
 800622c:	4631      	mov	r1, r6
 800622e:	4620      	mov	r0, r4
 8006230:	f001 fe0e 	bl	8007e50 <_Bfree>
 8006234:	4629      	mov	r1, r5
 8006236:	4620      	mov	r0, r4
 8006238:	f001 fe0a 	bl	8007e50 <_Bfree>
 800623c:	e609      	b.n	8005e52 <_strtod_l+0x63a>
 800623e:	f1b8 0f01 	cmp.w	r8, #1
 8006242:	d103      	bne.n	800624c <_strtod_l+0xa34>
 8006244:	f1b9 0f00 	cmp.w	r9, #0
 8006248:	f43f ad93 	beq.w	8005d72 <_strtod_l+0x55a>
 800624c:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8006250:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8006254:	e7b6      	b.n	80061c4 <_strtod_l+0x9ac>
 8006256:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800625a:	ee20 db0d 	vmul.f64	d13, d0, d13
 800625e:	f1ba 0f00 	cmp.w	sl, #0
 8006262:	d0ad      	beq.n	80061c0 <_strtod_l+0x9a8>
 8006264:	eeb0 cb4d 	vmov.f64	d12, d13
 8006268:	e7ac      	b.n	80061c4 <_strtod_l+0x9ac>
 800626a:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 800626e:	eeb0 db4c 	vmov.f64	d13, d12
 8006272:	e7a7      	b.n	80061c4 <_strtod_l+0x9ac>
 8006274:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8006278:	e7a4      	b.n	80061c4 <_strtod_l+0x9ac>
 800627a:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800627e:	9b05      	ldr	r3, [sp, #20]
 8006280:	46cb      	mov	fp, r9
 8006282:	2b00      	cmp	r3, #0
 8006284:	d1ca      	bne.n	800621c <_strtod_l+0xa04>
 8006286:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800628a:	0d1b      	lsrs	r3, r3, #20
 800628c:	051b      	lsls	r3, r3, #20
 800628e:	4299      	cmp	r1, r3
 8006290:	d1c4      	bne.n	800621c <_strtod_l+0xa04>
 8006292:	ec51 0b1d 	vmov	r0, r1, d13
 8006296:	f7fa f9ff 	bl	8000698 <__aeabi_d2lz>
 800629a:	f7fa f9b7 	bl	800060c <__aeabi_l2d>
 800629e:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 80062a2:	ec41 0b17 	vmov	d7, r0, r1
 80062a6:	ea4b 0b08 	orr.w	fp, fp, r8
 80062aa:	ea5b 0b0a 	orrs.w	fp, fp, sl
 80062ae:	ee3d db47 	vsub.f64	d13, d13, d7
 80062b2:	d03c      	beq.n	800632e <_strtod_l+0xb16>
 80062b4:	eeb4 dbca 	vcmpe.f64	d13, d10
 80062b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062bc:	f53f acf4 	bmi.w	8005ca8 <_strtod_l+0x490>
 80062c0:	eeb4 dbcb 	vcmpe.f64	d13, d11
 80062c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062c8:	dda8      	ble.n	800621c <_strtod_l+0xa04>
 80062ca:	e4ed      	b.n	8005ca8 <_strtod_l+0x490>
 80062cc:	9805      	ldr	r0, [sp, #20]
 80062ce:	b1f0      	cbz	r0, 800630e <_strtod_l+0xaf6>
 80062d0:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 80062d4:	d81b      	bhi.n	800630e <_strtod_l+0xaf6>
 80062d6:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8006360 <_strtod_l+0xb48>
 80062da:	eeb4 dbc7 	vcmpe.f64	d13, d7
 80062de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062e2:	d811      	bhi.n	8006308 <_strtod_l+0xaf0>
 80062e4:	eebc dbcd 	vcvt.u32.f64	s26, d13
 80062e8:	ee1d 3a10 	vmov	r3, s26
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	bf38      	it	cc
 80062f0:	2301      	movcc	r3, #1
 80062f2:	ee0d 3a10 	vmov	s26, r3
 80062f6:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 80062fa:	f1ba 0f00 	cmp.w	sl, #0
 80062fe:	d113      	bne.n	8006328 <_strtod_l+0xb10>
 8006300:	eeb1 7b4d 	vneg.f64	d7, d13
 8006304:	ec53 2b17 	vmov	r2, r3, d7
 8006308:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800630c:	1a43      	subs	r3, r0, r1
 800630e:	eeb0 0b48 	vmov.f64	d0, d8
 8006312:	ec43 2b1c 	vmov	d12, r2, r3
 8006316:	910a      	str	r1, [sp, #40]	; 0x28
 8006318:	f002 f8c6 	bl	80084a8 <__ulp>
 800631c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800631e:	eeac 8b00 	vfma.f64	d8, d12, d0
 8006322:	ec59 8b18 	vmov	r8, r9, d8
 8006326:	e7aa      	b.n	800627e <_strtod_l+0xa66>
 8006328:	eeb0 7b4d 	vmov.f64	d7, d13
 800632c:	e7ea      	b.n	8006304 <_strtod_l+0xaec>
 800632e:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8006332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006336:	f57f af71 	bpl.w	800621c <_strtod_l+0xa04>
 800633a:	e4b5      	b.n	8005ca8 <_strtod_l+0x490>
 800633c:	2300      	movs	r3, #0
 800633e:	9308      	str	r3, [sp, #32]
 8006340:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006342:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006344:	6013      	str	r3, [r2, #0]
 8006346:	f7ff baa6 	b.w	8005896 <_strtod_l+0x7e>
 800634a:	2a65      	cmp	r2, #101	; 0x65
 800634c:	f43f aba2 	beq.w	8005a94 <_strtod_l+0x27c>
 8006350:	2a45      	cmp	r2, #69	; 0x45
 8006352:	f43f ab9f 	beq.w	8005a94 <_strtod_l+0x27c>
 8006356:	2101      	movs	r1, #1
 8006358:	f7ff bbd8 	b.w	8005b0c <_strtod_l+0x2f4>
 800635c:	f3af 8000 	nop.w
 8006360:	ffc00000 	.word	0xffc00000
 8006364:	41dfffff 	.word	0x41dfffff
 8006368:	000fffff 	.word	0x000fffff
 800636c:	7ff00000 	.word	0x7ff00000
 8006370:	7fefffff 	.word	0x7fefffff
 8006374:	7c9fffff 	.word	0x7c9fffff
 8006378:	7fe00000 	.word	0x7fe00000

0800637c <_strtod_r>:
 800637c:	4b01      	ldr	r3, [pc, #4]	; (8006384 <_strtod_r+0x8>)
 800637e:	f7ff ba4b 	b.w	8005818 <_strtod_l>
 8006382:	bf00      	nop
 8006384:	2000001c 	.word	0x2000001c

08006388 <_strtol_l.constprop.0>:
 8006388:	2b01      	cmp	r3, #1
 800638a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800638e:	d001      	beq.n	8006394 <_strtol_l.constprop.0+0xc>
 8006390:	2b24      	cmp	r3, #36	; 0x24
 8006392:	d906      	bls.n	80063a2 <_strtol_l.constprop.0+0x1a>
 8006394:	f000 f8b8 	bl	8006508 <__errno>
 8006398:	2316      	movs	r3, #22
 800639a:	6003      	str	r3, [r0, #0]
 800639c:	2000      	movs	r0, #0
 800639e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063a2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006488 <_strtol_l.constprop.0+0x100>
 80063a6:	460d      	mov	r5, r1
 80063a8:	462e      	mov	r6, r5
 80063aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80063ae:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80063b2:	f017 0708 	ands.w	r7, r7, #8
 80063b6:	d1f7      	bne.n	80063a8 <_strtol_l.constprop.0+0x20>
 80063b8:	2c2d      	cmp	r4, #45	; 0x2d
 80063ba:	d132      	bne.n	8006422 <_strtol_l.constprop.0+0x9a>
 80063bc:	782c      	ldrb	r4, [r5, #0]
 80063be:	2701      	movs	r7, #1
 80063c0:	1cb5      	adds	r5, r6, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d05b      	beq.n	800647e <_strtol_l.constprop.0+0xf6>
 80063c6:	2b10      	cmp	r3, #16
 80063c8:	d109      	bne.n	80063de <_strtol_l.constprop.0+0x56>
 80063ca:	2c30      	cmp	r4, #48	; 0x30
 80063cc:	d107      	bne.n	80063de <_strtol_l.constprop.0+0x56>
 80063ce:	782c      	ldrb	r4, [r5, #0]
 80063d0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80063d4:	2c58      	cmp	r4, #88	; 0x58
 80063d6:	d14d      	bne.n	8006474 <_strtol_l.constprop.0+0xec>
 80063d8:	786c      	ldrb	r4, [r5, #1]
 80063da:	2310      	movs	r3, #16
 80063dc:	3502      	adds	r5, #2
 80063de:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80063e2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80063e6:	f04f 0e00 	mov.w	lr, #0
 80063ea:	fbb8 f9f3 	udiv	r9, r8, r3
 80063ee:	4676      	mov	r6, lr
 80063f0:	fb03 8a19 	mls	sl, r3, r9, r8
 80063f4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80063f8:	f1bc 0f09 	cmp.w	ip, #9
 80063fc:	d816      	bhi.n	800642c <_strtol_l.constprop.0+0xa4>
 80063fe:	4664      	mov	r4, ip
 8006400:	42a3      	cmp	r3, r4
 8006402:	dd24      	ble.n	800644e <_strtol_l.constprop.0+0xc6>
 8006404:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8006408:	d008      	beq.n	800641c <_strtol_l.constprop.0+0x94>
 800640a:	45b1      	cmp	r9, r6
 800640c:	d31c      	bcc.n	8006448 <_strtol_l.constprop.0+0xc0>
 800640e:	d101      	bne.n	8006414 <_strtol_l.constprop.0+0x8c>
 8006410:	45a2      	cmp	sl, r4
 8006412:	db19      	blt.n	8006448 <_strtol_l.constprop.0+0xc0>
 8006414:	fb06 4603 	mla	r6, r6, r3, r4
 8006418:	f04f 0e01 	mov.w	lr, #1
 800641c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006420:	e7e8      	b.n	80063f4 <_strtol_l.constprop.0+0x6c>
 8006422:	2c2b      	cmp	r4, #43	; 0x2b
 8006424:	bf04      	itt	eq
 8006426:	782c      	ldrbeq	r4, [r5, #0]
 8006428:	1cb5      	addeq	r5, r6, #2
 800642a:	e7ca      	b.n	80063c2 <_strtol_l.constprop.0+0x3a>
 800642c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006430:	f1bc 0f19 	cmp.w	ip, #25
 8006434:	d801      	bhi.n	800643a <_strtol_l.constprop.0+0xb2>
 8006436:	3c37      	subs	r4, #55	; 0x37
 8006438:	e7e2      	b.n	8006400 <_strtol_l.constprop.0+0x78>
 800643a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800643e:	f1bc 0f19 	cmp.w	ip, #25
 8006442:	d804      	bhi.n	800644e <_strtol_l.constprop.0+0xc6>
 8006444:	3c57      	subs	r4, #87	; 0x57
 8006446:	e7db      	b.n	8006400 <_strtol_l.constprop.0+0x78>
 8006448:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800644c:	e7e6      	b.n	800641c <_strtol_l.constprop.0+0x94>
 800644e:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8006452:	d105      	bne.n	8006460 <_strtol_l.constprop.0+0xd8>
 8006454:	2322      	movs	r3, #34	; 0x22
 8006456:	6003      	str	r3, [r0, #0]
 8006458:	4646      	mov	r6, r8
 800645a:	b942      	cbnz	r2, 800646e <_strtol_l.constprop.0+0xe6>
 800645c:	4630      	mov	r0, r6
 800645e:	e79e      	b.n	800639e <_strtol_l.constprop.0+0x16>
 8006460:	b107      	cbz	r7, 8006464 <_strtol_l.constprop.0+0xdc>
 8006462:	4276      	negs	r6, r6
 8006464:	2a00      	cmp	r2, #0
 8006466:	d0f9      	beq.n	800645c <_strtol_l.constprop.0+0xd4>
 8006468:	f1be 0f00 	cmp.w	lr, #0
 800646c:	d000      	beq.n	8006470 <_strtol_l.constprop.0+0xe8>
 800646e:	1e69      	subs	r1, r5, #1
 8006470:	6011      	str	r1, [r2, #0]
 8006472:	e7f3      	b.n	800645c <_strtol_l.constprop.0+0xd4>
 8006474:	2430      	movs	r4, #48	; 0x30
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1b1      	bne.n	80063de <_strtol_l.constprop.0+0x56>
 800647a:	2308      	movs	r3, #8
 800647c:	e7af      	b.n	80063de <_strtol_l.constprop.0+0x56>
 800647e:	2c30      	cmp	r4, #48	; 0x30
 8006480:	d0a5      	beq.n	80063ce <_strtol_l.constprop.0+0x46>
 8006482:	230a      	movs	r3, #10
 8006484:	e7ab      	b.n	80063de <_strtol_l.constprop.0+0x56>
 8006486:	bf00      	nop
 8006488:	08009121 	.word	0x08009121

0800648c <_strtol_r>:
 800648c:	f7ff bf7c 	b.w	8006388 <_strtol_l.constprop.0>

08006490 <_fwalk_sglue>:
 8006490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006494:	4607      	mov	r7, r0
 8006496:	4688      	mov	r8, r1
 8006498:	4614      	mov	r4, r2
 800649a:	2600      	movs	r6, #0
 800649c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80064a0:	f1b9 0901 	subs.w	r9, r9, #1
 80064a4:	d505      	bpl.n	80064b2 <_fwalk_sglue+0x22>
 80064a6:	6824      	ldr	r4, [r4, #0]
 80064a8:	2c00      	cmp	r4, #0
 80064aa:	d1f7      	bne.n	800649c <_fwalk_sglue+0xc>
 80064ac:	4630      	mov	r0, r6
 80064ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064b2:	89ab      	ldrh	r3, [r5, #12]
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d907      	bls.n	80064c8 <_fwalk_sglue+0x38>
 80064b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80064bc:	3301      	adds	r3, #1
 80064be:	d003      	beq.n	80064c8 <_fwalk_sglue+0x38>
 80064c0:	4629      	mov	r1, r5
 80064c2:	4638      	mov	r0, r7
 80064c4:	47c0      	blx	r8
 80064c6:	4306      	orrs	r6, r0
 80064c8:	3568      	adds	r5, #104	; 0x68
 80064ca:	e7e9      	b.n	80064a0 <_fwalk_sglue+0x10>

080064cc <strncmp>:
 80064cc:	b510      	push	{r4, lr}
 80064ce:	b16a      	cbz	r2, 80064ec <strncmp+0x20>
 80064d0:	3901      	subs	r1, #1
 80064d2:	1884      	adds	r4, r0, r2
 80064d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80064dc:	429a      	cmp	r2, r3
 80064de:	d103      	bne.n	80064e8 <strncmp+0x1c>
 80064e0:	42a0      	cmp	r0, r4
 80064e2:	d001      	beq.n	80064e8 <strncmp+0x1c>
 80064e4:	2a00      	cmp	r2, #0
 80064e6:	d1f5      	bne.n	80064d4 <strncmp+0x8>
 80064e8:	1ad0      	subs	r0, r2, r3
 80064ea:	bd10      	pop	{r4, pc}
 80064ec:	4610      	mov	r0, r2
 80064ee:	e7fc      	b.n	80064ea <strncmp+0x1e>

080064f0 <memset>:
 80064f0:	4402      	add	r2, r0
 80064f2:	4603      	mov	r3, r0
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d100      	bne.n	80064fa <memset+0xa>
 80064f8:	4770      	bx	lr
 80064fa:	f803 1b01 	strb.w	r1, [r3], #1
 80064fe:	e7f9      	b.n	80064f4 <memset+0x4>

08006500 <_localeconv_r>:
 8006500:	4800      	ldr	r0, [pc, #0]	; (8006504 <_localeconv_r+0x4>)
 8006502:	4770      	bx	lr
 8006504:	2000010c 	.word	0x2000010c

08006508 <__errno>:
 8006508:	4b01      	ldr	r3, [pc, #4]	; (8006510 <__errno+0x8>)
 800650a:	6818      	ldr	r0, [r3, #0]
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	200001d4 	.word	0x200001d4

08006514 <__libc_init_array>:
 8006514:	b570      	push	{r4, r5, r6, lr}
 8006516:	4d0d      	ldr	r5, [pc, #52]	; (800654c <__libc_init_array+0x38>)
 8006518:	4c0d      	ldr	r4, [pc, #52]	; (8006550 <__libc_init_array+0x3c>)
 800651a:	1b64      	subs	r4, r4, r5
 800651c:	10a4      	asrs	r4, r4, #2
 800651e:	2600      	movs	r6, #0
 8006520:	42a6      	cmp	r6, r4
 8006522:	d109      	bne.n	8006538 <__libc_init_array+0x24>
 8006524:	4d0b      	ldr	r5, [pc, #44]	; (8006554 <__libc_init_array+0x40>)
 8006526:	4c0c      	ldr	r4, [pc, #48]	; (8006558 <__libc_init_array+0x44>)
 8006528:	f002 fd2e 	bl	8008f88 <_init>
 800652c:	1b64      	subs	r4, r4, r5
 800652e:	10a4      	asrs	r4, r4, #2
 8006530:	2600      	movs	r6, #0
 8006532:	42a6      	cmp	r6, r4
 8006534:	d105      	bne.n	8006542 <__libc_init_array+0x2e>
 8006536:	bd70      	pop	{r4, r5, r6, pc}
 8006538:	f855 3b04 	ldr.w	r3, [r5], #4
 800653c:	4798      	blx	r3
 800653e:	3601      	adds	r6, #1
 8006540:	e7ee      	b.n	8006520 <__libc_init_array+0xc>
 8006542:	f855 3b04 	ldr.w	r3, [r5], #4
 8006546:	4798      	blx	r3
 8006548:	3601      	adds	r6, #1
 800654a:	e7f2      	b.n	8006532 <__libc_init_array+0x1e>
 800654c:	080094b8 	.word	0x080094b8
 8006550:	080094b8 	.word	0x080094b8
 8006554:	080094b8 	.word	0x080094b8
 8006558:	080094bc 	.word	0x080094bc

0800655c <__retarget_lock_acquire_recursive>:
 800655c:	4770      	bx	lr

0800655e <__retarget_lock_release_recursive>:
 800655e:	4770      	bx	lr

08006560 <memcpy>:
 8006560:	440a      	add	r2, r1
 8006562:	4291      	cmp	r1, r2
 8006564:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006568:	d100      	bne.n	800656c <memcpy+0xc>
 800656a:	4770      	bx	lr
 800656c:	b510      	push	{r4, lr}
 800656e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006572:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006576:	4291      	cmp	r1, r2
 8006578:	d1f9      	bne.n	800656e <memcpy+0xe>
 800657a:	bd10      	pop	{r4, pc}
 800657c:	0000      	movs	r0, r0
	...

08006580 <nan>:
 8006580:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006588 <nan+0x8>
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	00000000 	.word	0x00000000
 800658c:	7ff80000 	.word	0x7ff80000

08006590 <nanf>:
 8006590:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006598 <nanf+0x8>
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	7fc00000 	.word	0x7fc00000

0800659c <quorem>:
 800659c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065a0:	6903      	ldr	r3, [r0, #16]
 80065a2:	690c      	ldr	r4, [r1, #16]
 80065a4:	42a3      	cmp	r3, r4
 80065a6:	4607      	mov	r7, r0
 80065a8:	db7e      	blt.n	80066a8 <quorem+0x10c>
 80065aa:	3c01      	subs	r4, #1
 80065ac:	f101 0814 	add.w	r8, r1, #20
 80065b0:	f100 0514 	add.w	r5, r0, #20
 80065b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065b8:	9301      	str	r3, [sp, #4]
 80065ba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80065be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065c2:	3301      	adds	r3, #1
 80065c4:	429a      	cmp	r2, r3
 80065c6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80065ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80065ce:	fbb2 f6f3 	udiv	r6, r2, r3
 80065d2:	d331      	bcc.n	8006638 <quorem+0x9c>
 80065d4:	f04f 0e00 	mov.w	lr, #0
 80065d8:	4640      	mov	r0, r8
 80065da:	46ac      	mov	ip, r5
 80065dc:	46f2      	mov	sl, lr
 80065de:	f850 2b04 	ldr.w	r2, [r0], #4
 80065e2:	b293      	uxth	r3, r2
 80065e4:	fb06 e303 	mla	r3, r6, r3, lr
 80065e8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80065ec:	0c1a      	lsrs	r2, r3, #16
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	ebaa 0303 	sub.w	r3, sl, r3
 80065f4:	f8dc a000 	ldr.w	sl, [ip]
 80065f8:	fa13 f38a 	uxtah	r3, r3, sl
 80065fc:	fb06 220e 	mla	r2, r6, lr, r2
 8006600:	9300      	str	r3, [sp, #0]
 8006602:	9b00      	ldr	r3, [sp, #0]
 8006604:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006608:	b292      	uxth	r2, r2
 800660a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800660e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006612:	f8bd 3000 	ldrh.w	r3, [sp]
 8006616:	4581      	cmp	r9, r0
 8006618:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800661c:	f84c 3b04 	str.w	r3, [ip], #4
 8006620:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006624:	d2db      	bcs.n	80065de <quorem+0x42>
 8006626:	f855 300b 	ldr.w	r3, [r5, fp]
 800662a:	b92b      	cbnz	r3, 8006638 <quorem+0x9c>
 800662c:	9b01      	ldr	r3, [sp, #4]
 800662e:	3b04      	subs	r3, #4
 8006630:	429d      	cmp	r5, r3
 8006632:	461a      	mov	r2, r3
 8006634:	d32c      	bcc.n	8006690 <quorem+0xf4>
 8006636:	613c      	str	r4, [r7, #16]
 8006638:	4638      	mov	r0, r7
 800663a:	f001 fe8f 	bl	800835c <__mcmp>
 800663e:	2800      	cmp	r0, #0
 8006640:	db22      	blt.n	8006688 <quorem+0xec>
 8006642:	3601      	adds	r6, #1
 8006644:	4629      	mov	r1, r5
 8006646:	2000      	movs	r0, #0
 8006648:	f858 2b04 	ldr.w	r2, [r8], #4
 800664c:	f8d1 c000 	ldr.w	ip, [r1]
 8006650:	b293      	uxth	r3, r2
 8006652:	1ac3      	subs	r3, r0, r3
 8006654:	0c12      	lsrs	r2, r2, #16
 8006656:	fa13 f38c 	uxtah	r3, r3, ip
 800665a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800665e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006662:	b29b      	uxth	r3, r3
 8006664:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006668:	45c1      	cmp	r9, r8
 800666a:	f841 3b04 	str.w	r3, [r1], #4
 800666e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006672:	d2e9      	bcs.n	8006648 <quorem+0xac>
 8006674:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006678:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800667c:	b922      	cbnz	r2, 8006688 <quorem+0xec>
 800667e:	3b04      	subs	r3, #4
 8006680:	429d      	cmp	r5, r3
 8006682:	461a      	mov	r2, r3
 8006684:	d30a      	bcc.n	800669c <quorem+0x100>
 8006686:	613c      	str	r4, [r7, #16]
 8006688:	4630      	mov	r0, r6
 800668a:	b003      	add	sp, #12
 800668c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006690:	6812      	ldr	r2, [r2, #0]
 8006692:	3b04      	subs	r3, #4
 8006694:	2a00      	cmp	r2, #0
 8006696:	d1ce      	bne.n	8006636 <quorem+0x9a>
 8006698:	3c01      	subs	r4, #1
 800669a:	e7c9      	b.n	8006630 <quorem+0x94>
 800669c:	6812      	ldr	r2, [r2, #0]
 800669e:	3b04      	subs	r3, #4
 80066a0:	2a00      	cmp	r2, #0
 80066a2:	d1f0      	bne.n	8006686 <quorem+0xea>
 80066a4:	3c01      	subs	r4, #1
 80066a6:	e7eb      	b.n	8006680 <quorem+0xe4>
 80066a8:	2000      	movs	r0, #0
 80066aa:	e7ee      	b.n	800668a <quorem+0xee>
 80066ac:	0000      	movs	r0, r0
	...

080066b0 <_dtoa_r>:
 80066b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b4:	ed2d 8b02 	vpush	{d8}
 80066b8:	69c5      	ldr	r5, [r0, #28]
 80066ba:	b091      	sub	sp, #68	; 0x44
 80066bc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80066c0:	ec59 8b10 	vmov	r8, r9, d0
 80066c4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80066c6:	9106      	str	r1, [sp, #24]
 80066c8:	4606      	mov	r6, r0
 80066ca:	9208      	str	r2, [sp, #32]
 80066cc:	930c      	str	r3, [sp, #48]	; 0x30
 80066ce:	b975      	cbnz	r5, 80066ee <_dtoa_r+0x3e>
 80066d0:	2010      	movs	r0, #16
 80066d2:	f001 fa09 	bl	8007ae8 <malloc>
 80066d6:	4602      	mov	r2, r0
 80066d8:	61f0      	str	r0, [r6, #28]
 80066da:	b920      	cbnz	r0, 80066e6 <_dtoa_r+0x36>
 80066dc:	4ba6      	ldr	r3, [pc, #664]	; (8006978 <_dtoa_r+0x2c8>)
 80066de:	21ef      	movs	r1, #239	; 0xef
 80066e0:	48a6      	ldr	r0, [pc, #664]	; (800697c <_dtoa_r+0x2cc>)
 80066e2:	f002 f90f 	bl	8008904 <__assert_func>
 80066e6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80066ea:	6005      	str	r5, [r0, #0]
 80066ec:	60c5      	str	r5, [r0, #12]
 80066ee:	69f3      	ldr	r3, [r6, #28]
 80066f0:	6819      	ldr	r1, [r3, #0]
 80066f2:	b151      	cbz	r1, 800670a <_dtoa_r+0x5a>
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	604a      	str	r2, [r1, #4]
 80066f8:	2301      	movs	r3, #1
 80066fa:	4093      	lsls	r3, r2
 80066fc:	608b      	str	r3, [r1, #8]
 80066fe:	4630      	mov	r0, r6
 8006700:	f001 fba6 	bl	8007e50 <_Bfree>
 8006704:	69f3      	ldr	r3, [r6, #28]
 8006706:	2200      	movs	r2, #0
 8006708:	601a      	str	r2, [r3, #0]
 800670a:	f1b9 0300 	subs.w	r3, r9, #0
 800670e:	bfbb      	ittet	lt
 8006710:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006714:	9303      	strlt	r3, [sp, #12]
 8006716:	2300      	movge	r3, #0
 8006718:	2201      	movlt	r2, #1
 800671a:	bfac      	ite	ge
 800671c:	6023      	strge	r3, [r4, #0]
 800671e:	6022      	strlt	r2, [r4, #0]
 8006720:	4b97      	ldr	r3, [pc, #604]	; (8006980 <_dtoa_r+0x2d0>)
 8006722:	9c03      	ldr	r4, [sp, #12]
 8006724:	43a3      	bics	r3, r4
 8006726:	d11c      	bne.n	8006762 <_dtoa_r+0xb2>
 8006728:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800672a:	f242 730f 	movw	r3, #9999	; 0x270f
 800672e:	6013      	str	r3, [r2, #0]
 8006730:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006734:	ea53 0308 	orrs.w	r3, r3, r8
 8006738:	f000 84fb 	beq.w	8007132 <_dtoa_r+0xa82>
 800673c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800673e:	b963      	cbnz	r3, 800675a <_dtoa_r+0xaa>
 8006740:	4b90      	ldr	r3, [pc, #576]	; (8006984 <_dtoa_r+0x2d4>)
 8006742:	e020      	b.n	8006786 <_dtoa_r+0xd6>
 8006744:	4b90      	ldr	r3, [pc, #576]	; (8006988 <_dtoa_r+0x2d8>)
 8006746:	9301      	str	r3, [sp, #4]
 8006748:	3308      	adds	r3, #8
 800674a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800674c:	6013      	str	r3, [r2, #0]
 800674e:	9801      	ldr	r0, [sp, #4]
 8006750:	b011      	add	sp, #68	; 0x44
 8006752:	ecbd 8b02 	vpop	{d8}
 8006756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800675a:	4b8a      	ldr	r3, [pc, #552]	; (8006984 <_dtoa_r+0x2d4>)
 800675c:	9301      	str	r3, [sp, #4]
 800675e:	3303      	adds	r3, #3
 8006760:	e7f3      	b.n	800674a <_dtoa_r+0x9a>
 8006762:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006766:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800676a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800676e:	d10c      	bne.n	800678a <_dtoa_r+0xda>
 8006770:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006772:	2301      	movs	r3, #1
 8006774:	6013      	str	r3, [r2, #0]
 8006776:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006778:	2b00      	cmp	r3, #0
 800677a:	f000 84d7 	beq.w	800712c <_dtoa_r+0xa7c>
 800677e:	4b83      	ldr	r3, [pc, #524]	; (800698c <_dtoa_r+0x2dc>)
 8006780:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006782:	6013      	str	r3, [r2, #0]
 8006784:	3b01      	subs	r3, #1
 8006786:	9301      	str	r3, [sp, #4]
 8006788:	e7e1      	b.n	800674e <_dtoa_r+0x9e>
 800678a:	aa0e      	add	r2, sp, #56	; 0x38
 800678c:	a90f      	add	r1, sp, #60	; 0x3c
 800678e:	4630      	mov	r0, r6
 8006790:	eeb0 0b48 	vmov.f64	d0, d8
 8006794:	f001 fef8 	bl	8008588 <__d2b>
 8006798:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800679c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800679e:	4605      	mov	r5, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d046      	beq.n	8006832 <_dtoa_r+0x182>
 80067a4:	eeb0 7b48 	vmov.f64	d7, d8
 80067a8:	ee18 1a90 	vmov	r1, s17
 80067ac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80067b0:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 80067b4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80067b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80067bc:	2000      	movs	r0, #0
 80067be:	ee07 1a90 	vmov	s15, r1
 80067c2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 80067c6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8006960 <_dtoa_r+0x2b0>
 80067ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 80067ce:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8006968 <_dtoa_r+0x2b8>
 80067d2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80067d6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8006970 <_dtoa_r+0x2c0>
 80067da:	ee07 3a90 	vmov	s15, r3
 80067de:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80067e2:	eeb0 7b46 	vmov.f64	d7, d6
 80067e6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80067ea:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80067ee:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80067f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067f6:	ee16 ba90 	vmov	fp, s13
 80067fa:	9009      	str	r0, [sp, #36]	; 0x24
 80067fc:	d508      	bpl.n	8006810 <_dtoa_r+0x160>
 80067fe:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006802:	eeb4 6b47 	vcmp.f64	d6, d7
 8006806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800680a:	bf18      	it	ne
 800680c:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8006810:	f1bb 0f16 	cmp.w	fp, #22
 8006814:	d82b      	bhi.n	800686e <_dtoa_r+0x1be>
 8006816:	495e      	ldr	r1, [pc, #376]	; (8006990 <_dtoa_r+0x2e0>)
 8006818:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800681c:	ed91 7b00 	vldr	d7, [r1]
 8006820:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006828:	d501      	bpl.n	800682e <_dtoa_r+0x17e>
 800682a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800682e:	2100      	movs	r1, #0
 8006830:	e01e      	b.n	8006870 <_dtoa_r+0x1c0>
 8006832:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006834:	4413      	add	r3, r2
 8006836:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800683a:	2920      	cmp	r1, #32
 800683c:	bfc1      	itttt	gt
 800683e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8006842:	408c      	lslgt	r4, r1
 8006844:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8006848:	fa28 f101 	lsrgt.w	r1, r8, r1
 800684c:	bfd6      	itet	le
 800684e:	f1c1 0120 	rsble	r1, r1, #32
 8006852:	4321      	orrgt	r1, r4
 8006854:	fa08 f101 	lslle.w	r1, r8, r1
 8006858:	ee07 1a90 	vmov	s15, r1
 800685c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006860:	3b01      	subs	r3, #1
 8006862:	ee17 1a90 	vmov	r1, s15
 8006866:	2001      	movs	r0, #1
 8006868:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800686c:	e7a7      	b.n	80067be <_dtoa_r+0x10e>
 800686e:	2101      	movs	r1, #1
 8006870:	1ad2      	subs	r2, r2, r3
 8006872:	1e53      	subs	r3, r2, #1
 8006874:	9305      	str	r3, [sp, #20]
 8006876:	bf45      	ittet	mi
 8006878:	f1c2 0301 	rsbmi	r3, r2, #1
 800687c:	9304      	strmi	r3, [sp, #16]
 800687e:	2300      	movpl	r3, #0
 8006880:	2300      	movmi	r3, #0
 8006882:	bf4c      	ite	mi
 8006884:	9305      	strmi	r3, [sp, #20]
 8006886:	9304      	strpl	r3, [sp, #16]
 8006888:	f1bb 0f00 	cmp.w	fp, #0
 800688c:	910b      	str	r1, [sp, #44]	; 0x2c
 800688e:	db18      	blt.n	80068c2 <_dtoa_r+0x212>
 8006890:	9b05      	ldr	r3, [sp, #20]
 8006892:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006896:	445b      	add	r3, fp
 8006898:	9305      	str	r3, [sp, #20]
 800689a:	2300      	movs	r3, #0
 800689c:	9a06      	ldr	r2, [sp, #24]
 800689e:	2a09      	cmp	r2, #9
 80068a0:	d848      	bhi.n	8006934 <_dtoa_r+0x284>
 80068a2:	2a05      	cmp	r2, #5
 80068a4:	bfc4      	itt	gt
 80068a6:	3a04      	subgt	r2, #4
 80068a8:	9206      	strgt	r2, [sp, #24]
 80068aa:	9a06      	ldr	r2, [sp, #24]
 80068ac:	f1a2 0202 	sub.w	r2, r2, #2
 80068b0:	bfcc      	ite	gt
 80068b2:	2400      	movgt	r4, #0
 80068b4:	2401      	movle	r4, #1
 80068b6:	2a03      	cmp	r2, #3
 80068b8:	d847      	bhi.n	800694a <_dtoa_r+0x29a>
 80068ba:	e8df f002 	tbb	[pc, r2]
 80068be:	2d0b      	.short	0x2d0b
 80068c0:	392b      	.short	0x392b
 80068c2:	9b04      	ldr	r3, [sp, #16]
 80068c4:	2200      	movs	r2, #0
 80068c6:	eba3 030b 	sub.w	r3, r3, fp
 80068ca:	9304      	str	r3, [sp, #16]
 80068cc:	920a      	str	r2, [sp, #40]	; 0x28
 80068ce:	f1cb 0300 	rsb	r3, fp, #0
 80068d2:	e7e3      	b.n	800689c <_dtoa_r+0x1ec>
 80068d4:	2200      	movs	r2, #0
 80068d6:	9207      	str	r2, [sp, #28]
 80068d8:	9a08      	ldr	r2, [sp, #32]
 80068da:	2a00      	cmp	r2, #0
 80068dc:	dc38      	bgt.n	8006950 <_dtoa_r+0x2a0>
 80068de:	f04f 0a01 	mov.w	sl, #1
 80068e2:	46d1      	mov	r9, sl
 80068e4:	4652      	mov	r2, sl
 80068e6:	f8cd a020 	str.w	sl, [sp, #32]
 80068ea:	69f7      	ldr	r7, [r6, #28]
 80068ec:	2100      	movs	r1, #0
 80068ee:	2004      	movs	r0, #4
 80068f0:	f100 0c14 	add.w	ip, r0, #20
 80068f4:	4594      	cmp	ip, r2
 80068f6:	d930      	bls.n	800695a <_dtoa_r+0x2aa>
 80068f8:	6079      	str	r1, [r7, #4]
 80068fa:	4630      	mov	r0, r6
 80068fc:	930d      	str	r3, [sp, #52]	; 0x34
 80068fe:	f001 fa67 	bl	8007dd0 <_Balloc>
 8006902:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006904:	9001      	str	r0, [sp, #4]
 8006906:	4602      	mov	r2, r0
 8006908:	2800      	cmp	r0, #0
 800690a:	d145      	bne.n	8006998 <_dtoa_r+0x2e8>
 800690c:	4b21      	ldr	r3, [pc, #132]	; (8006994 <_dtoa_r+0x2e4>)
 800690e:	f240 11af 	movw	r1, #431	; 0x1af
 8006912:	e6e5      	b.n	80066e0 <_dtoa_r+0x30>
 8006914:	2201      	movs	r2, #1
 8006916:	e7de      	b.n	80068d6 <_dtoa_r+0x226>
 8006918:	2200      	movs	r2, #0
 800691a:	9207      	str	r2, [sp, #28]
 800691c:	9a08      	ldr	r2, [sp, #32]
 800691e:	eb0b 0a02 	add.w	sl, fp, r2
 8006922:	f10a 0901 	add.w	r9, sl, #1
 8006926:	464a      	mov	r2, r9
 8006928:	2a01      	cmp	r2, #1
 800692a:	bfb8      	it	lt
 800692c:	2201      	movlt	r2, #1
 800692e:	e7dc      	b.n	80068ea <_dtoa_r+0x23a>
 8006930:	2201      	movs	r2, #1
 8006932:	e7f2      	b.n	800691a <_dtoa_r+0x26a>
 8006934:	2401      	movs	r4, #1
 8006936:	2200      	movs	r2, #0
 8006938:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800693c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006940:	2100      	movs	r1, #0
 8006942:	46d1      	mov	r9, sl
 8006944:	2212      	movs	r2, #18
 8006946:	9108      	str	r1, [sp, #32]
 8006948:	e7cf      	b.n	80068ea <_dtoa_r+0x23a>
 800694a:	2201      	movs	r2, #1
 800694c:	9207      	str	r2, [sp, #28]
 800694e:	e7f5      	b.n	800693c <_dtoa_r+0x28c>
 8006950:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006954:	46d1      	mov	r9, sl
 8006956:	4652      	mov	r2, sl
 8006958:	e7c7      	b.n	80068ea <_dtoa_r+0x23a>
 800695a:	3101      	adds	r1, #1
 800695c:	0040      	lsls	r0, r0, #1
 800695e:	e7c7      	b.n	80068f0 <_dtoa_r+0x240>
 8006960:	636f4361 	.word	0x636f4361
 8006964:	3fd287a7 	.word	0x3fd287a7
 8006968:	8b60c8b3 	.word	0x8b60c8b3
 800696c:	3fc68a28 	.word	0x3fc68a28
 8006970:	509f79fb 	.word	0x509f79fb
 8006974:	3fd34413 	.word	0x3fd34413
 8006978:	0800922e 	.word	0x0800922e
 800697c:	08009245 	.word	0x08009245
 8006980:	7ff00000 	.word	0x7ff00000
 8006984:	0800922a 	.word	0x0800922a
 8006988:	08009221 	.word	0x08009221
 800698c:	0800909d 	.word	0x0800909d
 8006990:	080093a0 	.word	0x080093a0
 8006994:	0800929d 	.word	0x0800929d
 8006998:	69f2      	ldr	r2, [r6, #28]
 800699a:	9901      	ldr	r1, [sp, #4]
 800699c:	6011      	str	r1, [r2, #0]
 800699e:	f1b9 0f0e 	cmp.w	r9, #14
 80069a2:	d86c      	bhi.n	8006a7e <_dtoa_r+0x3ce>
 80069a4:	2c00      	cmp	r4, #0
 80069a6:	d06a      	beq.n	8006a7e <_dtoa_r+0x3ce>
 80069a8:	f1bb 0f00 	cmp.w	fp, #0
 80069ac:	f340 80a0 	ble.w	8006af0 <_dtoa_r+0x440>
 80069b0:	4ac1      	ldr	r2, [pc, #772]	; (8006cb8 <_dtoa_r+0x608>)
 80069b2:	f00b 010f 	and.w	r1, fp, #15
 80069b6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80069ba:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80069be:	ed92 7b00 	vldr	d7, [r2]
 80069c2:	ea4f 122b 	mov.w	r2, fp, asr #4
 80069c6:	f000 8087 	beq.w	8006ad8 <_dtoa_r+0x428>
 80069ca:	49bc      	ldr	r1, [pc, #752]	; (8006cbc <_dtoa_r+0x60c>)
 80069cc:	ed91 6b08 	vldr	d6, [r1, #32]
 80069d0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80069d4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80069d8:	f002 020f 	and.w	r2, r2, #15
 80069dc:	2103      	movs	r1, #3
 80069de:	48b7      	ldr	r0, [pc, #732]	; (8006cbc <_dtoa_r+0x60c>)
 80069e0:	2a00      	cmp	r2, #0
 80069e2:	d17b      	bne.n	8006adc <_dtoa_r+0x42c>
 80069e4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80069e8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80069ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80069f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80069f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069f6:	2a00      	cmp	r2, #0
 80069f8:	f000 80a0 	beq.w	8006b3c <_dtoa_r+0x48c>
 80069fc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006a00:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a08:	f140 8098 	bpl.w	8006b3c <_dtoa_r+0x48c>
 8006a0c:	f1b9 0f00 	cmp.w	r9, #0
 8006a10:	f000 8094 	beq.w	8006b3c <_dtoa_r+0x48c>
 8006a14:	f1ba 0f00 	cmp.w	sl, #0
 8006a18:	dd2f      	ble.n	8006a7a <_dtoa_r+0x3ca>
 8006a1a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006a1e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006a22:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006a26:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8006a2a:	3101      	adds	r1, #1
 8006a2c:	4654      	mov	r4, sl
 8006a2e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006a32:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8006a36:	ee07 1a90 	vmov	s15, r1
 8006a3a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006a3e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006a42:	ee15 7a90 	vmov	r7, s11
 8006a46:	ec51 0b15 	vmov	r0, r1, d5
 8006a4a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8006a4e:	2c00      	cmp	r4, #0
 8006a50:	d177      	bne.n	8006b42 <_dtoa_r+0x492>
 8006a52:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006a56:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006a5a:	ec41 0b17 	vmov	d7, r0, r1
 8006a5e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a66:	f300 826a 	bgt.w	8006f3e <_dtoa_r+0x88e>
 8006a6a:	eeb1 7b47 	vneg.f64	d7, d7
 8006a6e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a76:	f100 8260 	bmi.w	8006f3a <_dtoa_r+0x88a>
 8006a7a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006a7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006a80:	2a00      	cmp	r2, #0
 8006a82:	f2c0 811d 	blt.w	8006cc0 <_dtoa_r+0x610>
 8006a86:	f1bb 0f0e 	cmp.w	fp, #14
 8006a8a:	f300 8119 	bgt.w	8006cc0 <_dtoa_r+0x610>
 8006a8e:	4b8a      	ldr	r3, [pc, #552]	; (8006cb8 <_dtoa_r+0x608>)
 8006a90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006a94:	ed93 6b00 	vldr	d6, [r3]
 8006a98:	9b08      	ldr	r3, [sp, #32]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f280 80b7 	bge.w	8006c0e <_dtoa_r+0x55e>
 8006aa0:	f1b9 0f00 	cmp.w	r9, #0
 8006aa4:	f300 80b3 	bgt.w	8006c0e <_dtoa_r+0x55e>
 8006aa8:	f040 8246 	bne.w	8006f38 <_dtoa_r+0x888>
 8006aac:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006ab0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006ab4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ab8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ac0:	464c      	mov	r4, r9
 8006ac2:	464f      	mov	r7, r9
 8006ac4:	f280 821c 	bge.w	8006f00 <_dtoa_r+0x850>
 8006ac8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006acc:	2331      	movs	r3, #49	; 0x31
 8006ace:	f808 3b01 	strb.w	r3, [r8], #1
 8006ad2:	f10b 0b01 	add.w	fp, fp, #1
 8006ad6:	e218      	b.n	8006f0a <_dtoa_r+0x85a>
 8006ad8:	2102      	movs	r1, #2
 8006ada:	e780      	b.n	80069de <_dtoa_r+0x32e>
 8006adc:	07d4      	lsls	r4, r2, #31
 8006ade:	d504      	bpl.n	8006aea <_dtoa_r+0x43a>
 8006ae0:	ed90 6b00 	vldr	d6, [r0]
 8006ae4:	3101      	adds	r1, #1
 8006ae6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006aea:	1052      	asrs	r2, r2, #1
 8006aec:	3008      	adds	r0, #8
 8006aee:	e777      	b.n	80069e0 <_dtoa_r+0x330>
 8006af0:	d022      	beq.n	8006b38 <_dtoa_r+0x488>
 8006af2:	f1cb 0200 	rsb	r2, fp, #0
 8006af6:	4970      	ldr	r1, [pc, #448]	; (8006cb8 <_dtoa_r+0x608>)
 8006af8:	f002 000f 	and.w	r0, r2, #15
 8006afc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006b00:	ed91 7b00 	vldr	d7, [r1]
 8006b04:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006b08:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b0c:	486b      	ldr	r0, [pc, #428]	; (8006cbc <_dtoa_r+0x60c>)
 8006b0e:	1112      	asrs	r2, r2, #4
 8006b10:	2400      	movs	r4, #0
 8006b12:	2102      	movs	r1, #2
 8006b14:	b92a      	cbnz	r2, 8006b22 <_dtoa_r+0x472>
 8006b16:	2c00      	cmp	r4, #0
 8006b18:	f43f af6a 	beq.w	80069f0 <_dtoa_r+0x340>
 8006b1c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b20:	e766      	b.n	80069f0 <_dtoa_r+0x340>
 8006b22:	07d7      	lsls	r7, r2, #31
 8006b24:	d505      	bpl.n	8006b32 <_dtoa_r+0x482>
 8006b26:	ed90 6b00 	vldr	d6, [r0]
 8006b2a:	3101      	adds	r1, #1
 8006b2c:	2401      	movs	r4, #1
 8006b2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006b32:	1052      	asrs	r2, r2, #1
 8006b34:	3008      	adds	r0, #8
 8006b36:	e7ed      	b.n	8006b14 <_dtoa_r+0x464>
 8006b38:	2102      	movs	r1, #2
 8006b3a:	e759      	b.n	80069f0 <_dtoa_r+0x340>
 8006b3c:	465a      	mov	r2, fp
 8006b3e:	464c      	mov	r4, r9
 8006b40:	e775      	b.n	8006a2e <_dtoa_r+0x37e>
 8006b42:	ec41 0b17 	vmov	d7, r0, r1
 8006b46:	495c      	ldr	r1, [pc, #368]	; (8006cb8 <_dtoa_r+0x608>)
 8006b48:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8006b4c:	ed11 4b02 	vldr	d4, [r1, #-8]
 8006b50:	9901      	ldr	r1, [sp, #4]
 8006b52:	440c      	add	r4, r1
 8006b54:	9907      	ldr	r1, [sp, #28]
 8006b56:	b351      	cbz	r1, 8006bae <_dtoa_r+0x4fe>
 8006b58:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006b5c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006b60:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006b64:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006b68:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006b6c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006b70:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006b74:	ee14 1a90 	vmov	r1, s9
 8006b78:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006b7c:	3130      	adds	r1, #48	; 0x30
 8006b7e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006b82:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b8a:	f808 1b01 	strb.w	r1, [r8], #1
 8006b8e:	d439      	bmi.n	8006c04 <_dtoa_r+0x554>
 8006b90:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006b94:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b9c:	d472      	bmi.n	8006c84 <_dtoa_r+0x5d4>
 8006b9e:	45a0      	cmp	r8, r4
 8006ba0:	f43f af6b 	beq.w	8006a7a <_dtoa_r+0x3ca>
 8006ba4:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006ba8:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006bac:	e7e0      	b.n	8006b70 <_dtoa_r+0x4c0>
 8006bae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006bb2:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006bb6:	4620      	mov	r0, r4
 8006bb8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006bbc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006bc0:	ee14 1a90 	vmov	r1, s9
 8006bc4:	3130      	adds	r1, #48	; 0x30
 8006bc6:	f808 1b01 	strb.w	r1, [r8], #1
 8006bca:	45a0      	cmp	r8, r4
 8006bcc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006bd0:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006bd4:	d118      	bne.n	8006c08 <_dtoa_r+0x558>
 8006bd6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006bda:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006bde:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006be6:	dc4d      	bgt.n	8006c84 <_dtoa_r+0x5d4>
 8006be8:	ee35 5b47 	vsub.f64	d5, d5, d7
 8006bec:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8006bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bf4:	f57f af41 	bpl.w	8006a7a <_dtoa_r+0x3ca>
 8006bf8:	4680      	mov	r8, r0
 8006bfa:	3801      	subs	r0, #1
 8006bfc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8006c00:	2b30      	cmp	r3, #48	; 0x30
 8006c02:	d0f9      	beq.n	8006bf8 <_dtoa_r+0x548>
 8006c04:	4693      	mov	fp, r2
 8006c06:	e02a      	b.n	8006c5e <_dtoa_r+0x5ae>
 8006c08:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006c0c:	e7d6      	b.n	8006bbc <_dtoa_r+0x50c>
 8006c0e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c12:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8006c16:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006c1a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006c1e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006c22:	ee15 3a10 	vmov	r3, s10
 8006c26:	3330      	adds	r3, #48	; 0x30
 8006c28:	f808 3b01 	strb.w	r3, [r8], #1
 8006c2c:	9b01      	ldr	r3, [sp, #4]
 8006c2e:	eba8 0303 	sub.w	r3, r8, r3
 8006c32:	4599      	cmp	r9, r3
 8006c34:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006c38:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006c3c:	d133      	bne.n	8006ca6 <_dtoa_r+0x5f6>
 8006c3e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006c42:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c4a:	dc1a      	bgt.n	8006c82 <_dtoa_r+0x5d2>
 8006c4c:	eeb4 7b46 	vcmp.f64	d7, d6
 8006c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c54:	d103      	bne.n	8006c5e <_dtoa_r+0x5ae>
 8006c56:	ee15 3a10 	vmov	r3, s10
 8006c5a:	07d9      	lsls	r1, r3, #31
 8006c5c:	d411      	bmi.n	8006c82 <_dtoa_r+0x5d2>
 8006c5e:	4629      	mov	r1, r5
 8006c60:	4630      	mov	r0, r6
 8006c62:	f001 f8f5 	bl	8007e50 <_Bfree>
 8006c66:	2300      	movs	r3, #0
 8006c68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c6a:	f888 3000 	strb.w	r3, [r8]
 8006c6e:	f10b 0301 	add.w	r3, fp, #1
 8006c72:	6013      	str	r3, [r2, #0]
 8006c74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f43f ad69 	beq.w	800674e <_dtoa_r+0x9e>
 8006c7c:	f8c3 8000 	str.w	r8, [r3]
 8006c80:	e565      	b.n	800674e <_dtoa_r+0x9e>
 8006c82:	465a      	mov	r2, fp
 8006c84:	4643      	mov	r3, r8
 8006c86:	4698      	mov	r8, r3
 8006c88:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8006c8c:	2939      	cmp	r1, #57	; 0x39
 8006c8e:	d106      	bne.n	8006c9e <_dtoa_r+0x5ee>
 8006c90:	9901      	ldr	r1, [sp, #4]
 8006c92:	4299      	cmp	r1, r3
 8006c94:	d1f7      	bne.n	8006c86 <_dtoa_r+0x5d6>
 8006c96:	9801      	ldr	r0, [sp, #4]
 8006c98:	2130      	movs	r1, #48	; 0x30
 8006c9a:	3201      	adds	r2, #1
 8006c9c:	7001      	strb	r1, [r0, #0]
 8006c9e:	7819      	ldrb	r1, [r3, #0]
 8006ca0:	3101      	adds	r1, #1
 8006ca2:	7019      	strb	r1, [r3, #0]
 8006ca4:	e7ae      	b.n	8006c04 <_dtoa_r+0x554>
 8006ca6:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006caa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cb2:	d1b2      	bne.n	8006c1a <_dtoa_r+0x56a>
 8006cb4:	e7d3      	b.n	8006c5e <_dtoa_r+0x5ae>
 8006cb6:	bf00      	nop
 8006cb8:	080093a0 	.word	0x080093a0
 8006cbc:	08009378 	.word	0x08009378
 8006cc0:	9907      	ldr	r1, [sp, #28]
 8006cc2:	2900      	cmp	r1, #0
 8006cc4:	f000 80d0 	beq.w	8006e68 <_dtoa_r+0x7b8>
 8006cc8:	9906      	ldr	r1, [sp, #24]
 8006cca:	2901      	cmp	r1, #1
 8006ccc:	f300 80b4 	bgt.w	8006e38 <_dtoa_r+0x788>
 8006cd0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cd2:	2900      	cmp	r1, #0
 8006cd4:	f000 80ac 	beq.w	8006e30 <_dtoa_r+0x780>
 8006cd8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006cdc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006ce0:	461c      	mov	r4, r3
 8006ce2:	9309      	str	r3, [sp, #36]	; 0x24
 8006ce4:	9b04      	ldr	r3, [sp, #16]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	9304      	str	r3, [sp, #16]
 8006cea:	9b05      	ldr	r3, [sp, #20]
 8006cec:	2101      	movs	r1, #1
 8006cee:	4413      	add	r3, r2
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	9305      	str	r3, [sp, #20]
 8006cf4:	f001 f9ac 	bl	8008050 <__i2b>
 8006cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cfa:	4607      	mov	r7, r0
 8006cfc:	f1b8 0f00 	cmp.w	r8, #0
 8006d00:	d00d      	beq.n	8006d1e <_dtoa_r+0x66e>
 8006d02:	9a05      	ldr	r2, [sp, #20]
 8006d04:	2a00      	cmp	r2, #0
 8006d06:	dd0a      	ble.n	8006d1e <_dtoa_r+0x66e>
 8006d08:	4542      	cmp	r2, r8
 8006d0a:	9904      	ldr	r1, [sp, #16]
 8006d0c:	bfa8      	it	ge
 8006d0e:	4642      	movge	r2, r8
 8006d10:	1a89      	subs	r1, r1, r2
 8006d12:	9104      	str	r1, [sp, #16]
 8006d14:	9905      	ldr	r1, [sp, #20]
 8006d16:	eba8 0802 	sub.w	r8, r8, r2
 8006d1a:	1a8a      	subs	r2, r1, r2
 8006d1c:	9205      	str	r2, [sp, #20]
 8006d1e:	b303      	cbz	r3, 8006d62 <_dtoa_r+0x6b2>
 8006d20:	9a07      	ldr	r2, [sp, #28]
 8006d22:	2a00      	cmp	r2, #0
 8006d24:	f000 80a5 	beq.w	8006e72 <_dtoa_r+0x7c2>
 8006d28:	2c00      	cmp	r4, #0
 8006d2a:	dd13      	ble.n	8006d54 <_dtoa_r+0x6a4>
 8006d2c:	4639      	mov	r1, r7
 8006d2e:	4622      	mov	r2, r4
 8006d30:	4630      	mov	r0, r6
 8006d32:	930d      	str	r3, [sp, #52]	; 0x34
 8006d34:	f001 fa4c 	bl	80081d0 <__pow5mult>
 8006d38:	462a      	mov	r2, r5
 8006d3a:	4601      	mov	r1, r0
 8006d3c:	4607      	mov	r7, r0
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f001 f99c 	bl	800807c <__multiply>
 8006d44:	4629      	mov	r1, r5
 8006d46:	9009      	str	r0, [sp, #36]	; 0x24
 8006d48:	4630      	mov	r0, r6
 8006d4a:	f001 f881 	bl	8007e50 <_Bfree>
 8006d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d52:	4615      	mov	r5, r2
 8006d54:	1b1a      	subs	r2, r3, r4
 8006d56:	d004      	beq.n	8006d62 <_dtoa_r+0x6b2>
 8006d58:	4629      	mov	r1, r5
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f001 fa38 	bl	80081d0 <__pow5mult>
 8006d60:	4605      	mov	r5, r0
 8006d62:	2101      	movs	r1, #1
 8006d64:	4630      	mov	r0, r6
 8006d66:	f001 f973 	bl	8008050 <__i2b>
 8006d6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	4604      	mov	r4, r0
 8006d70:	f340 8081 	ble.w	8006e76 <_dtoa_r+0x7c6>
 8006d74:	461a      	mov	r2, r3
 8006d76:	4601      	mov	r1, r0
 8006d78:	4630      	mov	r0, r6
 8006d7a:	f001 fa29 	bl	80081d0 <__pow5mult>
 8006d7e:	9b06      	ldr	r3, [sp, #24]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	4604      	mov	r4, r0
 8006d84:	dd7a      	ble.n	8006e7c <_dtoa_r+0x7cc>
 8006d86:	2300      	movs	r3, #0
 8006d88:	9309      	str	r3, [sp, #36]	; 0x24
 8006d8a:	6922      	ldr	r2, [r4, #16]
 8006d8c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006d90:	6910      	ldr	r0, [r2, #16]
 8006d92:	f001 f90f 	bl	8007fb4 <__hi0bits>
 8006d96:	f1c0 0020 	rsb	r0, r0, #32
 8006d9a:	9b05      	ldr	r3, [sp, #20]
 8006d9c:	4418      	add	r0, r3
 8006d9e:	f010 001f 	ands.w	r0, r0, #31
 8006da2:	f000 8093 	beq.w	8006ecc <_dtoa_r+0x81c>
 8006da6:	f1c0 0220 	rsb	r2, r0, #32
 8006daa:	2a04      	cmp	r2, #4
 8006dac:	f340 8085 	ble.w	8006eba <_dtoa_r+0x80a>
 8006db0:	9b04      	ldr	r3, [sp, #16]
 8006db2:	f1c0 001c 	rsb	r0, r0, #28
 8006db6:	4403      	add	r3, r0
 8006db8:	9304      	str	r3, [sp, #16]
 8006dba:	9b05      	ldr	r3, [sp, #20]
 8006dbc:	4480      	add	r8, r0
 8006dbe:	4403      	add	r3, r0
 8006dc0:	9305      	str	r3, [sp, #20]
 8006dc2:	9b04      	ldr	r3, [sp, #16]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	dd05      	ble.n	8006dd4 <_dtoa_r+0x724>
 8006dc8:	4629      	mov	r1, r5
 8006dca:	461a      	mov	r2, r3
 8006dcc:	4630      	mov	r0, r6
 8006dce:	f001 fa59 	bl	8008284 <__lshift>
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	9b05      	ldr	r3, [sp, #20]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	dd05      	ble.n	8006de6 <_dtoa_r+0x736>
 8006dda:	4621      	mov	r1, r4
 8006ddc:	461a      	mov	r2, r3
 8006dde:	4630      	mov	r0, r6
 8006de0:	f001 fa50 	bl	8008284 <__lshift>
 8006de4:	4604      	mov	r4, r0
 8006de6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d071      	beq.n	8006ed0 <_dtoa_r+0x820>
 8006dec:	4621      	mov	r1, r4
 8006dee:	4628      	mov	r0, r5
 8006df0:	f001 fab4 	bl	800835c <__mcmp>
 8006df4:	2800      	cmp	r0, #0
 8006df6:	da6b      	bge.n	8006ed0 <_dtoa_r+0x820>
 8006df8:	2300      	movs	r3, #0
 8006dfa:	4629      	mov	r1, r5
 8006dfc:	220a      	movs	r2, #10
 8006dfe:	4630      	mov	r0, r6
 8006e00:	f001 f848 	bl	8007e94 <__multadd>
 8006e04:	9b07      	ldr	r3, [sp, #28]
 8006e06:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006e0a:	4605      	mov	r5, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	f000 8197 	beq.w	8007140 <_dtoa_r+0xa90>
 8006e12:	4639      	mov	r1, r7
 8006e14:	2300      	movs	r3, #0
 8006e16:	220a      	movs	r2, #10
 8006e18:	4630      	mov	r0, r6
 8006e1a:	f001 f83b 	bl	8007e94 <__multadd>
 8006e1e:	f1ba 0f00 	cmp.w	sl, #0
 8006e22:	4607      	mov	r7, r0
 8006e24:	f300 8093 	bgt.w	8006f4e <_dtoa_r+0x89e>
 8006e28:	9b06      	ldr	r3, [sp, #24]
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	dc57      	bgt.n	8006ede <_dtoa_r+0x82e>
 8006e2e:	e08e      	b.n	8006f4e <_dtoa_r+0x89e>
 8006e30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e32:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006e36:	e751      	b.n	8006cdc <_dtoa_r+0x62c>
 8006e38:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8006e3c:	42a3      	cmp	r3, r4
 8006e3e:	bfbf      	itttt	lt
 8006e40:	1ae2      	sublt	r2, r4, r3
 8006e42:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006e44:	189b      	addlt	r3, r3, r2
 8006e46:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006e48:	bfae      	itee	ge
 8006e4a:	1b1c      	subge	r4, r3, r4
 8006e4c:	4623      	movlt	r3, r4
 8006e4e:	2400      	movlt	r4, #0
 8006e50:	f1b9 0f00 	cmp.w	r9, #0
 8006e54:	bfb5      	itete	lt
 8006e56:	9a04      	ldrlt	r2, [sp, #16]
 8006e58:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8006e5c:	eba2 0809 	sublt.w	r8, r2, r9
 8006e60:	464a      	movge	r2, r9
 8006e62:	bfb8      	it	lt
 8006e64:	2200      	movlt	r2, #0
 8006e66:	e73c      	b.n	8006ce2 <_dtoa_r+0x632>
 8006e68:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006e6c:	9f07      	ldr	r7, [sp, #28]
 8006e6e:	461c      	mov	r4, r3
 8006e70:	e744      	b.n	8006cfc <_dtoa_r+0x64c>
 8006e72:	461a      	mov	r2, r3
 8006e74:	e770      	b.n	8006d58 <_dtoa_r+0x6a8>
 8006e76:	9b06      	ldr	r3, [sp, #24]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	dc18      	bgt.n	8006eae <_dtoa_r+0x7fe>
 8006e7c:	9b02      	ldr	r3, [sp, #8]
 8006e7e:	b9b3      	cbnz	r3, 8006eae <_dtoa_r+0x7fe>
 8006e80:	9b03      	ldr	r3, [sp, #12]
 8006e82:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006e86:	b9a2      	cbnz	r2, 8006eb2 <_dtoa_r+0x802>
 8006e88:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006e8c:	0d12      	lsrs	r2, r2, #20
 8006e8e:	0512      	lsls	r2, r2, #20
 8006e90:	b18a      	cbz	r2, 8006eb6 <_dtoa_r+0x806>
 8006e92:	9b04      	ldr	r3, [sp, #16]
 8006e94:	3301      	adds	r3, #1
 8006e96:	9304      	str	r3, [sp, #16]
 8006e98:	9b05      	ldr	r3, [sp, #20]
 8006e9a:	3301      	adds	r3, #1
 8006e9c:	9305      	str	r3, [sp, #20]
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	9309      	str	r3, [sp, #36]	; 0x24
 8006ea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f47f af70 	bne.w	8006d8a <_dtoa_r+0x6da>
 8006eaa:	2001      	movs	r0, #1
 8006eac:	e775      	b.n	8006d9a <_dtoa_r+0x6ea>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	e7f6      	b.n	8006ea0 <_dtoa_r+0x7f0>
 8006eb2:	9b02      	ldr	r3, [sp, #8]
 8006eb4:	e7f4      	b.n	8006ea0 <_dtoa_r+0x7f0>
 8006eb6:	9209      	str	r2, [sp, #36]	; 0x24
 8006eb8:	e7f3      	b.n	8006ea2 <_dtoa_r+0x7f2>
 8006eba:	d082      	beq.n	8006dc2 <_dtoa_r+0x712>
 8006ebc:	9b04      	ldr	r3, [sp, #16]
 8006ebe:	321c      	adds	r2, #28
 8006ec0:	4413      	add	r3, r2
 8006ec2:	9304      	str	r3, [sp, #16]
 8006ec4:	9b05      	ldr	r3, [sp, #20]
 8006ec6:	4490      	add	r8, r2
 8006ec8:	4413      	add	r3, r2
 8006eca:	e779      	b.n	8006dc0 <_dtoa_r+0x710>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	e7f5      	b.n	8006ebc <_dtoa_r+0x80c>
 8006ed0:	f1b9 0f00 	cmp.w	r9, #0
 8006ed4:	dc36      	bgt.n	8006f44 <_dtoa_r+0x894>
 8006ed6:	9b06      	ldr	r3, [sp, #24]
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	dd33      	ble.n	8006f44 <_dtoa_r+0x894>
 8006edc:	46ca      	mov	sl, r9
 8006ede:	f1ba 0f00 	cmp.w	sl, #0
 8006ee2:	d10d      	bne.n	8006f00 <_dtoa_r+0x850>
 8006ee4:	4621      	mov	r1, r4
 8006ee6:	4653      	mov	r3, sl
 8006ee8:	2205      	movs	r2, #5
 8006eea:	4630      	mov	r0, r6
 8006eec:	f000 ffd2 	bl	8007e94 <__multadd>
 8006ef0:	4601      	mov	r1, r0
 8006ef2:	4604      	mov	r4, r0
 8006ef4:	4628      	mov	r0, r5
 8006ef6:	f001 fa31 	bl	800835c <__mcmp>
 8006efa:	2800      	cmp	r0, #0
 8006efc:	f73f ade4 	bgt.w	8006ac8 <_dtoa_r+0x418>
 8006f00:	9b08      	ldr	r3, [sp, #32]
 8006f02:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006f06:	ea6f 0b03 	mvn.w	fp, r3
 8006f0a:	f04f 0900 	mov.w	r9, #0
 8006f0e:	4621      	mov	r1, r4
 8006f10:	4630      	mov	r0, r6
 8006f12:	f000 ff9d 	bl	8007e50 <_Bfree>
 8006f16:	2f00      	cmp	r7, #0
 8006f18:	f43f aea1 	beq.w	8006c5e <_dtoa_r+0x5ae>
 8006f1c:	f1b9 0f00 	cmp.w	r9, #0
 8006f20:	d005      	beq.n	8006f2e <_dtoa_r+0x87e>
 8006f22:	45b9      	cmp	r9, r7
 8006f24:	d003      	beq.n	8006f2e <_dtoa_r+0x87e>
 8006f26:	4649      	mov	r1, r9
 8006f28:	4630      	mov	r0, r6
 8006f2a:	f000 ff91 	bl	8007e50 <_Bfree>
 8006f2e:	4639      	mov	r1, r7
 8006f30:	4630      	mov	r0, r6
 8006f32:	f000 ff8d 	bl	8007e50 <_Bfree>
 8006f36:	e692      	b.n	8006c5e <_dtoa_r+0x5ae>
 8006f38:	2400      	movs	r4, #0
 8006f3a:	4627      	mov	r7, r4
 8006f3c:	e7e0      	b.n	8006f00 <_dtoa_r+0x850>
 8006f3e:	4693      	mov	fp, r2
 8006f40:	4627      	mov	r7, r4
 8006f42:	e5c1      	b.n	8006ac8 <_dtoa_r+0x418>
 8006f44:	9b07      	ldr	r3, [sp, #28]
 8006f46:	46ca      	mov	sl, r9
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	f000 8100 	beq.w	800714e <_dtoa_r+0xa9e>
 8006f4e:	f1b8 0f00 	cmp.w	r8, #0
 8006f52:	dd05      	ble.n	8006f60 <_dtoa_r+0x8b0>
 8006f54:	4639      	mov	r1, r7
 8006f56:	4642      	mov	r2, r8
 8006f58:	4630      	mov	r0, r6
 8006f5a:	f001 f993 	bl	8008284 <__lshift>
 8006f5e:	4607      	mov	r7, r0
 8006f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d05d      	beq.n	8007022 <_dtoa_r+0x972>
 8006f66:	6879      	ldr	r1, [r7, #4]
 8006f68:	4630      	mov	r0, r6
 8006f6a:	f000 ff31 	bl	8007dd0 <_Balloc>
 8006f6e:	4680      	mov	r8, r0
 8006f70:	b928      	cbnz	r0, 8006f7e <_dtoa_r+0x8ce>
 8006f72:	4b82      	ldr	r3, [pc, #520]	; (800717c <_dtoa_r+0xacc>)
 8006f74:	4602      	mov	r2, r0
 8006f76:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006f7a:	f7ff bbb1 	b.w	80066e0 <_dtoa_r+0x30>
 8006f7e:	693a      	ldr	r2, [r7, #16]
 8006f80:	3202      	adds	r2, #2
 8006f82:	0092      	lsls	r2, r2, #2
 8006f84:	f107 010c 	add.w	r1, r7, #12
 8006f88:	300c      	adds	r0, #12
 8006f8a:	f7ff fae9 	bl	8006560 <memcpy>
 8006f8e:	2201      	movs	r2, #1
 8006f90:	4641      	mov	r1, r8
 8006f92:	4630      	mov	r0, r6
 8006f94:	f001 f976 	bl	8008284 <__lshift>
 8006f98:	9b01      	ldr	r3, [sp, #4]
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	9304      	str	r3, [sp, #16]
 8006f9e:	9b01      	ldr	r3, [sp, #4]
 8006fa0:	4453      	add	r3, sl
 8006fa2:	9308      	str	r3, [sp, #32]
 8006fa4:	9b02      	ldr	r3, [sp, #8]
 8006fa6:	f003 0301 	and.w	r3, r3, #1
 8006faa:	46b9      	mov	r9, r7
 8006fac:	9307      	str	r3, [sp, #28]
 8006fae:	4607      	mov	r7, r0
 8006fb0:	9b04      	ldr	r3, [sp, #16]
 8006fb2:	4621      	mov	r1, r4
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	9302      	str	r3, [sp, #8]
 8006fba:	f7ff faef 	bl	800659c <quorem>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	3330      	adds	r3, #48	; 0x30
 8006fc2:	9005      	str	r0, [sp, #20]
 8006fc4:	4649      	mov	r1, r9
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	9309      	str	r3, [sp, #36]	; 0x24
 8006fca:	f001 f9c7 	bl	800835c <__mcmp>
 8006fce:	463a      	mov	r2, r7
 8006fd0:	4682      	mov	sl, r0
 8006fd2:	4621      	mov	r1, r4
 8006fd4:	4630      	mov	r0, r6
 8006fd6:	f001 f9dd 	bl	8008394 <__mdiff>
 8006fda:	68c2      	ldr	r2, [r0, #12]
 8006fdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fde:	4680      	mov	r8, r0
 8006fe0:	bb0a      	cbnz	r2, 8007026 <_dtoa_r+0x976>
 8006fe2:	4601      	mov	r1, r0
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	f001 f9b9 	bl	800835c <__mcmp>
 8006fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fec:	4602      	mov	r2, r0
 8006fee:	4641      	mov	r1, r8
 8006ff0:	4630      	mov	r0, r6
 8006ff2:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8006ff6:	f000 ff2b 	bl	8007e50 <_Bfree>
 8006ffa:	9b06      	ldr	r3, [sp, #24]
 8006ffc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ffe:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007002:	ea43 0102 	orr.w	r1, r3, r2
 8007006:	9b07      	ldr	r3, [sp, #28]
 8007008:	4319      	orrs	r1, r3
 800700a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800700c:	d10d      	bne.n	800702a <_dtoa_r+0x97a>
 800700e:	2b39      	cmp	r3, #57	; 0x39
 8007010:	d029      	beq.n	8007066 <_dtoa_r+0x9b6>
 8007012:	f1ba 0f00 	cmp.w	sl, #0
 8007016:	dd01      	ble.n	800701c <_dtoa_r+0x96c>
 8007018:	9b05      	ldr	r3, [sp, #20]
 800701a:	3331      	adds	r3, #49	; 0x31
 800701c:	9a02      	ldr	r2, [sp, #8]
 800701e:	7013      	strb	r3, [r2, #0]
 8007020:	e775      	b.n	8006f0e <_dtoa_r+0x85e>
 8007022:	4638      	mov	r0, r7
 8007024:	e7b8      	b.n	8006f98 <_dtoa_r+0x8e8>
 8007026:	2201      	movs	r2, #1
 8007028:	e7e1      	b.n	8006fee <_dtoa_r+0x93e>
 800702a:	f1ba 0f00 	cmp.w	sl, #0
 800702e:	db06      	blt.n	800703e <_dtoa_r+0x98e>
 8007030:	9906      	ldr	r1, [sp, #24]
 8007032:	ea41 0a0a 	orr.w	sl, r1, sl
 8007036:	9907      	ldr	r1, [sp, #28]
 8007038:	ea5a 0a01 	orrs.w	sl, sl, r1
 800703c:	d120      	bne.n	8007080 <_dtoa_r+0x9d0>
 800703e:	2a00      	cmp	r2, #0
 8007040:	ddec      	ble.n	800701c <_dtoa_r+0x96c>
 8007042:	4629      	mov	r1, r5
 8007044:	2201      	movs	r2, #1
 8007046:	4630      	mov	r0, r6
 8007048:	9304      	str	r3, [sp, #16]
 800704a:	f001 f91b 	bl	8008284 <__lshift>
 800704e:	4621      	mov	r1, r4
 8007050:	4605      	mov	r5, r0
 8007052:	f001 f983 	bl	800835c <__mcmp>
 8007056:	2800      	cmp	r0, #0
 8007058:	9b04      	ldr	r3, [sp, #16]
 800705a:	dc02      	bgt.n	8007062 <_dtoa_r+0x9b2>
 800705c:	d1de      	bne.n	800701c <_dtoa_r+0x96c>
 800705e:	07da      	lsls	r2, r3, #31
 8007060:	d5dc      	bpl.n	800701c <_dtoa_r+0x96c>
 8007062:	2b39      	cmp	r3, #57	; 0x39
 8007064:	d1d8      	bne.n	8007018 <_dtoa_r+0x968>
 8007066:	9a02      	ldr	r2, [sp, #8]
 8007068:	2339      	movs	r3, #57	; 0x39
 800706a:	7013      	strb	r3, [r2, #0]
 800706c:	4643      	mov	r3, r8
 800706e:	4698      	mov	r8, r3
 8007070:	3b01      	subs	r3, #1
 8007072:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8007076:	2a39      	cmp	r2, #57	; 0x39
 8007078:	d051      	beq.n	800711e <_dtoa_r+0xa6e>
 800707a:	3201      	adds	r2, #1
 800707c:	701a      	strb	r2, [r3, #0]
 800707e:	e746      	b.n	8006f0e <_dtoa_r+0x85e>
 8007080:	2a00      	cmp	r2, #0
 8007082:	dd03      	ble.n	800708c <_dtoa_r+0x9dc>
 8007084:	2b39      	cmp	r3, #57	; 0x39
 8007086:	d0ee      	beq.n	8007066 <_dtoa_r+0x9b6>
 8007088:	3301      	adds	r3, #1
 800708a:	e7c7      	b.n	800701c <_dtoa_r+0x96c>
 800708c:	9a04      	ldr	r2, [sp, #16]
 800708e:	9908      	ldr	r1, [sp, #32]
 8007090:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007094:	428a      	cmp	r2, r1
 8007096:	d02b      	beq.n	80070f0 <_dtoa_r+0xa40>
 8007098:	4629      	mov	r1, r5
 800709a:	2300      	movs	r3, #0
 800709c:	220a      	movs	r2, #10
 800709e:	4630      	mov	r0, r6
 80070a0:	f000 fef8 	bl	8007e94 <__multadd>
 80070a4:	45b9      	cmp	r9, r7
 80070a6:	4605      	mov	r5, r0
 80070a8:	f04f 0300 	mov.w	r3, #0
 80070ac:	f04f 020a 	mov.w	r2, #10
 80070b0:	4649      	mov	r1, r9
 80070b2:	4630      	mov	r0, r6
 80070b4:	d107      	bne.n	80070c6 <_dtoa_r+0xa16>
 80070b6:	f000 feed 	bl	8007e94 <__multadd>
 80070ba:	4681      	mov	r9, r0
 80070bc:	4607      	mov	r7, r0
 80070be:	9b04      	ldr	r3, [sp, #16]
 80070c0:	3301      	adds	r3, #1
 80070c2:	9304      	str	r3, [sp, #16]
 80070c4:	e774      	b.n	8006fb0 <_dtoa_r+0x900>
 80070c6:	f000 fee5 	bl	8007e94 <__multadd>
 80070ca:	4639      	mov	r1, r7
 80070cc:	4681      	mov	r9, r0
 80070ce:	2300      	movs	r3, #0
 80070d0:	220a      	movs	r2, #10
 80070d2:	4630      	mov	r0, r6
 80070d4:	f000 fede 	bl	8007e94 <__multadd>
 80070d8:	4607      	mov	r7, r0
 80070da:	e7f0      	b.n	80070be <_dtoa_r+0xa0e>
 80070dc:	f1ba 0f00 	cmp.w	sl, #0
 80070e0:	9a01      	ldr	r2, [sp, #4]
 80070e2:	bfcc      	ite	gt
 80070e4:	46d0      	movgt	r8, sl
 80070e6:	f04f 0801 	movle.w	r8, #1
 80070ea:	4490      	add	r8, r2
 80070ec:	f04f 0900 	mov.w	r9, #0
 80070f0:	4629      	mov	r1, r5
 80070f2:	2201      	movs	r2, #1
 80070f4:	4630      	mov	r0, r6
 80070f6:	9302      	str	r3, [sp, #8]
 80070f8:	f001 f8c4 	bl	8008284 <__lshift>
 80070fc:	4621      	mov	r1, r4
 80070fe:	4605      	mov	r5, r0
 8007100:	f001 f92c 	bl	800835c <__mcmp>
 8007104:	2800      	cmp	r0, #0
 8007106:	dcb1      	bgt.n	800706c <_dtoa_r+0x9bc>
 8007108:	d102      	bne.n	8007110 <_dtoa_r+0xa60>
 800710a:	9b02      	ldr	r3, [sp, #8]
 800710c:	07db      	lsls	r3, r3, #31
 800710e:	d4ad      	bmi.n	800706c <_dtoa_r+0x9bc>
 8007110:	4643      	mov	r3, r8
 8007112:	4698      	mov	r8, r3
 8007114:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007118:	2a30      	cmp	r2, #48	; 0x30
 800711a:	d0fa      	beq.n	8007112 <_dtoa_r+0xa62>
 800711c:	e6f7      	b.n	8006f0e <_dtoa_r+0x85e>
 800711e:	9a01      	ldr	r2, [sp, #4]
 8007120:	429a      	cmp	r2, r3
 8007122:	d1a4      	bne.n	800706e <_dtoa_r+0x9be>
 8007124:	f10b 0b01 	add.w	fp, fp, #1
 8007128:	2331      	movs	r3, #49	; 0x31
 800712a:	e778      	b.n	800701e <_dtoa_r+0x96e>
 800712c:	4b14      	ldr	r3, [pc, #80]	; (8007180 <_dtoa_r+0xad0>)
 800712e:	f7ff bb2a 	b.w	8006786 <_dtoa_r+0xd6>
 8007132:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007134:	2b00      	cmp	r3, #0
 8007136:	f47f ab05 	bne.w	8006744 <_dtoa_r+0x94>
 800713a:	4b12      	ldr	r3, [pc, #72]	; (8007184 <_dtoa_r+0xad4>)
 800713c:	f7ff bb23 	b.w	8006786 <_dtoa_r+0xd6>
 8007140:	f1ba 0f00 	cmp.w	sl, #0
 8007144:	dc03      	bgt.n	800714e <_dtoa_r+0xa9e>
 8007146:	9b06      	ldr	r3, [sp, #24]
 8007148:	2b02      	cmp	r3, #2
 800714a:	f73f aec8 	bgt.w	8006ede <_dtoa_r+0x82e>
 800714e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007152:	4621      	mov	r1, r4
 8007154:	4628      	mov	r0, r5
 8007156:	f7ff fa21 	bl	800659c <quorem>
 800715a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800715e:	f808 3b01 	strb.w	r3, [r8], #1
 8007162:	9a01      	ldr	r2, [sp, #4]
 8007164:	eba8 0202 	sub.w	r2, r8, r2
 8007168:	4592      	cmp	sl, r2
 800716a:	ddb7      	ble.n	80070dc <_dtoa_r+0xa2c>
 800716c:	4629      	mov	r1, r5
 800716e:	2300      	movs	r3, #0
 8007170:	220a      	movs	r2, #10
 8007172:	4630      	mov	r0, r6
 8007174:	f000 fe8e 	bl	8007e94 <__multadd>
 8007178:	4605      	mov	r5, r0
 800717a:	e7ea      	b.n	8007152 <_dtoa_r+0xaa2>
 800717c:	0800929d 	.word	0x0800929d
 8007180:	0800909c 	.word	0x0800909c
 8007184:	08009221 	.word	0x08009221

08007188 <rshift>:
 8007188:	6903      	ldr	r3, [r0, #16]
 800718a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800718e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007192:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007196:	f100 0414 	add.w	r4, r0, #20
 800719a:	dd45      	ble.n	8007228 <rshift+0xa0>
 800719c:	f011 011f 	ands.w	r1, r1, #31
 80071a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80071a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80071a8:	d10c      	bne.n	80071c4 <rshift+0x3c>
 80071aa:	f100 0710 	add.w	r7, r0, #16
 80071ae:	4629      	mov	r1, r5
 80071b0:	42b1      	cmp	r1, r6
 80071b2:	d334      	bcc.n	800721e <rshift+0x96>
 80071b4:	1a9b      	subs	r3, r3, r2
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	1eea      	subs	r2, r5, #3
 80071ba:	4296      	cmp	r6, r2
 80071bc:	bf38      	it	cc
 80071be:	2300      	movcc	r3, #0
 80071c0:	4423      	add	r3, r4
 80071c2:	e015      	b.n	80071f0 <rshift+0x68>
 80071c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80071c8:	f1c1 0820 	rsb	r8, r1, #32
 80071cc:	40cf      	lsrs	r7, r1
 80071ce:	f105 0e04 	add.w	lr, r5, #4
 80071d2:	46a1      	mov	r9, r4
 80071d4:	4576      	cmp	r6, lr
 80071d6:	46f4      	mov	ip, lr
 80071d8:	d815      	bhi.n	8007206 <rshift+0x7e>
 80071da:	1a9a      	subs	r2, r3, r2
 80071dc:	0092      	lsls	r2, r2, #2
 80071de:	3a04      	subs	r2, #4
 80071e0:	3501      	adds	r5, #1
 80071e2:	42ae      	cmp	r6, r5
 80071e4:	bf38      	it	cc
 80071e6:	2200      	movcc	r2, #0
 80071e8:	18a3      	adds	r3, r4, r2
 80071ea:	50a7      	str	r7, [r4, r2]
 80071ec:	b107      	cbz	r7, 80071f0 <rshift+0x68>
 80071ee:	3304      	adds	r3, #4
 80071f0:	1b1a      	subs	r2, r3, r4
 80071f2:	42a3      	cmp	r3, r4
 80071f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80071f8:	bf08      	it	eq
 80071fa:	2300      	moveq	r3, #0
 80071fc:	6102      	str	r2, [r0, #16]
 80071fe:	bf08      	it	eq
 8007200:	6143      	streq	r3, [r0, #20]
 8007202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007206:	f8dc c000 	ldr.w	ip, [ip]
 800720a:	fa0c fc08 	lsl.w	ip, ip, r8
 800720e:	ea4c 0707 	orr.w	r7, ip, r7
 8007212:	f849 7b04 	str.w	r7, [r9], #4
 8007216:	f85e 7b04 	ldr.w	r7, [lr], #4
 800721a:	40cf      	lsrs	r7, r1
 800721c:	e7da      	b.n	80071d4 <rshift+0x4c>
 800721e:	f851 cb04 	ldr.w	ip, [r1], #4
 8007222:	f847 cf04 	str.w	ip, [r7, #4]!
 8007226:	e7c3      	b.n	80071b0 <rshift+0x28>
 8007228:	4623      	mov	r3, r4
 800722a:	e7e1      	b.n	80071f0 <rshift+0x68>

0800722c <__hexdig_fun>:
 800722c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007230:	2b09      	cmp	r3, #9
 8007232:	d802      	bhi.n	800723a <__hexdig_fun+0xe>
 8007234:	3820      	subs	r0, #32
 8007236:	b2c0      	uxtb	r0, r0
 8007238:	4770      	bx	lr
 800723a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800723e:	2b05      	cmp	r3, #5
 8007240:	d801      	bhi.n	8007246 <__hexdig_fun+0x1a>
 8007242:	3847      	subs	r0, #71	; 0x47
 8007244:	e7f7      	b.n	8007236 <__hexdig_fun+0xa>
 8007246:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800724a:	2b05      	cmp	r3, #5
 800724c:	d801      	bhi.n	8007252 <__hexdig_fun+0x26>
 800724e:	3827      	subs	r0, #39	; 0x27
 8007250:	e7f1      	b.n	8007236 <__hexdig_fun+0xa>
 8007252:	2000      	movs	r0, #0
 8007254:	4770      	bx	lr
	...

08007258 <__gethex>:
 8007258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800725c:	4617      	mov	r7, r2
 800725e:	680a      	ldr	r2, [r1, #0]
 8007260:	b085      	sub	sp, #20
 8007262:	f102 0b02 	add.w	fp, r2, #2
 8007266:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800726a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800726e:	4681      	mov	r9, r0
 8007270:	468a      	mov	sl, r1
 8007272:	9302      	str	r3, [sp, #8]
 8007274:	32fe      	adds	r2, #254	; 0xfe
 8007276:	eb02 030b 	add.w	r3, r2, fp
 800727a:	46d8      	mov	r8, fp
 800727c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007280:	9301      	str	r3, [sp, #4]
 8007282:	2830      	cmp	r0, #48	; 0x30
 8007284:	d0f7      	beq.n	8007276 <__gethex+0x1e>
 8007286:	f7ff ffd1 	bl	800722c <__hexdig_fun>
 800728a:	4604      	mov	r4, r0
 800728c:	2800      	cmp	r0, #0
 800728e:	d138      	bne.n	8007302 <__gethex+0xaa>
 8007290:	49a7      	ldr	r1, [pc, #668]	; (8007530 <__gethex+0x2d8>)
 8007292:	2201      	movs	r2, #1
 8007294:	4640      	mov	r0, r8
 8007296:	f7ff f919 	bl	80064cc <strncmp>
 800729a:	4606      	mov	r6, r0
 800729c:	2800      	cmp	r0, #0
 800729e:	d169      	bne.n	8007374 <__gethex+0x11c>
 80072a0:	f898 0001 	ldrb.w	r0, [r8, #1]
 80072a4:	465d      	mov	r5, fp
 80072a6:	f7ff ffc1 	bl	800722c <__hexdig_fun>
 80072aa:	2800      	cmp	r0, #0
 80072ac:	d064      	beq.n	8007378 <__gethex+0x120>
 80072ae:	465a      	mov	r2, fp
 80072b0:	7810      	ldrb	r0, [r2, #0]
 80072b2:	2830      	cmp	r0, #48	; 0x30
 80072b4:	4690      	mov	r8, r2
 80072b6:	f102 0201 	add.w	r2, r2, #1
 80072ba:	d0f9      	beq.n	80072b0 <__gethex+0x58>
 80072bc:	f7ff ffb6 	bl	800722c <__hexdig_fun>
 80072c0:	2301      	movs	r3, #1
 80072c2:	fab0 f480 	clz	r4, r0
 80072c6:	0964      	lsrs	r4, r4, #5
 80072c8:	465e      	mov	r6, fp
 80072ca:	9301      	str	r3, [sp, #4]
 80072cc:	4642      	mov	r2, r8
 80072ce:	4615      	mov	r5, r2
 80072d0:	3201      	adds	r2, #1
 80072d2:	7828      	ldrb	r0, [r5, #0]
 80072d4:	f7ff ffaa 	bl	800722c <__hexdig_fun>
 80072d8:	2800      	cmp	r0, #0
 80072da:	d1f8      	bne.n	80072ce <__gethex+0x76>
 80072dc:	4994      	ldr	r1, [pc, #592]	; (8007530 <__gethex+0x2d8>)
 80072de:	2201      	movs	r2, #1
 80072e0:	4628      	mov	r0, r5
 80072e2:	f7ff f8f3 	bl	80064cc <strncmp>
 80072e6:	b978      	cbnz	r0, 8007308 <__gethex+0xb0>
 80072e8:	b946      	cbnz	r6, 80072fc <__gethex+0xa4>
 80072ea:	1c6e      	adds	r6, r5, #1
 80072ec:	4632      	mov	r2, r6
 80072ee:	4615      	mov	r5, r2
 80072f0:	3201      	adds	r2, #1
 80072f2:	7828      	ldrb	r0, [r5, #0]
 80072f4:	f7ff ff9a 	bl	800722c <__hexdig_fun>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	d1f8      	bne.n	80072ee <__gethex+0x96>
 80072fc:	1b73      	subs	r3, r6, r5
 80072fe:	009e      	lsls	r6, r3, #2
 8007300:	e004      	b.n	800730c <__gethex+0xb4>
 8007302:	2400      	movs	r4, #0
 8007304:	4626      	mov	r6, r4
 8007306:	e7e1      	b.n	80072cc <__gethex+0x74>
 8007308:	2e00      	cmp	r6, #0
 800730a:	d1f7      	bne.n	80072fc <__gethex+0xa4>
 800730c:	782b      	ldrb	r3, [r5, #0]
 800730e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007312:	2b50      	cmp	r3, #80	; 0x50
 8007314:	d13d      	bne.n	8007392 <__gethex+0x13a>
 8007316:	786b      	ldrb	r3, [r5, #1]
 8007318:	2b2b      	cmp	r3, #43	; 0x2b
 800731a:	d02f      	beq.n	800737c <__gethex+0x124>
 800731c:	2b2d      	cmp	r3, #45	; 0x2d
 800731e:	d031      	beq.n	8007384 <__gethex+0x12c>
 8007320:	1c69      	adds	r1, r5, #1
 8007322:	f04f 0b00 	mov.w	fp, #0
 8007326:	7808      	ldrb	r0, [r1, #0]
 8007328:	f7ff ff80 	bl	800722c <__hexdig_fun>
 800732c:	1e42      	subs	r2, r0, #1
 800732e:	b2d2      	uxtb	r2, r2
 8007330:	2a18      	cmp	r2, #24
 8007332:	d82e      	bhi.n	8007392 <__gethex+0x13a>
 8007334:	f1a0 0210 	sub.w	r2, r0, #16
 8007338:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800733c:	f7ff ff76 	bl	800722c <__hexdig_fun>
 8007340:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8007344:	fa5f fc8c 	uxtb.w	ip, ip
 8007348:	f1bc 0f18 	cmp.w	ip, #24
 800734c:	d91d      	bls.n	800738a <__gethex+0x132>
 800734e:	f1bb 0f00 	cmp.w	fp, #0
 8007352:	d000      	beq.n	8007356 <__gethex+0xfe>
 8007354:	4252      	negs	r2, r2
 8007356:	4416      	add	r6, r2
 8007358:	f8ca 1000 	str.w	r1, [sl]
 800735c:	b1dc      	cbz	r4, 8007396 <__gethex+0x13e>
 800735e:	9b01      	ldr	r3, [sp, #4]
 8007360:	2b00      	cmp	r3, #0
 8007362:	bf14      	ite	ne
 8007364:	f04f 0800 	movne.w	r8, #0
 8007368:	f04f 0806 	moveq.w	r8, #6
 800736c:	4640      	mov	r0, r8
 800736e:	b005      	add	sp, #20
 8007370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007374:	4645      	mov	r5, r8
 8007376:	4626      	mov	r6, r4
 8007378:	2401      	movs	r4, #1
 800737a:	e7c7      	b.n	800730c <__gethex+0xb4>
 800737c:	f04f 0b00 	mov.w	fp, #0
 8007380:	1ca9      	adds	r1, r5, #2
 8007382:	e7d0      	b.n	8007326 <__gethex+0xce>
 8007384:	f04f 0b01 	mov.w	fp, #1
 8007388:	e7fa      	b.n	8007380 <__gethex+0x128>
 800738a:	230a      	movs	r3, #10
 800738c:	fb03 0002 	mla	r0, r3, r2, r0
 8007390:	e7d0      	b.n	8007334 <__gethex+0xdc>
 8007392:	4629      	mov	r1, r5
 8007394:	e7e0      	b.n	8007358 <__gethex+0x100>
 8007396:	eba5 0308 	sub.w	r3, r5, r8
 800739a:	3b01      	subs	r3, #1
 800739c:	4621      	mov	r1, r4
 800739e:	2b07      	cmp	r3, #7
 80073a0:	dc0a      	bgt.n	80073b8 <__gethex+0x160>
 80073a2:	4648      	mov	r0, r9
 80073a4:	f000 fd14 	bl	8007dd0 <_Balloc>
 80073a8:	4604      	mov	r4, r0
 80073aa:	b940      	cbnz	r0, 80073be <__gethex+0x166>
 80073ac:	4b61      	ldr	r3, [pc, #388]	; (8007534 <__gethex+0x2dc>)
 80073ae:	4602      	mov	r2, r0
 80073b0:	21e4      	movs	r1, #228	; 0xe4
 80073b2:	4861      	ldr	r0, [pc, #388]	; (8007538 <__gethex+0x2e0>)
 80073b4:	f001 faa6 	bl	8008904 <__assert_func>
 80073b8:	3101      	adds	r1, #1
 80073ba:	105b      	asrs	r3, r3, #1
 80073bc:	e7ef      	b.n	800739e <__gethex+0x146>
 80073be:	f100 0a14 	add.w	sl, r0, #20
 80073c2:	2300      	movs	r3, #0
 80073c4:	495a      	ldr	r1, [pc, #360]	; (8007530 <__gethex+0x2d8>)
 80073c6:	f8cd a004 	str.w	sl, [sp, #4]
 80073ca:	469b      	mov	fp, r3
 80073cc:	45a8      	cmp	r8, r5
 80073ce:	d342      	bcc.n	8007456 <__gethex+0x1fe>
 80073d0:	9801      	ldr	r0, [sp, #4]
 80073d2:	f840 bb04 	str.w	fp, [r0], #4
 80073d6:	eba0 000a 	sub.w	r0, r0, sl
 80073da:	1080      	asrs	r0, r0, #2
 80073dc:	6120      	str	r0, [r4, #16]
 80073de:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80073e2:	4658      	mov	r0, fp
 80073e4:	f000 fde6 	bl	8007fb4 <__hi0bits>
 80073e8:	683d      	ldr	r5, [r7, #0]
 80073ea:	eba8 0000 	sub.w	r0, r8, r0
 80073ee:	42a8      	cmp	r0, r5
 80073f0:	dd59      	ble.n	80074a6 <__gethex+0x24e>
 80073f2:	eba0 0805 	sub.w	r8, r0, r5
 80073f6:	4641      	mov	r1, r8
 80073f8:	4620      	mov	r0, r4
 80073fa:	f001 f972 	bl	80086e2 <__any_on>
 80073fe:	4683      	mov	fp, r0
 8007400:	b1b8      	cbz	r0, 8007432 <__gethex+0x1da>
 8007402:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8007406:	1159      	asrs	r1, r3, #5
 8007408:	f003 021f 	and.w	r2, r3, #31
 800740c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007410:	f04f 0b01 	mov.w	fp, #1
 8007414:	fa0b f202 	lsl.w	r2, fp, r2
 8007418:	420a      	tst	r2, r1
 800741a:	d00a      	beq.n	8007432 <__gethex+0x1da>
 800741c:	455b      	cmp	r3, fp
 800741e:	dd06      	ble.n	800742e <__gethex+0x1d6>
 8007420:	f1a8 0102 	sub.w	r1, r8, #2
 8007424:	4620      	mov	r0, r4
 8007426:	f001 f95c 	bl	80086e2 <__any_on>
 800742a:	2800      	cmp	r0, #0
 800742c:	d138      	bne.n	80074a0 <__gethex+0x248>
 800742e:	f04f 0b02 	mov.w	fp, #2
 8007432:	4641      	mov	r1, r8
 8007434:	4620      	mov	r0, r4
 8007436:	f7ff fea7 	bl	8007188 <rshift>
 800743a:	4446      	add	r6, r8
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	42b3      	cmp	r3, r6
 8007440:	da41      	bge.n	80074c6 <__gethex+0x26e>
 8007442:	4621      	mov	r1, r4
 8007444:	4648      	mov	r0, r9
 8007446:	f000 fd03 	bl	8007e50 <_Bfree>
 800744a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800744c:	2300      	movs	r3, #0
 800744e:	6013      	str	r3, [r2, #0]
 8007450:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007454:	e78a      	b.n	800736c <__gethex+0x114>
 8007456:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800745a:	2a2e      	cmp	r2, #46	; 0x2e
 800745c:	d014      	beq.n	8007488 <__gethex+0x230>
 800745e:	2b20      	cmp	r3, #32
 8007460:	d106      	bne.n	8007470 <__gethex+0x218>
 8007462:	9b01      	ldr	r3, [sp, #4]
 8007464:	f843 bb04 	str.w	fp, [r3], #4
 8007468:	f04f 0b00 	mov.w	fp, #0
 800746c:	9301      	str	r3, [sp, #4]
 800746e:	465b      	mov	r3, fp
 8007470:	7828      	ldrb	r0, [r5, #0]
 8007472:	9303      	str	r3, [sp, #12]
 8007474:	f7ff feda 	bl	800722c <__hexdig_fun>
 8007478:	9b03      	ldr	r3, [sp, #12]
 800747a:	f000 000f 	and.w	r0, r0, #15
 800747e:	4098      	lsls	r0, r3
 8007480:	ea4b 0b00 	orr.w	fp, fp, r0
 8007484:	3304      	adds	r3, #4
 8007486:	e7a1      	b.n	80073cc <__gethex+0x174>
 8007488:	45a8      	cmp	r8, r5
 800748a:	d8e8      	bhi.n	800745e <__gethex+0x206>
 800748c:	2201      	movs	r2, #1
 800748e:	4628      	mov	r0, r5
 8007490:	9303      	str	r3, [sp, #12]
 8007492:	f7ff f81b 	bl	80064cc <strncmp>
 8007496:	4926      	ldr	r1, [pc, #152]	; (8007530 <__gethex+0x2d8>)
 8007498:	9b03      	ldr	r3, [sp, #12]
 800749a:	2800      	cmp	r0, #0
 800749c:	d1df      	bne.n	800745e <__gethex+0x206>
 800749e:	e795      	b.n	80073cc <__gethex+0x174>
 80074a0:	f04f 0b03 	mov.w	fp, #3
 80074a4:	e7c5      	b.n	8007432 <__gethex+0x1da>
 80074a6:	da0b      	bge.n	80074c0 <__gethex+0x268>
 80074a8:	eba5 0800 	sub.w	r8, r5, r0
 80074ac:	4621      	mov	r1, r4
 80074ae:	4642      	mov	r2, r8
 80074b0:	4648      	mov	r0, r9
 80074b2:	f000 fee7 	bl	8008284 <__lshift>
 80074b6:	eba6 0608 	sub.w	r6, r6, r8
 80074ba:	4604      	mov	r4, r0
 80074bc:	f100 0a14 	add.w	sl, r0, #20
 80074c0:	f04f 0b00 	mov.w	fp, #0
 80074c4:	e7ba      	b.n	800743c <__gethex+0x1e4>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	42b3      	cmp	r3, r6
 80074ca:	dd73      	ble.n	80075b4 <__gethex+0x35c>
 80074cc:	1b9e      	subs	r6, r3, r6
 80074ce:	42b5      	cmp	r5, r6
 80074d0:	dc34      	bgt.n	800753c <__gethex+0x2e4>
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d023      	beq.n	8007520 <__gethex+0x2c8>
 80074d8:	2b03      	cmp	r3, #3
 80074da:	d025      	beq.n	8007528 <__gethex+0x2d0>
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d115      	bne.n	800750c <__gethex+0x2b4>
 80074e0:	42b5      	cmp	r5, r6
 80074e2:	d113      	bne.n	800750c <__gethex+0x2b4>
 80074e4:	2d01      	cmp	r5, #1
 80074e6:	d10b      	bne.n	8007500 <__gethex+0x2a8>
 80074e8:	9a02      	ldr	r2, [sp, #8]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6013      	str	r3, [r2, #0]
 80074ee:	2301      	movs	r3, #1
 80074f0:	6123      	str	r3, [r4, #16]
 80074f2:	f8ca 3000 	str.w	r3, [sl]
 80074f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074f8:	f04f 0862 	mov.w	r8, #98	; 0x62
 80074fc:	601c      	str	r4, [r3, #0]
 80074fe:	e735      	b.n	800736c <__gethex+0x114>
 8007500:	1e69      	subs	r1, r5, #1
 8007502:	4620      	mov	r0, r4
 8007504:	f001 f8ed 	bl	80086e2 <__any_on>
 8007508:	2800      	cmp	r0, #0
 800750a:	d1ed      	bne.n	80074e8 <__gethex+0x290>
 800750c:	4621      	mov	r1, r4
 800750e:	4648      	mov	r0, r9
 8007510:	f000 fc9e 	bl	8007e50 <_Bfree>
 8007514:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007516:	2300      	movs	r3, #0
 8007518:	6013      	str	r3, [r2, #0]
 800751a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800751e:	e725      	b.n	800736c <__gethex+0x114>
 8007520:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1f2      	bne.n	800750c <__gethex+0x2b4>
 8007526:	e7df      	b.n	80074e8 <__gethex+0x290>
 8007528:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1dc      	bne.n	80074e8 <__gethex+0x290>
 800752e:	e7ed      	b.n	800750c <__gethex+0x2b4>
 8007530:	080090c5 	.word	0x080090c5
 8007534:	0800929d 	.word	0x0800929d
 8007538:	080092ae 	.word	0x080092ae
 800753c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8007540:	f1bb 0f00 	cmp.w	fp, #0
 8007544:	d133      	bne.n	80075ae <__gethex+0x356>
 8007546:	f1b8 0f00 	cmp.w	r8, #0
 800754a:	d004      	beq.n	8007556 <__gethex+0x2fe>
 800754c:	4641      	mov	r1, r8
 800754e:	4620      	mov	r0, r4
 8007550:	f001 f8c7 	bl	80086e2 <__any_on>
 8007554:	4683      	mov	fp, r0
 8007556:	ea4f 1268 	mov.w	r2, r8, asr #5
 800755a:	2301      	movs	r3, #1
 800755c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007560:	f008 081f 	and.w	r8, r8, #31
 8007564:	fa03 f308 	lsl.w	r3, r3, r8
 8007568:	4213      	tst	r3, r2
 800756a:	4631      	mov	r1, r6
 800756c:	4620      	mov	r0, r4
 800756e:	bf18      	it	ne
 8007570:	f04b 0b02 	orrne.w	fp, fp, #2
 8007574:	1bad      	subs	r5, r5, r6
 8007576:	f7ff fe07 	bl	8007188 <rshift>
 800757a:	687e      	ldr	r6, [r7, #4]
 800757c:	f04f 0802 	mov.w	r8, #2
 8007580:	f1bb 0f00 	cmp.w	fp, #0
 8007584:	d04a      	beq.n	800761c <__gethex+0x3c4>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2b02      	cmp	r3, #2
 800758a:	d016      	beq.n	80075ba <__gethex+0x362>
 800758c:	2b03      	cmp	r3, #3
 800758e:	d018      	beq.n	80075c2 <__gethex+0x36a>
 8007590:	2b01      	cmp	r3, #1
 8007592:	d109      	bne.n	80075a8 <__gethex+0x350>
 8007594:	f01b 0f02 	tst.w	fp, #2
 8007598:	d006      	beq.n	80075a8 <__gethex+0x350>
 800759a:	f8da 3000 	ldr.w	r3, [sl]
 800759e:	ea4b 0b03 	orr.w	fp, fp, r3
 80075a2:	f01b 0f01 	tst.w	fp, #1
 80075a6:	d10f      	bne.n	80075c8 <__gethex+0x370>
 80075a8:	f048 0810 	orr.w	r8, r8, #16
 80075ac:	e036      	b.n	800761c <__gethex+0x3c4>
 80075ae:	f04f 0b01 	mov.w	fp, #1
 80075b2:	e7d0      	b.n	8007556 <__gethex+0x2fe>
 80075b4:	f04f 0801 	mov.w	r8, #1
 80075b8:	e7e2      	b.n	8007580 <__gethex+0x328>
 80075ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075bc:	f1c3 0301 	rsb	r3, r3, #1
 80075c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80075c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d0ef      	beq.n	80075a8 <__gethex+0x350>
 80075c8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80075cc:	f104 0214 	add.w	r2, r4, #20
 80075d0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80075d4:	9301      	str	r3, [sp, #4]
 80075d6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80075da:	2300      	movs	r3, #0
 80075dc:	4694      	mov	ip, r2
 80075de:	f852 1b04 	ldr.w	r1, [r2], #4
 80075e2:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 80075e6:	d01e      	beq.n	8007626 <__gethex+0x3ce>
 80075e8:	3101      	adds	r1, #1
 80075ea:	f8cc 1000 	str.w	r1, [ip]
 80075ee:	f1b8 0f02 	cmp.w	r8, #2
 80075f2:	f104 0214 	add.w	r2, r4, #20
 80075f6:	d13d      	bne.n	8007674 <__gethex+0x41c>
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	3b01      	subs	r3, #1
 80075fc:	42ab      	cmp	r3, r5
 80075fe:	d10b      	bne.n	8007618 <__gethex+0x3c0>
 8007600:	1169      	asrs	r1, r5, #5
 8007602:	2301      	movs	r3, #1
 8007604:	f005 051f 	and.w	r5, r5, #31
 8007608:	fa03 f505 	lsl.w	r5, r3, r5
 800760c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007610:	421d      	tst	r5, r3
 8007612:	bf18      	it	ne
 8007614:	f04f 0801 	movne.w	r8, #1
 8007618:	f048 0820 	orr.w	r8, r8, #32
 800761c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800761e:	601c      	str	r4, [r3, #0]
 8007620:	9b02      	ldr	r3, [sp, #8]
 8007622:	601e      	str	r6, [r3, #0]
 8007624:	e6a2      	b.n	800736c <__gethex+0x114>
 8007626:	4290      	cmp	r0, r2
 8007628:	f842 3c04 	str.w	r3, [r2, #-4]
 800762c:	d8d6      	bhi.n	80075dc <__gethex+0x384>
 800762e:	68a2      	ldr	r2, [r4, #8]
 8007630:	4593      	cmp	fp, r2
 8007632:	db17      	blt.n	8007664 <__gethex+0x40c>
 8007634:	6861      	ldr	r1, [r4, #4]
 8007636:	4648      	mov	r0, r9
 8007638:	3101      	adds	r1, #1
 800763a:	f000 fbc9 	bl	8007dd0 <_Balloc>
 800763e:	4682      	mov	sl, r0
 8007640:	b918      	cbnz	r0, 800764a <__gethex+0x3f2>
 8007642:	4b1b      	ldr	r3, [pc, #108]	; (80076b0 <__gethex+0x458>)
 8007644:	4602      	mov	r2, r0
 8007646:	2184      	movs	r1, #132	; 0x84
 8007648:	e6b3      	b.n	80073b2 <__gethex+0x15a>
 800764a:	6922      	ldr	r2, [r4, #16]
 800764c:	3202      	adds	r2, #2
 800764e:	f104 010c 	add.w	r1, r4, #12
 8007652:	0092      	lsls	r2, r2, #2
 8007654:	300c      	adds	r0, #12
 8007656:	f7fe ff83 	bl	8006560 <memcpy>
 800765a:	4621      	mov	r1, r4
 800765c:	4648      	mov	r0, r9
 800765e:	f000 fbf7 	bl	8007e50 <_Bfree>
 8007662:	4654      	mov	r4, sl
 8007664:	6922      	ldr	r2, [r4, #16]
 8007666:	1c51      	adds	r1, r2, #1
 8007668:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800766c:	6121      	str	r1, [r4, #16]
 800766e:	2101      	movs	r1, #1
 8007670:	6151      	str	r1, [r2, #20]
 8007672:	e7bc      	b.n	80075ee <__gethex+0x396>
 8007674:	6921      	ldr	r1, [r4, #16]
 8007676:	4559      	cmp	r1, fp
 8007678:	dd0b      	ble.n	8007692 <__gethex+0x43a>
 800767a:	2101      	movs	r1, #1
 800767c:	4620      	mov	r0, r4
 800767e:	f7ff fd83 	bl	8007188 <rshift>
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	3601      	adds	r6, #1
 8007686:	42b3      	cmp	r3, r6
 8007688:	f6ff aedb 	blt.w	8007442 <__gethex+0x1ea>
 800768c:	f04f 0801 	mov.w	r8, #1
 8007690:	e7c2      	b.n	8007618 <__gethex+0x3c0>
 8007692:	f015 051f 	ands.w	r5, r5, #31
 8007696:	d0f9      	beq.n	800768c <__gethex+0x434>
 8007698:	9b01      	ldr	r3, [sp, #4]
 800769a:	441a      	add	r2, r3
 800769c:	f1c5 0520 	rsb	r5, r5, #32
 80076a0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80076a4:	f000 fc86 	bl	8007fb4 <__hi0bits>
 80076a8:	42a8      	cmp	r0, r5
 80076aa:	dbe6      	blt.n	800767a <__gethex+0x422>
 80076ac:	e7ee      	b.n	800768c <__gethex+0x434>
 80076ae:	bf00      	nop
 80076b0:	0800929d 	.word	0x0800929d

080076b4 <L_shift>:
 80076b4:	f1c2 0208 	rsb	r2, r2, #8
 80076b8:	0092      	lsls	r2, r2, #2
 80076ba:	b570      	push	{r4, r5, r6, lr}
 80076bc:	f1c2 0620 	rsb	r6, r2, #32
 80076c0:	6843      	ldr	r3, [r0, #4]
 80076c2:	6804      	ldr	r4, [r0, #0]
 80076c4:	fa03 f506 	lsl.w	r5, r3, r6
 80076c8:	432c      	orrs	r4, r5
 80076ca:	40d3      	lsrs	r3, r2
 80076cc:	6004      	str	r4, [r0, #0]
 80076ce:	f840 3f04 	str.w	r3, [r0, #4]!
 80076d2:	4288      	cmp	r0, r1
 80076d4:	d3f4      	bcc.n	80076c0 <L_shift+0xc>
 80076d6:	bd70      	pop	{r4, r5, r6, pc}

080076d8 <__match>:
 80076d8:	b530      	push	{r4, r5, lr}
 80076da:	6803      	ldr	r3, [r0, #0]
 80076dc:	3301      	adds	r3, #1
 80076de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076e2:	b914      	cbnz	r4, 80076ea <__match+0x12>
 80076e4:	6003      	str	r3, [r0, #0]
 80076e6:	2001      	movs	r0, #1
 80076e8:	bd30      	pop	{r4, r5, pc}
 80076ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076ee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80076f2:	2d19      	cmp	r5, #25
 80076f4:	bf98      	it	ls
 80076f6:	3220      	addls	r2, #32
 80076f8:	42a2      	cmp	r2, r4
 80076fa:	d0f0      	beq.n	80076de <__match+0x6>
 80076fc:	2000      	movs	r0, #0
 80076fe:	e7f3      	b.n	80076e8 <__match+0x10>

08007700 <__hexnan>:
 8007700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007704:	680b      	ldr	r3, [r1, #0]
 8007706:	6801      	ldr	r1, [r0, #0]
 8007708:	115e      	asrs	r6, r3, #5
 800770a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800770e:	f013 031f 	ands.w	r3, r3, #31
 8007712:	b087      	sub	sp, #28
 8007714:	bf18      	it	ne
 8007716:	3604      	addne	r6, #4
 8007718:	2500      	movs	r5, #0
 800771a:	1f37      	subs	r7, r6, #4
 800771c:	4682      	mov	sl, r0
 800771e:	4690      	mov	r8, r2
 8007720:	9301      	str	r3, [sp, #4]
 8007722:	f846 5c04 	str.w	r5, [r6, #-4]
 8007726:	46b9      	mov	r9, r7
 8007728:	463c      	mov	r4, r7
 800772a:	9502      	str	r5, [sp, #8]
 800772c:	46ab      	mov	fp, r5
 800772e:	784a      	ldrb	r2, [r1, #1]
 8007730:	1c4b      	adds	r3, r1, #1
 8007732:	9303      	str	r3, [sp, #12]
 8007734:	b342      	cbz	r2, 8007788 <__hexnan+0x88>
 8007736:	4610      	mov	r0, r2
 8007738:	9105      	str	r1, [sp, #20]
 800773a:	9204      	str	r2, [sp, #16]
 800773c:	f7ff fd76 	bl	800722c <__hexdig_fun>
 8007740:	2800      	cmp	r0, #0
 8007742:	d14f      	bne.n	80077e4 <__hexnan+0xe4>
 8007744:	9a04      	ldr	r2, [sp, #16]
 8007746:	9905      	ldr	r1, [sp, #20]
 8007748:	2a20      	cmp	r2, #32
 800774a:	d818      	bhi.n	800777e <__hexnan+0x7e>
 800774c:	9b02      	ldr	r3, [sp, #8]
 800774e:	459b      	cmp	fp, r3
 8007750:	dd13      	ble.n	800777a <__hexnan+0x7a>
 8007752:	454c      	cmp	r4, r9
 8007754:	d206      	bcs.n	8007764 <__hexnan+0x64>
 8007756:	2d07      	cmp	r5, #7
 8007758:	dc04      	bgt.n	8007764 <__hexnan+0x64>
 800775a:	462a      	mov	r2, r5
 800775c:	4649      	mov	r1, r9
 800775e:	4620      	mov	r0, r4
 8007760:	f7ff ffa8 	bl	80076b4 <L_shift>
 8007764:	4544      	cmp	r4, r8
 8007766:	d950      	bls.n	800780a <__hexnan+0x10a>
 8007768:	2300      	movs	r3, #0
 800776a:	f1a4 0904 	sub.w	r9, r4, #4
 800776e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007772:	f8cd b008 	str.w	fp, [sp, #8]
 8007776:	464c      	mov	r4, r9
 8007778:	461d      	mov	r5, r3
 800777a:	9903      	ldr	r1, [sp, #12]
 800777c:	e7d7      	b.n	800772e <__hexnan+0x2e>
 800777e:	2a29      	cmp	r2, #41	; 0x29
 8007780:	d155      	bne.n	800782e <__hexnan+0x12e>
 8007782:	3102      	adds	r1, #2
 8007784:	f8ca 1000 	str.w	r1, [sl]
 8007788:	f1bb 0f00 	cmp.w	fp, #0
 800778c:	d04f      	beq.n	800782e <__hexnan+0x12e>
 800778e:	454c      	cmp	r4, r9
 8007790:	d206      	bcs.n	80077a0 <__hexnan+0xa0>
 8007792:	2d07      	cmp	r5, #7
 8007794:	dc04      	bgt.n	80077a0 <__hexnan+0xa0>
 8007796:	462a      	mov	r2, r5
 8007798:	4649      	mov	r1, r9
 800779a:	4620      	mov	r0, r4
 800779c:	f7ff ff8a 	bl	80076b4 <L_shift>
 80077a0:	4544      	cmp	r4, r8
 80077a2:	d934      	bls.n	800780e <__hexnan+0x10e>
 80077a4:	f1a8 0204 	sub.w	r2, r8, #4
 80077a8:	4623      	mov	r3, r4
 80077aa:	f853 1b04 	ldr.w	r1, [r3], #4
 80077ae:	f842 1f04 	str.w	r1, [r2, #4]!
 80077b2:	429f      	cmp	r7, r3
 80077b4:	d2f9      	bcs.n	80077aa <__hexnan+0xaa>
 80077b6:	1b3b      	subs	r3, r7, r4
 80077b8:	f023 0303 	bic.w	r3, r3, #3
 80077bc:	3304      	adds	r3, #4
 80077be:	3e03      	subs	r6, #3
 80077c0:	3401      	adds	r4, #1
 80077c2:	42a6      	cmp	r6, r4
 80077c4:	bf38      	it	cc
 80077c6:	2304      	movcc	r3, #4
 80077c8:	4443      	add	r3, r8
 80077ca:	2200      	movs	r2, #0
 80077cc:	f843 2b04 	str.w	r2, [r3], #4
 80077d0:	429f      	cmp	r7, r3
 80077d2:	d2fb      	bcs.n	80077cc <__hexnan+0xcc>
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	b91b      	cbnz	r3, 80077e0 <__hexnan+0xe0>
 80077d8:	4547      	cmp	r7, r8
 80077da:	d126      	bne.n	800782a <__hexnan+0x12a>
 80077dc:	2301      	movs	r3, #1
 80077de:	603b      	str	r3, [r7, #0]
 80077e0:	2005      	movs	r0, #5
 80077e2:	e025      	b.n	8007830 <__hexnan+0x130>
 80077e4:	3501      	adds	r5, #1
 80077e6:	2d08      	cmp	r5, #8
 80077e8:	f10b 0b01 	add.w	fp, fp, #1
 80077ec:	dd06      	ble.n	80077fc <__hexnan+0xfc>
 80077ee:	4544      	cmp	r4, r8
 80077f0:	d9c3      	bls.n	800777a <__hexnan+0x7a>
 80077f2:	2300      	movs	r3, #0
 80077f4:	f844 3c04 	str.w	r3, [r4, #-4]
 80077f8:	2501      	movs	r5, #1
 80077fa:	3c04      	subs	r4, #4
 80077fc:	6822      	ldr	r2, [r4, #0]
 80077fe:	f000 000f 	and.w	r0, r0, #15
 8007802:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007806:	6020      	str	r0, [r4, #0]
 8007808:	e7b7      	b.n	800777a <__hexnan+0x7a>
 800780a:	2508      	movs	r5, #8
 800780c:	e7b5      	b.n	800777a <__hexnan+0x7a>
 800780e:	9b01      	ldr	r3, [sp, #4]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d0df      	beq.n	80077d4 <__hexnan+0xd4>
 8007814:	f1c3 0320 	rsb	r3, r3, #32
 8007818:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800781c:	40da      	lsrs	r2, r3
 800781e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007822:	4013      	ands	r3, r2
 8007824:	f846 3c04 	str.w	r3, [r6, #-4]
 8007828:	e7d4      	b.n	80077d4 <__hexnan+0xd4>
 800782a:	3f04      	subs	r7, #4
 800782c:	e7d2      	b.n	80077d4 <__hexnan+0xd4>
 800782e:	2004      	movs	r0, #4
 8007830:	b007      	add	sp, #28
 8007832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007836 <__ssputs_r>:
 8007836:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800783a:	688e      	ldr	r6, [r1, #8]
 800783c:	461f      	mov	r7, r3
 800783e:	42be      	cmp	r6, r7
 8007840:	680b      	ldr	r3, [r1, #0]
 8007842:	4682      	mov	sl, r0
 8007844:	460c      	mov	r4, r1
 8007846:	4690      	mov	r8, r2
 8007848:	d82c      	bhi.n	80078a4 <__ssputs_r+0x6e>
 800784a:	898a      	ldrh	r2, [r1, #12]
 800784c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007850:	d026      	beq.n	80078a0 <__ssputs_r+0x6a>
 8007852:	6965      	ldr	r5, [r4, #20]
 8007854:	6909      	ldr	r1, [r1, #16]
 8007856:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800785a:	eba3 0901 	sub.w	r9, r3, r1
 800785e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007862:	1c7b      	adds	r3, r7, #1
 8007864:	444b      	add	r3, r9
 8007866:	106d      	asrs	r5, r5, #1
 8007868:	429d      	cmp	r5, r3
 800786a:	bf38      	it	cc
 800786c:	461d      	movcc	r5, r3
 800786e:	0553      	lsls	r3, r2, #21
 8007870:	d527      	bpl.n	80078c2 <__ssputs_r+0x8c>
 8007872:	4629      	mov	r1, r5
 8007874:	f000 f960 	bl	8007b38 <_malloc_r>
 8007878:	4606      	mov	r6, r0
 800787a:	b360      	cbz	r0, 80078d6 <__ssputs_r+0xa0>
 800787c:	6921      	ldr	r1, [r4, #16]
 800787e:	464a      	mov	r2, r9
 8007880:	f7fe fe6e 	bl	8006560 <memcpy>
 8007884:	89a3      	ldrh	r3, [r4, #12]
 8007886:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800788a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800788e:	81a3      	strh	r3, [r4, #12]
 8007890:	6126      	str	r6, [r4, #16]
 8007892:	6165      	str	r5, [r4, #20]
 8007894:	444e      	add	r6, r9
 8007896:	eba5 0509 	sub.w	r5, r5, r9
 800789a:	6026      	str	r6, [r4, #0]
 800789c:	60a5      	str	r5, [r4, #8]
 800789e:	463e      	mov	r6, r7
 80078a0:	42be      	cmp	r6, r7
 80078a2:	d900      	bls.n	80078a6 <__ssputs_r+0x70>
 80078a4:	463e      	mov	r6, r7
 80078a6:	6820      	ldr	r0, [r4, #0]
 80078a8:	4632      	mov	r2, r6
 80078aa:	4641      	mov	r1, r8
 80078ac:	f000 ffb9 	bl	8008822 <memmove>
 80078b0:	68a3      	ldr	r3, [r4, #8]
 80078b2:	1b9b      	subs	r3, r3, r6
 80078b4:	60a3      	str	r3, [r4, #8]
 80078b6:	6823      	ldr	r3, [r4, #0]
 80078b8:	4433      	add	r3, r6
 80078ba:	6023      	str	r3, [r4, #0]
 80078bc:	2000      	movs	r0, #0
 80078be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078c2:	462a      	mov	r2, r5
 80078c4:	f000 ff71 	bl	80087aa <_realloc_r>
 80078c8:	4606      	mov	r6, r0
 80078ca:	2800      	cmp	r0, #0
 80078cc:	d1e0      	bne.n	8007890 <__ssputs_r+0x5a>
 80078ce:	6921      	ldr	r1, [r4, #16]
 80078d0:	4650      	mov	r0, sl
 80078d2:	f001 f84b 	bl	800896c <_free_r>
 80078d6:	230c      	movs	r3, #12
 80078d8:	f8ca 3000 	str.w	r3, [sl]
 80078dc:	89a3      	ldrh	r3, [r4, #12]
 80078de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078e2:	81a3      	strh	r3, [r4, #12]
 80078e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078e8:	e7e9      	b.n	80078be <__ssputs_r+0x88>
	...

080078ec <_svfiprintf_r>:
 80078ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f0:	4698      	mov	r8, r3
 80078f2:	898b      	ldrh	r3, [r1, #12]
 80078f4:	061b      	lsls	r3, r3, #24
 80078f6:	b09d      	sub	sp, #116	; 0x74
 80078f8:	4607      	mov	r7, r0
 80078fa:	460d      	mov	r5, r1
 80078fc:	4614      	mov	r4, r2
 80078fe:	d50e      	bpl.n	800791e <_svfiprintf_r+0x32>
 8007900:	690b      	ldr	r3, [r1, #16]
 8007902:	b963      	cbnz	r3, 800791e <_svfiprintf_r+0x32>
 8007904:	2140      	movs	r1, #64	; 0x40
 8007906:	f000 f917 	bl	8007b38 <_malloc_r>
 800790a:	6028      	str	r0, [r5, #0]
 800790c:	6128      	str	r0, [r5, #16]
 800790e:	b920      	cbnz	r0, 800791a <_svfiprintf_r+0x2e>
 8007910:	230c      	movs	r3, #12
 8007912:	603b      	str	r3, [r7, #0]
 8007914:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007918:	e0d0      	b.n	8007abc <_svfiprintf_r+0x1d0>
 800791a:	2340      	movs	r3, #64	; 0x40
 800791c:	616b      	str	r3, [r5, #20]
 800791e:	2300      	movs	r3, #0
 8007920:	9309      	str	r3, [sp, #36]	; 0x24
 8007922:	2320      	movs	r3, #32
 8007924:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007928:	f8cd 800c 	str.w	r8, [sp, #12]
 800792c:	2330      	movs	r3, #48	; 0x30
 800792e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007ad4 <_svfiprintf_r+0x1e8>
 8007932:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007936:	f04f 0901 	mov.w	r9, #1
 800793a:	4623      	mov	r3, r4
 800793c:	469a      	mov	sl, r3
 800793e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007942:	b10a      	cbz	r2, 8007948 <_svfiprintf_r+0x5c>
 8007944:	2a25      	cmp	r2, #37	; 0x25
 8007946:	d1f9      	bne.n	800793c <_svfiprintf_r+0x50>
 8007948:	ebba 0b04 	subs.w	fp, sl, r4
 800794c:	d00b      	beq.n	8007966 <_svfiprintf_r+0x7a>
 800794e:	465b      	mov	r3, fp
 8007950:	4622      	mov	r2, r4
 8007952:	4629      	mov	r1, r5
 8007954:	4638      	mov	r0, r7
 8007956:	f7ff ff6e 	bl	8007836 <__ssputs_r>
 800795a:	3001      	adds	r0, #1
 800795c:	f000 80a9 	beq.w	8007ab2 <_svfiprintf_r+0x1c6>
 8007960:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007962:	445a      	add	r2, fp
 8007964:	9209      	str	r2, [sp, #36]	; 0x24
 8007966:	f89a 3000 	ldrb.w	r3, [sl]
 800796a:	2b00      	cmp	r3, #0
 800796c:	f000 80a1 	beq.w	8007ab2 <_svfiprintf_r+0x1c6>
 8007970:	2300      	movs	r3, #0
 8007972:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007976:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800797a:	f10a 0a01 	add.w	sl, sl, #1
 800797e:	9304      	str	r3, [sp, #16]
 8007980:	9307      	str	r3, [sp, #28]
 8007982:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007986:	931a      	str	r3, [sp, #104]	; 0x68
 8007988:	4654      	mov	r4, sl
 800798a:	2205      	movs	r2, #5
 800798c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007990:	4850      	ldr	r0, [pc, #320]	; (8007ad4 <_svfiprintf_r+0x1e8>)
 8007992:	f7f8 fc55 	bl	8000240 <memchr>
 8007996:	9a04      	ldr	r2, [sp, #16]
 8007998:	b9d8      	cbnz	r0, 80079d2 <_svfiprintf_r+0xe6>
 800799a:	06d0      	lsls	r0, r2, #27
 800799c:	bf44      	itt	mi
 800799e:	2320      	movmi	r3, #32
 80079a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079a4:	0711      	lsls	r1, r2, #28
 80079a6:	bf44      	itt	mi
 80079a8:	232b      	movmi	r3, #43	; 0x2b
 80079aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079ae:	f89a 3000 	ldrb.w	r3, [sl]
 80079b2:	2b2a      	cmp	r3, #42	; 0x2a
 80079b4:	d015      	beq.n	80079e2 <_svfiprintf_r+0xf6>
 80079b6:	9a07      	ldr	r2, [sp, #28]
 80079b8:	4654      	mov	r4, sl
 80079ba:	2000      	movs	r0, #0
 80079bc:	f04f 0c0a 	mov.w	ip, #10
 80079c0:	4621      	mov	r1, r4
 80079c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079c6:	3b30      	subs	r3, #48	; 0x30
 80079c8:	2b09      	cmp	r3, #9
 80079ca:	d94d      	bls.n	8007a68 <_svfiprintf_r+0x17c>
 80079cc:	b1b0      	cbz	r0, 80079fc <_svfiprintf_r+0x110>
 80079ce:	9207      	str	r2, [sp, #28]
 80079d0:	e014      	b.n	80079fc <_svfiprintf_r+0x110>
 80079d2:	eba0 0308 	sub.w	r3, r0, r8
 80079d6:	fa09 f303 	lsl.w	r3, r9, r3
 80079da:	4313      	orrs	r3, r2
 80079dc:	9304      	str	r3, [sp, #16]
 80079de:	46a2      	mov	sl, r4
 80079e0:	e7d2      	b.n	8007988 <_svfiprintf_r+0x9c>
 80079e2:	9b03      	ldr	r3, [sp, #12]
 80079e4:	1d19      	adds	r1, r3, #4
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	9103      	str	r1, [sp, #12]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	bfbb      	ittet	lt
 80079ee:	425b      	neglt	r3, r3
 80079f0:	f042 0202 	orrlt.w	r2, r2, #2
 80079f4:	9307      	strge	r3, [sp, #28]
 80079f6:	9307      	strlt	r3, [sp, #28]
 80079f8:	bfb8      	it	lt
 80079fa:	9204      	strlt	r2, [sp, #16]
 80079fc:	7823      	ldrb	r3, [r4, #0]
 80079fe:	2b2e      	cmp	r3, #46	; 0x2e
 8007a00:	d10c      	bne.n	8007a1c <_svfiprintf_r+0x130>
 8007a02:	7863      	ldrb	r3, [r4, #1]
 8007a04:	2b2a      	cmp	r3, #42	; 0x2a
 8007a06:	d134      	bne.n	8007a72 <_svfiprintf_r+0x186>
 8007a08:	9b03      	ldr	r3, [sp, #12]
 8007a0a:	1d1a      	adds	r2, r3, #4
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	9203      	str	r2, [sp, #12]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	bfb8      	it	lt
 8007a14:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007a18:	3402      	adds	r4, #2
 8007a1a:	9305      	str	r3, [sp, #20]
 8007a1c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007ae4 <_svfiprintf_r+0x1f8>
 8007a20:	7821      	ldrb	r1, [r4, #0]
 8007a22:	2203      	movs	r2, #3
 8007a24:	4650      	mov	r0, sl
 8007a26:	f7f8 fc0b 	bl	8000240 <memchr>
 8007a2a:	b138      	cbz	r0, 8007a3c <_svfiprintf_r+0x150>
 8007a2c:	9b04      	ldr	r3, [sp, #16]
 8007a2e:	eba0 000a 	sub.w	r0, r0, sl
 8007a32:	2240      	movs	r2, #64	; 0x40
 8007a34:	4082      	lsls	r2, r0
 8007a36:	4313      	orrs	r3, r2
 8007a38:	3401      	adds	r4, #1
 8007a3a:	9304      	str	r3, [sp, #16]
 8007a3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a40:	4825      	ldr	r0, [pc, #148]	; (8007ad8 <_svfiprintf_r+0x1ec>)
 8007a42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a46:	2206      	movs	r2, #6
 8007a48:	f7f8 fbfa 	bl	8000240 <memchr>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d038      	beq.n	8007ac2 <_svfiprintf_r+0x1d6>
 8007a50:	4b22      	ldr	r3, [pc, #136]	; (8007adc <_svfiprintf_r+0x1f0>)
 8007a52:	bb1b      	cbnz	r3, 8007a9c <_svfiprintf_r+0x1b0>
 8007a54:	9b03      	ldr	r3, [sp, #12]
 8007a56:	3307      	adds	r3, #7
 8007a58:	f023 0307 	bic.w	r3, r3, #7
 8007a5c:	3308      	adds	r3, #8
 8007a5e:	9303      	str	r3, [sp, #12]
 8007a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a62:	4433      	add	r3, r6
 8007a64:	9309      	str	r3, [sp, #36]	; 0x24
 8007a66:	e768      	b.n	800793a <_svfiprintf_r+0x4e>
 8007a68:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a6c:	460c      	mov	r4, r1
 8007a6e:	2001      	movs	r0, #1
 8007a70:	e7a6      	b.n	80079c0 <_svfiprintf_r+0xd4>
 8007a72:	2300      	movs	r3, #0
 8007a74:	3401      	adds	r4, #1
 8007a76:	9305      	str	r3, [sp, #20]
 8007a78:	4619      	mov	r1, r3
 8007a7a:	f04f 0c0a 	mov.w	ip, #10
 8007a7e:	4620      	mov	r0, r4
 8007a80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a84:	3a30      	subs	r2, #48	; 0x30
 8007a86:	2a09      	cmp	r2, #9
 8007a88:	d903      	bls.n	8007a92 <_svfiprintf_r+0x1a6>
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d0c6      	beq.n	8007a1c <_svfiprintf_r+0x130>
 8007a8e:	9105      	str	r1, [sp, #20]
 8007a90:	e7c4      	b.n	8007a1c <_svfiprintf_r+0x130>
 8007a92:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a96:	4604      	mov	r4, r0
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e7f0      	b.n	8007a7e <_svfiprintf_r+0x192>
 8007a9c:	ab03      	add	r3, sp, #12
 8007a9e:	9300      	str	r3, [sp, #0]
 8007aa0:	462a      	mov	r2, r5
 8007aa2:	4b0f      	ldr	r3, [pc, #60]	; (8007ae0 <_svfiprintf_r+0x1f4>)
 8007aa4:	a904      	add	r1, sp, #16
 8007aa6:	4638      	mov	r0, r7
 8007aa8:	f7fd f83a 	bl	8004b20 <_printf_float>
 8007aac:	1c42      	adds	r2, r0, #1
 8007aae:	4606      	mov	r6, r0
 8007ab0:	d1d6      	bne.n	8007a60 <_svfiprintf_r+0x174>
 8007ab2:	89ab      	ldrh	r3, [r5, #12]
 8007ab4:	065b      	lsls	r3, r3, #25
 8007ab6:	f53f af2d 	bmi.w	8007914 <_svfiprintf_r+0x28>
 8007aba:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007abc:	b01d      	add	sp, #116	; 0x74
 8007abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ac2:	ab03      	add	r3, sp, #12
 8007ac4:	9300      	str	r3, [sp, #0]
 8007ac6:	462a      	mov	r2, r5
 8007ac8:	4b05      	ldr	r3, [pc, #20]	; (8007ae0 <_svfiprintf_r+0x1f4>)
 8007aca:	a904      	add	r1, sp, #16
 8007acc:	4638      	mov	r0, r7
 8007ace:	f7fd faaf 	bl	8005030 <_printf_i>
 8007ad2:	e7eb      	b.n	8007aac <_svfiprintf_r+0x1c0>
 8007ad4:	0800930e 	.word	0x0800930e
 8007ad8:	08009318 	.word	0x08009318
 8007adc:	08004b21 	.word	0x08004b21
 8007ae0:	08007837 	.word	0x08007837
 8007ae4:	08009314 	.word	0x08009314

08007ae8 <malloc>:
 8007ae8:	4b02      	ldr	r3, [pc, #8]	; (8007af4 <malloc+0xc>)
 8007aea:	4601      	mov	r1, r0
 8007aec:	6818      	ldr	r0, [r3, #0]
 8007aee:	f000 b823 	b.w	8007b38 <_malloc_r>
 8007af2:	bf00      	nop
 8007af4:	200001d4 	.word	0x200001d4

08007af8 <sbrk_aligned>:
 8007af8:	b570      	push	{r4, r5, r6, lr}
 8007afa:	4e0e      	ldr	r6, [pc, #56]	; (8007b34 <sbrk_aligned+0x3c>)
 8007afc:	460c      	mov	r4, r1
 8007afe:	6831      	ldr	r1, [r6, #0]
 8007b00:	4605      	mov	r5, r0
 8007b02:	b911      	cbnz	r1, 8007b0a <sbrk_aligned+0x12>
 8007b04:	f000 fedc 	bl	80088c0 <_sbrk_r>
 8007b08:	6030      	str	r0, [r6, #0]
 8007b0a:	4621      	mov	r1, r4
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	f000 fed7 	bl	80088c0 <_sbrk_r>
 8007b12:	1c43      	adds	r3, r0, #1
 8007b14:	d00a      	beq.n	8007b2c <sbrk_aligned+0x34>
 8007b16:	1cc4      	adds	r4, r0, #3
 8007b18:	f024 0403 	bic.w	r4, r4, #3
 8007b1c:	42a0      	cmp	r0, r4
 8007b1e:	d007      	beq.n	8007b30 <sbrk_aligned+0x38>
 8007b20:	1a21      	subs	r1, r4, r0
 8007b22:	4628      	mov	r0, r5
 8007b24:	f000 fecc 	bl	80088c0 <_sbrk_r>
 8007b28:	3001      	adds	r0, #1
 8007b2a:	d101      	bne.n	8007b30 <sbrk_aligned+0x38>
 8007b2c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007b30:	4620      	mov	r0, r4
 8007b32:	bd70      	pop	{r4, r5, r6, pc}
 8007b34:	20000480 	.word	0x20000480

08007b38 <_malloc_r>:
 8007b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b3c:	1ccd      	adds	r5, r1, #3
 8007b3e:	f025 0503 	bic.w	r5, r5, #3
 8007b42:	3508      	adds	r5, #8
 8007b44:	2d0c      	cmp	r5, #12
 8007b46:	bf38      	it	cc
 8007b48:	250c      	movcc	r5, #12
 8007b4a:	2d00      	cmp	r5, #0
 8007b4c:	4607      	mov	r7, r0
 8007b4e:	db01      	blt.n	8007b54 <_malloc_r+0x1c>
 8007b50:	42a9      	cmp	r1, r5
 8007b52:	d905      	bls.n	8007b60 <_malloc_r+0x28>
 8007b54:	230c      	movs	r3, #12
 8007b56:	603b      	str	r3, [r7, #0]
 8007b58:	2600      	movs	r6, #0
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b60:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007c34 <_malloc_r+0xfc>
 8007b64:	f000 f928 	bl	8007db8 <__malloc_lock>
 8007b68:	f8d8 3000 	ldr.w	r3, [r8]
 8007b6c:	461c      	mov	r4, r3
 8007b6e:	bb5c      	cbnz	r4, 8007bc8 <_malloc_r+0x90>
 8007b70:	4629      	mov	r1, r5
 8007b72:	4638      	mov	r0, r7
 8007b74:	f7ff ffc0 	bl	8007af8 <sbrk_aligned>
 8007b78:	1c43      	adds	r3, r0, #1
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	d155      	bne.n	8007c2a <_malloc_r+0xf2>
 8007b7e:	f8d8 4000 	ldr.w	r4, [r8]
 8007b82:	4626      	mov	r6, r4
 8007b84:	2e00      	cmp	r6, #0
 8007b86:	d145      	bne.n	8007c14 <_malloc_r+0xdc>
 8007b88:	2c00      	cmp	r4, #0
 8007b8a:	d048      	beq.n	8007c1e <_malloc_r+0xe6>
 8007b8c:	6823      	ldr	r3, [r4, #0]
 8007b8e:	4631      	mov	r1, r6
 8007b90:	4638      	mov	r0, r7
 8007b92:	eb04 0903 	add.w	r9, r4, r3
 8007b96:	f000 fe93 	bl	80088c0 <_sbrk_r>
 8007b9a:	4581      	cmp	r9, r0
 8007b9c:	d13f      	bne.n	8007c1e <_malloc_r+0xe6>
 8007b9e:	6821      	ldr	r1, [r4, #0]
 8007ba0:	1a6d      	subs	r5, r5, r1
 8007ba2:	4629      	mov	r1, r5
 8007ba4:	4638      	mov	r0, r7
 8007ba6:	f7ff ffa7 	bl	8007af8 <sbrk_aligned>
 8007baa:	3001      	adds	r0, #1
 8007bac:	d037      	beq.n	8007c1e <_malloc_r+0xe6>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	442b      	add	r3, r5
 8007bb2:	6023      	str	r3, [r4, #0]
 8007bb4:	f8d8 3000 	ldr.w	r3, [r8]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d038      	beq.n	8007c2e <_malloc_r+0xf6>
 8007bbc:	685a      	ldr	r2, [r3, #4]
 8007bbe:	42a2      	cmp	r2, r4
 8007bc0:	d12b      	bne.n	8007c1a <_malloc_r+0xe2>
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	605a      	str	r2, [r3, #4]
 8007bc6:	e00f      	b.n	8007be8 <_malloc_r+0xb0>
 8007bc8:	6822      	ldr	r2, [r4, #0]
 8007bca:	1b52      	subs	r2, r2, r5
 8007bcc:	d41f      	bmi.n	8007c0e <_malloc_r+0xd6>
 8007bce:	2a0b      	cmp	r2, #11
 8007bd0:	d917      	bls.n	8007c02 <_malloc_r+0xca>
 8007bd2:	1961      	adds	r1, r4, r5
 8007bd4:	42a3      	cmp	r3, r4
 8007bd6:	6025      	str	r5, [r4, #0]
 8007bd8:	bf18      	it	ne
 8007bda:	6059      	strne	r1, [r3, #4]
 8007bdc:	6863      	ldr	r3, [r4, #4]
 8007bde:	bf08      	it	eq
 8007be0:	f8c8 1000 	streq.w	r1, [r8]
 8007be4:	5162      	str	r2, [r4, r5]
 8007be6:	604b      	str	r3, [r1, #4]
 8007be8:	4638      	mov	r0, r7
 8007bea:	f104 060b 	add.w	r6, r4, #11
 8007bee:	f000 f8e9 	bl	8007dc4 <__malloc_unlock>
 8007bf2:	f026 0607 	bic.w	r6, r6, #7
 8007bf6:	1d23      	adds	r3, r4, #4
 8007bf8:	1af2      	subs	r2, r6, r3
 8007bfa:	d0ae      	beq.n	8007b5a <_malloc_r+0x22>
 8007bfc:	1b9b      	subs	r3, r3, r6
 8007bfe:	50a3      	str	r3, [r4, r2]
 8007c00:	e7ab      	b.n	8007b5a <_malloc_r+0x22>
 8007c02:	42a3      	cmp	r3, r4
 8007c04:	6862      	ldr	r2, [r4, #4]
 8007c06:	d1dd      	bne.n	8007bc4 <_malloc_r+0x8c>
 8007c08:	f8c8 2000 	str.w	r2, [r8]
 8007c0c:	e7ec      	b.n	8007be8 <_malloc_r+0xb0>
 8007c0e:	4623      	mov	r3, r4
 8007c10:	6864      	ldr	r4, [r4, #4]
 8007c12:	e7ac      	b.n	8007b6e <_malloc_r+0x36>
 8007c14:	4634      	mov	r4, r6
 8007c16:	6876      	ldr	r6, [r6, #4]
 8007c18:	e7b4      	b.n	8007b84 <_malloc_r+0x4c>
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	e7cc      	b.n	8007bb8 <_malloc_r+0x80>
 8007c1e:	230c      	movs	r3, #12
 8007c20:	603b      	str	r3, [r7, #0]
 8007c22:	4638      	mov	r0, r7
 8007c24:	f000 f8ce 	bl	8007dc4 <__malloc_unlock>
 8007c28:	e797      	b.n	8007b5a <_malloc_r+0x22>
 8007c2a:	6025      	str	r5, [r4, #0]
 8007c2c:	e7dc      	b.n	8007be8 <_malloc_r+0xb0>
 8007c2e:	605b      	str	r3, [r3, #4]
 8007c30:	deff      	udf	#255	; 0xff
 8007c32:	bf00      	nop
 8007c34:	2000047c 	.word	0x2000047c

08007c38 <__ascii_mbtowc>:
 8007c38:	b082      	sub	sp, #8
 8007c3a:	b901      	cbnz	r1, 8007c3e <__ascii_mbtowc+0x6>
 8007c3c:	a901      	add	r1, sp, #4
 8007c3e:	b142      	cbz	r2, 8007c52 <__ascii_mbtowc+0x1a>
 8007c40:	b14b      	cbz	r3, 8007c56 <__ascii_mbtowc+0x1e>
 8007c42:	7813      	ldrb	r3, [r2, #0]
 8007c44:	600b      	str	r3, [r1, #0]
 8007c46:	7812      	ldrb	r2, [r2, #0]
 8007c48:	1e10      	subs	r0, r2, #0
 8007c4a:	bf18      	it	ne
 8007c4c:	2001      	movne	r0, #1
 8007c4e:	b002      	add	sp, #8
 8007c50:	4770      	bx	lr
 8007c52:	4610      	mov	r0, r2
 8007c54:	e7fb      	b.n	8007c4e <__ascii_mbtowc+0x16>
 8007c56:	f06f 0001 	mvn.w	r0, #1
 8007c5a:	e7f8      	b.n	8007c4e <__ascii_mbtowc+0x16>

08007c5c <__sflush_r>:
 8007c5c:	898a      	ldrh	r2, [r1, #12]
 8007c5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c62:	4605      	mov	r5, r0
 8007c64:	0710      	lsls	r0, r2, #28
 8007c66:	460c      	mov	r4, r1
 8007c68:	d458      	bmi.n	8007d1c <__sflush_r+0xc0>
 8007c6a:	684b      	ldr	r3, [r1, #4]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	dc05      	bgt.n	8007c7c <__sflush_r+0x20>
 8007c70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	dc02      	bgt.n	8007c7c <__sflush_r+0x20>
 8007c76:	2000      	movs	r0, #0
 8007c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c7e:	2e00      	cmp	r6, #0
 8007c80:	d0f9      	beq.n	8007c76 <__sflush_r+0x1a>
 8007c82:	2300      	movs	r3, #0
 8007c84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c88:	682f      	ldr	r7, [r5, #0]
 8007c8a:	6a21      	ldr	r1, [r4, #32]
 8007c8c:	602b      	str	r3, [r5, #0]
 8007c8e:	d032      	beq.n	8007cf6 <__sflush_r+0x9a>
 8007c90:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c92:	89a3      	ldrh	r3, [r4, #12]
 8007c94:	075a      	lsls	r2, r3, #29
 8007c96:	d505      	bpl.n	8007ca4 <__sflush_r+0x48>
 8007c98:	6863      	ldr	r3, [r4, #4]
 8007c9a:	1ac0      	subs	r0, r0, r3
 8007c9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c9e:	b10b      	cbz	r3, 8007ca4 <__sflush_r+0x48>
 8007ca0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ca2:	1ac0      	subs	r0, r0, r3
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007caa:	6a21      	ldr	r1, [r4, #32]
 8007cac:	4628      	mov	r0, r5
 8007cae:	47b0      	blx	r6
 8007cb0:	1c43      	adds	r3, r0, #1
 8007cb2:	89a3      	ldrh	r3, [r4, #12]
 8007cb4:	d106      	bne.n	8007cc4 <__sflush_r+0x68>
 8007cb6:	6829      	ldr	r1, [r5, #0]
 8007cb8:	291d      	cmp	r1, #29
 8007cba:	d82b      	bhi.n	8007d14 <__sflush_r+0xb8>
 8007cbc:	4a29      	ldr	r2, [pc, #164]	; (8007d64 <__sflush_r+0x108>)
 8007cbe:	410a      	asrs	r2, r1
 8007cc0:	07d6      	lsls	r6, r2, #31
 8007cc2:	d427      	bmi.n	8007d14 <__sflush_r+0xb8>
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	6062      	str	r2, [r4, #4]
 8007cc8:	04d9      	lsls	r1, r3, #19
 8007cca:	6922      	ldr	r2, [r4, #16]
 8007ccc:	6022      	str	r2, [r4, #0]
 8007cce:	d504      	bpl.n	8007cda <__sflush_r+0x7e>
 8007cd0:	1c42      	adds	r2, r0, #1
 8007cd2:	d101      	bne.n	8007cd8 <__sflush_r+0x7c>
 8007cd4:	682b      	ldr	r3, [r5, #0]
 8007cd6:	b903      	cbnz	r3, 8007cda <__sflush_r+0x7e>
 8007cd8:	6560      	str	r0, [r4, #84]	; 0x54
 8007cda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cdc:	602f      	str	r7, [r5, #0]
 8007cde:	2900      	cmp	r1, #0
 8007ce0:	d0c9      	beq.n	8007c76 <__sflush_r+0x1a>
 8007ce2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ce6:	4299      	cmp	r1, r3
 8007ce8:	d002      	beq.n	8007cf0 <__sflush_r+0x94>
 8007cea:	4628      	mov	r0, r5
 8007cec:	f000 fe3e 	bl	800896c <_free_r>
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	6360      	str	r0, [r4, #52]	; 0x34
 8007cf4:	e7c0      	b.n	8007c78 <__sflush_r+0x1c>
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	47b0      	blx	r6
 8007cfc:	1c41      	adds	r1, r0, #1
 8007cfe:	d1c8      	bne.n	8007c92 <__sflush_r+0x36>
 8007d00:	682b      	ldr	r3, [r5, #0]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d0c5      	beq.n	8007c92 <__sflush_r+0x36>
 8007d06:	2b1d      	cmp	r3, #29
 8007d08:	d001      	beq.n	8007d0e <__sflush_r+0xb2>
 8007d0a:	2b16      	cmp	r3, #22
 8007d0c:	d101      	bne.n	8007d12 <__sflush_r+0xb6>
 8007d0e:	602f      	str	r7, [r5, #0]
 8007d10:	e7b1      	b.n	8007c76 <__sflush_r+0x1a>
 8007d12:	89a3      	ldrh	r3, [r4, #12]
 8007d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d18:	81a3      	strh	r3, [r4, #12]
 8007d1a:	e7ad      	b.n	8007c78 <__sflush_r+0x1c>
 8007d1c:	690f      	ldr	r7, [r1, #16]
 8007d1e:	2f00      	cmp	r7, #0
 8007d20:	d0a9      	beq.n	8007c76 <__sflush_r+0x1a>
 8007d22:	0793      	lsls	r3, r2, #30
 8007d24:	680e      	ldr	r6, [r1, #0]
 8007d26:	bf08      	it	eq
 8007d28:	694b      	ldreq	r3, [r1, #20]
 8007d2a:	600f      	str	r7, [r1, #0]
 8007d2c:	bf18      	it	ne
 8007d2e:	2300      	movne	r3, #0
 8007d30:	eba6 0807 	sub.w	r8, r6, r7
 8007d34:	608b      	str	r3, [r1, #8]
 8007d36:	f1b8 0f00 	cmp.w	r8, #0
 8007d3a:	dd9c      	ble.n	8007c76 <__sflush_r+0x1a>
 8007d3c:	6a21      	ldr	r1, [r4, #32]
 8007d3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d40:	4643      	mov	r3, r8
 8007d42:	463a      	mov	r2, r7
 8007d44:	4628      	mov	r0, r5
 8007d46:	47b0      	blx	r6
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	dc06      	bgt.n	8007d5a <__sflush_r+0xfe>
 8007d4c:	89a3      	ldrh	r3, [r4, #12]
 8007d4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d52:	81a3      	strh	r3, [r4, #12]
 8007d54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d58:	e78e      	b.n	8007c78 <__sflush_r+0x1c>
 8007d5a:	4407      	add	r7, r0
 8007d5c:	eba8 0800 	sub.w	r8, r8, r0
 8007d60:	e7e9      	b.n	8007d36 <__sflush_r+0xda>
 8007d62:	bf00      	nop
 8007d64:	dfbffffe 	.word	0xdfbffffe

08007d68 <_fflush_r>:
 8007d68:	b538      	push	{r3, r4, r5, lr}
 8007d6a:	690b      	ldr	r3, [r1, #16]
 8007d6c:	4605      	mov	r5, r0
 8007d6e:	460c      	mov	r4, r1
 8007d70:	b913      	cbnz	r3, 8007d78 <_fflush_r+0x10>
 8007d72:	2500      	movs	r5, #0
 8007d74:	4628      	mov	r0, r5
 8007d76:	bd38      	pop	{r3, r4, r5, pc}
 8007d78:	b118      	cbz	r0, 8007d82 <_fflush_r+0x1a>
 8007d7a:	6a03      	ldr	r3, [r0, #32]
 8007d7c:	b90b      	cbnz	r3, 8007d82 <_fflush_r+0x1a>
 8007d7e:	f7fd fd17 	bl	80057b0 <__sinit>
 8007d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d0f3      	beq.n	8007d72 <_fflush_r+0xa>
 8007d8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d8c:	07d0      	lsls	r0, r2, #31
 8007d8e:	d404      	bmi.n	8007d9a <_fflush_r+0x32>
 8007d90:	0599      	lsls	r1, r3, #22
 8007d92:	d402      	bmi.n	8007d9a <_fflush_r+0x32>
 8007d94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d96:	f7fe fbe1 	bl	800655c <__retarget_lock_acquire_recursive>
 8007d9a:	4628      	mov	r0, r5
 8007d9c:	4621      	mov	r1, r4
 8007d9e:	f7ff ff5d 	bl	8007c5c <__sflush_r>
 8007da2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007da4:	07da      	lsls	r2, r3, #31
 8007da6:	4605      	mov	r5, r0
 8007da8:	d4e4      	bmi.n	8007d74 <_fflush_r+0xc>
 8007daa:	89a3      	ldrh	r3, [r4, #12]
 8007dac:	059b      	lsls	r3, r3, #22
 8007dae:	d4e1      	bmi.n	8007d74 <_fflush_r+0xc>
 8007db0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007db2:	f7fe fbd4 	bl	800655e <__retarget_lock_release_recursive>
 8007db6:	e7dd      	b.n	8007d74 <_fflush_r+0xc>

08007db8 <__malloc_lock>:
 8007db8:	4801      	ldr	r0, [pc, #4]	; (8007dc0 <__malloc_lock+0x8>)
 8007dba:	f7fe bbcf 	b.w	800655c <__retarget_lock_acquire_recursive>
 8007dbe:	bf00      	nop
 8007dc0:	20000478 	.word	0x20000478

08007dc4 <__malloc_unlock>:
 8007dc4:	4801      	ldr	r0, [pc, #4]	; (8007dcc <__malloc_unlock+0x8>)
 8007dc6:	f7fe bbca 	b.w	800655e <__retarget_lock_release_recursive>
 8007dca:	bf00      	nop
 8007dcc:	20000478 	.word	0x20000478

08007dd0 <_Balloc>:
 8007dd0:	b570      	push	{r4, r5, r6, lr}
 8007dd2:	69c6      	ldr	r6, [r0, #28]
 8007dd4:	4604      	mov	r4, r0
 8007dd6:	460d      	mov	r5, r1
 8007dd8:	b976      	cbnz	r6, 8007df8 <_Balloc+0x28>
 8007dda:	2010      	movs	r0, #16
 8007ddc:	f7ff fe84 	bl	8007ae8 <malloc>
 8007de0:	4602      	mov	r2, r0
 8007de2:	61e0      	str	r0, [r4, #28]
 8007de4:	b920      	cbnz	r0, 8007df0 <_Balloc+0x20>
 8007de6:	4b18      	ldr	r3, [pc, #96]	; (8007e48 <_Balloc+0x78>)
 8007de8:	4818      	ldr	r0, [pc, #96]	; (8007e4c <_Balloc+0x7c>)
 8007dea:	216b      	movs	r1, #107	; 0x6b
 8007dec:	f000 fd8a 	bl	8008904 <__assert_func>
 8007df0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007df4:	6006      	str	r6, [r0, #0]
 8007df6:	60c6      	str	r6, [r0, #12]
 8007df8:	69e6      	ldr	r6, [r4, #28]
 8007dfa:	68f3      	ldr	r3, [r6, #12]
 8007dfc:	b183      	cbz	r3, 8007e20 <_Balloc+0x50>
 8007dfe:	69e3      	ldr	r3, [r4, #28]
 8007e00:	68db      	ldr	r3, [r3, #12]
 8007e02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e06:	b9b8      	cbnz	r0, 8007e38 <_Balloc+0x68>
 8007e08:	2101      	movs	r1, #1
 8007e0a:	fa01 f605 	lsl.w	r6, r1, r5
 8007e0e:	1d72      	adds	r2, r6, #5
 8007e10:	0092      	lsls	r2, r2, #2
 8007e12:	4620      	mov	r0, r4
 8007e14:	f000 fd94 	bl	8008940 <_calloc_r>
 8007e18:	b160      	cbz	r0, 8007e34 <_Balloc+0x64>
 8007e1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e1e:	e00e      	b.n	8007e3e <_Balloc+0x6e>
 8007e20:	2221      	movs	r2, #33	; 0x21
 8007e22:	2104      	movs	r1, #4
 8007e24:	4620      	mov	r0, r4
 8007e26:	f000 fd8b 	bl	8008940 <_calloc_r>
 8007e2a:	69e3      	ldr	r3, [r4, #28]
 8007e2c:	60f0      	str	r0, [r6, #12]
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d1e4      	bne.n	8007dfe <_Balloc+0x2e>
 8007e34:	2000      	movs	r0, #0
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	6802      	ldr	r2, [r0, #0]
 8007e3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e44:	e7f7      	b.n	8007e36 <_Balloc+0x66>
 8007e46:	bf00      	nop
 8007e48:	0800922e 	.word	0x0800922e
 8007e4c:	0800931f 	.word	0x0800931f

08007e50 <_Bfree>:
 8007e50:	b570      	push	{r4, r5, r6, lr}
 8007e52:	69c6      	ldr	r6, [r0, #28]
 8007e54:	4605      	mov	r5, r0
 8007e56:	460c      	mov	r4, r1
 8007e58:	b976      	cbnz	r6, 8007e78 <_Bfree+0x28>
 8007e5a:	2010      	movs	r0, #16
 8007e5c:	f7ff fe44 	bl	8007ae8 <malloc>
 8007e60:	4602      	mov	r2, r0
 8007e62:	61e8      	str	r0, [r5, #28]
 8007e64:	b920      	cbnz	r0, 8007e70 <_Bfree+0x20>
 8007e66:	4b09      	ldr	r3, [pc, #36]	; (8007e8c <_Bfree+0x3c>)
 8007e68:	4809      	ldr	r0, [pc, #36]	; (8007e90 <_Bfree+0x40>)
 8007e6a:	218f      	movs	r1, #143	; 0x8f
 8007e6c:	f000 fd4a 	bl	8008904 <__assert_func>
 8007e70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e74:	6006      	str	r6, [r0, #0]
 8007e76:	60c6      	str	r6, [r0, #12]
 8007e78:	b13c      	cbz	r4, 8007e8a <_Bfree+0x3a>
 8007e7a:	69eb      	ldr	r3, [r5, #28]
 8007e7c:	6862      	ldr	r2, [r4, #4]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e84:	6021      	str	r1, [r4, #0]
 8007e86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e8a:	bd70      	pop	{r4, r5, r6, pc}
 8007e8c:	0800922e 	.word	0x0800922e
 8007e90:	0800931f 	.word	0x0800931f

08007e94 <__multadd>:
 8007e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e98:	690d      	ldr	r5, [r1, #16]
 8007e9a:	4607      	mov	r7, r0
 8007e9c:	460c      	mov	r4, r1
 8007e9e:	461e      	mov	r6, r3
 8007ea0:	f101 0c14 	add.w	ip, r1, #20
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	f8dc 3000 	ldr.w	r3, [ip]
 8007eaa:	b299      	uxth	r1, r3
 8007eac:	fb02 6101 	mla	r1, r2, r1, r6
 8007eb0:	0c1e      	lsrs	r6, r3, #16
 8007eb2:	0c0b      	lsrs	r3, r1, #16
 8007eb4:	fb02 3306 	mla	r3, r2, r6, r3
 8007eb8:	b289      	uxth	r1, r1
 8007eba:	3001      	adds	r0, #1
 8007ebc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ec0:	4285      	cmp	r5, r0
 8007ec2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ec6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007eca:	dcec      	bgt.n	8007ea6 <__multadd+0x12>
 8007ecc:	b30e      	cbz	r6, 8007f12 <__multadd+0x7e>
 8007ece:	68a3      	ldr	r3, [r4, #8]
 8007ed0:	42ab      	cmp	r3, r5
 8007ed2:	dc19      	bgt.n	8007f08 <__multadd+0x74>
 8007ed4:	6861      	ldr	r1, [r4, #4]
 8007ed6:	4638      	mov	r0, r7
 8007ed8:	3101      	adds	r1, #1
 8007eda:	f7ff ff79 	bl	8007dd0 <_Balloc>
 8007ede:	4680      	mov	r8, r0
 8007ee0:	b928      	cbnz	r0, 8007eee <__multadd+0x5a>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	4b0c      	ldr	r3, [pc, #48]	; (8007f18 <__multadd+0x84>)
 8007ee6:	480d      	ldr	r0, [pc, #52]	; (8007f1c <__multadd+0x88>)
 8007ee8:	21ba      	movs	r1, #186	; 0xba
 8007eea:	f000 fd0b 	bl	8008904 <__assert_func>
 8007eee:	6922      	ldr	r2, [r4, #16]
 8007ef0:	3202      	adds	r2, #2
 8007ef2:	f104 010c 	add.w	r1, r4, #12
 8007ef6:	0092      	lsls	r2, r2, #2
 8007ef8:	300c      	adds	r0, #12
 8007efa:	f7fe fb31 	bl	8006560 <memcpy>
 8007efe:	4621      	mov	r1, r4
 8007f00:	4638      	mov	r0, r7
 8007f02:	f7ff ffa5 	bl	8007e50 <_Bfree>
 8007f06:	4644      	mov	r4, r8
 8007f08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f0c:	3501      	adds	r5, #1
 8007f0e:	615e      	str	r6, [r3, #20]
 8007f10:	6125      	str	r5, [r4, #16]
 8007f12:	4620      	mov	r0, r4
 8007f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f18:	0800929d 	.word	0x0800929d
 8007f1c:	0800931f 	.word	0x0800931f

08007f20 <__s2b>:
 8007f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f24:	460c      	mov	r4, r1
 8007f26:	4615      	mov	r5, r2
 8007f28:	461f      	mov	r7, r3
 8007f2a:	2209      	movs	r2, #9
 8007f2c:	3308      	adds	r3, #8
 8007f2e:	4606      	mov	r6, r0
 8007f30:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f34:	2100      	movs	r1, #0
 8007f36:	2201      	movs	r2, #1
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	db09      	blt.n	8007f50 <__s2b+0x30>
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	f7ff ff47 	bl	8007dd0 <_Balloc>
 8007f42:	b940      	cbnz	r0, 8007f56 <__s2b+0x36>
 8007f44:	4602      	mov	r2, r0
 8007f46:	4b19      	ldr	r3, [pc, #100]	; (8007fac <__s2b+0x8c>)
 8007f48:	4819      	ldr	r0, [pc, #100]	; (8007fb0 <__s2b+0x90>)
 8007f4a:	21d3      	movs	r1, #211	; 0xd3
 8007f4c:	f000 fcda 	bl	8008904 <__assert_func>
 8007f50:	0052      	lsls	r2, r2, #1
 8007f52:	3101      	adds	r1, #1
 8007f54:	e7f0      	b.n	8007f38 <__s2b+0x18>
 8007f56:	9b08      	ldr	r3, [sp, #32]
 8007f58:	6143      	str	r3, [r0, #20]
 8007f5a:	2d09      	cmp	r5, #9
 8007f5c:	f04f 0301 	mov.w	r3, #1
 8007f60:	6103      	str	r3, [r0, #16]
 8007f62:	dd16      	ble.n	8007f92 <__s2b+0x72>
 8007f64:	f104 0909 	add.w	r9, r4, #9
 8007f68:	46c8      	mov	r8, r9
 8007f6a:	442c      	add	r4, r5
 8007f6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007f70:	4601      	mov	r1, r0
 8007f72:	3b30      	subs	r3, #48	; 0x30
 8007f74:	220a      	movs	r2, #10
 8007f76:	4630      	mov	r0, r6
 8007f78:	f7ff ff8c 	bl	8007e94 <__multadd>
 8007f7c:	45a0      	cmp	r8, r4
 8007f7e:	d1f5      	bne.n	8007f6c <__s2b+0x4c>
 8007f80:	f1a5 0408 	sub.w	r4, r5, #8
 8007f84:	444c      	add	r4, r9
 8007f86:	1b2d      	subs	r5, r5, r4
 8007f88:	1963      	adds	r3, r4, r5
 8007f8a:	42bb      	cmp	r3, r7
 8007f8c:	db04      	blt.n	8007f98 <__s2b+0x78>
 8007f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f92:	340a      	adds	r4, #10
 8007f94:	2509      	movs	r5, #9
 8007f96:	e7f6      	b.n	8007f86 <__s2b+0x66>
 8007f98:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f9c:	4601      	mov	r1, r0
 8007f9e:	3b30      	subs	r3, #48	; 0x30
 8007fa0:	220a      	movs	r2, #10
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	f7ff ff76 	bl	8007e94 <__multadd>
 8007fa8:	e7ee      	b.n	8007f88 <__s2b+0x68>
 8007faa:	bf00      	nop
 8007fac:	0800929d 	.word	0x0800929d
 8007fb0:	0800931f 	.word	0x0800931f

08007fb4 <__hi0bits>:
 8007fb4:	0c03      	lsrs	r3, r0, #16
 8007fb6:	041b      	lsls	r3, r3, #16
 8007fb8:	b9d3      	cbnz	r3, 8007ff0 <__hi0bits+0x3c>
 8007fba:	0400      	lsls	r0, r0, #16
 8007fbc:	2310      	movs	r3, #16
 8007fbe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007fc2:	bf04      	itt	eq
 8007fc4:	0200      	lsleq	r0, r0, #8
 8007fc6:	3308      	addeq	r3, #8
 8007fc8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007fcc:	bf04      	itt	eq
 8007fce:	0100      	lsleq	r0, r0, #4
 8007fd0:	3304      	addeq	r3, #4
 8007fd2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007fd6:	bf04      	itt	eq
 8007fd8:	0080      	lsleq	r0, r0, #2
 8007fda:	3302      	addeq	r3, #2
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	db05      	blt.n	8007fec <__hi0bits+0x38>
 8007fe0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007fe4:	f103 0301 	add.w	r3, r3, #1
 8007fe8:	bf08      	it	eq
 8007fea:	2320      	moveq	r3, #32
 8007fec:	4618      	mov	r0, r3
 8007fee:	4770      	bx	lr
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	e7e4      	b.n	8007fbe <__hi0bits+0xa>

08007ff4 <__lo0bits>:
 8007ff4:	6803      	ldr	r3, [r0, #0]
 8007ff6:	f013 0207 	ands.w	r2, r3, #7
 8007ffa:	d00c      	beq.n	8008016 <__lo0bits+0x22>
 8007ffc:	07d9      	lsls	r1, r3, #31
 8007ffe:	d422      	bmi.n	8008046 <__lo0bits+0x52>
 8008000:	079a      	lsls	r2, r3, #30
 8008002:	bf49      	itett	mi
 8008004:	085b      	lsrmi	r3, r3, #1
 8008006:	089b      	lsrpl	r3, r3, #2
 8008008:	6003      	strmi	r3, [r0, #0]
 800800a:	2201      	movmi	r2, #1
 800800c:	bf5c      	itt	pl
 800800e:	6003      	strpl	r3, [r0, #0]
 8008010:	2202      	movpl	r2, #2
 8008012:	4610      	mov	r0, r2
 8008014:	4770      	bx	lr
 8008016:	b299      	uxth	r1, r3
 8008018:	b909      	cbnz	r1, 800801e <__lo0bits+0x2a>
 800801a:	0c1b      	lsrs	r3, r3, #16
 800801c:	2210      	movs	r2, #16
 800801e:	b2d9      	uxtb	r1, r3
 8008020:	b909      	cbnz	r1, 8008026 <__lo0bits+0x32>
 8008022:	3208      	adds	r2, #8
 8008024:	0a1b      	lsrs	r3, r3, #8
 8008026:	0719      	lsls	r1, r3, #28
 8008028:	bf04      	itt	eq
 800802a:	091b      	lsreq	r3, r3, #4
 800802c:	3204      	addeq	r2, #4
 800802e:	0799      	lsls	r1, r3, #30
 8008030:	bf04      	itt	eq
 8008032:	089b      	lsreq	r3, r3, #2
 8008034:	3202      	addeq	r2, #2
 8008036:	07d9      	lsls	r1, r3, #31
 8008038:	d403      	bmi.n	8008042 <__lo0bits+0x4e>
 800803a:	085b      	lsrs	r3, r3, #1
 800803c:	f102 0201 	add.w	r2, r2, #1
 8008040:	d003      	beq.n	800804a <__lo0bits+0x56>
 8008042:	6003      	str	r3, [r0, #0]
 8008044:	e7e5      	b.n	8008012 <__lo0bits+0x1e>
 8008046:	2200      	movs	r2, #0
 8008048:	e7e3      	b.n	8008012 <__lo0bits+0x1e>
 800804a:	2220      	movs	r2, #32
 800804c:	e7e1      	b.n	8008012 <__lo0bits+0x1e>
	...

08008050 <__i2b>:
 8008050:	b510      	push	{r4, lr}
 8008052:	460c      	mov	r4, r1
 8008054:	2101      	movs	r1, #1
 8008056:	f7ff febb 	bl	8007dd0 <_Balloc>
 800805a:	4602      	mov	r2, r0
 800805c:	b928      	cbnz	r0, 800806a <__i2b+0x1a>
 800805e:	4b05      	ldr	r3, [pc, #20]	; (8008074 <__i2b+0x24>)
 8008060:	4805      	ldr	r0, [pc, #20]	; (8008078 <__i2b+0x28>)
 8008062:	f240 1145 	movw	r1, #325	; 0x145
 8008066:	f000 fc4d 	bl	8008904 <__assert_func>
 800806a:	2301      	movs	r3, #1
 800806c:	6144      	str	r4, [r0, #20]
 800806e:	6103      	str	r3, [r0, #16]
 8008070:	bd10      	pop	{r4, pc}
 8008072:	bf00      	nop
 8008074:	0800929d 	.word	0x0800929d
 8008078:	0800931f 	.word	0x0800931f

0800807c <__multiply>:
 800807c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008080:	4691      	mov	r9, r2
 8008082:	690a      	ldr	r2, [r1, #16]
 8008084:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008088:	429a      	cmp	r2, r3
 800808a:	bfb8      	it	lt
 800808c:	460b      	movlt	r3, r1
 800808e:	460c      	mov	r4, r1
 8008090:	bfbc      	itt	lt
 8008092:	464c      	movlt	r4, r9
 8008094:	4699      	movlt	r9, r3
 8008096:	6927      	ldr	r7, [r4, #16]
 8008098:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800809c:	68a3      	ldr	r3, [r4, #8]
 800809e:	6861      	ldr	r1, [r4, #4]
 80080a0:	eb07 060a 	add.w	r6, r7, sl
 80080a4:	42b3      	cmp	r3, r6
 80080a6:	b085      	sub	sp, #20
 80080a8:	bfb8      	it	lt
 80080aa:	3101      	addlt	r1, #1
 80080ac:	f7ff fe90 	bl	8007dd0 <_Balloc>
 80080b0:	b930      	cbnz	r0, 80080c0 <__multiply+0x44>
 80080b2:	4602      	mov	r2, r0
 80080b4:	4b44      	ldr	r3, [pc, #272]	; (80081c8 <__multiply+0x14c>)
 80080b6:	4845      	ldr	r0, [pc, #276]	; (80081cc <__multiply+0x150>)
 80080b8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80080bc:	f000 fc22 	bl	8008904 <__assert_func>
 80080c0:	f100 0514 	add.w	r5, r0, #20
 80080c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80080c8:	462b      	mov	r3, r5
 80080ca:	2200      	movs	r2, #0
 80080cc:	4543      	cmp	r3, r8
 80080ce:	d321      	bcc.n	8008114 <__multiply+0x98>
 80080d0:	f104 0314 	add.w	r3, r4, #20
 80080d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80080d8:	f109 0314 	add.w	r3, r9, #20
 80080dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80080e0:	9202      	str	r2, [sp, #8]
 80080e2:	1b3a      	subs	r2, r7, r4
 80080e4:	3a15      	subs	r2, #21
 80080e6:	f022 0203 	bic.w	r2, r2, #3
 80080ea:	3204      	adds	r2, #4
 80080ec:	f104 0115 	add.w	r1, r4, #21
 80080f0:	428f      	cmp	r7, r1
 80080f2:	bf38      	it	cc
 80080f4:	2204      	movcc	r2, #4
 80080f6:	9201      	str	r2, [sp, #4]
 80080f8:	9a02      	ldr	r2, [sp, #8]
 80080fa:	9303      	str	r3, [sp, #12]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d80c      	bhi.n	800811a <__multiply+0x9e>
 8008100:	2e00      	cmp	r6, #0
 8008102:	dd03      	ble.n	800810c <__multiply+0x90>
 8008104:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008108:	2b00      	cmp	r3, #0
 800810a:	d05b      	beq.n	80081c4 <__multiply+0x148>
 800810c:	6106      	str	r6, [r0, #16]
 800810e:	b005      	add	sp, #20
 8008110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008114:	f843 2b04 	str.w	r2, [r3], #4
 8008118:	e7d8      	b.n	80080cc <__multiply+0x50>
 800811a:	f8b3 a000 	ldrh.w	sl, [r3]
 800811e:	f1ba 0f00 	cmp.w	sl, #0
 8008122:	d024      	beq.n	800816e <__multiply+0xf2>
 8008124:	f104 0e14 	add.w	lr, r4, #20
 8008128:	46a9      	mov	r9, r5
 800812a:	f04f 0c00 	mov.w	ip, #0
 800812e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008132:	f8d9 1000 	ldr.w	r1, [r9]
 8008136:	fa1f fb82 	uxth.w	fp, r2
 800813a:	b289      	uxth	r1, r1
 800813c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008140:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008144:	f8d9 2000 	ldr.w	r2, [r9]
 8008148:	4461      	add	r1, ip
 800814a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800814e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008152:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008156:	b289      	uxth	r1, r1
 8008158:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800815c:	4577      	cmp	r7, lr
 800815e:	f849 1b04 	str.w	r1, [r9], #4
 8008162:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008166:	d8e2      	bhi.n	800812e <__multiply+0xb2>
 8008168:	9a01      	ldr	r2, [sp, #4]
 800816a:	f845 c002 	str.w	ip, [r5, r2]
 800816e:	9a03      	ldr	r2, [sp, #12]
 8008170:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008174:	3304      	adds	r3, #4
 8008176:	f1b9 0f00 	cmp.w	r9, #0
 800817a:	d021      	beq.n	80081c0 <__multiply+0x144>
 800817c:	6829      	ldr	r1, [r5, #0]
 800817e:	f104 0c14 	add.w	ip, r4, #20
 8008182:	46ae      	mov	lr, r5
 8008184:	f04f 0a00 	mov.w	sl, #0
 8008188:	f8bc b000 	ldrh.w	fp, [ip]
 800818c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008190:	fb09 220b 	mla	r2, r9, fp, r2
 8008194:	4452      	add	r2, sl
 8008196:	b289      	uxth	r1, r1
 8008198:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800819c:	f84e 1b04 	str.w	r1, [lr], #4
 80081a0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80081a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80081a8:	f8be 1000 	ldrh.w	r1, [lr]
 80081ac:	fb09 110a 	mla	r1, r9, sl, r1
 80081b0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80081b4:	4567      	cmp	r7, ip
 80081b6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80081ba:	d8e5      	bhi.n	8008188 <__multiply+0x10c>
 80081bc:	9a01      	ldr	r2, [sp, #4]
 80081be:	50a9      	str	r1, [r5, r2]
 80081c0:	3504      	adds	r5, #4
 80081c2:	e799      	b.n	80080f8 <__multiply+0x7c>
 80081c4:	3e01      	subs	r6, #1
 80081c6:	e79b      	b.n	8008100 <__multiply+0x84>
 80081c8:	0800929d 	.word	0x0800929d
 80081cc:	0800931f 	.word	0x0800931f

080081d0 <__pow5mult>:
 80081d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081d4:	4615      	mov	r5, r2
 80081d6:	f012 0203 	ands.w	r2, r2, #3
 80081da:	4606      	mov	r6, r0
 80081dc:	460f      	mov	r7, r1
 80081de:	d007      	beq.n	80081f0 <__pow5mult+0x20>
 80081e0:	4c25      	ldr	r4, [pc, #148]	; (8008278 <__pow5mult+0xa8>)
 80081e2:	3a01      	subs	r2, #1
 80081e4:	2300      	movs	r3, #0
 80081e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081ea:	f7ff fe53 	bl	8007e94 <__multadd>
 80081ee:	4607      	mov	r7, r0
 80081f0:	10ad      	asrs	r5, r5, #2
 80081f2:	d03d      	beq.n	8008270 <__pow5mult+0xa0>
 80081f4:	69f4      	ldr	r4, [r6, #28]
 80081f6:	b97c      	cbnz	r4, 8008218 <__pow5mult+0x48>
 80081f8:	2010      	movs	r0, #16
 80081fa:	f7ff fc75 	bl	8007ae8 <malloc>
 80081fe:	4602      	mov	r2, r0
 8008200:	61f0      	str	r0, [r6, #28]
 8008202:	b928      	cbnz	r0, 8008210 <__pow5mult+0x40>
 8008204:	4b1d      	ldr	r3, [pc, #116]	; (800827c <__pow5mult+0xac>)
 8008206:	481e      	ldr	r0, [pc, #120]	; (8008280 <__pow5mult+0xb0>)
 8008208:	f240 11b3 	movw	r1, #435	; 0x1b3
 800820c:	f000 fb7a 	bl	8008904 <__assert_func>
 8008210:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008214:	6004      	str	r4, [r0, #0]
 8008216:	60c4      	str	r4, [r0, #12]
 8008218:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800821c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008220:	b94c      	cbnz	r4, 8008236 <__pow5mult+0x66>
 8008222:	f240 2171 	movw	r1, #625	; 0x271
 8008226:	4630      	mov	r0, r6
 8008228:	f7ff ff12 	bl	8008050 <__i2b>
 800822c:	2300      	movs	r3, #0
 800822e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008232:	4604      	mov	r4, r0
 8008234:	6003      	str	r3, [r0, #0]
 8008236:	f04f 0900 	mov.w	r9, #0
 800823a:	07eb      	lsls	r3, r5, #31
 800823c:	d50a      	bpl.n	8008254 <__pow5mult+0x84>
 800823e:	4639      	mov	r1, r7
 8008240:	4622      	mov	r2, r4
 8008242:	4630      	mov	r0, r6
 8008244:	f7ff ff1a 	bl	800807c <__multiply>
 8008248:	4639      	mov	r1, r7
 800824a:	4680      	mov	r8, r0
 800824c:	4630      	mov	r0, r6
 800824e:	f7ff fdff 	bl	8007e50 <_Bfree>
 8008252:	4647      	mov	r7, r8
 8008254:	106d      	asrs	r5, r5, #1
 8008256:	d00b      	beq.n	8008270 <__pow5mult+0xa0>
 8008258:	6820      	ldr	r0, [r4, #0]
 800825a:	b938      	cbnz	r0, 800826c <__pow5mult+0x9c>
 800825c:	4622      	mov	r2, r4
 800825e:	4621      	mov	r1, r4
 8008260:	4630      	mov	r0, r6
 8008262:	f7ff ff0b 	bl	800807c <__multiply>
 8008266:	6020      	str	r0, [r4, #0]
 8008268:	f8c0 9000 	str.w	r9, [r0]
 800826c:	4604      	mov	r4, r0
 800826e:	e7e4      	b.n	800823a <__pow5mult+0x6a>
 8008270:	4638      	mov	r0, r7
 8008272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008276:	bf00      	nop
 8008278:	08009468 	.word	0x08009468
 800827c:	0800922e 	.word	0x0800922e
 8008280:	0800931f 	.word	0x0800931f

08008284 <__lshift>:
 8008284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008288:	460c      	mov	r4, r1
 800828a:	6849      	ldr	r1, [r1, #4]
 800828c:	6923      	ldr	r3, [r4, #16]
 800828e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008292:	68a3      	ldr	r3, [r4, #8]
 8008294:	4607      	mov	r7, r0
 8008296:	4691      	mov	r9, r2
 8008298:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800829c:	f108 0601 	add.w	r6, r8, #1
 80082a0:	42b3      	cmp	r3, r6
 80082a2:	db0b      	blt.n	80082bc <__lshift+0x38>
 80082a4:	4638      	mov	r0, r7
 80082a6:	f7ff fd93 	bl	8007dd0 <_Balloc>
 80082aa:	4605      	mov	r5, r0
 80082ac:	b948      	cbnz	r0, 80082c2 <__lshift+0x3e>
 80082ae:	4602      	mov	r2, r0
 80082b0:	4b28      	ldr	r3, [pc, #160]	; (8008354 <__lshift+0xd0>)
 80082b2:	4829      	ldr	r0, [pc, #164]	; (8008358 <__lshift+0xd4>)
 80082b4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80082b8:	f000 fb24 	bl	8008904 <__assert_func>
 80082bc:	3101      	adds	r1, #1
 80082be:	005b      	lsls	r3, r3, #1
 80082c0:	e7ee      	b.n	80082a0 <__lshift+0x1c>
 80082c2:	2300      	movs	r3, #0
 80082c4:	f100 0114 	add.w	r1, r0, #20
 80082c8:	f100 0210 	add.w	r2, r0, #16
 80082cc:	4618      	mov	r0, r3
 80082ce:	4553      	cmp	r3, sl
 80082d0:	db33      	blt.n	800833a <__lshift+0xb6>
 80082d2:	6920      	ldr	r0, [r4, #16]
 80082d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082d8:	f104 0314 	add.w	r3, r4, #20
 80082dc:	f019 091f 	ands.w	r9, r9, #31
 80082e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082e8:	d02b      	beq.n	8008342 <__lshift+0xbe>
 80082ea:	f1c9 0e20 	rsb	lr, r9, #32
 80082ee:	468a      	mov	sl, r1
 80082f0:	2200      	movs	r2, #0
 80082f2:	6818      	ldr	r0, [r3, #0]
 80082f4:	fa00 f009 	lsl.w	r0, r0, r9
 80082f8:	4310      	orrs	r0, r2
 80082fa:	f84a 0b04 	str.w	r0, [sl], #4
 80082fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008302:	459c      	cmp	ip, r3
 8008304:	fa22 f20e 	lsr.w	r2, r2, lr
 8008308:	d8f3      	bhi.n	80082f2 <__lshift+0x6e>
 800830a:	ebac 0304 	sub.w	r3, ip, r4
 800830e:	3b15      	subs	r3, #21
 8008310:	f023 0303 	bic.w	r3, r3, #3
 8008314:	3304      	adds	r3, #4
 8008316:	f104 0015 	add.w	r0, r4, #21
 800831a:	4584      	cmp	ip, r0
 800831c:	bf38      	it	cc
 800831e:	2304      	movcc	r3, #4
 8008320:	50ca      	str	r2, [r1, r3]
 8008322:	b10a      	cbz	r2, 8008328 <__lshift+0xa4>
 8008324:	f108 0602 	add.w	r6, r8, #2
 8008328:	3e01      	subs	r6, #1
 800832a:	4638      	mov	r0, r7
 800832c:	612e      	str	r6, [r5, #16]
 800832e:	4621      	mov	r1, r4
 8008330:	f7ff fd8e 	bl	8007e50 <_Bfree>
 8008334:	4628      	mov	r0, r5
 8008336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800833a:	f842 0f04 	str.w	r0, [r2, #4]!
 800833e:	3301      	adds	r3, #1
 8008340:	e7c5      	b.n	80082ce <__lshift+0x4a>
 8008342:	3904      	subs	r1, #4
 8008344:	f853 2b04 	ldr.w	r2, [r3], #4
 8008348:	f841 2f04 	str.w	r2, [r1, #4]!
 800834c:	459c      	cmp	ip, r3
 800834e:	d8f9      	bhi.n	8008344 <__lshift+0xc0>
 8008350:	e7ea      	b.n	8008328 <__lshift+0xa4>
 8008352:	bf00      	nop
 8008354:	0800929d 	.word	0x0800929d
 8008358:	0800931f 	.word	0x0800931f

0800835c <__mcmp>:
 800835c:	b530      	push	{r4, r5, lr}
 800835e:	6902      	ldr	r2, [r0, #16]
 8008360:	690c      	ldr	r4, [r1, #16]
 8008362:	1b12      	subs	r2, r2, r4
 8008364:	d10e      	bne.n	8008384 <__mcmp+0x28>
 8008366:	f100 0314 	add.w	r3, r0, #20
 800836a:	3114      	adds	r1, #20
 800836c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008370:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008374:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008378:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800837c:	42a5      	cmp	r5, r4
 800837e:	d003      	beq.n	8008388 <__mcmp+0x2c>
 8008380:	d305      	bcc.n	800838e <__mcmp+0x32>
 8008382:	2201      	movs	r2, #1
 8008384:	4610      	mov	r0, r2
 8008386:	bd30      	pop	{r4, r5, pc}
 8008388:	4283      	cmp	r3, r0
 800838a:	d3f3      	bcc.n	8008374 <__mcmp+0x18>
 800838c:	e7fa      	b.n	8008384 <__mcmp+0x28>
 800838e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008392:	e7f7      	b.n	8008384 <__mcmp+0x28>

08008394 <__mdiff>:
 8008394:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008398:	460c      	mov	r4, r1
 800839a:	4606      	mov	r6, r0
 800839c:	4611      	mov	r1, r2
 800839e:	4620      	mov	r0, r4
 80083a0:	4690      	mov	r8, r2
 80083a2:	f7ff ffdb 	bl	800835c <__mcmp>
 80083a6:	1e05      	subs	r5, r0, #0
 80083a8:	d110      	bne.n	80083cc <__mdiff+0x38>
 80083aa:	4629      	mov	r1, r5
 80083ac:	4630      	mov	r0, r6
 80083ae:	f7ff fd0f 	bl	8007dd0 <_Balloc>
 80083b2:	b930      	cbnz	r0, 80083c2 <__mdiff+0x2e>
 80083b4:	4b3a      	ldr	r3, [pc, #232]	; (80084a0 <__mdiff+0x10c>)
 80083b6:	4602      	mov	r2, r0
 80083b8:	f240 2137 	movw	r1, #567	; 0x237
 80083bc:	4839      	ldr	r0, [pc, #228]	; (80084a4 <__mdiff+0x110>)
 80083be:	f000 faa1 	bl	8008904 <__assert_func>
 80083c2:	2301      	movs	r3, #1
 80083c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083cc:	bfa4      	itt	ge
 80083ce:	4643      	movge	r3, r8
 80083d0:	46a0      	movge	r8, r4
 80083d2:	4630      	mov	r0, r6
 80083d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80083d8:	bfa6      	itte	ge
 80083da:	461c      	movge	r4, r3
 80083dc:	2500      	movge	r5, #0
 80083de:	2501      	movlt	r5, #1
 80083e0:	f7ff fcf6 	bl	8007dd0 <_Balloc>
 80083e4:	b920      	cbnz	r0, 80083f0 <__mdiff+0x5c>
 80083e6:	4b2e      	ldr	r3, [pc, #184]	; (80084a0 <__mdiff+0x10c>)
 80083e8:	4602      	mov	r2, r0
 80083ea:	f240 2145 	movw	r1, #581	; 0x245
 80083ee:	e7e5      	b.n	80083bc <__mdiff+0x28>
 80083f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80083f4:	6926      	ldr	r6, [r4, #16]
 80083f6:	60c5      	str	r5, [r0, #12]
 80083f8:	f104 0914 	add.w	r9, r4, #20
 80083fc:	f108 0514 	add.w	r5, r8, #20
 8008400:	f100 0e14 	add.w	lr, r0, #20
 8008404:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008408:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800840c:	f108 0210 	add.w	r2, r8, #16
 8008410:	46f2      	mov	sl, lr
 8008412:	2100      	movs	r1, #0
 8008414:	f859 3b04 	ldr.w	r3, [r9], #4
 8008418:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800841c:	fa11 f88b 	uxtah	r8, r1, fp
 8008420:	b299      	uxth	r1, r3
 8008422:	0c1b      	lsrs	r3, r3, #16
 8008424:	eba8 0801 	sub.w	r8, r8, r1
 8008428:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800842c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008430:	fa1f f888 	uxth.w	r8, r8
 8008434:	1419      	asrs	r1, r3, #16
 8008436:	454e      	cmp	r6, r9
 8008438:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800843c:	f84a 3b04 	str.w	r3, [sl], #4
 8008440:	d8e8      	bhi.n	8008414 <__mdiff+0x80>
 8008442:	1b33      	subs	r3, r6, r4
 8008444:	3b15      	subs	r3, #21
 8008446:	f023 0303 	bic.w	r3, r3, #3
 800844a:	3304      	adds	r3, #4
 800844c:	3415      	adds	r4, #21
 800844e:	42a6      	cmp	r6, r4
 8008450:	bf38      	it	cc
 8008452:	2304      	movcc	r3, #4
 8008454:	441d      	add	r5, r3
 8008456:	4473      	add	r3, lr
 8008458:	469e      	mov	lr, r3
 800845a:	462e      	mov	r6, r5
 800845c:	4566      	cmp	r6, ip
 800845e:	d30e      	bcc.n	800847e <__mdiff+0xea>
 8008460:	f10c 0203 	add.w	r2, ip, #3
 8008464:	1b52      	subs	r2, r2, r5
 8008466:	f022 0203 	bic.w	r2, r2, #3
 800846a:	3d03      	subs	r5, #3
 800846c:	45ac      	cmp	ip, r5
 800846e:	bf38      	it	cc
 8008470:	2200      	movcc	r2, #0
 8008472:	4413      	add	r3, r2
 8008474:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008478:	b17a      	cbz	r2, 800849a <__mdiff+0x106>
 800847a:	6107      	str	r7, [r0, #16]
 800847c:	e7a4      	b.n	80083c8 <__mdiff+0x34>
 800847e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008482:	fa11 f288 	uxtah	r2, r1, r8
 8008486:	1414      	asrs	r4, r2, #16
 8008488:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800848c:	b292      	uxth	r2, r2
 800848e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008492:	f84e 2b04 	str.w	r2, [lr], #4
 8008496:	1421      	asrs	r1, r4, #16
 8008498:	e7e0      	b.n	800845c <__mdiff+0xc8>
 800849a:	3f01      	subs	r7, #1
 800849c:	e7ea      	b.n	8008474 <__mdiff+0xe0>
 800849e:	bf00      	nop
 80084a0:	0800929d 	.word	0x0800929d
 80084a4:	0800931f 	.word	0x0800931f

080084a8 <__ulp>:
 80084a8:	b082      	sub	sp, #8
 80084aa:	ed8d 0b00 	vstr	d0, [sp]
 80084ae:	9a01      	ldr	r2, [sp, #4]
 80084b0:	4b0f      	ldr	r3, [pc, #60]	; (80084f0 <__ulp+0x48>)
 80084b2:	4013      	ands	r3, r2
 80084b4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	dc08      	bgt.n	80084ce <__ulp+0x26>
 80084bc:	425b      	negs	r3, r3
 80084be:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80084c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80084c6:	da04      	bge.n	80084d2 <__ulp+0x2a>
 80084c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80084cc:	4113      	asrs	r3, r2
 80084ce:	2200      	movs	r2, #0
 80084d0:	e008      	b.n	80084e4 <__ulp+0x3c>
 80084d2:	f1a2 0314 	sub.w	r3, r2, #20
 80084d6:	2b1e      	cmp	r3, #30
 80084d8:	bfda      	itte	le
 80084da:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80084de:	40da      	lsrle	r2, r3
 80084e0:	2201      	movgt	r2, #1
 80084e2:	2300      	movs	r3, #0
 80084e4:	4619      	mov	r1, r3
 80084e6:	4610      	mov	r0, r2
 80084e8:	ec41 0b10 	vmov	d0, r0, r1
 80084ec:	b002      	add	sp, #8
 80084ee:	4770      	bx	lr
 80084f0:	7ff00000 	.word	0x7ff00000

080084f4 <__b2d>:
 80084f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084f8:	6906      	ldr	r6, [r0, #16]
 80084fa:	f100 0814 	add.w	r8, r0, #20
 80084fe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008502:	1f37      	subs	r7, r6, #4
 8008504:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008508:	4610      	mov	r0, r2
 800850a:	f7ff fd53 	bl	8007fb4 <__hi0bits>
 800850e:	f1c0 0320 	rsb	r3, r0, #32
 8008512:	280a      	cmp	r0, #10
 8008514:	600b      	str	r3, [r1, #0]
 8008516:	491b      	ldr	r1, [pc, #108]	; (8008584 <__b2d+0x90>)
 8008518:	dc15      	bgt.n	8008546 <__b2d+0x52>
 800851a:	f1c0 0c0b 	rsb	ip, r0, #11
 800851e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008522:	45b8      	cmp	r8, r7
 8008524:	ea43 0501 	orr.w	r5, r3, r1
 8008528:	bf34      	ite	cc
 800852a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800852e:	2300      	movcs	r3, #0
 8008530:	3015      	adds	r0, #21
 8008532:	fa02 f000 	lsl.w	r0, r2, r0
 8008536:	fa23 f30c 	lsr.w	r3, r3, ip
 800853a:	4303      	orrs	r3, r0
 800853c:	461c      	mov	r4, r3
 800853e:	ec45 4b10 	vmov	d0, r4, r5
 8008542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008546:	45b8      	cmp	r8, r7
 8008548:	bf3a      	itte	cc
 800854a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800854e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008552:	2300      	movcs	r3, #0
 8008554:	380b      	subs	r0, #11
 8008556:	d012      	beq.n	800857e <__b2d+0x8a>
 8008558:	f1c0 0120 	rsb	r1, r0, #32
 800855c:	fa23 f401 	lsr.w	r4, r3, r1
 8008560:	4082      	lsls	r2, r0
 8008562:	4322      	orrs	r2, r4
 8008564:	4547      	cmp	r7, r8
 8008566:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800856a:	bf8c      	ite	hi
 800856c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008570:	2200      	movls	r2, #0
 8008572:	4083      	lsls	r3, r0
 8008574:	40ca      	lsrs	r2, r1
 8008576:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800857a:	4313      	orrs	r3, r2
 800857c:	e7de      	b.n	800853c <__b2d+0x48>
 800857e:	ea42 0501 	orr.w	r5, r2, r1
 8008582:	e7db      	b.n	800853c <__b2d+0x48>
 8008584:	3ff00000 	.word	0x3ff00000

08008588 <__d2b>:
 8008588:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800858c:	460f      	mov	r7, r1
 800858e:	2101      	movs	r1, #1
 8008590:	ec59 8b10 	vmov	r8, r9, d0
 8008594:	4616      	mov	r6, r2
 8008596:	f7ff fc1b 	bl	8007dd0 <_Balloc>
 800859a:	4604      	mov	r4, r0
 800859c:	b930      	cbnz	r0, 80085ac <__d2b+0x24>
 800859e:	4602      	mov	r2, r0
 80085a0:	4b24      	ldr	r3, [pc, #144]	; (8008634 <__d2b+0xac>)
 80085a2:	4825      	ldr	r0, [pc, #148]	; (8008638 <__d2b+0xb0>)
 80085a4:	f240 310f 	movw	r1, #783	; 0x30f
 80085a8:	f000 f9ac 	bl	8008904 <__assert_func>
 80085ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80085b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085b4:	bb2d      	cbnz	r5, 8008602 <__d2b+0x7a>
 80085b6:	9301      	str	r3, [sp, #4]
 80085b8:	f1b8 0300 	subs.w	r3, r8, #0
 80085bc:	d026      	beq.n	800860c <__d2b+0x84>
 80085be:	4668      	mov	r0, sp
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	f7ff fd17 	bl	8007ff4 <__lo0bits>
 80085c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80085ca:	b1e8      	cbz	r0, 8008608 <__d2b+0x80>
 80085cc:	f1c0 0320 	rsb	r3, r0, #32
 80085d0:	fa02 f303 	lsl.w	r3, r2, r3
 80085d4:	430b      	orrs	r3, r1
 80085d6:	40c2      	lsrs	r2, r0
 80085d8:	6163      	str	r3, [r4, #20]
 80085da:	9201      	str	r2, [sp, #4]
 80085dc:	9b01      	ldr	r3, [sp, #4]
 80085de:	61a3      	str	r3, [r4, #24]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	bf14      	ite	ne
 80085e4:	2202      	movne	r2, #2
 80085e6:	2201      	moveq	r2, #1
 80085e8:	6122      	str	r2, [r4, #16]
 80085ea:	b1bd      	cbz	r5, 800861c <__d2b+0x94>
 80085ec:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80085f0:	4405      	add	r5, r0
 80085f2:	603d      	str	r5, [r7, #0]
 80085f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80085f8:	6030      	str	r0, [r6, #0]
 80085fa:	4620      	mov	r0, r4
 80085fc:	b003      	add	sp, #12
 80085fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008602:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008606:	e7d6      	b.n	80085b6 <__d2b+0x2e>
 8008608:	6161      	str	r1, [r4, #20]
 800860a:	e7e7      	b.n	80085dc <__d2b+0x54>
 800860c:	a801      	add	r0, sp, #4
 800860e:	f7ff fcf1 	bl	8007ff4 <__lo0bits>
 8008612:	9b01      	ldr	r3, [sp, #4]
 8008614:	6163      	str	r3, [r4, #20]
 8008616:	3020      	adds	r0, #32
 8008618:	2201      	movs	r2, #1
 800861a:	e7e5      	b.n	80085e8 <__d2b+0x60>
 800861c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008620:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008624:	6038      	str	r0, [r7, #0]
 8008626:	6918      	ldr	r0, [r3, #16]
 8008628:	f7ff fcc4 	bl	8007fb4 <__hi0bits>
 800862c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008630:	e7e2      	b.n	80085f8 <__d2b+0x70>
 8008632:	bf00      	nop
 8008634:	0800929d 	.word	0x0800929d
 8008638:	0800931f 	.word	0x0800931f

0800863c <__ratio>:
 800863c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008640:	4688      	mov	r8, r1
 8008642:	4669      	mov	r1, sp
 8008644:	4681      	mov	r9, r0
 8008646:	f7ff ff55 	bl	80084f4 <__b2d>
 800864a:	a901      	add	r1, sp, #4
 800864c:	4640      	mov	r0, r8
 800864e:	ec55 4b10 	vmov	r4, r5, d0
 8008652:	ee10 aa10 	vmov	sl, s0
 8008656:	f7ff ff4d 	bl	80084f4 <__b2d>
 800865a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800865e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8008662:	1ad2      	subs	r2, r2, r3
 8008664:	e9dd 3100 	ldrd	r3, r1, [sp]
 8008668:	1a5b      	subs	r3, r3, r1
 800866a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800866e:	ec57 6b10 	vmov	r6, r7, d0
 8008672:	2b00      	cmp	r3, #0
 8008674:	bfd6      	itet	le
 8008676:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800867a:	462a      	movgt	r2, r5
 800867c:	463a      	movle	r2, r7
 800867e:	46ab      	mov	fp, r5
 8008680:	bfd6      	itet	le
 8008682:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8008686:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800868a:	ee00 3a90 	vmovle	s1, r3
 800868e:	ec4b ab17 	vmov	d7, sl, fp
 8008692:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8008696:	b003      	add	sp, #12
 8008698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800869c <__copybits>:
 800869c:	3901      	subs	r1, #1
 800869e:	b570      	push	{r4, r5, r6, lr}
 80086a0:	1149      	asrs	r1, r1, #5
 80086a2:	6914      	ldr	r4, [r2, #16]
 80086a4:	3101      	adds	r1, #1
 80086a6:	f102 0314 	add.w	r3, r2, #20
 80086aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80086ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80086b2:	1f05      	subs	r5, r0, #4
 80086b4:	42a3      	cmp	r3, r4
 80086b6:	d30c      	bcc.n	80086d2 <__copybits+0x36>
 80086b8:	1aa3      	subs	r3, r4, r2
 80086ba:	3b11      	subs	r3, #17
 80086bc:	f023 0303 	bic.w	r3, r3, #3
 80086c0:	3211      	adds	r2, #17
 80086c2:	42a2      	cmp	r2, r4
 80086c4:	bf88      	it	hi
 80086c6:	2300      	movhi	r3, #0
 80086c8:	4418      	add	r0, r3
 80086ca:	2300      	movs	r3, #0
 80086cc:	4288      	cmp	r0, r1
 80086ce:	d305      	bcc.n	80086dc <__copybits+0x40>
 80086d0:	bd70      	pop	{r4, r5, r6, pc}
 80086d2:	f853 6b04 	ldr.w	r6, [r3], #4
 80086d6:	f845 6f04 	str.w	r6, [r5, #4]!
 80086da:	e7eb      	b.n	80086b4 <__copybits+0x18>
 80086dc:	f840 3b04 	str.w	r3, [r0], #4
 80086e0:	e7f4      	b.n	80086cc <__copybits+0x30>

080086e2 <__any_on>:
 80086e2:	f100 0214 	add.w	r2, r0, #20
 80086e6:	6900      	ldr	r0, [r0, #16]
 80086e8:	114b      	asrs	r3, r1, #5
 80086ea:	4298      	cmp	r0, r3
 80086ec:	b510      	push	{r4, lr}
 80086ee:	db11      	blt.n	8008714 <__any_on+0x32>
 80086f0:	dd0a      	ble.n	8008708 <__any_on+0x26>
 80086f2:	f011 011f 	ands.w	r1, r1, #31
 80086f6:	d007      	beq.n	8008708 <__any_on+0x26>
 80086f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80086fc:	fa24 f001 	lsr.w	r0, r4, r1
 8008700:	fa00 f101 	lsl.w	r1, r0, r1
 8008704:	428c      	cmp	r4, r1
 8008706:	d10b      	bne.n	8008720 <__any_on+0x3e>
 8008708:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800870c:	4293      	cmp	r3, r2
 800870e:	d803      	bhi.n	8008718 <__any_on+0x36>
 8008710:	2000      	movs	r0, #0
 8008712:	bd10      	pop	{r4, pc}
 8008714:	4603      	mov	r3, r0
 8008716:	e7f7      	b.n	8008708 <__any_on+0x26>
 8008718:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800871c:	2900      	cmp	r1, #0
 800871e:	d0f5      	beq.n	800870c <__any_on+0x2a>
 8008720:	2001      	movs	r0, #1
 8008722:	e7f6      	b.n	8008712 <__any_on+0x30>

08008724 <__sread>:
 8008724:	b510      	push	{r4, lr}
 8008726:	460c      	mov	r4, r1
 8008728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800872c:	f000 f8b6 	bl	800889c <_read_r>
 8008730:	2800      	cmp	r0, #0
 8008732:	bfab      	itete	ge
 8008734:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008736:	89a3      	ldrhlt	r3, [r4, #12]
 8008738:	181b      	addge	r3, r3, r0
 800873a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800873e:	bfac      	ite	ge
 8008740:	6563      	strge	r3, [r4, #84]	; 0x54
 8008742:	81a3      	strhlt	r3, [r4, #12]
 8008744:	bd10      	pop	{r4, pc}

08008746 <__swrite>:
 8008746:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800874a:	461f      	mov	r7, r3
 800874c:	898b      	ldrh	r3, [r1, #12]
 800874e:	05db      	lsls	r3, r3, #23
 8008750:	4605      	mov	r5, r0
 8008752:	460c      	mov	r4, r1
 8008754:	4616      	mov	r6, r2
 8008756:	d505      	bpl.n	8008764 <__swrite+0x1e>
 8008758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800875c:	2302      	movs	r3, #2
 800875e:	2200      	movs	r2, #0
 8008760:	f000 f88a 	bl	8008878 <_lseek_r>
 8008764:	89a3      	ldrh	r3, [r4, #12]
 8008766:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800876a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800876e:	81a3      	strh	r3, [r4, #12]
 8008770:	4632      	mov	r2, r6
 8008772:	463b      	mov	r3, r7
 8008774:	4628      	mov	r0, r5
 8008776:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800877a:	f000 b8b1 	b.w	80088e0 <_write_r>

0800877e <__sseek>:
 800877e:	b510      	push	{r4, lr}
 8008780:	460c      	mov	r4, r1
 8008782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008786:	f000 f877 	bl	8008878 <_lseek_r>
 800878a:	1c43      	adds	r3, r0, #1
 800878c:	89a3      	ldrh	r3, [r4, #12]
 800878e:	bf15      	itete	ne
 8008790:	6560      	strne	r0, [r4, #84]	; 0x54
 8008792:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008796:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800879a:	81a3      	strheq	r3, [r4, #12]
 800879c:	bf18      	it	ne
 800879e:	81a3      	strhne	r3, [r4, #12]
 80087a0:	bd10      	pop	{r4, pc}

080087a2 <__sclose>:
 80087a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087a6:	f000 b857 	b.w	8008858 <_close_r>

080087aa <_realloc_r>:
 80087aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087ae:	4680      	mov	r8, r0
 80087b0:	4614      	mov	r4, r2
 80087b2:	460e      	mov	r6, r1
 80087b4:	b921      	cbnz	r1, 80087c0 <_realloc_r+0x16>
 80087b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087ba:	4611      	mov	r1, r2
 80087bc:	f7ff b9bc 	b.w	8007b38 <_malloc_r>
 80087c0:	b92a      	cbnz	r2, 80087ce <_realloc_r+0x24>
 80087c2:	f000 f8d3 	bl	800896c <_free_r>
 80087c6:	4625      	mov	r5, r4
 80087c8:	4628      	mov	r0, r5
 80087ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087ce:	f000 f919 	bl	8008a04 <_malloc_usable_size_r>
 80087d2:	4284      	cmp	r4, r0
 80087d4:	4607      	mov	r7, r0
 80087d6:	d802      	bhi.n	80087de <_realloc_r+0x34>
 80087d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80087dc:	d812      	bhi.n	8008804 <_realloc_r+0x5a>
 80087de:	4621      	mov	r1, r4
 80087e0:	4640      	mov	r0, r8
 80087e2:	f7ff f9a9 	bl	8007b38 <_malloc_r>
 80087e6:	4605      	mov	r5, r0
 80087e8:	2800      	cmp	r0, #0
 80087ea:	d0ed      	beq.n	80087c8 <_realloc_r+0x1e>
 80087ec:	42bc      	cmp	r4, r7
 80087ee:	4622      	mov	r2, r4
 80087f0:	4631      	mov	r1, r6
 80087f2:	bf28      	it	cs
 80087f4:	463a      	movcs	r2, r7
 80087f6:	f7fd feb3 	bl	8006560 <memcpy>
 80087fa:	4631      	mov	r1, r6
 80087fc:	4640      	mov	r0, r8
 80087fe:	f000 f8b5 	bl	800896c <_free_r>
 8008802:	e7e1      	b.n	80087c8 <_realloc_r+0x1e>
 8008804:	4635      	mov	r5, r6
 8008806:	e7df      	b.n	80087c8 <_realloc_r+0x1e>

08008808 <__ascii_wctomb>:
 8008808:	b149      	cbz	r1, 800881e <__ascii_wctomb+0x16>
 800880a:	2aff      	cmp	r2, #255	; 0xff
 800880c:	bf85      	ittet	hi
 800880e:	238a      	movhi	r3, #138	; 0x8a
 8008810:	6003      	strhi	r3, [r0, #0]
 8008812:	700a      	strbls	r2, [r1, #0]
 8008814:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008818:	bf98      	it	ls
 800881a:	2001      	movls	r0, #1
 800881c:	4770      	bx	lr
 800881e:	4608      	mov	r0, r1
 8008820:	4770      	bx	lr

08008822 <memmove>:
 8008822:	4288      	cmp	r0, r1
 8008824:	b510      	push	{r4, lr}
 8008826:	eb01 0402 	add.w	r4, r1, r2
 800882a:	d902      	bls.n	8008832 <memmove+0x10>
 800882c:	4284      	cmp	r4, r0
 800882e:	4623      	mov	r3, r4
 8008830:	d807      	bhi.n	8008842 <memmove+0x20>
 8008832:	1e43      	subs	r3, r0, #1
 8008834:	42a1      	cmp	r1, r4
 8008836:	d008      	beq.n	800884a <memmove+0x28>
 8008838:	f811 2b01 	ldrb.w	r2, [r1], #1
 800883c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008840:	e7f8      	b.n	8008834 <memmove+0x12>
 8008842:	4402      	add	r2, r0
 8008844:	4601      	mov	r1, r0
 8008846:	428a      	cmp	r2, r1
 8008848:	d100      	bne.n	800884c <memmove+0x2a>
 800884a:	bd10      	pop	{r4, pc}
 800884c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008850:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008854:	e7f7      	b.n	8008846 <memmove+0x24>
	...

08008858 <_close_r>:
 8008858:	b538      	push	{r3, r4, r5, lr}
 800885a:	4d06      	ldr	r5, [pc, #24]	; (8008874 <_close_r+0x1c>)
 800885c:	2300      	movs	r3, #0
 800885e:	4604      	mov	r4, r0
 8008860:	4608      	mov	r0, r1
 8008862:	602b      	str	r3, [r5, #0]
 8008864:	f7f8 fd1f 	bl	80012a6 <_close>
 8008868:	1c43      	adds	r3, r0, #1
 800886a:	d102      	bne.n	8008872 <_close_r+0x1a>
 800886c:	682b      	ldr	r3, [r5, #0]
 800886e:	b103      	cbz	r3, 8008872 <_close_r+0x1a>
 8008870:	6023      	str	r3, [r4, #0]
 8008872:	bd38      	pop	{r3, r4, r5, pc}
 8008874:	20000484 	.word	0x20000484

08008878 <_lseek_r>:
 8008878:	b538      	push	{r3, r4, r5, lr}
 800887a:	4d07      	ldr	r5, [pc, #28]	; (8008898 <_lseek_r+0x20>)
 800887c:	4604      	mov	r4, r0
 800887e:	4608      	mov	r0, r1
 8008880:	4611      	mov	r1, r2
 8008882:	2200      	movs	r2, #0
 8008884:	602a      	str	r2, [r5, #0]
 8008886:	461a      	mov	r2, r3
 8008888:	f7f8 fd34 	bl	80012f4 <_lseek>
 800888c:	1c43      	adds	r3, r0, #1
 800888e:	d102      	bne.n	8008896 <_lseek_r+0x1e>
 8008890:	682b      	ldr	r3, [r5, #0]
 8008892:	b103      	cbz	r3, 8008896 <_lseek_r+0x1e>
 8008894:	6023      	str	r3, [r4, #0]
 8008896:	bd38      	pop	{r3, r4, r5, pc}
 8008898:	20000484 	.word	0x20000484

0800889c <_read_r>:
 800889c:	b538      	push	{r3, r4, r5, lr}
 800889e:	4d07      	ldr	r5, [pc, #28]	; (80088bc <_read_r+0x20>)
 80088a0:	4604      	mov	r4, r0
 80088a2:	4608      	mov	r0, r1
 80088a4:	4611      	mov	r1, r2
 80088a6:	2200      	movs	r2, #0
 80088a8:	602a      	str	r2, [r5, #0]
 80088aa:	461a      	mov	r2, r3
 80088ac:	f7f8 fcc2 	bl	8001234 <_read>
 80088b0:	1c43      	adds	r3, r0, #1
 80088b2:	d102      	bne.n	80088ba <_read_r+0x1e>
 80088b4:	682b      	ldr	r3, [r5, #0]
 80088b6:	b103      	cbz	r3, 80088ba <_read_r+0x1e>
 80088b8:	6023      	str	r3, [r4, #0]
 80088ba:	bd38      	pop	{r3, r4, r5, pc}
 80088bc:	20000484 	.word	0x20000484

080088c0 <_sbrk_r>:
 80088c0:	b538      	push	{r3, r4, r5, lr}
 80088c2:	4d06      	ldr	r5, [pc, #24]	; (80088dc <_sbrk_r+0x1c>)
 80088c4:	2300      	movs	r3, #0
 80088c6:	4604      	mov	r4, r0
 80088c8:	4608      	mov	r0, r1
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	f7f8 fd20 	bl	8001310 <_sbrk>
 80088d0:	1c43      	adds	r3, r0, #1
 80088d2:	d102      	bne.n	80088da <_sbrk_r+0x1a>
 80088d4:	682b      	ldr	r3, [r5, #0]
 80088d6:	b103      	cbz	r3, 80088da <_sbrk_r+0x1a>
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	bd38      	pop	{r3, r4, r5, pc}
 80088dc:	20000484 	.word	0x20000484

080088e0 <_write_r>:
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	4d07      	ldr	r5, [pc, #28]	; (8008900 <_write_r+0x20>)
 80088e4:	4604      	mov	r4, r0
 80088e6:	4608      	mov	r0, r1
 80088e8:	4611      	mov	r1, r2
 80088ea:	2200      	movs	r2, #0
 80088ec:	602a      	str	r2, [r5, #0]
 80088ee:	461a      	mov	r2, r3
 80088f0:	f7f8 fcbd 	bl	800126e <_write>
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	d102      	bne.n	80088fe <_write_r+0x1e>
 80088f8:	682b      	ldr	r3, [r5, #0]
 80088fa:	b103      	cbz	r3, 80088fe <_write_r+0x1e>
 80088fc:	6023      	str	r3, [r4, #0]
 80088fe:	bd38      	pop	{r3, r4, r5, pc}
 8008900:	20000484 	.word	0x20000484

08008904 <__assert_func>:
 8008904:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008906:	4614      	mov	r4, r2
 8008908:	461a      	mov	r2, r3
 800890a:	4b09      	ldr	r3, [pc, #36]	; (8008930 <__assert_func+0x2c>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4605      	mov	r5, r0
 8008910:	68d8      	ldr	r0, [r3, #12]
 8008912:	b14c      	cbz	r4, 8008928 <__assert_func+0x24>
 8008914:	4b07      	ldr	r3, [pc, #28]	; (8008934 <__assert_func+0x30>)
 8008916:	9100      	str	r1, [sp, #0]
 8008918:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800891c:	4906      	ldr	r1, [pc, #24]	; (8008938 <__assert_func+0x34>)
 800891e:	462b      	mov	r3, r5
 8008920:	f000 f878 	bl	8008a14 <fiprintf>
 8008924:	f000 f888 	bl	8008a38 <abort>
 8008928:	4b04      	ldr	r3, [pc, #16]	; (800893c <__assert_func+0x38>)
 800892a:	461c      	mov	r4, r3
 800892c:	e7f3      	b.n	8008916 <__assert_func+0x12>
 800892e:	bf00      	nop
 8008930:	200001d4 	.word	0x200001d4
 8008934:	08009474 	.word	0x08009474
 8008938:	08009481 	.word	0x08009481
 800893c:	080094af 	.word	0x080094af

08008940 <_calloc_r>:
 8008940:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008942:	fba1 2402 	umull	r2, r4, r1, r2
 8008946:	b94c      	cbnz	r4, 800895c <_calloc_r+0x1c>
 8008948:	4611      	mov	r1, r2
 800894a:	9201      	str	r2, [sp, #4]
 800894c:	f7ff f8f4 	bl	8007b38 <_malloc_r>
 8008950:	9a01      	ldr	r2, [sp, #4]
 8008952:	4605      	mov	r5, r0
 8008954:	b930      	cbnz	r0, 8008964 <_calloc_r+0x24>
 8008956:	4628      	mov	r0, r5
 8008958:	b003      	add	sp, #12
 800895a:	bd30      	pop	{r4, r5, pc}
 800895c:	220c      	movs	r2, #12
 800895e:	6002      	str	r2, [r0, #0]
 8008960:	2500      	movs	r5, #0
 8008962:	e7f8      	b.n	8008956 <_calloc_r+0x16>
 8008964:	4621      	mov	r1, r4
 8008966:	f7fd fdc3 	bl	80064f0 <memset>
 800896a:	e7f4      	b.n	8008956 <_calloc_r+0x16>

0800896c <_free_r>:
 800896c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800896e:	2900      	cmp	r1, #0
 8008970:	d044      	beq.n	80089fc <_free_r+0x90>
 8008972:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008976:	9001      	str	r0, [sp, #4]
 8008978:	2b00      	cmp	r3, #0
 800897a:	f1a1 0404 	sub.w	r4, r1, #4
 800897e:	bfb8      	it	lt
 8008980:	18e4      	addlt	r4, r4, r3
 8008982:	f7ff fa19 	bl	8007db8 <__malloc_lock>
 8008986:	4a1e      	ldr	r2, [pc, #120]	; (8008a00 <_free_r+0x94>)
 8008988:	9801      	ldr	r0, [sp, #4]
 800898a:	6813      	ldr	r3, [r2, #0]
 800898c:	b933      	cbnz	r3, 800899c <_free_r+0x30>
 800898e:	6063      	str	r3, [r4, #4]
 8008990:	6014      	str	r4, [r2, #0]
 8008992:	b003      	add	sp, #12
 8008994:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008998:	f7ff ba14 	b.w	8007dc4 <__malloc_unlock>
 800899c:	42a3      	cmp	r3, r4
 800899e:	d908      	bls.n	80089b2 <_free_r+0x46>
 80089a0:	6825      	ldr	r5, [r4, #0]
 80089a2:	1961      	adds	r1, r4, r5
 80089a4:	428b      	cmp	r3, r1
 80089a6:	bf01      	itttt	eq
 80089a8:	6819      	ldreq	r1, [r3, #0]
 80089aa:	685b      	ldreq	r3, [r3, #4]
 80089ac:	1949      	addeq	r1, r1, r5
 80089ae:	6021      	streq	r1, [r4, #0]
 80089b0:	e7ed      	b.n	800898e <_free_r+0x22>
 80089b2:	461a      	mov	r2, r3
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	b10b      	cbz	r3, 80089bc <_free_r+0x50>
 80089b8:	42a3      	cmp	r3, r4
 80089ba:	d9fa      	bls.n	80089b2 <_free_r+0x46>
 80089bc:	6811      	ldr	r1, [r2, #0]
 80089be:	1855      	adds	r5, r2, r1
 80089c0:	42a5      	cmp	r5, r4
 80089c2:	d10b      	bne.n	80089dc <_free_r+0x70>
 80089c4:	6824      	ldr	r4, [r4, #0]
 80089c6:	4421      	add	r1, r4
 80089c8:	1854      	adds	r4, r2, r1
 80089ca:	42a3      	cmp	r3, r4
 80089cc:	6011      	str	r1, [r2, #0]
 80089ce:	d1e0      	bne.n	8008992 <_free_r+0x26>
 80089d0:	681c      	ldr	r4, [r3, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	6053      	str	r3, [r2, #4]
 80089d6:	440c      	add	r4, r1
 80089d8:	6014      	str	r4, [r2, #0]
 80089da:	e7da      	b.n	8008992 <_free_r+0x26>
 80089dc:	d902      	bls.n	80089e4 <_free_r+0x78>
 80089de:	230c      	movs	r3, #12
 80089e0:	6003      	str	r3, [r0, #0]
 80089e2:	e7d6      	b.n	8008992 <_free_r+0x26>
 80089e4:	6825      	ldr	r5, [r4, #0]
 80089e6:	1961      	adds	r1, r4, r5
 80089e8:	428b      	cmp	r3, r1
 80089ea:	bf04      	itt	eq
 80089ec:	6819      	ldreq	r1, [r3, #0]
 80089ee:	685b      	ldreq	r3, [r3, #4]
 80089f0:	6063      	str	r3, [r4, #4]
 80089f2:	bf04      	itt	eq
 80089f4:	1949      	addeq	r1, r1, r5
 80089f6:	6021      	streq	r1, [r4, #0]
 80089f8:	6054      	str	r4, [r2, #4]
 80089fa:	e7ca      	b.n	8008992 <_free_r+0x26>
 80089fc:	b003      	add	sp, #12
 80089fe:	bd30      	pop	{r4, r5, pc}
 8008a00:	2000047c 	.word	0x2000047c

08008a04 <_malloc_usable_size_r>:
 8008a04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a08:	1f18      	subs	r0, r3, #4
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	bfbc      	itt	lt
 8008a0e:	580b      	ldrlt	r3, [r1, r0]
 8008a10:	18c0      	addlt	r0, r0, r3
 8008a12:	4770      	bx	lr

08008a14 <fiprintf>:
 8008a14:	b40e      	push	{r1, r2, r3}
 8008a16:	b503      	push	{r0, r1, lr}
 8008a18:	4601      	mov	r1, r0
 8008a1a:	ab03      	add	r3, sp, #12
 8008a1c:	4805      	ldr	r0, [pc, #20]	; (8008a34 <fiprintf+0x20>)
 8008a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a22:	6800      	ldr	r0, [r0, #0]
 8008a24:	9301      	str	r3, [sp, #4]
 8008a26:	f000 f837 	bl	8008a98 <_vfiprintf_r>
 8008a2a:	b002      	add	sp, #8
 8008a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a30:	b003      	add	sp, #12
 8008a32:	4770      	bx	lr
 8008a34:	200001d4 	.word	0x200001d4

08008a38 <abort>:
 8008a38:	b508      	push	{r3, lr}
 8008a3a:	2006      	movs	r0, #6
 8008a3c:	f000 fa88 	bl	8008f50 <raise>
 8008a40:	2001      	movs	r0, #1
 8008a42:	f7f8 fbed 	bl	8001220 <_exit>

08008a46 <__sfputc_r>:
 8008a46:	6893      	ldr	r3, [r2, #8]
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	b410      	push	{r4}
 8008a4e:	6093      	str	r3, [r2, #8]
 8008a50:	da08      	bge.n	8008a64 <__sfputc_r+0x1e>
 8008a52:	6994      	ldr	r4, [r2, #24]
 8008a54:	42a3      	cmp	r3, r4
 8008a56:	db01      	blt.n	8008a5c <__sfputc_r+0x16>
 8008a58:	290a      	cmp	r1, #10
 8008a5a:	d103      	bne.n	8008a64 <__sfputc_r+0x1e>
 8008a5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a60:	f000 b934 	b.w	8008ccc <__swbuf_r>
 8008a64:	6813      	ldr	r3, [r2, #0]
 8008a66:	1c58      	adds	r0, r3, #1
 8008a68:	6010      	str	r0, [r2, #0]
 8008a6a:	7019      	strb	r1, [r3, #0]
 8008a6c:	4608      	mov	r0, r1
 8008a6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <__sfputs_r>:
 8008a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a76:	4606      	mov	r6, r0
 8008a78:	460f      	mov	r7, r1
 8008a7a:	4614      	mov	r4, r2
 8008a7c:	18d5      	adds	r5, r2, r3
 8008a7e:	42ac      	cmp	r4, r5
 8008a80:	d101      	bne.n	8008a86 <__sfputs_r+0x12>
 8008a82:	2000      	movs	r0, #0
 8008a84:	e007      	b.n	8008a96 <__sfputs_r+0x22>
 8008a86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a8a:	463a      	mov	r2, r7
 8008a8c:	4630      	mov	r0, r6
 8008a8e:	f7ff ffda 	bl	8008a46 <__sfputc_r>
 8008a92:	1c43      	adds	r3, r0, #1
 8008a94:	d1f3      	bne.n	8008a7e <__sfputs_r+0xa>
 8008a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a98 <_vfiprintf_r>:
 8008a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a9c:	460d      	mov	r5, r1
 8008a9e:	b09d      	sub	sp, #116	; 0x74
 8008aa0:	4614      	mov	r4, r2
 8008aa2:	4698      	mov	r8, r3
 8008aa4:	4606      	mov	r6, r0
 8008aa6:	b118      	cbz	r0, 8008ab0 <_vfiprintf_r+0x18>
 8008aa8:	6a03      	ldr	r3, [r0, #32]
 8008aaa:	b90b      	cbnz	r3, 8008ab0 <_vfiprintf_r+0x18>
 8008aac:	f7fc fe80 	bl	80057b0 <__sinit>
 8008ab0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ab2:	07d9      	lsls	r1, r3, #31
 8008ab4:	d405      	bmi.n	8008ac2 <_vfiprintf_r+0x2a>
 8008ab6:	89ab      	ldrh	r3, [r5, #12]
 8008ab8:	059a      	lsls	r2, r3, #22
 8008aba:	d402      	bmi.n	8008ac2 <_vfiprintf_r+0x2a>
 8008abc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008abe:	f7fd fd4d 	bl	800655c <__retarget_lock_acquire_recursive>
 8008ac2:	89ab      	ldrh	r3, [r5, #12]
 8008ac4:	071b      	lsls	r3, r3, #28
 8008ac6:	d501      	bpl.n	8008acc <_vfiprintf_r+0x34>
 8008ac8:	692b      	ldr	r3, [r5, #16]
 8008aca:	b99b      	cbnz	r3, 8008af4 <_vfiprintf_r+0x5c>
 8008acc:	4629      	mov	r1, r5
 8008ace:	4630      	mov	r0, r6
 8008ad0:	f000 f93a 	bl	8008d48 <__swsetup_r>
 8008ad4:	b170      	cbz	r0, 8008af4 <_vfiprintf_r+0x5c>
 8008ad6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ad8:	07dc      	lsls	r4, r3, #31
 8008ada:	d504      	bpl.n	8008ae6 <_vfiprintf_r+0x4e>
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ae0:	b01d      	add	sp, #116	; 0x74
 8008ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ae6:	89ab      	ldrh	r3, [r5, #12]
 8008ae8:	0598      	lsls	r0, r3, #22
 8008aea:	d4f7      	bmi.n	8008adc <_vfiprintf_r+0x44>
 8008aec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aee:	f7fd fd36 	bl	800655e <__retarget_lock_release_recursive>
 8008af2:	e7f3      	b.n	8008adc <_vfiprintf_r+0x44>
 8008af4:	2300      	movs	r3, #0
 8008af6:	9309      	str	r3, [sp, #36]	; 0x24
 8008af8:	2320      	movs	r3, #32
 8008afa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008afe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b02:	2330      	movs	r3, #48	; 0x30
 8008b04:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008cb8 <_vfiprintf_r+0x220>
 8008b08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b0c:	f04f 0901 	mov.w	r9, #1
 8008b10:	4623      	mov	r3, r4
 8008b12:	469a      	mov	sl, r3
 8008b14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b18:	b10a      	cbz	r2, 8008b1e <_vfiprintf_r+0x86>
 8008b1a:	2a25      	cmp	r2, #37	; 0x25
 8008b1c:	d1f9      	bne.n	8008b12 <_vfiprintf_r+0x7a>
 8008b1e:	ebba 0b04 	subs.w	fp, sl, r4
 8008b22:	d00b      	beq.n	8008b3c <_vfiprintf_r+0xa4>
 8008b24:	465b      	mov	r3, fp
 8008b26:	4622      	mov	r2, r4
 8008b28:	4629      	mov	r1, r5
 8008b2a:	4630      	mov	r0, r6
 8008b2c:	f7ff ffa2 	bl	8008a74 <__sfputs_r>
 8008b30:	3001      	adds	r0, #1
 8008b32:	f000 80a9 	beq.w	8008c88 <_vfiprintf_r+0x1f0>
 8008b36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b38:	445a      	add	r2, fp
 8008b3a:	9209      	str	r2, [sp, #36]	; 0x24
 8008b3c:	f89a 3000 	ldrb.w	r3, [sl]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	f000 80a1 	beq.w	8008c88 <_vfiprintf_r+0x1f0>
 8008b46:	2300      	movs	r3, #0
 8008b48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b50:	f10a 0a01 	add.w	sl, sl, #1
 8008b54:	9304      	str	r3, [sp, #16]
 8008b56:	9307      	str	r3, [sp, #28]
 8008b58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b5c:	931a      	str	r3, [sp, #104]	; 0x68
 8008b5e:	4654      	mov	r4, sl
 8008b60:	2205      	movs	r2, #5
 8008b62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b66:	4854      	ldr	r0, [pc, #336]	; (8008cb8 <_vfiprintf_r+0x220>)
 8008b68:	f7f7 fb6a 	bl	8000240 <memchr>
 8008b6c:	9a04      	ldr	r2, [sp, #16]
 8008b6e:	b9d8      	cbnz	r0, 8008ba8 <_vfiprintf_r+0x110>
 8008b70:	06d1      	lsls	r1, r2, #27
 8008b72:	bf44      	itt	mi
 8008b74:	2320      	movmi	r3, #32
 8008b76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b7a:	0713      	lsls	r3, r2, #28
 8008b7c:	bf44      	itt	mi
 8008b7e:	232b      	movmi	r3, #43	; 0x2b
 8008b80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b84:	f89a 3000 	ldrb.w	r3, [sl]
 8008b88:	2b2a      	cmp	r3, #42	; 0x2a
 8008b8a:	d015      	beq.n	8008bb8 <_vfiprintf_r+0x120>
 8008b8c:	9a07      	ldr	r2, [sp, #28]
 8008b8e:	4654      	mov	r4, sl
 8008b90:	2000      	movs	r0, #0
 8008b92:	f04f 0c0a 	mov.w	ip, #10
 8008b96:	4621      	mov	r1, r4
 8008b98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b9c:	3b30      	subs	r3, #48	; 0x30
 8008b9e:	2b09      	cmp	r3, #9
 8008ba0:	d94d      	bls.n	8008c3e <_vfiprintf_r+0x1a6>
 8008ba2:	b1b0      	cbz	r0, 8008bd2 <_vfiprintf_r+0x13a>
 8008ba4:	9207      	str	r2, [sp, #28]
 8008ba6:	e014      	b.n	8008bd2 <_vfiprintf_r+0x13a>
 8008ba8:	eba0 0308 	sub.w	r3, r0, r8
 8008bac:	fa09 f303 	lsl.w	r3, r9, r3
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	9304      	str	r3, [sp, #16]
 8008bb4:	46a2      	mov	sl, r4
 8008bb6:	e7d2      	b.n	8008b5e <_vfiprintf_r+0xc6>
 8008bb8:	9b03      	ldr	r3, [sp, #12]
 8008bba:	1d19      	adds	r1, r3, #4
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	9103      	str	r1, [sp, #12]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	bfbb      	ittet	lt
 8008bc4:	425b      	neglt	r3, r3
 8008bc6:	f042 0202 	orrlt.w	r2, r2, #2
 8008bca:	9307      	strge	r3, [sp, #28]
 8008bcc:	9307      	strlt	r3, [sp, #28]
 8008bce:	bfb8      	it	lt
 8008bd0:	9204      	strlt	r2, [sp, #16]
 8008bd2:	7823      	ldrb	r3, [r4, #0]
 8008bd4:	2b2e      	cmp	r3, #46	; 0x2e
 8008bd6:	d10c      	bne.n	8008bf2 <_vfiprintf_r+0x15a>
 8008bd8:	7863      	ldrb	r3, [r4, #1]
 8008bda:	2b2a      	cmp	r3, #42	; 0x2a
 8008bdc:	d134      	bne.n	8008c48 <_vfiprintf_r+0x1b0>
 8008bde:	9b03      	ldr	r3, [sp, #12]
 8008be0:	1d1a      	adds	r2, r3, #4
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	9203      	str	r2, [sp, #12]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	bfb8      	it	lt
 8008bea:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008bee:	3402      	adds	r4, #2
 8008bf0:	9305      	str	r3, [sp, #20]
 8008bf2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008cc8 <_vfiprintf_r+0x230>
 8008bf6:	7821      	ldrb	r1, [r4, #0]
 8008bf8:	2203      	movs	r2, #3
 8008bfa:	4650      	mov	r0, sl
 8008bfc:	f7f7 fb20 	bl	8000240 <memchr>
 8008c00:	b138      	cbz	r0, 8008c12 <_vfiprintf_r+0x17a>
 8008c02:	9b04      	ldr	r3, [sp, #16]
 8008c04:	eba0 000a 	sub.w	r0, r0, sl
 8008c08:	2240      	movs	r2, #64	; 0x40
 8008c0a:	4082      	lsls	r2, r0
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	3401      	adds	r4, #1
 8008c10:	9304      	str	r3, [sp, #16]
 8008c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c16:	4829      	ldr	r0, [pc, #164]	; (8008cbc <_vfiprintf_r+0x224>)
 8008c18:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c1c:	2206      	movs	r2, #6
 8008c1e:	f7f7 fb0f 	bl	8000240 <memchr>
 8008c22:	2800      	cmp	r0, #0
 8008c24:	d03f      	beq.n	8008ca6 <_vfiprintf_r+0x20e>
 8008c26:	4b26      	ldr	r3, [pc, #152]	; (8008cc0 <_vfiprintf_r+0x228>)
 8008c28:	bb1b      	cbnz	r3, 8008c72 <_vfiprintf_r+0x1da>
 8008c2a:	9b03      	ldr	r3, [sp, #12]
 8008c2c:	3307      	adds	r3, #7
 8008c2e:	f023 0307 	bic.w	r3, r3, #7
 8008c32:	3308      	adds	r3, #8
 8008c34:	9303      	str	r3, [sp, #12]
 8008c36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c38:	443b      	add	r3, r7
 8008c3a:	9309      	str	r3, [sp, #36]	; 0x24
 8008c3c:	e768      	b.n	8008b10 <_vfiprintf_r+0x78>
 8008c3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c42:	460c      	mov	r4, r1
 8008c44:	2001      	movs	r0, #1
 8008c46:	e7a6      	b.n	8008b96 <_vfiprintf_r+0xfe>
 8008c48:	2300      	movs	r3, #0
 8008c4a:	3401      	adds	r4, #1
 8008c4c:	9305      	str	r3, [sp, #20]
 8008c4e:	4619      	mov	r1, r3
 8008c50:	f04f 0c0a 	mov.w	ip, #10
 8008c54:	4620      	mov	r0, r4
 8008c56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c5a:	3a30      	subs	r2, #48	; 0x30
 8008c5c:	2a09      	cmp	r2, #9
 8008c5e:	d903      	bls.n	8008c68 <_vfiprintf_r+0x1d0>
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d0c6      	beq.n	8008bf2 <_vfiprintf_r+0x15a>
 8008c64:	9105      	str	r1, [sp, #20]
 8008c66:	e7c4      	b.n	8008bf2 <_vfiprintf_r+0x15a>
 8008c68:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c6c:	4604      	mov	r4, r0
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e7f0      	b.n	8008c54 <_vfiprintf_r+0x1bc>
 8008c72:	ab03      	add	r3, sp, #12
 8008c74:	9300      	str	r3, [sp, #0]
 8008c76:	462a      	mov	r2, r5
 8008c78:	4b12      	ldr	r3, [pc, #72]	; (8008cc4 <_vfiprintf_r+0x22c>)
 8008c7a:	a904      	add	r1, sp, #16
 8008c7c:	4630      	mov	r0, r6
 8008c7e:	f7fb ff4f 	bl	8004b20 <_printf_float>
 8008c82:	4607      	mov	r7, r0
 8008c84:	1c78      	adds	r0, r7, #1
 8008c86:	d1d6      	bne.n	8008c36 <_vfiprintf_r+0x19e>
 8008c88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c8a:	07d9      	lsls	r1, r3, #31
 8008c8c:	d405      	bmi.n	8008c9a <_vfiprintf_r+0x202>
 8008c8e:	89ab      	ldrh	r3, [r5, #12]
 8008c90:	059a      	lsls	r2, r3, #22
 8008c92:	d402      	bmi.n	8008c9a <_vfiprintf_r+0x202>
 8008c94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c96:	f7fd fc62 	bl	800655e <__retarget_lock_release_recursive>
 8008c9a:	89ab      	ldrh	r3, [r5, #12]
 8008c9c:	065b      	lsls	r3, r3, #25
 8008c9e:	f53f af1d 	bmi.w	8008adc <_vfiprintf_r+0x44>
 8008ca2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ca4:	e71c      	b.n	8008ae0 <_vfiprintf_r+0x48>
 8008ca6:	ab03      	add	r3, sp, #12
 8008ca8:	9300      	str	r3, [sp, #0]
 8008caa:	462a      	mov	r2, r5
 8008cac:	4b05      	ldr	r3, [pc, #20]	; (8008cc4 <_vfiprintf_r+0x22c>)
 8008cae:	a904      	add	r1, sp, #16
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	f7fc f9bd 	bl	8005030 <_printf_i>
 8008cb6:	e7e4      	b.n	8008c82 <_vfiprintf_r+0x1ea>
 8008cb8:	0800930e 	.word	0x0800930e
 8008cbc:	08009318 	.word	0x08009318
 8008cc0:	08004b21 	.word	0x08004b21
 8008cc4:	08008a75 	.word	0x08008a75
 8008cc8:	08009314 	.word	0x08009314

08008ccc <__swbuf_r>:
 8008ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cce:	460e      	mov	r6, r1
 8008cd0:	4614      	mov	r4, r2
 8008cd2:	4605      	mov	r5, r0
 8008cd4:	b118      	cbz	r0, 8008cde <__swbuf_r+0x12>
 8008cd6:	6a03      	ldr	r3, [r0, #32]
 8008cd8:	b90b      	cbnz	r3, 8008cde <__swbuf_r+0x12>
 8008cda:	f7fc fd69 	bl	80057b0 <__sinit>
 8008cde:	69a3      	ldr	r3, [r4, #24]
 8008ce0:	60a3      	str	r3, [r4, #8]
 8008ce2:	89a3      	ldrh	r3, [r4, #12]
 8008ce4:	071a      	lsls	r2, r3, #28
 8008ce6:	d525      	bpl.n	8008d34 <__swbuf_r+0x68>
 8008ce8:	6923      	ldr	r3, [r4, #16]
 8008cea:	b31b      	cbz	r3, 8008d34 <__swbuf_r+0x68>
 8008cec:	6823      	ldr	r3, [r4, #0]
 8008cee:	6922      	ldr	r2, [r4, #16]
 8008cf0:	1a98      	subs	r0, r3, r2
 8008cf2:	6963      	ldr	r3, [r4, #20]
 8008cf4:	b2f6      	uxtb	r6, r6
 8008cf6:	4283      	cmp	r3, r0
 8008cf8:	4637      	mov	r7, r6
 8008cfa:	dc04      	bgt.n	8008d06 <__swbuf_r+0x3a>
 8008cfc:	4621      	mov	r1, r4
 8008cfe:	4628      	mov	r0, r5
 8008d00:	f7ff f832 	bl	8007d68 <_fflush_r>
 8008d04:	b9e0      	cbnz	r0, 8008d40 <__swbuf_r+0x74>
 8008d06:	68a3      	ldr	r3, [r4, #8]
 8008d08:	3b01      	subs	r3, #1
 8008d0a:	60a3      	str	r3, [r4, #8]
 8008d0c:	6823      	ldr	r3, [r4, #0]
 8008d0e:	1c5a      	adds	r2, r3, #1
 8008d10:	6022      	str	r2, [r4, #0]
 8008d12:	701e      	strb	r6, [r3, #0]
 8008d14:	6962      	ldr	r2, [r4, #20]
 8008d16:	1c43      	adds	r3, r0, #1
 8008d18:	429a      	cmp	r2, r3
 8008d1a:	d004      	beq.n	8008d26 <__swbuf_r+0x5a>
 8008d1c:	89a3      	ldrh	r3, [r4, #12]
 8008d1e:	07db      	lsls	r3, r3, #31
 8008d20:	d506      	bpl.n	8008d30 <__swbuf_r+0x64>
 8008d22:	2e0a      	cmp	r6, #10
 8008d24:	d104      	bne.n	8008d30 <__swbuf_r+0x64>
 8008d26:	4621      	mov	r1, r4
 8008d28:	4628      	mov	r0, r5
 8008d2a:	f7ff f81d 	bl	8007d68 <_fflush_r>
 8008d2e:	b938      	cbnz	r0, 8008d40 <__swbuf_r+0x74>
 8008d30:	4638      	mov	r0, r7
 8008d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d34:	4621      	mov	r1, r4
 8008d36:	4628      	mov	r0, r5
 8008d38:	f000 f806 	bl	8008d48 <__swsetup_r>
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	d0d5      	beq.n	8008cec <__swbuf_r+0x20>
 8008d40:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008d44:	e7f4      	b.n	8008d30 <__swbuf_r+0x64>
	...

08008d48 <__swsetup_r>:
 8008d48:	b538      	push	{r3, r4, r5, lr}
 8008d4a:	4b2a      	ldr	r3, [pc, #168]	; (8008df4 <__swsetup_r+0xac>)
 8008d4c:	4605      	mov	r5, r0
 8008d4e:	6818      	ldr	r0, [r3, #0]
 8008d50:	460c      	mov	r4, r1
 8008d52:	b118      	cbz	r0, 8008d5c <__swsetup_r+0x14>
 8008d54:	6a03      	ldr	r3, [r0, #32]
 8008d56:	b90b      	cbnz	r3, 8008d5c <__swsetup_r+0x14>
 8008d58:	f7fc fd2a 	bl	80057b0 <__sinit>
 8008d5c:	89a3      	ldrh	r3, [r4, #12]
 8008d5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d62:	0718      	lsls	r0, r3, #28
 8008d64:	d422      	bmi.n	8008dac <__swsetup_r+0x64>
 8008d66:	06d9      	lsls	r1, r3, #27
 8008d68:	d407      	bmi.n	8008d7a <__swsetup_r+0x32>
 8008d6a:	2309      	movs	r3, #9
 8008d6c:	602b      	str	r3, [r5, #0]
 8008d6e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008d72:	81a3      	strh	r3, [r4, #12]
 8008d74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d78:	e034      	b.n	8008de4 <__swsetup_r+0x9c>
 8008d7a:	0758      	lsls	r0, r3, #29
 8008d7c:	d512      	bpl.n	8008da4 <__swsetup_r+0x5c>
 8008d7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d80:	b141      	cbz	r1, 8008d94 <__swsetup_r+0x4c>
 8008d82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d86:	4299      	cmp	r1, r3
 8008d88:	d002      	beq.n	8008d90 <__swsetup_r+0x48>
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	f7ff fdee 	bl	800896c <_free_r>
 8008d90:	2300      	movs	r3, #0
 8008d92:	6363      	str	r3, [r4, #52]	; 0x34
 8008d94:	89a3      	ldrh	r3, [r4, #12]
 8008d96:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008d9a:	81a3      	strh	r3, [r4, #12]
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	6063      	str	r3, [r4, #4]
 8008da0:	6923      	ldr	r3, [r4, #16]
 8008da2:	6023      	str	r3, [r4, #0]
 8008da4:	89a3      	ldrh	r3, [r4, #12]
 8008da6:	f043 0308 	orr.w	r3, r3, #8
 8008daa:	81a3      	strh	r3, [r4, #12]
 8008dac:	6923      	ldr	r3, [r4, #16]
 8008dae:	b94b      	cbnz	r3, 8008dc4 <__swsetup_r+0x7c>
 8008db0:	89a3      	ldrh	r3, [r4, #12]
 8008db2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008db6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dba:	d003      	beq.n	8008dc4 <__swsetup_r+0x7c>
 8008dbc:	4621      	mov	r1, r4
 8008dbe:	4628      	mov	r0, r5
 8008dc0:	f000 f840 	bl	8008e44 <__smakebuf_r>
 8008dc4:	89a0      	ldrh	r0, [r4, #12]
 8008dc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dca:	f010 0301 	ands.w	r3, r0, #1
 8008dce:	d00a      	beq.n	8008de6 <__swsetup_r+0x9e>
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	60a3      	str	r3, [r4, #8]
 8008dd4:	6963      	ldr	r3, [r4, #20]
 8008dd6:	425b      	negs	r3, r3
 8008dd8:	61a3      	str	r3, [r4, #24]
 8008dda:	6923      	ldr	r3, [r4, #16]
 8008ddc:	b943      	cbnz	r3, 8008df0 <__swsetup_r+0xa8>
 8008dde:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008de2:	d1c4      	bne.n	8008d6e <__swsetup_r+0x26>
 8008de4:	bd38      	pop	{r3, r4, r5, pc}
 8008de6:	0781      	lsls	r1, r0, #30
 8008de8:	bf58      	it	pl
 8008dea:	6963      	ldrpl	r3, [r4, #20]
 8008dec:	60a3      	str	r3, [r4, #8]
 8008dee:	e7f4      	b.n	8008dda <__swsetup_r+0x92>
 8008df0:	2000      	movs	r0, #0
 8008df2:	e7f7      	b.n	8008de4 <__swsetup_r+0x9c>
 8008df4:	200001d4 	.word	0x200001d4

08008df8 <__swhatbuf_r>:
 8008df8:	b570      	push	{r4, r5, r6, lr}
 8008dfa:	460c      	mov	r4, r1
 8008dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e00:	2900      	cmp	r1, #0
 8008e02:	b096      	sub	sp, #88	; 0x58
 8008e04:	4615      	mov	r5, r2
 8008e06:	461e      	mov	r6, r3
 8008e08:	da0d      	bge.n	8008e26 <__swhatbuf_r+0x2e>
 8008e0a:	89a3      	ldrh	r3, [r4, #12]
 8008e0c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008e10:	f04f 0100 	mov.w	r1, #0
 8008e14:	bf0c      	ite	eq
 8008e16:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008e1a:	2340      	movne	r3, #64	; 0x40
 8008e1c:	2000      	movs	r0, #0
 8008e1e:	6031      	str	r1, [r6, #0]
 8008e20:	602b      	str	r3, [r5, #0]
 8008e22:	b016      	add	sp, #88	; 0x58
 8008e24:	bd70      	pop	{r4, r5, r6, pc}
 8008e26:	466a      	mov	r2, sp
 8008e28:	f000 f848 	bl	8008ebc <_fstat_r>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	dbec      	blt.n	8008e0a <__swhatbuf_r+0x12>
 8008e30:	9901      	ldr	r1, [sp, #4]
 8008e32:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008e36:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008e3a:	4259      	negs	r1, r3
 8008e3c:	4159      	adcs	r1, r3
 8008e3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e42:	e7eb      	b.n	8008e1c <__swhatbuf_r+0x24>

08008e44 <__smakebuf_r>:
 8008e44:	898b      	ldrh	r3, [r1, #12]
 8008e46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e48:	079d      	lsls	r5, r3, #30
 8008e4a:	4606      	mov	r6, r0
 8008e4c:	460c      	mov	r4, r1
 8008e4e:	d507      	bpl.n	8008e60 <__smakebuf_r+0x1c>
 8008e50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e54:	6023      	str	r3, [r4, #0]
 8008e56:	6123      	str	r3, [r4, #16]
 8008e58:	2301      	movs	r3, #1
 8008e5a:	6163      	str	r3, [r4, #20]
 8008e5c:	b002      	add	sp, #8
 8008e5e:	bd70      	pop	{r4, r5, r6, pc}
 8008e60:	ab01      	add	r3, sp, #4
 8008e62:	466a      	mov	r2, sp
 8008e64:	f7ff ffc8 	bl	8008df8 <__swhatbuf_r>
 8008e68:	9900      	ldr	r1, [sp, #0]
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	f7fe fe63 	bl	8007b38 <_malloc_r>
 8008e72:	b948      	cbnz	r0, 8008e88 <__smakebuf_r+0x44>
 8008e74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e78:	059a      	lsls	r2, r3, #22
 8008e7a:	d4ef      	bmi.n	8008e5c <__smakebuf_r+0x18>
 8008e7c:	f023 0303 	bic.w	r3, r3, #3
 8008e80:	f043 0302 	orr.w	r3, r3, #2
 8008e84:	81a3      	strh	r3, [r4, #12]
 8008e86:	e7e3      	b.n	8008e50 <__smakebuf_r+0xc>
 8008e88:	89a3      	ldrh	r3, [r4, #12]
 8008e8a:	6020      	str	r0, [r4, #0]
 8008e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e90:	81a3      	strh	r3, [r4, #12]
 8008e92:	9b00      	ldr	r3, [sp, #0]
 8008e94:	6163      	str	r3, [r4, #20]
 8008e96:	9b01      	ldr	r3, [sp, #4]
 8008e98:	6120      	str	r0, [r4, #16]
 8008e9a:	b15b      	cbz	r3, 8008eb4 <__smakebuf_r+0x70>
 8008e9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ea0:	4630      	mov	r0, r6
 8008ea2:	f000 f81d 	bl	8008ee0 <_isatty_r>
 8008ea6:	b128      	cbz	r0, 8008eb4 <__smakebuf_r+0x70>
 8008ea8:	89a3      	ldrh	r3, [r4, #12]
 8008eaa:	f023 0303 	bic.w	r3, r3, #3
 8008eae:	f043 0301 	orr.w	r3, r3, #1
 8008eb2:	81a3      	strh	r3, [r4, #12]
 8008eb4:	89a3      	ldrh	r3, [r4, #12]
 8008eb6:	431d      	orrs	r5, r3
 8008eb8:	81a5      	strh	r5, [r4, #12]
 8008eba:	e7cf      	b.n	8008e5c <__smakebuf_r+0x18>

08008ebc <_fstat_r>:
 8008ebc:	b538      	push	{r3, r4, r5, lr}
 8008ebe:	4d07      	ldr	r5, [pc, #28]	; (8008edc <_fstat_r+0x20>)
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	4604      	mov	r4, r0
 8008ec4:	4608      	mov	r0, r1
 8008ec6:	4611      	mov	r1, r2
 8008ec8:	602b      	str	r3, [r5, #0]
 8008eca:	f7f8 f9f8 	bl	80012be <_fstat>
 8008ece:	1c43      	adds	r3, r0, #1
 8008ed0:	d102      	bne.n	8008ed8 <_fstat_r+0x1c>
 8008ed2:	682b      	ldr	r3, [r5, #0]
 8008ed4:	b103      	cbz	r3, 8008ed8 <_fstat_r+0x1c>
 8008ed6:	6023      	str	r3, [r4, #0]
 8008ed8:	bd38      	pop	{r3, r4, r5, pc}
 8008eda:	bf00      	nop
 8008edc:	20000484 	.word	0x20000484

08008ee0 <_isatty_r>:
 8008ee0:	b538      	push	{r3, r4, r5, lr}
 8008ee2:	4d06      	ldr	r5, [pc, #24]	; (8008efc <_isatty_r+0x1c>)
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	4604      	mov	r4, r0
 8008ee8:	4608      	mov	r0, r1
 8008eea:	602b      	str	r3, [r5, #0]
 8008eec:	f7f8 f9f7 	bl	80012de <_isatty>
 8008ef0:	1c43      	adds	r3, r0, #1
 8008ef2:	d102      	bne.n	8008efa <_isatty_r+0x1a>
 8008ef4:	682b      	ldr	r3, [r5, #0]
 8008ef6:	b103      	cbz	r3, 8008efa <_isatty_r+0x1a>
 8008ef8:	6023      	str	r3, [r4, #0]
 8008efa:	bd38      	pop	{r3, r4, r5, pc}
 8008efc:	20000484 	.word	0x20000484

08008f00 <_raise_r>:
 8008f00:	291f      	cmp	r1, #31
 8008f02:	b538      	push	{r3, r4, r5, lr}
 8008f04:	4604      	mov	r4, r0
 8008f06:	460d      	mov	r5, r1
 8008f08:	d904      	bls.n	8008f14 <_raise_r+0x14>
 8008f0a:	2316      	movs	r3, #22
 8008f0c:	6003      	str	r3, [r0, #0]
 8008f0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f12:	bd38      	pop	{r3, r4, r5, pc}
 8008f14:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008f16:	b112      	cbz	r2, 8008f1e <_raise_r+0x1e>
 8008f18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f1c:	b94b      	cbnz	r3, 8008f32 <_raise_r+0x32>
 8008f1e:	4620      	mov	r0, r4
 8008f20:	f000 f830 	bl	8008f84 <_getpid_r>
 8008f24:	462a      	mov	r2, r5
 8008f26:	4601      	mov	r1, r0
 8008f28:	4620      	mov	r0, r4
 8008f2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f2e:	f000 b817 	b.w	8008f60 <_kill_r>
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d00a      	beq.n	8008f4c <_raise_r+0x4c>
 8008f36:	1c59      	adds	r1, r3, #1
 8008f38:	d103      	bne.n	8008f42 <_raise_r+0x42>
 8008f3a:	2316      	movs	r3, #22
 8008f3c:	6003      	str	r3, [r0, #0]
 8008f3e:	2001      	movs	r0, #1
 8008f40:	e7e7      	b.n	8008f12 <_raise_r+0x12>
 8008f42:	2400      	movs	r4, #0
 8008f44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f48:	4628      	mov	r0, r5
 8008f4a:	4798      	blx	r3
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	e7e0      	b.n	8008f12 <_raise_r+0x12>

08008f50 <raise>:
 8008f50:	4b02      	ldr	r3, [pc, #8]	; (8008f5c <raise+0xc>)
 8008f52:	4601      	mov	r1, r0
 8008f54:	6818      	ldr	r0, [r3, #0]
 8008f56:	f7ff bfd3 	b.w	8008f00 <_raise_r>
 8008f5a:	bf00      	nop
 8008f5c:	200001d4 	.word	0x200001d4

08008f60 <_kill_r>:
 8008f60:	b538      	push	{r3, r4, r5, lr}
 8008f62:	4d07      	ldr	r5, [pc, #28]	; (8008f80 <_kill_r+0x20>)
 8008f64:	2300      	movs	r3, #0
 8008f66:	4604      	mov	r4, r0
 8008f68:	4608      	mov	r0, r1
 8008f6a:	4611      	mov	r1, r2
 8008f6c:	602b      	str	r3, [r5, #0]
 8008f6e:	f7f8 f947 	bl	8001200 <_kill>
 8008f72:	1c43      	adds	r3, r0, #1
 8008f74:	d102      	bne.n	8008f7c <_kill_r+0x1c>
 8008f76:	682b      	ldr	r3, [r5, #0]
 8008f78:	b103      	cbz	r3, 8008f7c <_kill_r+0x1c>
 8008f7a:	6023      	str	r3, [r4, #0]
 8008f7c:	bd38      	pop	{r3, r4, r5, pc}
 8008f7e:	bf00      	nop
 8008f80:	20000484 	.word	0x20000484

08008f84 <_getpid_r>:
 8008f84:	f7f8 b934 	b.w	80011f0 <_getpid>

08008f88 <_init>:
 8008f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f8a:	bf00      	nop
 8008f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f8e:	bc08      	pop	{r3}
 8008f90:	469e      	mov	lr, r3
 8008f92:	4770      	bx	lr

08008f94 <_fini>:
 8008f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f96:	bf00      	nop
 8008f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f9a:	bc08      	pop	{r3}
 8008f9c:	469e      	mov	lr, r3
 8008f9e:	4770      	bx	lr
