#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  9 12:03:27 2021
# Process ID: 22324
# Current directory: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22560 C:\Users\George\Desktop\Github\Bronco Pong\Testing stuff out\HDMI_Digilent\vivado_proj\Zybo-Z7-20-HDMI.xpr
# Log file: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/vivado.log
# Journal file: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_vdma_0_0
design_1_axi_gpio_video_0
design_1_dvi2rgb_1_0
design_1_auto_pc_1
design_1_axi_mem_intercon_HP0_0
design_1_ps7_0_axi_periph_GP0_0
design_1_axis_subset_converter_in_0
design_1_rst_ps7_0_133M_0
design_1_rst_ps7_0_100M_0
design_1_axis_subset_converter_out_0
design_1_proc_sys_reset_0_0
design_1_xbar_1
design_1_v_axi4s_vid_out_0_0
design_1_v_tc_out_0
design_1_v_tc_in_0
design_1_v_vid_in_axi4s_0_0
design_1_xlconcat_0_0
design_1_xlconstant_0_0
design_1_xbar_0
design_1_auto_pc_0

open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1041.426 ; gain = 322.547
update_compile_order -fileset sources_1
open_bd_design {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_out
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_in
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_1/pLocked(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1819.137 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  9 12:08:03 2021...
