Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Oct  6 00:45:37 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab3_main_control_sets_placed.rpt
| Design       : Lab3_main
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              59 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+
|    Clock Signal   |         Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+
|  CLK100_IBUF_BUFG | fifo_inst/overflow_i_2_n_0    | fifo_inst/overflow_i_1_n_0  |                1 |              1 |         1.00 |
|  CLK100_IBUF_BUFG | fifo_inst/wr_index[3]_i_1_n_0 | RESET                       |                1 |              4 |         4.00 |
|  CLK100_IBUF_BUFG | db_read/button_out_reg_0      | RESET                       |                2 |              4 |         2.00 |
|  CLK100_IBUF_BUFG | db_read/E[0]                  |                             |                2 |              8 |         4.00 |
|  CLK100_IBUF_BUFG | ed_write/CLEAR_reg            |                             |                2 |             12 |         6.00 |
|  CLK100_IBUF_BUFG | db_read/debounceMode          | db_read/ticks[0]_i_1__0_n_0 |                7 |             25 |         3.57 |
|  CLK100_IBUF_BUFG | db_write/debounceMode         | db_write/ticks[0]_i_1_n_0   |                7 |             25 |         3.57 |
|  CLK100_IBUF_BUFG |                               |                             |               14 |             28 |         2.00 |
+-------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+


