/* Generated by Yosys 0.30+1 (git sha1 57241f9fa, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

(* hdlname = "\\CSRFile" *)
(* src = "sodor_core_1stage.v:415.1-1488.10" *)
module CSRFile(clock, reset, io_rw_cmd, io_rw_rdata, io_rw_wdata, io_eret, io_decode_csr, io_status_debug, io_status_prv, io_status_sd, io_status_zero1, io_status_tsr, io_status_tw, io_status_tvm, io_status_mxr, io_status_sum, io_status_mprv, io_status_xs, io_status_fs, io_status_mpp, io_status_hpp
, io_status_spp, io_status_mpie, io_status_hpie, io_status_spie, io_status_upie, io_status_mie, io_status_hie, io_status_sie, io_status_uie, io_evec, io_exception, io_retire, io_pc, io_time, __MUX_ternarysodor_core_1stagev727774__WIRE__T_94, __MUX_ternarysodor_core_1stagev1048966__WIRE__T_142, __MUX_ternarysodor_core_1stagev1054969__WIRE__T_147, __MUX_ternarysodor_core_1stagev726773__WIRE__T_93, __MUX_ternarysodor_core_1stagev1050967__WIRE__T_145, __MUX_ternarysodor_core_1stagev1052968__WIRE__T_144, __MUX_ternarysodor_core_1stagev725772__WIRE__T_92
, __MUX_ternarysodor_core_1stagev724771__WIRE__T_91, __MUX_ternarysodor_core_1stagev723770__WIRE__T_90, __MUX_ternarysodor_core_1stagev721768__WIRE__T_87, __MUX_ternarysodor_core_1stagev719766__WIRE__T_85, __MUX_ternarysodor_core_1stagev718765__WIRE__T_84, __MUX_ternarysodor_core_1stagev717764__WIRE__T_83, __MUX_ternarysodor_core_1stagev716763__WIRE__T_82, __MUX_ternarysodor_core_1stagev714761__WIRE__T_80, __MUX_ternarysodor_core_1stagev713760__WIRE__T_77, __MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y, __MUX_ternarysodor_core_1stagev709754__WIRE_insn_break, __MUX_ternarysodor_core_1stagev708753__WIRE_insn_call, __MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y, __MUX_ternarysodor_core_1stagev703743__WIRE_io_exception, __MUX_ternarysodor_core_1stagev696736__WIRE__T_166, __MUX_ternarysodor_core_1stagev694734__WIRE__T_167, __MUX_ternarysodor_core_1stagev527638__WIRE__T_5, __MUX_ternarysodor_core_1stagev520635__WIRE__T, __MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y, __MUX_ternarysodor_core_1stagev752799__WIRE__T_119, __MUX_ternarysodor_core_1stagev1088985__WIRE__T_86
, __MUX_ternarysodor_core_1stagev750797__WIRE__T_117, __MUX_ternarysodor_core_1stagev749796__WIRE__T_116, __MUX_ternarysodor_core_1stagev1076980__WIRE__T_156, __MUX_procmux1030__WIRE__T_159, __MUX_ternarysodor_core_1stagev748795__WIRE__T_115, __MUX_procmux1033__WIRE__T_76, __MUX_ternarysodor_core_1stagev747794__WIRE__T_114, __MUX_procmux1035__WIRE_wen, __MUX_ternarysodor_core_1stagev1074979__WIRE__T_157, __MUX_procmux1045__WIRE__T_158, __MUX_ternarysodor_core_1stagev746793__WIRE__T_113, __MUX_procmux1048__WIRE__T_75, __MUX_ternarysodor_core_1stagev745792__WIRE__T_112, __MUX_procmux1063__WIRE__T_88, __MUX_ternarysodor_core_1stagev1072978__WIRE__T_154, __MUX_procmux1069__WIRE__T_81, __MUX_ternarysodor_core_1stagev744791__WIRE__T_111, __MUX_ternarysodor_core_1stagev1000942__WIRE__T_118, __MUX_ternarysodor_core_1stagev743790__WIRE__T_110, __MUX_ternarysodor_core_1stagev1002943__WIRE__T_121, __MUX_ternarysodor_core_1stagev1070977__WIRE__T_155
, __MUX_ternarysodor_core_1stagev1004944__WIRE__T_120, __MUX_ternarysodor_core_1stagev742789__WIRE__T_109, __MUX_ternarysodor_core_1stagev1006945__WIRE__T_123, __MUX_ternarysodor_core_1stagev741788__WIRE__T_108, __MUX_ternarysodor_core_1stagev1008946__WIRE__T_122, __MUX_ternarysodor_core_1stagev1068976__WIRE__T_152, __MUX_ternarysodor_core_1stagev1010947__WIRE__T_125, __MUX_ternarysodor_core_1stagev740787__WIRE__T_107, __MUX_ternarysodor_core_1stagev1012948__WIRE__T_124, __MUX_ternarysodor_core_1stagev739786__WIRE__T_106, __MUX_ternarysodor_core_1stagev1014949__WIRE__T_127, __MUX_ternarysodor_core_1stagev1066975__WIRE__T_153, __MUX_ternarysodor_core_1stagev1016950__WIRE__T_126, __MUX_ternarysodor_core_1stagev738785__WIRE__T_105, __MUX_ternarysodor_core_1stagev1018951__WIRE__T_129, __MUX_ternarysodor_core_1stagev737784__WIRE__T_104, __MUX_ternarysodor_core_1stagev1020952__WIRE__T_128, __MUX_ternarysodor_core_1stagev1064974__WIRE__T_150, __MUX_ternarysodor_core_1stagev1022953__WIRE__T_131, __MUX_ternarysodor_core_1stagev736783__WIRE__T_103, __MUX_ternarysodor_core_1stagev1024954__WIRE__T_130
, __MUX_ternarysodor_core_1stagev735782__WIRE__T_102, __MUX_ternarysodor_core_1stagev1026955__WIRE__T_133, __MUX_ternarysodor_core_1stagev1062973__WIRE__T_151, __MUX_ternarysodor_core_1stagev1028956__WIRE__T_132, __MUX_ternarysodor_core_1stagev734781__WIRE__T_101, __MUX_ternarysodor_core_1stagev1030957__WIRE__T_135, __MUX_ternarysodor_core_1stagev733780__WIRE__T_100, __MUX_ternarysodor_core_1stagev1032958__WIRE__T_134, __MUX_ternarysodor_core_1stagev1060972__WIRE__T_148, __MUX_ternarysodor_core_1stagev1034959__WIRE__T_137, __MUX_ternarysodor_core_1stagev732779__WIRE__T_99, __MUX_ternarysodor_core_1stagev1036960__WIRE__T_136, __MUX_ternarysodor_core_1stagev731778__WIRE__T_98, __MUX_ternarysodor_core_1stagev1038961__WIRE__T_139, __MUX_ternarysodor_core_1stagev1058971__WIRE__T_149, __MUX_ternarysodor_core_1stagev1040962__WIRE__T_138, __MUX_ternarysodor_core_1stagev730777__WIRE__T_97, __MUX_ternarysodor_core_1stagev1042963__WIRE__T_141, __MUX_ternarysodor_core_1stagev729776__WIRE__T_96, __MUX_ternarysodor_core_1stagev1044964__WIRE__T_140, __MUX_ternarysodor_core_1stagev1056970__WIRE__T_146
, __MUX_ternarysodor_core_1stagev1046965__WIRE__T_143, __MUX_ternarysodor_core_1stagev728775__WIRE__T_95, metaReset_CSRFile);
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  wire [31:0] _000_;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire [31:0] _174_;
  wire [31:0] _175_;
  wire _176_;
  (* src = "sodor_core_1stage.v:693.18-693.35" *)
  wire _177_;
  (* src = "sodor_core_1stage.v:598.19-598.36" *)
  wire _178_;
  (* src = "sodor_core_1stage.v:690.29-690.46" *)
  wire _179_;
  (* src = "sodor_core_1stage.v:1150.31-1150.49" *)
  wire _180_;
  (* src = "sodor_core_1stage.v:598.39-598.51" *)
  wire _181_;
  (* src = "sodor_core_1stage.v:691.25-691.35" *)
  wire _182_;
  (* src = "sodor_core_1stage.v:1126.20-1126.42" *)
  wire _183_;
  (* src = "sodor_core_1stage.v:710.25-710.49" *)
  wire _184_;
  wire [57:0] _185_;
  wire [57:0] _186_;
  wire [57:0] _187_;
  wire [57:0] _188_;
  wire [57:0] _189_;
  wire [57:0] _190_;
  wire [31:0] _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  (* src = "sodor_core_1stage.v:516.13-516.16" *)
  reg [5:0] REG;
  (* src = "sodor_core_1stage.v:518.14-518.19" *)
  wire [57:0] REG_1;
  (* src = "sodor_core_1stage.v:541.14-541.20" *)
  reg [39:0] REG_10;
  (* src = "sodor_core_1stage.v:543.14-543.20" *)
  reg [39:0] REG_11;
  (* src = "sodor_core_1stage.v:545.14-545.20" *)
  reg [39:0] REG_12;
  (* src = "sodor_core_1stage.v:547.14-547.20" *)
  reg [39:0] REG_13;
  (* src = "sodor_core_1stage.v:549.14-549.20" *)
  reg [39:0] REG_14;
  (* src = "sodor_core_1stage.v:551.14-551.20" *)
  reg [39:0] REG_15;
  (* src = "sodor_core_1stage.v:553.14-553.20" *)
  reg [39:0] REG_16;
  (* src = "sodor_core_1stage.v:555.14-555.20" *)
  reg [39:0] REG_17;
  (* src = "sodor_core_1stage.v:557.14-557.20" *)
  reg [39:0] REG_18;
  (* src = "sodor_core_1stage.v:559.14-559.20" *)
  reg [39:0] REG_19;
  (* src = "sodor_core_1stage.v:522.13-522.18" *)
  reg [5:0] REG_2;
  (* src = "sodor_core_1stage.v:561.14-561.20" *)
  reg [39:0] REG_20;
  (* src = "sodor_core_1stage.v:563.14-563.20" *)
  reg [39:0] REG_21;
  (* src = "sodor_core_1stage.v:565.14-565.20" *)
  reg [39:0] REG_22;
  (* src = "sodor_core_1stage.v:567.14-567.20" *)
  reg [39:0] REG_23;
  (* src = "sodor_core_1stage.v:569.14-569.20" *)
  reg [39:0] REG_24;
  (* src = "sodor_core_1stage.v:571.14-571.20" *)
  reg [39:0] REG_25;
  (* src = "sodor_core_1stage.v:573.14-573.20" *)
  reg [39:0] REG_26;
  (* src = "sodor_core_1stage.v:575.14-575.20" *)
  reg [39:0] REG_27;
  (* src = "sodor_core_1stage.v:577.14-577.20" *)
  reg [39:0] REG_28;
  (* src = "sodor_core_1stage.v:579.14-579.20" *)
  reg [39:0] REG_29;
  (* src = "sodor_core_1stage.v:525.14-525.19" *)
  reg [57:0] REG_3;
  (* src = "sodor_core_1stage.v:581.14-581.20" *)
  reg [39:0] REG_30;
  (* src = "sodor_core_1stage.v:583.14-583.20" *)
  reg [39:0] REG_31;
  (* src = "sodor_core_1stage.v:585.14-585.20" *)
  reg [39:0] REG_32;
  (* src = "sodor_core_1stage.v:587.14-587.20" *)
  reg [39:0] REG_33;
  (* src = "sodor_core_1stage.v:589.14-589.20" *)
  reg [39:0] REG_34;
  (* src = "sodor_core_1stage.v:591.14-591.20" *)
  reg [39:0] REG_35;
  (* src = "sodor_core_1stage.v:529.14-529.19" *)
  reg [39:0] REG_4;
  (* src = "sodor_core_1stage.v:531.14-531.19" *)
  reg [39:0] REG_5;
  (* src = "sodor_core_1stage.v:533.14-533.19" *)
  reg [39:0] REG_6;
  (* src = "sodor_core_1stage.v:535.14-535.19" *)
  reg [39:0] REG_7;
  (* src = "sodor_core_1stage.v:537.14-537.19" *)
  reg [39:0] REG_8;
  (* src = "sodor_core_1stage.v:539.14-539.19" *)
  reg [39:0] REG_9;
  (* src = "sodor_core_1stage.v:520.15-520.21" *)
  wire [57:0] _GEN_0;
  (* src = "sodor_core_1stage.v:527.15-527.21" *)
  wire [57:0] _GEN_1;
  (* src = "sodor_core_1stage.v:1090.15-1090.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_107;
  (* src = "sodor_core_1stage.v:1091.15-1091.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_108;
  (* src = "sodor_core_1stage.v:1092.15-1092.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_109;
  (* src = "sodor_core_1stage.v:708.15-708.22" *)
  wire [31:0] _GEN_11;
  (* src = "sodor_core_1stage.v:1093.15-1093.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_110;
  (* src = "sodor_core_1stage.v:1094.15-1094.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_111;
  (* src = "sodor_core_1stage.v:1095.15-1095.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_112;
  (* src = "sodor_core_1stage.v:1096.15-1096.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_113;
  (* src = "sodor_core_1stage.v:1097.15-1097.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_114;
  (* src = "sodor_core_1stage.v:1098.15-1098.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_115;
  (* src = "sodor_core_1stage.v:1099.15-1099.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_116;
  (* src = "sodor_core_1stage.v:1100.15-1100.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_117;
  (* src = "sodor_core_1stage.v:1101.15-1101.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_118;
  (* src = "sodor_core_1stage.v:1102.15-1102.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_119;
  (* src = "sodor_core_1stage.v:709.15-709.22" *)
  wire [31:0] _GEN_12;
  (* src = "sodor_core_1stage.v:1103.15-1103.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_120;
  (* src = "sodor_core_1stage.v:1104.15-1104.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_121;
  (* src = "sodor_core_1stage.v:1105.15-1105.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_122;
  (* src = "sodor_core_1stage.v:1106.15-1106.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_123;
  (* src = "sodor_core_1stage.v:1107.15-1107.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_124;
  (* src = "sodor_core_1stage.v:1108.15-1108.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_125;
  (* src = "sodor_core_1stage.v:1109.15-1109.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_126;
  (* src = "sodor_core_1stage.v:1110.15-1110.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_127;
  (* src = "sodor_core_1stage.v:1111.15-1111.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_128;
  (* src = "sodor_core_1stage.v:1112.15-1112.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_129;
  (* src = "sodor_core_1stage.v:710.15-710.22" *)
  wire [31:0] _GEN_13;
  (* src = "sodor_core_1stage.v:1113.15-1113.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_130;
  (* src = "sodor_core_1stage.v:1114.15-1114.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_131;
  (* src = "sodor_core_1stage.v:1115.15-1115.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_132;
  (* src = "sodor_core_1stage.v:1116.15-1116.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_133;
  (* src = "sodor_core_1stage.v:1117.15-1117.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_134;
  (* src = "sodor_core_1stage.v:1118.15-1118.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_135;
  (* src = "sodor_core_1stage.v:1119.15-1119.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_136;
  (* src = "sodor_core_1stage.v:1120.15-1120.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_137;
  (* src = "sodor_core_1stage.v:1121.15-1121.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_138;
  (* src = "sodor_core_1stage.v:1122.15-1122.23" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _GEN_139;
  (* src = "sodor_core_1stage.v:1123.15-1123.23" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _GEN_141;
  (* src = "sodor_core_1stage.v:1124.15-1124.23" *)
  (* unused_bits = "32 33 34" *)
  wire [34:0] _GEN_145;
  (* src = "sodor_core_1stage.v:703.15-703.21" *)
  wire [31:0] _GEN_2;
  (* src = "sodor_core_1stage.v:950.15-950.22" *)
  wire [40:0] _GEN_21;
  (* src = "sodor_core_1stage.v:952.15-952.22" *)
  wire [40:0] _GEN_22;
  (* src = "sodor_core_1stage.v:954.15-954.22" *)
  wire [40:0] _GEN_23;
  (* src = "sodor_core_1stage.v:956.15-956.22" *)
  wire [40:0] _GEN_24;
  (* src = "sodor_core_1stage.v:958.15-958.22" *)
  wire [40:0] _GEN_25;
  (* src = "sodor_core_1stage.v:960.15-960.22" *)
  wire [40:0] _GEN_26;
  (* src = "sodor_core_1stage.v:962.15-962.22" *)
  wire [40:0] _GEN_27;
  (* src = "sodor_core_1stage.v:964.15-964.22" *)
  wire [40:0] _GEN_28;
  (* src = "sodor_core_1stage.v:966.15-966.22" *)
  wire [40:0] _GEN_29;
  (* src = "sodor_core_1stage.v:968.15-968.22" *)
  wire [40:0] _GEN_30;
  (* src = "sodor_core_1stage.v:970.15-970.22" *)
  wire [40:0] _GEN_31;
  (* src = "sodor_core_1stage.v:972.15-972.22" *)
  wire [40:0] _GEN_32;
  (* src = "sodor_core_1stage.v:974.15-974.22" *)
  wire [40:0] _GEN_33;
  (* src = "sodor_core_1stage.v:976.15-976.22" *)
  wire [40:0] _GEN_34;
  (* src = "sodor_core_1stage.v:978.15-978.22" *)
  wire [40:0] _GEN_35;
  (* src = "sodor_core_1stage.v:980.15-980.22" *)
  wire [40:0] _GEN_36;
  (* src = "sodor_core_1stage.v:982.15-982.22" *)
  wire [40:0] _GEN_37;
  (* src = "sodor_core_1stage.v:984.15-984.22" *)
  wire [40:0] _GEN_38;
  (* src = "sodor_core_1stage.v:986.15-986.22" *)
  wire [40:0] _GEN_39;
  (* src = "sodor_core_1stage.v:988.15-988.22" *)
  wire [40:0] _GEN_40;
  (* src = "sodor_core_1stage.v:990.15-990.22" *)
  wire [40:0] _GEN_41;
  (* src = "sodor_core_1stage.v:992.15-992.22" *)
  wire [40:0] _GEN_42;
  (* src = "sodor_core_1stage.v:994.15-994.22" *)
  wire [40:0] _GEN_43;
  (* src = "sodor_core_1stage.v:996.15-996.22" *)
  wire [40:0] _GEN_44;
  (* src = "sodor_core_1stage.v:998.15-998.22" *)
  wire [40:0] _GEN_45;
  (* src = "sodor_core_1stage.v:1000.15-1000.22" *)
  wire [40:0] _GEN_46;
  (* src = "sodor_core_1stage.v:1002.15-1002.22" *)
  wire [40:0] _GEN_47;
  (* src = "sodor_core_1stage.v:1004.15-1004.22" *)
  wire [40:0] _GEN_48;
  (* src = "sodor_core_1stage.v:1006.15-1006.22" *)
  wire [40:0] _GEN_49;
  (* src = "sodor_core_1stage.v:1008.15-1008.22" *)
  wire [40:0] _GEN_50;
  (* src = "sodor_core_1stage.v:1010.15-1010.22" *)
  wire [40:0] _GEN_51;
  (* src = "sodor_core_1stage.v:1012.15-1012.22" *)
  wire [40:0] _GEN_52;
  (* src = "sodor_core_1stage.v:1014.15-1014.22" *)
  wire [40:0] _GEN_53;
  (* src = "sodor_core_1stage.v:1016.15-1016.22" *)
  wire [40:0] _GEN_54;
  (* src = "sodor_core_1stage.v:1018.15-1018.22" *)
  wire [40:0] _GEN_55;
  (* src = "sodor_core_1stage.v:1020.15-1020.22" *)
  wire [40:0] _GEN_56;
  (* src = "sodor_core_1stage.v:1022.15-1022.22" *)
  wire [40:0] _GEN_57;
  (* src = "sodor_core_1stage.v:1024.15-1024.22" *)
  wire [40:0] _GEN_58;
  (* src = "sodor_core_1stage.v:1026.15-1026.22" *)
  wire [40:0] _GEN_59;
  (* src = "sodor_core_1stage.v:705.15-705.21" *)
  wire [31:0] _GEN_6;
  (* src = "sodor_core_1stage.v:1028.15-1028.22" *)
  wire [40:0] _GEN_60;
  (* src = "sodor_core_1stage.v:1030.15-1030.22" *)
  wire [40:0] _GEN_61;
  (* src = "sodor_core_1stage.v:1032.15-1032.22" *)
  wire [40:0] _GEN_62;
  (* src = "sodor_core_1stage.v:1034.15-1034.22" *)
  wire [40:0] _GEN_63;
  (* src = "sodor_core_1stage.v:1036.15-1036.22" *)
  wire [40:0] _GEN_64;
  (* src = "sodor_core_1stage.v:1038.15-1038.22" *)
  wire [40:0] _GEN_65;
  (* src = "sodor_core_1stage.v:1040.15-1040.22" *)
  wire [40:0] _GEN_66;
  (* src = "sodor_core_1stage.v:1042.15-1042.22" *)
  wire [40:0] _GEN_67;
  (* src = "sodor_core_1stage.v:1044.15-1044.22" *)
  wire [40:0] _GEN_68;
  (* src = "sodor_core_1stage.v:1046.15-1046.22" *)
  wire [40:0] _GEN_69;
  (* src = "sodor_core_1stage.v:706.9-706.15" *)
  wire _GEN_7;
  (* src = "sodor_core_1stage.v:1048.15-1048.22" *)
  wire [40:0] _GEN_70;
  (* src = "sodor_core_1stage.v:1050.15-1050.22" *)
  wire [40:0] _GEN_71;
  (* src = "sodor_core_1stage.v:1052.15-1052.22" *)
  wire [40:0] _GEN_72;
  (* src = "sodor_core_1stage.v:1054.15-1054.22" *)
  wire [40:0] _GEN_73;
  (* src = "sodor_core_1stage.v:1056.15-1056.22" *)
  wire [40:0] _GEN_74;
  (* src = "sodor_core_1stage.v:1058.15-1058.22" *)
  wire [40:0] _GEN_75;
  (* src = "sodor_core_1stage.v:1060.15-1060.22" *)
  wire [40:0] _GEN_76;
  (* src = "sodor_core_1stage.v:1062.15-1062.22" *)
  wire [40:0] _GEN_77;
  (* src = "sodor_core_1stage.v:1064.15-1064.22" *)
  wire [40:0] _GEN_78;
  (* src = "sodor_core_1stage.v:1066.15-1066.22" *)
  wire [40:0] _GEN_79;
  (* src = "sodor_core_1stage.v:707.9-707.15" *)
  wire _GEN_8;
  (* src = "sodor_core_1stage.v:1068.15-1068.22" *)
  wire [40:0] _GEN_80;
  (* src = "sodor_core_1stage.v:1070.15-1070.22" *)
  wire [40:0] _GEN_81;
  (* src = "sodor_core_1stage.v:1072.15-1072.22" *)
  wire [40:0] _GEN_82;
  (* src = "sodor_core_1stage.v:1074.15-1074.22" *)
  wire [40:0] _GEN_83;
  (* src = "sodor_core_1stage.v:1076.15-1076.22" *)
  wire [40:0] _GEN_84;
  (* src = "sodor_core_1stage.v:1078.15-1078.22" *)
  wire [63:0] _GEN_85;
  (* src = "sodor_core_1stage.v:1080.15-1080.22" *)
  wire [63:0] _GEN_87;
  (* src = "sodor_core_1stage.v:1082.15-1082.22" *)
  wire [63:0] _GEN_89;
  (* src = "sodor_core_1stage.v:1084.15-1084.22" *)
  wire [63:0] _GEN_91;
  (* src = "sodor_core_1stage.v:1088.15-1088.22" *)
  wire [34:0] _GEN_95;
  (* src = "sodor_core_1stage.v:517.14-517.16" *)
  wire [6:0] _T;
  (* src = "sodor_core_1stage.v:629.9-629.15" *)
  wire _T_100;
  (* src = "sodor_core_1stage.v:630.9-630.15" *)
  wire _T_101;
  (* src = "sodor_core_1stage.v:631.9-631.15" *)
  wire _T_102;
  (* src = "sodor_core_1stage.v:632.9-632.15" *)
  wire _T_103;
  (* src = "sodor_core_1stage.v:633.9-633.15" *)
  wire _T_104;
  (* src = "sodor_core_1stage.v:634.9-634.15" *)
  wire _T_105;
  (* src = "sodor_core_1stage.v:635.9-635.15" *)
  wire _T_106;
  (* src = "sodor_core_1stage.v:636.9-636.15" *)
  wire _T_107;
  (* src = "sodor_core_1stage.v:637.9-637.15" *)
  wire _T_108;
  (* src = "sodor_core_1stage.v:638.9-638.15" *)
  wire _T_109;
  (* src = "sodor_core_1stage.v:639.9-639.15" *)
  wire _T_110;
  (* src = "sodor_core_1stage.v:640.9-640.15" *)
  wire _T_111;
  (* src = "sodor_core_1stage.v:641.9-641.15" *)
  wire _T_112;
  (* src = "sodor_core_1stage.v:642.9-642.15" *)
  wire _T_113;
  (* src = "sodor_core_1stage.v:643.9-643.15" *)
  wire _T_114;
  (* src = "sodor_core_1stage.v:644.9-644.15" *)
  wire _T_115;
  (* src = "sodor_core_1stage.v:645.9-645.15" *)
  wire _T_116;
  (* src = "sodor_core_1stage.v:646.9-646.15" *)
  wire _T_117;
  (* src = "sodor_core_1stage.v:647.9-647.15" *)
  wire _T_118;
  (* src = "sodor_core_1stage.v:648.9-648.15" *)
  wire _T_119;
  (* src = "sodor_core_1stage.v:649.9-649.15" *)
  wire _T_120;
  (* src = "sodor_core_1stage.v:650.9-650.15" *)
  wire _T_121;
  (* src = "sodor_core_1stage.v:651.9-651.15" *)
  wire _T_122;
  (* src = "sodor_core_1stage.v:652.9-652.15" *)
  wire _T_123;
  (* src = "sodor_core_1stage.v:653.9-653.15" *)
  wire _T_124;
  (* src = "sodor_core_1stage.v:654.9-654.15" *)
  wire _T_125;
  (* src = "sodor_core_1stage.v:655.9-655.15" *)
  wire _T_126;
  (* src = "sodor_core_1stage.v:656.9-656.15" *)
  wire _T_127;
  (* src = "sodor_core_1stage.v:657.9-657.15" *)
  wire _T_128;
  (* src = "sodor_core_1stage.v:658.9-658.15" *)
  wire _T_129;
  (* src = "sodor_core_1stage.v:659.9-659.15" *)
  wire _T_130;
  (* src = "sodor_core_1stage.v:660.9-660.15" *)
  wire _T_131;
  (* src = "sodor_core_1stage.v:661.9-661.15" *)
  wire _T_132;
  (* src = "sodor_core_1stage.v:662.9-662.15" *)
  wire _T_133;
  (* src = "sodor_core_1stage.v:663.9-663.15" *)
  wire _T_134;
  (* src = "sodor_core_1stage.v:664.9-664.15" *)
  wire _T_135;
  (* src = "sodor_core_1stage.v:665.9-665.15" *)
  wire _T_136;
  (* src = "sodor_core_1stage.v:666.9-666.15" *)
  wire _T_137;
  (* src = "sodor_core_1stage.v:667.9-667.15" *)
  wire _T_138;
  (* src = "sodor_core_1stage.v:668.9-668.15" *)
  wire _T_139;
  (* src = "sodor_core_1stage.v:669.9-669.15" *)
  wire _T_140;
  (* src = "sodor_core_1stage.v:670.9-670.15" *)
  wire _T_141;
  (* src = "sodor_core_1stage.v:671.9-671.15" *)
  wire _T_142;
  (* src = "sodor_core_1stage.v:672.9-672.15" *)
  wire _T_143;
  (* src = "sodor_core_1stage.v:673.9-673.15" *)
  wire _T_144;
  (* src = "sodor_core_1stage.v:674.9-674.15" *)
  wire _T_145;
  (* src = "sodor_core_1stage.v:675.9-675.15" *)
  wire _T_146;
  (* src = "sodor_core_1stage.v:676.9-676.15" *)
  wire _T_147;
  (* src = "sodor_core_1stage.v:677.9-677.15" *)
  wire _T_148;
  (* src = "sodor_core_1stage.v:678.9-678.15" *)
  wire _T_149;
  (* src = "sodor_core_1stage.v:679.9-679.15" *)
  wire _T_150;
  (* src = "sodor_core_1stage.v:680.9-680.15" *)
  wire _T_151;
  (* src = "sodor_core_1stage.v:681.9-681.15" *)
  wire _T_152;
  (* src = "sodor_core_1stage.v:682.9-682.15" *)
  wire _T_153;
  (* src = "sodor_core_1stage.v:683.9-683.15" *)
  wire _T_154;
  (* src = "sodor_core_1stage.v:684.9-684.15" *)
  wire _T_155;
  (* src = "sodor_core_1stage.v:685.9-685.15" *)
  wire _T_156;
  (* src = "sodor_core_1stage.v:686.9-686.15" *)
  wire _T_157;
  (* src = "sodor_core_1stage.v:687.9-687.15" *)
  wire _T_158;
  (* src = "sodor_core_1stage.v:688.9-688.15" *)
  wire _T_159;
  (* src = "sodor_core_1stage.v:692.9-692.15" *)
  wire _T_166;
  (* src = "sodor_core_1stage.v:693.9-693.15" *)
  wire _T_167;
  (* src = "sodor_core_1stage.v:694.15-694.21" *)
  wire [31:0] _T_168;
  (* src = "sodor_core_1stage.v:695.15-695.21" *)
  wire [31:0] _T_169;
  (* src = "sodor_core_1stage.v:696.15-696.21" *)
  wire [31:0] _T_171;
  (* src = "sodor_core_1stage.v:697.15-697.21" *)
  wire [31:0] _T_172;
  (* src = "sodor_core_1stage.v:519.15-519.19" *)
  wire [57:0] _T_3;
  (* src = "sodor_core_1stage.v:711.15-711.21" *)
  wire [63:0] _T_385;
  (* src = "sodor_core_1stage.v:712.15-712.21" *)
  wire [63:0] _T_386;
  (* src = "sodor_core_1stage.v:713.15-713.21" *)
  wire [15:0] _T_387;
  (* src = "sodor_core_1stage.v:714.14-714.20" *)
  wire [8:0] _T_390;
  (* src = "sodor_core_1stage.v:715.15-715.21" *)
  wire [34:0] _T_391;
  (* src = "sodor_core_1stage.v:716.14-716.20" *)
  wire [8:0] _T_392;
  (* src = "sodor_core_1stage.v:717.15-717.21" *)
  wire [15:0] _T_393;
  (* src = "sodor_core_1stage.v:718.15-718.21" *)
  wire [15:0] _T_394;
  (* src = "sodor_core_1stage.v:719.15-719.21" *)
  wire [31:0] _T_395;
  (* src = "sodor_core_1stage.v:720.15-720.21" *)
  wire [31:0] _T_396;
  (* src = "sodor_core_1stage.v:721.15-721.21" *)
  wire [31:0] _T_397;
  (* src = "sodor_core_1stage.v:722.15-722.21" *)
  wire [31:0] _T_398;
  (* src = "sodor_core_1stage.v:723.15-723.21" *)
  wire [31:0] _T_400;
  (* src = "sodor_core_1stage.v:724.15-724.21" *)
  wire [31:0] _T_401;
  (* src = "sodor_core_1stage.v:725.15-725.21" *)
  wire [31:0] _T_402;
  (* src = "sodor_core_1stage.v:726.15-726.21" *)
  wire [31:0] _T_403;
  (* src = "sodor_core_1stage.v:727.15-727.21" *)
  wire [39:0] _T_404;
  (* src = "sodor_core_1stage.v:728.15-728.21" *)
  wire [39:0] _T_405;
  (* src = "sodor_core_1stage.v:729.15-729.21" *)
  wire [39:0] _T_406;
  (* src = "sodor_core_1stage.v:730.15-730.21" *)
  wire [39:0] _T_407;
  (* src = "sodor_core_1stage.v:731.15-731.21" *)
  wire [39:0] _T_408;
  (* src = "sodor_core_1stage.v:732.15-732.21" *)
  wire [39:0] _T_409;
  (* src = "sodor_core_1stage.v:733.15-733.21" *)
  wire [39:0] _T_410;
  (* src = "sodor_core_1stage.v:734.15-734.21" *)
  wire [39:0] _T_411;
  (* src = "sodor_core_1stage.v:735.15-735.21" *)
  wire [39:0] _T_412;
  (* src = "sodor_core_1stage.v:736.15-736.21" *)
  wire [39:0] _T_413;
  (* src = "sodor_core_1stage.v:737.15-737.21" *)
  wire [39:0] _T_414;
  (* src = "sodor_core_1stage.v:738.15-738.21" *)
  wire [39:0] _T_415;
  (* src = "sodor_core_1stage.v:739.15-739.21" *)
  wire [39:0] _T_416;
  (* src = "sodor_core_1stage.v:740.15-740.21" *)
  wire [39:0] _T_417;
  (* src = "sodor_core_1stage.v:741.15-741.21" *)
  wire [39:0] _T_418;
  (* src = "sodor_core_1stage.v:742.15-742.21" *)
  wire [39:0] _T_419;
  (* src = "sodor_core_1stage.v:743.15-743.21" *)
  wire [39:0] _T_420;
  (* src = "sodor_core_1stage.v:744.15-744.21" *)
  wire [39:0] _T_421;
  (* src = "sodor_core_1stage.v:745.15-745.21" *)
  wire [39:0] _T_422;
  (* src = "sodor_core_1stage.v:746.15-746.21" *)
  wire [39:0] _T_423;
  (* src = "sodor_core_1stage.v:747.15-747.21" *)
  wire [39:0] _T_424;
  (* src = "sodor_core_1stage.v:748.15-748.21" *)
  wire [39:0] _T_425;
  (* src = "sodor_core_1stage.v:749.15-749.21" *)
  wire [39:0] _T_426;
  (* src = "sodor_core_1stage.v:750.15-750.21" *)
  wire [39:0] _T_427;
  (* src = "sodor_core_1stage.v:751.15-751.21" *)
  wire [39:0] _T_428;
  (* src = "sodor_core_1stage.v:752.15-752.21" *)
  wire [39:0] _T_429;
  (* src = "sodor_core_1stage.v:753.15-753.21" *)
  wire [39:0] _T_430;
  (* src = "sodor_core_1stage.v:754.15-754.21" *)
  wire [39:0] _T_431;
  (* src = "sodor_core_1stage.v:755.15-755.21" *)
  wire [39:0] _T_432;
  (* src = "sodor_core_1stage.v:756.15-756.21" *)
  wire [39:0] _T_433;
  (* src = "sodor_core_1stage.v:757.15-757.21" *)
  wire [39:0] _T_434;
  (* src = "sodor_core_1stage.v:758.15-758.21" *)
  wire [39:0] _T_435;
  (* src = "sodor_core_1stage.v:759.15-759.21" *)
  wire [39:0] _T_436;
  (* src = "sodor_core_1stage.v:760.15-760.21" *)
  wire [39:0] _T_437;
  (* src = "sodor_core_1stage.v:761.15-761.21" *)
  wire [39:0] _T_438;
  (* src = "sodor_core_1stage.v:762.15-762.21" *)
  wire [39:0] _T_439;
  (* src = "sodor_core_1stage.v:763.15-763.21" *)
  wire [39:0] _T_440;
  (* src = "sodor_core_1stage.v:764.15-764.21" *)
  wire [39:0] _T_441;
  (* src = "sodor_core_1stage.v:765.15-765.21" *)
  wire [39:0] _T_442;
  (* src = "sodor_core_1stage.v:766.15-766.21" *)
  wire [39:0] _T_443;
  (* src = "sodor_core_1stage.v:767.15-767.21" *)
  wire [39:0] _T_444;
  (* src = "sodor_core_1stage.v:768.15-768.21" *)
  wire [39:0] _T_445;
  (* src = "sodor_core_1stage.v:769.15-769.21" *)
  wire [39:0] _T_446;
  (* src = "sodor_core_1stage.v:770.15-770.21" *)
  wire [39:0] _T_447;
  (* src = "sodor_core_1stage.v:771.15-771.21" *)
  wire [39:0] _T_448;
  (* src = "sodor_core_1stage.v:772.15-772.21" *)
  wire [39:0] _T_449;
  (* src = "sodor_core_1stage.v:773.15-773.21" *)
  wire [39:0] _T_450;
  (* src = "sodor_core_1stage.v:774.15-774.21" *)
  wire [39:0] _T_451;
  (* src = "sodor_core_1stage.v:775.15-775.21" *)
  wire [39:0] _T_452;
  (* src = "sodor_core_1stage.v:776.15-776.21" *)
  wire [39:0] _T_453;
  (* src = "sodor_core_1stage.v:777.15-777.21" *)
  wire [39:0] _T_454;
  (* src = "sodor_core_1stage.v:778.15-778.21" *)
  wire [39:0] _T_455;
  (* src = "sodor_core_1stage.v:779.15-779.21" *)
  wire [39:0] _T_456;
  (* src = "sodor_core_1stage.v:780.15-780.21" *)
  wire [39:0] _T_457;
  (* src = "sodor_core_1stage.v:781.15-781.21" *)
  wire [39:0] _T_458;
  (* src = "sodor_core_1stage.v:782.15-782.21" *)
  wire [39:0] _T_459;
  (* src = "sodor_core_1stage.v:783.15-783.21" *)
  wire [39:0] _T_460;
  (* src = "sodor_core_1stage.v:784.15-784.21" *)
  wire [39:0] _T_461;
  (* src = "sodor_core_1stage.v:785.15-785.21" *)
  wire [39:0] _T_462;
  (* src = "sodor_core_1stage.v:786.15-786.21" *)
  wire [39:0] _T_463;
  (* src = "sodor_core_1stage.v:787.15-787.21" *)
  wire [39:0] _T_464;
  (* src = "sodor_core_1stage.v:788.15-788.21" *)
  wire [39:0] _T_465;
  (* src = "sodor_core_1stage.v:789.15-789.21" *)
  wire [39:0] _T_466;
  (* src = "sodor_core_1stage.v:790.15-790.21" *)
  wire [39:0] _T_467;
  (* src = "sodor_core_1stage.v:791.15-791.21" *)
  wire [63:0] _T_470;
  (* src = "sodor_core_1stage.v:793.15-793.21" *)
  wire [63:0] _T_471;
  (* src = "sodor_core_1stage.v:795.15-795.21" *)
  wire [63:0] _T_474;
  (* src = "sodor_core_1stage.v:797.15-797.21" *)
  wire [63:0] _T_475;
  (* src = "sodor_core_1stage.v:799.15-799.21" *)
  wire [63:0] _T_476;
  (* src = "sodor_core_1stage.v:801.15-801.21" *)
  wire [63:0] _T_477;
  (* src = "sodor_core_1stage.v:803.15-803.21" *)
  wire [63:0] _T_478;
  (* src = "sodor_core_1stage.v:805.15-805.21" *)
  wire [63:0] _T_479;
  (* src = "sodor_core_1stage.v:807.15-807.21" *)
  wire [63:0] _T_480;
  (* src = "sodor_core_1stage.v:809.15-809.21" *)
  wire [63:0] _T_481;
  (* src = "sodor_core_1stage.v:811.15-811.21" *)
  wire [63:0] _T_482;
  (* src = "sodor_core_1stage.v:813.15-813.21" *)
  wire [63:0] _T_484;
  (* src = "sodor_core_1stage.v:815.15-815.21" *)
  wire [63:0] _T_485;
  (* src = "sodor_core_1stage.v:817.15-817.21" *)
  wire [63:0] _T_486;
  (* src = "sodor_core_1stage.v:819.15-819.21" *)
  wire [63:0] _T_487;
  (* src = "sodor_core_1stage.v:821.15-821.21" *)
  wire [63:0] _T_488;
  (* src = "sodor_core_1stage.v:823.15-823.21" *)
  wire [63:0] _T_489;
  (* src = "sodor_core_1stage.v:825.15-825.21" *)
  wire [63:0] _T_490;
  (* src = "sodor_core_1stage.v:827.15-827.21" *)
  wire [63:0] _T_491;
  (* src = "sodor_core_1stage.v:829.15-829.21" *)
  wire [63:0] _T_492;
  (* src = "sodor_core_1stage.v:831.15-831.21" *)
  wire [63:0] _T_493;
  (* src = "sodor_core_1stage.v:833.15-833.21" *)
  wire [63:0] _T_494;
  (* src = "sodor_core_1stage.v:835.15-835.21" *)
  wire [63:0] _T_495;
  (* src = "sodor_core_1stage.v:837.15-837.21" *)
  wire [63:0] _T_496;
  (* src = "sodor_core_1stage.v:839.15-839.21" *)
  wire [63:0] _T_497;
  (* src = "sodor_core_1stage.v:841.15-841.21" *)
  wire [63:0] _T_498;
  (* src = "sodor_core_1stage.v:843.15-843.21" *)
  wire [63:0] _T_499;
  (* src = "sodor_core_1stage.v:524.14-524.18" *)
  wire [6:0] _T_5;
  (* src = "sodor_core_1stage.v:845.15-845.21" *)
  wire [63:0] _T_500;
  (* src = "sodor_core_1stage.v:847.15-847.21" *)
  wire [63:0] _T_501;
  (* src = "sodor_core_1stage.v:849.15-849.21" *)
  wire [63:0] _T_502;
  (* src = "sodor_core_1stage.v:851.15-851.21" *)
  wire [63:0] _T_503;
  (* src = "sodor_core_1stage.v:853.15-853.21" *)
  wire [63:0] _T_504;
  (* src = "sodor_core_1stage.v:855.15-855.21" *)
  wire [63:0] _T_505;
  (* src = "sodor_core_1stage.v:857.15-857.21" *)
  wire [63:0] _T_506;
  (* src = "sodor_core_1stage.v:859.15-859.21" *)
  wire [63:0] _T_507;
  (* src = "sodor_core_1stage.v:861.15-861.21" *)
  wire [63:0] _T_508;
  (* src = "sodor_core_1stage.v:863.15-863.21" *)
  wire [63:0] _T_509;
  (* src = "sodor_core_1stage.v:865.15-865.21" *)
  wire [63:0] _T_510;
  (* src = "sodor_core_1stage.v:867.15-867.21" *)
  wire [63:0] _T_511;
  (* src = "sodor_core_1stage.v:869.15-869.21" *)
  wire [63:0] _T_512;
  (* src = "sodor_core_1stage.v:871.15-871.21" *)
  wire [63:0] _T_513;
  (* src = "sodor_core_1stage.v:873.15-873.21" *)
  wire [63:0] _T_514;
  (* src = "sodor_core_1stage.v:875.15-875.21" *)
  wire [63:0] _T_515;
  (* src = "sodor_core_1stage.v:877.15-877.21" *)
  wire [63:0] _T_516;
  (* src = "sodor_core_1stage.v:879.15-879.21" *)
  wire [63:0] _T_517;
  (* src = "sodor_core_1stage.v:881.15-881.21" *)
  wire [63:0] _T_518;
  (* src = "sodor_core_1stage.v:883.15-883.21" *)
  wire [63:0] _T_519;
  (* src = "sodor_core_1stage.v:885.15-885.21" *)
  wire [63:0] _T_520;
  (* src = "sodor_core_1stage.v:887.15-887.21" *)
  wire [63:0] _T_521;
  (* src = "sodor_core_1stage.v:889.15-889.21" *)
  wire [63:0] _T_522;
  (* src = "sodor_core_1stage.v:891.15-891.21" *)
  wire [63:0] _T_523;
  (* src = "sodor_core_1stage.v:893.15-893.21" *)
  wire [63:0] _T_524;
  (* src = "sodor_core_1stage.v:895.15-895.21" *)
  wire [63:0] _T_525;
  (* src = "sodor_core_1stage.v:897.15-897.21" *)
  wire [63:0] _T_526;
  (* src = "sodor_core_1stage.v:899.15-899.21" *)
  wire [63:0] _T_527;
  (* src = "sodor_core_1stage.v:901.15-901.21" *)
  wire [63:0] _T_528;
  (* src = "sodor_core_1stage.v:903.15-903.21" *)
  wire [63:0] _T_529;
  (* src = "sodor_core_1stage.v:905.15-905.21" *)
  wire [63:0] _T_530;
  (* src = "sodor_core_1stage.v:907.15-907.21" *)
  wire [63:0] _T_531;
  (* src = "sodor_core_1stage.v:909.15-909.21" *)
  wire [63:0] _T_532;
  (* src = "sodor_core_1stage.v:911.15-911.21" *)
  wire [63:0] _T_533;
  (* src = "sodor_core_1stage.v:913.15-913.21" *)
  wire [63:0] _T_534;
  (* src = "sodor_core_1stage.v:915.15-915.21" *)
  wire [63:0] _T_535;
  (* src = "sodor_core_1stage.v:917.15-917.21" *)
  wire [63:0] _T_536;
  (* src = "sodor_core_1stage.v:919.15-919.21" *)
  wire [63:0] _T_537;
  (* src = "sodor_core_1stage.v:921.15-921.21" *)
  wire [63:0] _T_538;
  (* src = "sodor_core_1stage.v:923.15-923.21" *)
  wire [63:0] _T_539;
  (* src = "sodor_core_1stage.v:925.15-925.21" *)
  wire [63:0] _T_540;
  (* src = "sodor_core_1stage.v:927.15-927.21" *)
  wire [63:0] _T_541;
  (* src = "sodor_core_1stage.v:929.15-929.21" *)
  wire [63:0] _T_542;
  (* src = "sodor_core_1stage.v:931.15-931.21" *)
  wire [63:0] _T_543;
  (* src = "sodor_core_1stage.v:933.15-933.21" *)
  wire [63:0] _T_544;
  (* src = "sodor_core_1stage.v:935.15-935.21" *)
  wire [63:0] _T_545;
  (* src = "sodor_core_1stage.v:937.15-937.21" *)
  wire [63:0] _T_546;
  (* src = "sodor_core_1stage.v:939.15-939.21" *)
  wire [63:0] _T_547;
  (* src = "sodor_core_1stage.v:941.15-941.21" *)
  wire [63:0] _T_548;
  (* src = "sodor_core_1stage.v:943.15-943.21" *)
  wire [63:0] _T_549;
  (* src = "sodor_core_1stage.v:945.15-945.21" *)
  wire [63:0] _T_550;
  (* src = "sodor_core_1stage.v:947.15-947.21" *)
  (* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _T_551;
  (* src = "sodor_core_1stage.v:607.9-607.14" *)
  wire _T_75;
  (* src = "sodor_core_1stage.v:608.9-608.14" *)
  wire _T_76;
  (* src = "sodor_core_1stage.v:609.9-609.14" *)
  wire _T_77;
  (* src = "sodor_core_1stage.v:526.15-526.19" *)
  wire [57:0] _T_8;
  (* src = "sodor_core_1stage.v:610.9-610.14" *)
  wire _T_80;
  (* src = "sodor_core_1stage.v:611.9-611.14" *)
  wire _T_81;
  (* src = "sodor_core_1stage.v:612.9-612.14" *)
  wire _T_82;
  (* src = "sodor_core_1stage.v:613.9-613.14" *)
  wire _T_83;
  (* src = "sodor_core_1stage.v:614.9-614.14" *)
  wire _T_84;
  (* src = "sodor_core_1stage.v:615.9-615.14" *)
  wire _T_85;
  (* src = "sodor_core_1stage.v:616.9-616.14" *)
  wire _T_86;
  (* src = "sodor_core_1stage.v:617.9-617.14" *)
  wire _T_87;
  (* src = "sodor_core_1stage.v:618.9-618.14" *)
  wire _T_88;
  (* src = "sodor_core_1stage.v:619.9-619.14" *)
  wire _T_90;
  (* src = "sodor_core_1stage.v:620.9-620.14" *)
  wire _T_91;
  (* src = "sodor_core_1stage.v:621.9-621.14" *)
  wire _T_92;
  (* src = "sodor_core_1stage.v:622.9-622.14" *)
  wire _T_93;
  (* src = "sodor_core_1stage.v:623.9-623.14" *)
  wire _T_94;
  (* src = "sodor_core_1stage.v:624.9-624.14" *)
  wire _T_95;
  (* src = "sodor_core_1stage.v:625.9-625.14" *)
  wire _T_96;
  (* src = "sodor_core_1stage.v:626.9-626.14" *)
  wire _T_97;
  (* src = "sodor_core_1stage.v:627.9-627.14" *)
  wire _T_98;
  (* src = "sodor_core_1stage.v:628.9-628.14" *)
  wire _T_99;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1030__WIRE__T_159;
  wire __MUX_procmux1030__WIRE__T_159;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1033__WIRE__T_76;
  wire __MUX_procmux1033__WIRE__T_76;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1035__WIRE_wen;
  wire __MUX_procmux1035__WIRE_wen;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1045__WIRE__T_158;
  wire __MUX_procmux1045__WIRE__T_158;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1048__WIRE__T_75;
  wire __MUX_procmux1048__WIRE__T_75;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1063__WIRE__T_88;
  wire __MUX_procmux1063__WIRE__T_88;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1069__WIRE__T_81;
  wire __MUX_procmux1069__WIRE__T_81;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1000942__WIRE__T_118;
  wire __MUX_ternarysodor_core_1stagev1000942__WIRE__T_118;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1002943__WIRE__T_121;
  wire __MUX_ternarysodor_core_1stagev1002943__WIRE__T_121;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1004944__WIRE__T_120;
  wire __MUX_ternarysodor_core_1stagev1004944__WIRE__T_120;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1006945__WIRE__T_123;
  wire __MUX_ternarysodor_core_1stagev1006945__WIRE__T_123;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1008946__WIRE__T_122;
  wire __MUX_ternarysodor_core_1stagev1008946__WIRE__T_122;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1010947__WIRE__T_125;
  wire __MUX_ternarysodor_core_1stagev1010947__WIRE__T_125;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1012948__WIRE__T_124;
  wire __MUX_ternarysodor_core_1stagev1012948__WIRE__T_124;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1014949__WIRE__T_127;
  wire __MUX_ternarysodor_core_1stagev1014949__WIRE__T_127;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1016950__WIRE__T_126;
  wire __MUX_ternarysodor_core_1stagev1016950__WIRE__T_126;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1018951__WIRE__T_129;
  wire __MUX_ternarysodor_core_1stagev1018951__WIRE__T_129;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1020952__WIRE__T_128;
  wire __MUX_ternarysodor_core_1stagev1020952__WIRE__T_128;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1022953__WIRE__T_131;
  wire __MUX_ternarysodor_core_1stagev1022953__WIRE__T_131;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1024954__WIRE__T_130;
  wire __MUX_ternarysodor_core_1stagev1024954__WIRE__T_130;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1026955__WIRE__T_133;
  wire __MUX_ternarysodor_core_1stagev1026955__WIRE__T_133;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1028956__WIRE__T_132;
  wire __MUX_ternarysodor_core_1stagev1028956__WIRE__T_132;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1030957__WIRE__T_135;
  wire __MUX_ternarysodor_core_1stagev1030957__WIRE__T_135;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1032958__WIRE__T_134;
  wire __MUX_ternarysodor_core_1stagev1032958__WIRE__T_134;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1034959__WIRE__T_137;
  wire __MUX_ternarysodor_core_1stagev1034959__WIRE__T_137;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1036960__WIRE__T_136;
  wire __MUX_ternarysodor_core_1stagev1036960__WIRE__T_136;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1038961__WIRE__T_139;
  wire __MUX_ternarysodor_core_1stagev1038961__WIRE__T_139;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1040962__WIRE__T_138;
  wire __MUX_ternarysodor_core_1stagev1040962__WIRE__T_138;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1042963__WIRE__T_141;
  wire __MUX_ternarysodor_core_1stagev1042963__WIRE__T_141;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1044964__WIRE__T_140;
  wire __MUX_ternarysodor_core_1stagev1044964__WIRE__T_140;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1046965__WIRE__T_143;
  wire __MUX_ternarysodor_core_1stagev1046965__WIRE__T_143;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1048966__WIRE__T_142;
  wire __MUX_ternarysodor_core_1stagev1048966__WIRE__T_142;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1050967__WIRE__T_145;
  wire __MUX_ternarysodor_core_1stagev1050967__WIRE__T_145;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1052968__WIRE__T_144;
  wire __MUX_ternarysodor_core_1stagev1052968__WIRE__T_144;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1054969__WIRE__T_147;
  wire __MUX_ternarysodor_core_1stagev1054969__WIRE__T_147;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1056970__WIRE__T_146;
  wire __MUX_ternarysodor_core_1stagev1056970__WIRE__T_146;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1058971__WIRE__T_149;
  wire __MUX_ternarysodor_core_1stagev1058971__WIRE__T_149;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1060972__WIRE__T_148;
  wire __MUX_ternarysodor_core_1stagev1060972__WIRE__T_148;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1062973__WIRE__T_151;
  wire __MUX_ternarysodor_core_1stagev1062973__WIRE__T_151;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1064974__WIRE__T_150;
  wire __MUX_ternarysodor_core_1stagev1064974__WIRE__T_150;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1066975__WIRE__T_153;
  wire __MUX_ternarysodor_core_1stagev1066975__WIRE__T_153;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1068976__WIRE__T_152;
  wire __MUX_ternarysodor_core_1stagev1068976__WIRE__T_152;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1070977__WIRE__T_155;
  wire __MUX_ternarysodor_core_1stagev1070977__WIRE__T_155;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1072978__WIRE__T_154;
  wire __MUX_ternarysodor_core_1stagev1072978__WIRE__T_154;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1074979__WIRE__T_157;
  wire __MUX_ternarysodor_core_1stagev1074979__WIRE__T_157;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1076980__WIRE__T_156;
  wire __MUX_ternarysodor_core_1stagev1076980__WIRE__T_156;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1088985__WIRE__T_86;
  wire __MUX_ternarysodor_core_1stagev1088985__WIRE__T_86;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y;
  wire __MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev520635__WIRE__T;
  wire __MUX_ternarysodor_core_1stagev520635__WIRE__T;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev527638__WIRE__T_5;
  wire __MUX_ternarysodor_core_1stagev527638__WIRE__T_5;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev694734__WIRE__T_167;
  wire __MUX_ternarysodor_core_1stagev694734__WIRE__T_167;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev696736__WIRE__T_166;
  wire __MUX_ternarysodor_core_1stagev696736__WIRE__T_166;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev703743__WIRE_io_exception;
  wire __MUX_ternarysodor_core_1stagev703743__WIRE_io_exception;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y;
  wire __MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev708753__WIRE_insn_call;
  wire __MUX_ternarysodor_core_1stagev708753__WIRE_insn_call;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev709754__WIRE_insn_break;
  wire __MUX_ternarysodor_core_1stagev709754__WIRE_insn_break;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y;
  wire __MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev713760__WIRE__T_77;
  wire __MUX_ternarysodor_core_1stagev713760__WIRE__T_77;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev714761__WIRE__T_80;
  wire __MUX_ternarysodor_core_1stagev714761__WIRE__T_80;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev716763__WIRE__T_82;
  wire __MUX_ternarysodor_core_1stagev716763__WIRE__T_82;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev717764__WIRE__T_83;
  wire __MUX_ternarysodor_core_1stagev717764__WIRE__T_83;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev718765__WIRE__T_84;
  wire __MUX_ternarysodor_core_1stagev718765__WIRE__T_84;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev719766__WIRE__T_85;
  wire __MUX_ternarysodor_core_1stagev719766__WIRE__T_85;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev721768__WIRE__T_87;
  wire __MUX_ternarysodor_core_1stagev721768__WIRE__T_87;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev723770__WIRE__T_90;
  wire __MUX_ternarysodor_core_1stagev723770__WIRE__T_90;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev724771__WIRE__T_91;
  wire __MUX_ternarysodor_core_1stagev724771__WIRE__T_91;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev725772__WIRE__T_92;
  wire __MUX_ternarysodor_core_1stagev725772__WIRE__T_92;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev726773__WIRE__T_93;
  wire __MUX_ternarysodor_core_1stagev726773__WIRE__T_93;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev727774__WIRE__T_94;
  wire __MUX_ternarysodor_core_1stagev727774__WIRE__T_94;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev728775__WIRE__T_95;
  wire __MUX_ternarysodor_core_1stagev728775__WIRE__T_95;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev729776__WIRE__T_96;
  wire __MUX_ternarysodor_core_1stagev729776__WIRE__T_96;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev730777__WIRE__T_97;
  wire __MUX_ternarysodor_core_1stagev730777__WIRE__T_97;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev731778__WIRE__T_98;
  wire __MUX_ternarysodor_core_1stagev731778__WIRE__T_98;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev732779__WIRE__T_99;
  wire __MUX_ternarysodor_core_1stagev732779__WIRE__T_99;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev733780__WIRE__T_100;
  wire __MUX_ternarysodor_core_1stagev733780__WIRE__T_100;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev734781__WIRE__T_101;
  wire __MUX_ternarysodor_core_1stagev734781__WIRE__T_101;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev735782__WIRE__T_102;
  wire __MUX_ternarysodor_core_1stagev735782__WIRE__T_102;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev736783__WIRE__T_103;
  wire __MUX_ternarysodor_core_1stagev736783__WIRE__T_103;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev737784__WIRE__T_104;
  wire __MUX_ternarysodor_core_1stagev737784__WIRE__T_104;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev738785__WIRE__T_105;
  wire __MUX_ternarysodor_core_1stagev738785__WIRE__T_105;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev739786__WIRE__T_106;
  wire __MUX_ternarysodor_core_1stagev739786__WIRE__T_106;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev740787__WIRE__T_107;
  wire __MUX_ternarysodor_core_1stagev740787__WIRE__T_107;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev741788__WIRE__T_108;
  wire __MUX_ternarysodor_core_1stagev741788__WIRE__T_108;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev742789__WIRE__T_109;
  wire __MUX_ternarysodor_core_1stagev742789__WIRE__T_109;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev743790__WIRE__T_110;
  wire __MUX_ternarysodor_core_1stagev743790__WIRE__T_110;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev744791__WIRE__T_111;
  wire __MUX_ternarysodor_core_1stagev744791__WIRE__T_111;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev745792__WIRE__T_112;
  wire __MUX_ternarysodor_core_1stagev745792__WIRE__T_112;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev746793__WIRE__T_113;
  wire __MUX_ternarysodor_core_1stagev746793__WIRE__T_113;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev747794__WIRE__T_114;
  wire __MUX_ternarysodor_core_1stagev747794__WIRE__T_114;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev748795__WIRE__T_115;
  wire __MUX_ternarysodor_core_1stagev748795__WIRE__T_115;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev749796__WIRE__T_116;
  wire __MUX_ternarysodor_core_1stagev749796__WIRE__T_116;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev750797__WIRE__T_117;
  wire __MUX_ternarysodor_core_1stagev750797__WIRE__T_117;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev752799__WIRE__T_119;
  wire __MUX_ternarysodor_core_1stagev752799__WIRE__T_119;
  (* src = "sodor_core_1stage.v:416.17-416.22" *)
  input clock;
  wire clock;
  (* src = "sodor_core_1stage.v:598.9-598.16" *)
  wire cpu_ren;
  (* src = "sodor_core_1stage.v:690.9-690.16" *)
  wire cpu_wen;
  (* src = "sodor_core_1stage.v:701.9-701.19" *)
  wire insn_break;
  (* src = "sodor_core_1stage.v:700.9-700.18" *)
  wire insn_call;
  (* src = "sodor_core_1stage.v:702.9-702.17" *)
  wire insn_ret;
  (* src = "sodor_core_1stage.v:422.17-422.30" *)
  input [11:0] io_decode_csr;
  wire [11:0] io_decode_csr;
  (* src = "sodor_core_1stage.v:421.17-421.24" *)
  output io_eret;
  wire io_eret;
  (* src = "sodor_core_1stage.v:446.17-446.24" *)
  output [31:0] io_evec;
  wire [31:0] io_evec;
  (* src = "sodor_core_1stage.v:447.17-447.29" *)
  input io_exception;
  wire io_exception;
  (* src = "sodor_core_1stage.v:449.17-449.22" *)
  input [31:0] io_pc;
  wire [31:0] io_pc;
  (* src = "sodor_core_1stage.v:448.17-448.26" *)
  input io_retire;
  wire io_retire;
  (* src = "sodor_core_1stage.v:418.17-418.26" *)
  input [2:0] io_rw_cmd;
  wire [2:0] io_rw_cmd;
  (* src = "sodor_core_1stage.v:419.17-419.28" *)
  output [31:0] io_rw_rdata;
  wire [31:0] io_rw_rdata;
  (* src = "sodor_core_1stage.v:420.17-420.28" *)
  input [31:0] io_rw_wdata;
  wire [31:0] io_rw_wdata;
  (* src = "sodor_core_1stage.v:423.17-423.32" *)
  output io_status_debug;
  wire io_status_debug;
  (* src = "sodor_core_1stage.v:434.17-434.29" *)
  output [1:0] io_status_fs;
  wire [1:0] io_status_fs;
  (* src = "sodor_core_1stage.v:443.17-443.30" *)
  output io_status_hie;
  wire io_status_hie;
  (* src = "sodor_core_1stage.v:439.17-439.31" *)
  output io_status_hpie;
  wire io_status_hpie;
  (* src = "sodor_core_1stage.v:436.17-436.30" *)
  output [1:0] io_status_hpp;
  wire [1:0] io_status_hpp;
  (* src = "sodor_core_1stage.v:442.17-442.30" *)
  output io_status_mie;
  reg io_status_mie;
  (* src = "sodor_core_1stage.v:438.17-438.31" *)
  output io_status_mpie;
  reg io_status_mpie;
  (* src = "sodor_core_1stage.v:435.17-435.30" *)
  output [1:0] io_status_mpp;
  wire [1:0] io_status_mpp;
  (* src = "sodor_core_1stage.v:432.17-432.31" *)
  output io_status_mprv;
  wire io_status_mprv;
  (* src = "sodor_core_1stage.v:430.17-430.30" *)
  output io_status_mxr;
  wire io_status_mxr;
  (* src = "sodor_core_1stage.v:424.17-424.30" *)
  output [1:0] io_status_prv;
  wire [1:0] io_status_prv;
  (* src = "sodor_core_1stage.v:425.17-425.29" *)
  output io_status_sd;
  wire io_status_sd;
  (* src = "sodor_core_1stage.v:444.17-444.30" *)
  output io_status_sie;
  wire io_status_sie;
  (* src = "sodor_core_1stage.v:440.17-440.31" *)
  output io_status_spie;
  wire io_status_spie;
  (* src = "sodor_core_1stage.v:437.17-437.30" *)
  output io_status_spp;
  wire io_status_spp;
  (* src = "sodor_core_1stage.v:431.17-431.30" *)
  output io_status_sum;
  wire io_status_sum;
  (* src = "sodor_core_1stage.v:427.17-427.30" *)
  output io_status_tsr;
  wire io_status_tsr;
  (* src = "sodor_core_1stage.v:429.17-429.30" *)
  output io_status_tvm;
  wire io_status_tvm;
  (* src = "sodor_core_1stage.v:428.17-428.29" *)
  output io_status_tw;
  wire io_status_tw;
  (* src = "sodor_core_1stage.v:445.17-445.30" *)
  output io_status_uie;
  wire io_status_uie;
  (* src = "sodor_core_1stage.v:441.17-441.31" *)
  output io_status_upie;
  wire io_status_upie;
  (* src = "sodor_core_1stage.v:433.17-433.29" *)
  output [1:0] io_status_xs;
  wire [1:0] io_status_xs;
  (* src = "sodor_core_1stage.v:426.17-426.32" *)
  output [7:0] io_status_zero1;
  wire [7:0] io_status_zero1;
  (* src = "sodor_core_1stage.v:450.17-450.24" *)
  output [31:0] io_time;
  wire [31:0] io_time;
  (* meta_reset = 32'd1 *)
  input metaReset_CSRFile;
  wire metaReset_CSRFile;
  (* src = "sodor_core_1stage.v:699.14-699.20" *)
  (* unused_bits = "3 4 5 6 7" *)
  wire [7:0] opcode;
  (* src = "sodor_core_1stage.v:689.9-689.18" *)
  wire read_only;
  (* src = "sodor_core_1stage.v:595.8-595.24" *)
  reg reg_dcsr_ebreakm;
  (* src = "sodor_core_1stage.v:596.8-596.21" *)
  reg reg_dcsr_step;
  (* src = "sodor_core_1stage.v:593.14-593.21" *)
  reg [31:0] reg_dpc;
  (* src = "sodor_core_1stage.v:594.14-594.26" *)
  reg [31:0] reg_dscratch;
  (* src = "sodor_core_1stage.v:508.14-508.24" *)
  reg [31:0] reg_mcause;
  (* src = "sodor_core_1stage.v:511.14-511.25" *)
  reg [31:0] reg_medeleg;
  (* src = "sodor_core_1stage.v:507.14-507.22" *)
  reg [31:0] reg_mepc;
  (* src = "sodor_core_1stage.v:515.8-515.20" *)
  reg reg_mie_msip;
  (* src = "sodor_core_1stage.v:514.8-514.20" *)
  reg reg_mie_mtip;
  (* src = "sodor_core_1stage.v:513.8-513.20" *)
  reg reg_mip_msip;
  (* src = "sodor_core_1stage.v:512.8-512.20" *)
  reg reg_mip_mtip;
  (* src = "sodor_core_1stage.v:510.14-510.26" *)
  reg [31:0] reg_mscratch;
  (* src = "sodor_core_1stage.v:509.14-509.23" *)
  reg [31:0] reg_mtval;
  (* reset_wire = 32'd1 *)
  (* src = "sodor_core_1stage.v:417.17-417.22" *)
  input reset;
  wire reset;
  (* src = "sodor_core_1stage.v:597.9-597.20" *)
  wire system_insn;
  (* src = "sodor_core_1stage.v:698.15-698.20" *)
  wire [31:0] wdata;
  (* src = "sodor_core_1stage.v:691.9-691.12" *)
  wire wen;
  assign _T = REG + (* src = "sodor_core_1stage.v:517.19-517.29" *) 6'h01;
  assign _T_3 = { REG_1[57:26], io_time[31:6] } + (* src = "sodor_core_1stage.v:519.22-519.35" *) 58'h000000000000001;
  assign _T_5 = REG_2 + (* src = "sodor_core_1stage.v:524.21-524.37" *) { 5'h00, io_retire };
  assign _T_8 = REG_3 + (* src = "sodor_core_1stage.v:526.22-526.35" *) 58'h000000000000001;
  assign __MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y = insn_ret & (* src = "sodor_core_1stage.v:1150.20-1150.49" *) _180_;
  assign cpu_ren = _178_ & (* src = "sodor_core_1stage.v:598.19-598.51" *) _181_;
  assign cpu_wen = cpu_ren & (* src = "sodor_core_1stage.v:690.19-690.46" *) _179_;
  assign wen = cpu_wen & (* src = "sodor_core_1stage.v:691.15-691.35" *) _182_;
  assign wdata = _T_169 & (* src = "sodor_core_1stage.v:698.23-698.38" *) _T_172;
  assign insn_call = system_insn & (* src = "sodor_core_1stage.v:700.21-700.44" *) opcode[0];
  assign insn_break = system_insn & (* src = "sodor_core_1stage.v:701.22-701.45" *) opcode[1];
  assign insn_ret = system_insn & (* src = "sodor_core_1stage.v:702.20-702.43" *) opcode[2];
  assign __MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y = insn_ret & (* src = "sodor_core_1stage.v:705.24-705.52" *) io_decode_csr[10];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_102_) reg_dpc <= wdata;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_103_) reg_dscratch <= wdata;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_104_) REG_34[31:0] <= _GEN_137[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_105_) REG_34[39:32] <= _GEN_137[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) reg_dcsr_ebreakm <= 1'h0;
    else if (_106_) reg_dcsr_ebreakm <= wdata[15];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_107_) REG_35[31:0] <= _GEN_138[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_108_) REG_35[39:32] <= _GEN_138[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) reg_dcsr_step <= 1'h0;
    else if (_106_) reg_dcsr_step <= wdata[2];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) io_status_mpie <= 1'h0;
    else io_status_mpie <= _195_;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) io_status_mie <= 1'h0;
    else io_status_mie <= _193_;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_109_) reg_mtval <= wdata;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_110_) reg_mscratch <= wdata;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_111_) reg_medeleg <= wdata;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) reg_mip_msip <= 1'h0;
    else if (_112_) reg_mip_msip <= wdata[3];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) reg_mie_mtip <= 1'h0;
    else if (_113_) reg_mie_mtip <= wdata[7];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) reg_mie_msip <= 1'h0;
    else if (_113_) reg_mie_msip <= wdata[3];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) REG <= 6'h00;
    else if (_008_) REG <= _GEN_139[5:0];
  reg [25:0] _226_;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) _226_ <= 26'h0000000;
    else if (_008_) _226_ <= _190_[25:0];
  assign io_time[31:6] = _226_;
  reg [31:0] _227_;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) _227_ <= 32'd0;
    else if (_009_) _227_ <= _190_[57:26];
  assign REG_1[57:26] = _227_;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) REG_2 <= 6'h00;
    else if (_010_) REG_2 <= _GEN_141[5:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) REG_3[25:0] <= 26'h0000000;
    else if (_010_) REG_3[25:0] <= _187_[25:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (reset) REG_3[57:26] <= 32'd0;
    else if (_011_) REG_3[57:26] <= _187_[57:26];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_114_) REG_4[31:0] <= _GEN_107[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_115_) REG_4[39:32] <= _GEN_107[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_116_) REG_5[31:0] <= _GEN_108[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_117_) REG_5[39:32] <= _GEN_108[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_118_) REG_6[31:0] <= _GEN_109[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_119_) REG_6[39:32] <= _GEN_109[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_120_) REG_7[31:0] <= _GEN_110[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_121_) REG_7[39:32] <= _GEN_110[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_122_) REG_8[31:0] <= _GEN_111[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_123_) REG_8[39:32] <= _GEN_111[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_124_) REG_9[31:0] <= _GEN_112[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_125_) REG_9[39:32] <= _GEN_112[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_126_) REG_10[31:0] <= _GEN_113[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_127_) REG_10[39:32] <= _GEN_113[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_128_) REG_11[31:0] <= _GEN_114[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_129_) REG_11[39:32] <= _GEN_114[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_130_) REG_12[31:0] <= _GEN_115[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_131_) REG_12[39:32] <= _GEN_115[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_132_) REG_13[31:0] <= _GEN_116[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_133_) REG_13[39:32] <= _GEN_116[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_134_) REG_14[31:0] <= _GEN_117[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_135_) REG_14[39:32] <= _GEN_117[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_136_) REG_15[31:0] <= _GEN_118[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_137_) REG_15[39:32] <= _GEN_118[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_138_) REG_16[31:0] <= _GEN_119[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_139_) REG_16[39:32] <= _GEN_119[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_140_) REG_17[31:0] <= _GEN_120[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_141_) REG_17[39:32] <= _GEN_120[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_142_) REG_18[31:0] <= _GEN_121[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_143_) REG_18[39:32] <= _GEN_121[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_144_) REG_19[31:0] <= _GEN_122[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_145_) REG_19[39:32] <= _GEN_122[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_146_) REG_20[31:0] <= _GEN_123[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_147_) REG_20[39:32] <= _GEN_123[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_148_) REG_21[31:0] <= _GEN_124[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_149_) REG_21[39:32] <= _GEN_124[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_150_) REG_22[31:0] <= _GEN_125[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_151_) REG_22[39:32] <= _GEN_125[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_152_) REG_23[31:0] <= _GEN_126[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_153_) REG_23[39:32] <= _GEN_126[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_154_) REG_24[31:0] <= _GEN_127[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_155_) REG_24[39:32] <= _GEN_127[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_156_) REG_25[31:0] <= _GEN_128[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_157_) REG_25[39:32] <= _GEN_128[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_158_) REG_26[31:0] <= _GEN_129[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_159_) REG_26[39:32] <= _GEN_129[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_160_) REG_27[31:0] <= _GEN_130[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_161_) REG_27[39:32] <= _GEN_130[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_162_) REG_28[31:0] <= _GEN_131[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_163_) REG_28[39:32] <= _GEN_131[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_164_) REG_29[31:0] <= _GEN_132[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_165_) REG_29[39:32] <= _GEN_132[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_166_) REG_30[31:0] <= _GEN_133[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_167_) REG_30[39:32] <= _GEN_133[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_168_) REG_31[31:0] <= _GEN_134[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_169_) REG_31[39:32] <= _GEN_134[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_170_) REG_32[31:0] <= _GEN_135[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_171_) REG_32[39:32] <= _GEN_135[39:32];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_172_) REG_33[31:0] <= _GEN_136[31:0];
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    if (_173_) REG_33[39:32] <= _GEN_136[39:32];
  assign _174_ = metaReset_CSRFile ? 32'd0 : _GEN_145[31:0];
  assign _175_ = metaReset_CSRFile ? 32'd0 : _000_;
  assign _176_ = metaReset_CSRFile ? 1'h0 : _001_;
  assign _002_ = { wen, _T_155, _T_154 } != 3'h4;
  assign _003_ = { wen, _T_155, _T_154 } != 3'h6;
  assign _004_ = { wen, _T_154 } != 2'h3;
  assign _005_ = { wen, _T_157, _T_156 } != 3'h4;
  assign _006_ = { wen, _T_157, _T_156 } != 3'h6;
  assign _007_ = { wen, _T_156 } != 2'h3;
  assign _008_ = { wen, _T_158, _T_75 } != 3'h6;
  assign _009_ = { wen, _T_75 } != 2'h3;
  assign _010_ = { wen, _T_159, _T_76 } != 3'h6;
  assign _011_ = { wen, _T_76 } != 2'h3;
  assign _012_ = { wen, _T_95, _T_94 } != 3'h4;
  assign _013_ = { wen, _T_95, _T_94 } != 3'h6;
  assign _014_ = { wen, _T_94 } != 2'h3;
  assign _015_ = { wen, _T_97, _T_96 } != 3'h4;
  assign _016_ = { wen, _T_97, _T_96 } != 3'h6;
  assign _017_ = { wen, _T_96 } != 2'h3;
  assign _018_ = { wen, _T_99, _T_98 } != 3'h4;
  assign _019_ = { wen, _T_99, _T_98 } != 3'h6;
  assign _020_ = { wen, _T_98 } != 2'h3;
  assign _021_ = { wen, _T_101, _T_100 } != 3'h4;
  assign _022_ = { wen, _T_101, _T_100 } != 3'h6;
  assign _023_ = { wen, _T_100 } != 2'h3;
  assign _024_ = { wen, _T_103, _T_102 } != 3'h4;
  assign _025_ = { wen, _T_103, _T_102 } != 3'h6;
  assign _026_ = { wen, _T_102 } != 2'h3;
  assign _027_ = { wen, _T_105, _T_104 } != 3'h4;
  assign _028_ = { wen, _T_105, _T_104 } != 3'h6;
  assign _029_ = { wen, _T_104 } != 2'h3;
  assign _030_ = { wen, _T_107, _T_106 } != 3'h4;
  assign _031_ = { wen, _T_107, _T_106 } != 3'h6;
  assign _032_ = { wen, _T_106 } != 2'h3;
  assign _033_ = { wen, _T_109, _T_108 } != 3'h4;
  assign _034_ = { wen, _T_109, _T_108 } != 3'h6;
  assign _035_ = { wen, _T_108 } != 2'h3;
  assign _036_ = { wen, _T_111, _T_110 } != 3'h4;
  assign _037_ = { wen, _T_111, _T_110 } != 3'h6;
  assign _038_ = { wen, _T_110 } != 2'h3;
  assign _039_ = { wen, _T_113, _T_112 } != 3'h4;
  assign _040_ = { wen, _T_113, _T_112 } != 3'h6;
  assign _041_ = { wen, _T_112 } != 2'h3;
  assign _042_ = { wen, _T_115, _T_114 } != 3'h4;
  assign _043_ = { wen, _T_115, _T_114 } != 3'h6;
  assign _044_ = { wen, _T_114 } != 2'h3;
  assign _045_ = { wen, _T_117, _T_116 } != 3'h4;
  assign _046_ = { wen, _T_117, _T_116 } != 3'h6;
  assign _047_ = { wen, _T_116 } != 2'h3;
  assign _048_ = { wen, _T_119, _T_118 } != 3'h4;
  assign _049_ = { wen, _T_119, _T_118 } != 3'h6;
  assign _050_ = { wen, _T_118 } != 2'h3;
  assign _051_ = { wen, _T_121, _T_120 } != 3'h4;
  assign _052_ = { wen, _T_121, _T_120 } != 3'h6;
  assign _053_ = { wen, _T_120 } != 2'h3;
  assign _054_ = { wen, _T_123, _T_122 } != 3'h4;
  assign _055_ = { wen, _T_123, _T_122 } != 3'h6;
  assign _056_ = { wen, _T_122 } != 2'h3;
  assign _057_ = { wen, _T_125, _T_124 } != 3'h4;
  assign _058_ = { wen, _T_125, _T_124 } != 3'h6;
  assign _059_ = { wen, _T_124 } != 2'h3;
  assign _060_ = { wen, _T_127, _T_126 } != 3'h4;
  assign _061_ = { wen, _T_127, _T_126 } != 3'h6;
  assign _062_ = { wen, _T_126 } != 2'h3;
  assign _063_ = { wen, _T_129, _T_128 } != 3'h4;
  assign _064_ = { wen, _T_129, _T_128 } != 3'h6;
  assign _065_ = { wen, _T_128 } != 2'h3;
  assign _066_ = { wen, _T_131, _T_130 } != 3'h4;
  assign _067_ = { wen, _T_131, _T_130 } != 3'h6;
  assign _068_ = { wen, _T_130 } != 2'h3;
  assign _069_ = { wen, _T_133, _T_132 } != 3'h4;
  assign _070_ = { wen, _T_133, _T_132 } != 3'h6;
  assign _071_ = { wen, _T_132 } != 2'h3;
  assign _072_ = { wen, _T_135, _T_134 } != 3'h4;
  assign _073_ = { wen, _T_135, _T_134 } != 3'h6;
  assign _074_ = { wen, _T_134 } != 2'h3;
  assign _075_ = { wen, _T_137, _T_136 } != 3'h4;
  assign _076_ = { wen, _T_137, _T_136 } != 3'h6;
  assign _077_ = { wen, _T_136 } != 2'h3;
  assign _078_ = { wen, _T_139, _T_138 } != 3'h4;
  assign _079_ = { wen, _T_139, _T_138 } != 3'h6;
  assign _080_ = { wen, _T_138 } != 2'h3;
  assign _081_ = { wen, _T_141, _T_140 } != 3'h4;
  assign _082_ = { wen, _T_141, _T_140 } != 3'h6;
  assign _083_ = { wen, _T_140 } != 2'h3;
  assign _084_ = { wen, _T_143, _T_142 } != 3'h4;
  assign _085_ = { wen, _T_143, _T_142 } != 3'h6;
  assign _086_ = { wen, _T_142 } != 2'h3;
  assign _087_ = { wen, _T_145, _T_144 } != 3'h4;
  assign _088_ = { wen, _T_145, _T_144 } != 3'h6;
  assign _089_ = { wen, _T_144 } != 2'h3;
  assign _090_ = { wen, _T_147, _T_146 } != 3'h4;
  assign _091_ = { wen, _T_147, _T_146 } != 3'h6;
  assign _092_ = { wen, _T_146 } != 2'h3;
  assign _093_ = { wen, _T_149, _T_148 } != 3'h4;
  assign _094_ = { wen, _T_149, _T_148 } != 3'h6;
  assign _095_ = { wen, _T_148 } != 2'h3;
  assign _096_ = { wen, _T_151, _T_150 } != 3'h4;
  assign _097_ = { wen, _T_151, _T_150 } != 3'h6;
  assign _098_ = { wen, _T_150 } != 2'h3;
  assign _099_ = { wen, _T_153, _T_152 } != 3'h4;
  assign _100_ = { wen, _T_153, _T_152 } != 3'h6;
  assign _101_ = { wen, _T_152 } != 2'h3;
  assign _102_ = & { wen, _T_91 };
  assign _103_ = & { wen, _T_92 };
  assign _104_ = & { wen, _003_, _002_ };
  assign _105_ = & { wen, _002_, _004_ };
  assign _106_ = & { wen, _T_90 };
  assign _107_ = & { wen, _006_, _005_ };
  assign _108_ = & { _007_, wen, _005_ };
  assign _109_ = & { wen, _T_87 };
  assign _110_ = & { wen, _T_85 };
  assign _111_ = & { wen, _T_93 };
  assign _112_ = & { wen, _T_83 };
  assign _113_ = & { wen, _T_84 };
  assign _114_ = & { _013_, _012_, wen };
  assign _115_ = & { _014_, _012_, wen };
  assign _116_ = & { _016_, _015_, wen };
  assign _117_ = & { _017_, _015_, wen };
  assign _118_ = & { _019_, _018_, wen };
  assign _119_ = & { _020_, _018_, wen };
  assign _120_ = & { _022_, _021_, wen };
  assign _121_ = & { _023_, _021_, wen };
  assign _122_ = & { _025_, _024_, wen };
  assign _123_ = & { _026_, _024_, wen };
  assign _124_ = & { _028_, _027_, wen };
  assign _125_ = & { _029_, _027_, wen };
  assign _126_ = & { _031_, _030_, wen };
  assign _127_ = & { _032_, _030_, wen };
  assign _128_ = & { _034_, _033_, wen };
  assign _129_ = & { _035_, _033_, wen };
  assign _130_ = & { _037_, _036_, wen };
  assign _131_ = & { _038_, _036_, wen };
  assign _132_ = & { _040_, _039_, wen };
  assign _133_ = & { _041_, _039_, wen };
  assign _134_ = & { _043_, _042_, wen };
  assign _135_ = & { _044_, _042_, wen };
  assign _136_ = & { _046_, _045_, wen };
  assign _137_ = & { _047_, _045_, wen };
  assign _138_ = & { _049_, _048_, wen };
  assign _139_ = & { _050_, _048_, wen };
  assign _140_ = & { _052_, _051_, wen };
  assign _141_ = & { _053_, _051_, wen };
  assign _142_ = & { _055_, _054_, wen };
  assign _143_ = & { _056_, _054_, wen };
  assign _144_ = & { _058_, _057_, wen };
  assign _145_ = & { _059_, _057_, wen };
  assign _146_ = & { _061_, _060_, wen };
  assign _147_ = & { _062_, _060_, wen };
  assign _148_ = & { _064_, _063_, wen };
  assign _149_ = & { _065_, _063_, wen };
  assign _150_ = & { _067_, _066_, wen };
  assign _151_ = & { _068_, _066_, wen };
  assign _152_ = & { _070_, _069_, wen };
  assign _153_ = & { _071_, _069_, wen };
  assign _154_ = & { _073_, _072_, wen };
  assign _155_ = & { _074_, _072_, wen };
  assign _156_ = & { _076_, _075_, wen };
  assign _157_ = & { _077_, _075_, wen };
  assign _158_ = & { _079_, _078_, wen };
  assign _159_ = & { _080_, _078_, wen };
  assign _160_ = & { _082_, _081_, wen };
  assign _161_ = & { _083_, _081_, wen };
  assign _162_ = & { _085_, _084_, wen };
  assign _163_ = & { _086_, _084_, wen };
  assign _164_ = & { _088_, _087_, wen };
  assign _165_ = & { _089_, _087_, wen };
  assign _166_ = & { _091_, _090_, wen };
  assign _167_ = & { _092_, _090_, wen };
  assign _168_ = & { _094_, _093_, wen };
  assign _169_ = & { _095_, _093_, wen };
  assign _170_ = & { _097_, _096_, wen };
  assign _171_ = & { _098_, _096_, wen };
  assign _172_ = & { _100_, _099_, wen };
  assign _173_ = & { _101_, _099_, wen };
  assign system_insn = io_rw_cmd == (* src = "sodor_core_1stage.v:597.23-597.40" *) 3'h4;
  assign _T_75 = io_decode_csr == (* src = "sodor_core_1stage.v:607.17-607.41" *) 12'hb00;
  assign _T_76 = io_decode_csr == (* src = "sodor_core_1stage.v:608.17-608.41" *) 12'hb02;
  assign _T_77 = io_decode_csr == (* src = "sodor_core_1stage.v:609.17-609.41" *) 12'hf13;
  assign _T_80 = io_decode_csr == (* src = "sodor_core_1stage.v:610.17-610.41" *) 12'h301;
  assign _T_81 = io_decode_csr == (* src = "sodor_core_1stage.v:611.17-611.41" *) 12'h300;
  assign _T_82 = io_decode_csr == (* src = "sodor_core_1stage.v:612.17-612.41" *) 12'h305;
  assign _T_83 = io_decode_csr == (* src = "sodor_core_1stage.v:613.17-613.41" *) 12'h344;
  assign _T_84 = io_decode_csr == (* src = "sodor_core_1stage.v:614.17-614.41" *) 12'h304;
  assign _T_85 = io_decode_csr == (* src = "sodor_core_1stage.v:615.17-615.41" *) 12'h340;
  assign _T_86 = io_decode_csr == (* src = "sodor_core_1stage.v:616.17-616.41" *) 12'h341;
  assign _T_87 = io_decode_csr == (* src = "sodor_core_1stage.v:617.17-617.41" *) 12'h343;
  assign _T_88 = io_decode_csr == (* src = "sodor_core_1stage.v:618.17-618.41" *) 12'h342;
  assign _T_90 = io_decode_csr == (* src = "sodor_core_1stage.v:619.17-619.41" *) 12'h7b0;
  assign _T_91 = io_decode_csr == (* src = "sodor_core_1stage.v:620.17-620.41" *) 12'h7b1;
  assign _T_92 = io_decode_csr == (* src = "sodor_core_1stage.v:621.17-621.41" *) 12'h7b2;
  assign _T_93 = io_decode_csr == (* src = "sodor_core_1stage.v:622.17-622.41" *) 12'h302;
  assign _T_94 = io_decode_csr == (* src = "sodor_core_1stage.v:623.17-623.41" *) 12'hb03;
  assign _T_95 = io_decode_csr == (* src = "sodor_core_1stage.v:624.17-624.41" *) 12'hb83;
  assign _T_96 = io_decode_csr == (* src = "sodor_core_1stage.v:625.17-625.41" *) 12'hb04;
  assign _T_97 = io_decode_csr == (* src = "sodor_core_1stage.v:626.17-626.41" *) 12'hb84;
  assign _T_98 = io_decode_csr == (* src = "sodor_core_1stage.v:627.17-627.41" *) 12'hb05;
  assign _T_99 = io_decode_csr == (* src = "sodor_core_1stage.v:628.17-628.41" *) 12'hb85;
  assign _T_100 = io_decode_csr == (* src = "sodor_core_1stage.v:629.18-629.42" *) 12'hb06;
  assign _T_101 = io_decode_csr == (* src = "sodor_core_1stage.v:630.18-630.42" *) 12'hb86;
  assign _T_102 = io_decode_csr == (* src = "sodor_core_1stage.v:631.18-631.42" *) 12'hb07;
  assign _T_103 = io_decode_csr == (* src = "sodor_core_1stage.v:632.18-632.42" *) 12'hb87;
  assign _T_104 = io_decode_csr == (* src = "sodor_core_1stage.v:633.18-633.42" *) 12'hb08;
  assign _T_105 = io_decode_csr == (* src = "sodor_core_1stage.v:634.18-634.42" *) 12'hb88;
  assign _T_106 = io_decode_csr == (* src = "sodor_core_1stage.v:635.18-635.42" *) 12'hb09;
  assign _T_107 = io_decode_csr == (* src = "sodor_core_1stage.v:636.18-636.42" *) 12'hb89;
  assign _T_108 = io_decode_csr == (* src = "sodor_core_1stage.v:637.18-637.42" *) 12'hb0a;
  assign _T_109 = io_decode_csr == (* src = "sodor_core_1stage.v:638.18-638.42" *) 12'hb8a;
  assign _T_110 = io_decode_csr == (* src = "sodor_core_1stage.v:639.18-639.42" *) 12'hb0b;
  assign _T_111 = io_decode_csr == (* src = "sodor_core_1stage.v:640.18-640.42" *) 12'hb8b;
  assign _T_112 = io_decode_csr == (* src = "sodor_core_1stage.v:641.18-641.42" *) 12'hb0c;
  assign _T_113 = io_decode_csr == (* src = "sodor_core_1stage.v:642.18-642.42" *) 12'hb8c;
  assign _T_114 = io_decode_csr == (* src = "sodor_core_1stage.v:643.18-643.42" *) 12'hb0d;
  assign _T_115 = io_decode_csr == (* src = "sodor_core_1stage.v:644.18-644.42" *) 12'hb8d;
  assign _T_116 = io_decode_csr == (* src = "sodor_core_1stage.v:645.18-645.42" *) 12'hb0e;
  assign _T_117 = io_decode_csr == (* src = "sodor_core_1stage.v:646.18-646.42" *) 12'hb8e;
  assign _T_118 = io_decode_csr == (* src = "sodor_core_1stage.v:647.18-647.42" *) 12'hb0f;
  assign _T_119 = io_decode_csr == (* src = "sodor_core_1stage.v:648.18-648.42" *) 12'hb8f;
  assign _T_120 = io_decode_csr == (* src = "sodor_core_1stage.v:649.18-649.42" *) 12'hb10;
  assign _T_121 = io_decode_csr == (* src = "sodor_core_1stage.v:650.18-650.42" *) 12'hb90;
  assign _T_122 = io_decode_csr == (* src = "sodor_core_1stage.v:651.18-651.42" *) 12'hb11;
  assign _T_123 = io_decode_csr == (* src = "sodor_core_1stage.v:652.18-652.42" *) 12'hb91;
  assign _T_124 = io_decode_csr == (* src = "sodor_core_1stage.v:653.18-653.42" *) 12'hb12;
  assign _T_125 = io_decode_csr == (* src = "sodor_core_1stage.v:654.18-654.42" *) 12'hb92;
  assign _T_126 = io_decode_csr == (* src = "sodor_core_1stage.v:655.18-655.42" *) 12'hb13;
  assign _T_127 = io_decode_csr == (* src = "sodor_core_1stage.v:656.18-656.42" *) 12'hb93;
  assign _T_128 = io_decode_csr == (* src = "sodor_core_1stage.v:657.18-657.42" *) 12'hb14;
  assign _T_129 = io_decode_csr == (* src = "sodor_core_1stage.v:658.18-658.42" *) 12'hb94;
  assign _T_130 = io_decode_csr == (* src = "sodor_core_1stage.v:659.18-659.42" *) 12'hb15;
  assign _T_131 = io_decode_csr == (* src = "sodor_core_1stage.v:660.18-660.42" *) 12'hb95;
  assign _T_132 = io_decode_csr == (* src = "sodor_core_1stage.v:661.18-661.42" *) 12'hb16;
  assign _T_133 = io_decode_csr == (* src = "sodor_core_1stage.v:662.18-662.42" *) 12'hb96;
  assign _T_134 = io_decode_csr == (* src = "sodor_core_1stage.v:663.18-663.42" *) 12'hb17;
  assign _T_135 = io_decode_csr == (* src = "sodor_core_1stage.v:664.18-664.42" *) 12'hb97;
  assign _T_136 = io_decode_csr == (* src = "sodor_core_1stage.v:665.18-665.42" *) 12'hb18;
  assign _T_137 = io_decode_csr == (* src = "sodor_core_1stage.v:666.18-666.42" *) 12'hb98;
  assign _T_138 = io_decode_csr == (* src = "sodor_core_1stage.v:667.18-667.42" *) 12'hb19;
  assign _T_139 = io_decode_csr == (* src = "sodor_core_1stage.v:668.18-668.42" *) 12'hb99;
  assign _T_140 = io_decode_csr == (* src = "sodor_core_1stage.v:669.18-669.42" *) 12'hb1a;
  assign _T_141 = io_decode_csr == (* src = "sodor_core_1stage.v:670.18-670.42" *) 12'hb9a;
  assign _T_142 = io_decode_csr == (* src = "sodor_core_1stage.v:671.18-671.42" *) 12'hb1b;
  assign _T_143 = io_decode_csr == (* src = "sodor_core_1stage.v:672.18-672.42" *) 12'hb9b;
  assign _T_144 = io_decode_csr == (* src = "sodor_core_1stage.v:673.18-673.42" *) 12'hb1c;
  assign _T_145 = io_decode_csr == (* src = "sodor_core_1stage.v:674.18-674.42" *) 12'hb9c;
  assign _T_146 = io_decode_csr == (* src = "sodor_core_1stage.v:675.18-675.42" *) 12'hb1d;
  assign _T_147 = io_decode_csr == (* src = "sodor_core_1stage.v:676.18-676.42" *) 12'hb9d;
  assign _T_148 = io_decode_csr == (* src = "sodor_core_1stage.v:677.18-677.42" *) 12'hb1e;
  assign _T_149 = io_decode_csr == (* src = "sodor_core_1stage.v:678.18-678.42" *) 12'hb9e;
  assign _T_150 = io_decode_csr == (* src = "sodor_core_1stage.v:679.18-679.42" *) 12'hb1f;
  assign _T_151 = io_decode_csr == (* src = "sodor_core_1stage.v:680.18-680.42" *) 12'hb9f;
  assign _T_152 = io_decode_csr == (* src = "sodor_core_1stage.v:681.18-681.42" *) 12'hb20;
  assign _T_153 = io_decode_csr == (* src = "sodor_core_1stage.v:682.18-682.42" *) 12'hba0;
  assign _T_154 = io_decode_csr == (* src = "sodor_core_1stage.v:683.18-683.42" *) 12'hb21;
  assign _T_155 = io_decode_csr == (* src = "sodor_core_1stage.v:684.18-684.42" *) 12'hba1;
  assign _T_156 = io_decode_csr == (* src = "sodor_core_1stage.v:685.18-685.42" *) 12'hb22;
  assign _T_157 = io_decode_csr == (* src = "sodor_core_1stage.v:686.18-686.42" *) 12'hba2;
  assign _T_158 = io_decode_csr == (* src = "sodor_core_1stage.v:687.18-687.42" *) 12'hb80;
  assign _T_159 = io_decode_csr == (* src = "sodor_core_1stage.v:688.18-688.42" *) 12'hb82;
  assign _177_ = io_rw_cmd == (* src = "sodor_core_1stage.v:693.18-693.35" *) 3'h2;
  assign _T_166 = io_rw_cmd == (* src = "sodor_core_1stage.v:693.38-693.55" *) 3'h3;
  assign _178_ = | (* src = "sodor_core_1stage.v:598.19-598.36" *) io_rw_cmd;
  assign _179_ = io_rw_cmd != (* src = "sodor_core_1stage.v:690.29-690.46" *) 3'h5;
  assign _180_ = ~ (* src = "sodor_core_1stage.v:1150.31-1150.49" *) io_decode_csr[10];
  assign _181_ = ~ (* src = "sodor_core_1stage.v:598.39-598.51" *) system_insn;
  assign _182_ = ~ (* src = "sodor_core_1stage.v:691.25-691.35" *) read_only;
  assign _T_172 = ~ (* src = "sodor_core_1stage.v:697.24-697.31" *) _T_171;
  assign _183_ = insn_call | (* src = "sodor_core_1stage.v:1126.20-1126.42" *) insn_break;
  assign io_eret = _183_ | (* src = "sodor_core_1stage.v:1126.20-1126.53" *) insn_ret;
  assign _T_167 = _177_ | (* src = "sodor_core_1stage.v:693.18-693.55" *) _T_166;
  assign _T_169 = _T_168 | (* src = "sodor_core_1stage.v:695.24-695.44" *) io_rw_wdata;
  assign _GEN_8 = __MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y | (* src = "sodor_core_1stage.v:707.18-707.66" *) io_status_mpie;
  assign _184_ = io_exception | (* src = "sodor_core_1stage.v:710.25-710.49" *) insn_call;
  assign __MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y = _184_ | (* src = "sodor_core_1stage.v:710.25-710.62" *) insn_break;
  assign _T_470 = _T_385 | (* src = "sodor_core_1stage.v:791.24-791.39" *) _T_386;
  assign _T_471 = _T_470 | (* src = "sodor_core_1stage.v:793.24-793.41" *) { 48'h000000000000, _T_387 };
  assign _T_474 = _T_471 | (* src = "sodor_core_1stage.v:795.24-795.41" *) { 55'h00000000000000, _T_390 };
  assign _T_475 = _T_474 | (* src = "sodor_core_1stage.v:797.24-797.41" *) { 29'h00000000, _T_391 };
  assign _T_476 = _T_475 | (* src = "sodor_core_1stage.v:799.24-799.41" *) { 55'h00000000000000, _T_392 };
  assign _T_477 = _T_476 | (* src = "sodor_core_1stage.v:801.24-801.41" *) { 48'h000000000000, _T_393 };
  assign _T_478 = _T_477 | (* src = "sodor_core_1stage.v:803.24-803.41" *) { 48'h000000000000, _T_394 };
  assign _T_479 = _T_478 | (* src = "sodor_core_1stage.v:805.24-805.41" *) { 32'h00000000, _T_395 };
  assign _T_480 = _T_479 | (* src = "sodor_core_1stage.v:807.24-807.41" *) { 32'h00000000, _T_396 };
  assign _T_481 = _T_480 | (* src = "sodor_core_1stage.v:809.24-809.41" *) { 32'h00000000, _T_397 };
  assign _T_482 = _T_481 | (* src = "sodor_core_1stage.v:811.24-811.41" *) { 32'h00000000, _T_398 };
  assign _T_484 = _T_482 | (* src = "sodor_core_1stage.v:813.24-813.41" *) { 32'h00000000, _T_400 };
  assign _T_485 = _T_484 | (* src = "sodor_core_1stage.v:815.24-815.41" *) { 32'h00000000, _T_401 };
  assign _T_486 = _T_485 | (* src = "sodor_core_1stage.v:817.24-817.41" *) { 32'h00000000, _T_402 };
  assign _T_487 = _T_486 | (* src = "sodor_core_1stage.v:819.24-819.41" *) { 32'h00000000, _T_403 };
  assign _T_488 = _T_487 | (* src = "sodor_core_1stage.v:821.24-821.41" *) { 24'h000000, _T_404 };
  assign _T_489 = _T_488 | (* src = "sodor_core_1stage.v:823.24-823.41" *) { 24'h000000, _T_405 };
  assign _T_490 = _T_489 | (* src = "sodor_core_1stage.v:825.24-825.41" *) { 24'h000000, _T_406 };
  assign _T_491 = _T_490 | (* src = "sodor_core_1stage.v:827.24-827.41" *) { 24'h000000, _T_407 };
  assign _T_492 = _T_491 | (* src = "sodor_core_1stage.v:829.24-829.41" *) { 24'h000000, _T_408 };
  assign _T_493 = _T_492 | (* src = "sodor_core_1stage.v:831.24-831.41" *) { 24'h000000, _T_409 };
  assign _T_494 = _T_493 | (* src = "sodor_core_1stage.v:833.24-833.41" *) { 24'h000000, _T_410 };
  assign _T_495 = _T_494 | (* src = "sodor_core_1stage.v:835.24-835.41" *) { 24'h000000, _T_411 };
  assign _T_496 = _T_495 | (* src = "sodor_core_1stage.v:837.24-837.41" *) { 24'h000000, _T_412 };
  assign _T_497 = _T_496 | (* src = "sodor_core_1stage.v:839.24-839.41" *) { 24'h000000, _T_413 };
  assign _T_498 = _T_497 | (* src = "sodor_core_1stage.v:841.24-841.41" *) { 24'h000000, _T_414 };
  assign _T_499 = _T_498 | (* src = "sodor_core_1stage.v:843.24-843.41" *) { 24'h000000, _T_415 };
  assign _T_500 = _T_499 | (* src = "sodor_core_1stage.v:845.24-845.41" *) { 24'h000000, _T_416 };
  assign _T_501 = _T_500 | (* src = "sodor_core_1stage.v:847.24-847.41" *) { 24'h000000, _T_417 };
  assign _T_502 = _T_501 | (* src = "sodor_core_1stage.v:849.24-849.41" *) { 24'h000000, _T_418 };
  assign _T_503 = _T_502 | (* src = "sodor_core_1stage.v:851.24-851.41" *) { 24'h000000, _T_419 };
  assign _T_504 = _T_503 | (* src = "sodor_core_1stage.v:853.24-853.41" *) { 24'h000000, _T_420 };
  assign _T_505 = _T_504 | (* src = "sodor_core_1stage.v:855.24-855.41" *) { 24'h000000, _T_421 };
  assign _T_506 = _T_505 | (* src = "sodor_core_1stage.v:857.24-857.41" *) { 24'h000000, _T_422 };
  assign _T_507 = _T_506 | (* src = "sodor_core_1stage.v:859.24-859.41" *) { 24'h000000, _T_423 };
  assign _T_508 = _T_507 | (* src = "sodor_core_1stage.v:861.24-861.41" *) { 24'h000000, _T_424 };
  assign _T_509 = _T_508 | (* src = "sodor_core_1stage.v:863.24-863.41" *) { 24'h000000, _T_425 };
  assign _T_510 = _T_509 | (* src = "sodor_core_1stage.v:865.24-865.41" *) { 24'h000000, _T_426 };
  assign _T_511 = _T_510 | (* src = "sodor_core_1stage.v:867.24-867.41" *) { 24'h000000, _T_427 };
  assign _T_512 = _T_511 | (* src = "sodor_core_1stage.v:869.24-869.41" *) { 24'h000000, _T_428 };
  assign _T_513 = _T_512 | (* src = "sodor_core_1stage.v:871.24-871.41" *) { 24'h000000, _T_429 };
  assign _T_514 = _T_513 | (* src = "sodor_core_1stage.v:873.24-873.41" *) { 24'h000000, _T_430 };
  assign _T_515 = _T_514 | (* src = "sodor_core_1stage.v:875.24-875.41" *) { 24'h000000, _T_431 };
  assign _T_516 = _T_515 | (* src = "sodor_core_1stage.v:877.24-877.41" *) { 24'h000000, _T_432 };
  assign _T_517 = _T_516 | (* src = "sodor_core_1stage.v:879.24-879.41" *) { 24'h000000, _T_433 };
  assign _T_518 = _T_517 | (* src = "sodor_core_1stage.v:881.24-881.41" *) { 24'h000000, _T_434 };
  assign _T_519 = _T_518 | (* src = "sodor_core_1stage.v:883.24-883.41" *) { 24'h000000, _T_435 };
  assign _T_520 = _T_519 | (* src = "sodor_core_1stage.v:885.24-885.41" *) { 24'h000000, _T_436 };
  assign _T_521 = _T_520 | (* src = "sodor_core_1stage.v:887.24-887.41" *) { 24'h000000, _T_437 };
  assign _T_522 = _T_521 | (* src = "sodor_core_1stage.v:889.24-889.41" *) { 24'h000000, _T_438 };
  assign _T_523 = _T_522 | (* src = "sodor_core_1stage.v:891.24-891.41" *) { 24'h000000, _T_439 };
  assign _T_524 = _T_523 | (* src = "sodor_core_1stage.v:893.24-893.41" *) { 24'h000000, _T_440 };
  assign _T_525 = _T_524 | (* src = "sodor_core_1stage.v:895.24-895.41" *) { 24'h000000, _T_441 };
  assign _T_526 = _T_525 | (* src = "sodor_core_1stage.v:897.24-897.41" *) { 24'h000000, _T_442 };
  assign _T_527 = _T_526 | (* src = "sodor_core_1stage.v:899.24-899.41" *) { 24'h000000, _T_443 };
  assign _T_528 = _T_527 | (* src = "sodor_core_1stage.v:901.24-901.41" *) { 24'h000000, _T_444 };
  assign _T_529 = _T_528 | (* src = "sodor_core_1stage.v:903.24-903.41" *) { 24'h000000, _T_445 };
  assign _T_530 = _T_529 | (* src = "sodor_core_1stage.v:905.24-905.41" *) { 24'h000000, _T_446 };
  assign _T_531 = _T_530 | (* src = "sodor_core_1stage.v:907.24-907.41" *) { 24'h000000, _T_447 };
  assign _T_532 = _T_531 | (* src = "sodor_core_1stage.v:909.24-909.41" *) { 24'h000000, _T_448 };
  assign _T_533 = _T_532 | (* src = "sodor_core_1stage.v:911.24-911.41" *) { 24'h000000, _T_449 };
  assign _T_534 = _T_533 | (* src = "sodor_core_1stage.v:913.24-913.41" *) { 24'h000000, _T_450 };
  assign _T_535 = _T_534 | (* src = "sodor_core_1stage.v:915.24-915.41" *) { 24'h000000, _T_451 };
  assign _T_536 = _T_535 | (* src = "sodor_core_1stage.v:917.24-917.41" *) { 24'h000000, _T_452 };
  assign _T_537 = _T_536 | (* src = "sodor_core_1stage.v:919.24-919.41" *) { 24'h000000, _T_453 };
  assign _T_538 = _T_537 | (* src = "sodor_core_1stage.v:921.24-921.41" *) { 24'h000000, _T_454 };
  assign _T_539 = _T_538 | (* src = "sodor_core_1stage.v:923.24-923.41" *) { 24'h000000, _T_455 };
  assign _T_540 = _T_539 | (* src = "sodor_core_1stage.v:925.24-925.41" *) { 24'h000000, _T_456 };
  assign _T_541 = _T_540 | (* src = "sodor_core_1stage.v:927.24-927.41" *) { 24'h000000, _T_457 };
  assign _T_542 = _T_541 | (* src = "sodor_core_1stage.v:929.24-929.41" *) { 24'h000000, _T_458 };
  assign _T_543 = _T_542 | (* src = "sodor_core_1stage.v:931.24-931.41" *) { 24'h000000, _T_459 };
  assign _T_544 = _T_543 | (* src = "sodor_core_1stage.v:933.24-933.41" *) { 24'h000000, _T_460 };
  assign _T_545 = _T_544 | (* src = "sodor_core_1stage.v:935.24-935.41" *) { 24'h000000, _T_461 };
  assign _T_546 = _T_545 | (* src = "sodor_core_1stage.v:937.24-937.41" *) { 24'h000000, _T_462 };
  assign _T_547 = _T_546 | (* src = "sodor_core_1stage.v:939.24-939.41" *) { 24'h000000, _T_463 };
  assign _T_548 = _T_547 | (* src = "sodor_core_1stage.v:941.24-941.41" *) { 24'h000000, _T_464 };
  assign _T_549 = _T_548 | (* src = "sodor_core_1stage.v:943.24-943.41" *) { 24'h000000, _T_465 };
  assign _T_550 = _T_549 | (* src = "sodor_core_1stage.v:945.24-945.41" *) { 24'h000000, _T_466 };
  assign _T_551 = _T_550 | (* src = "sodor_core_1stage.v:947.24-947.41" *) { 24'h000000, _T_467 };
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    reg_mepc <= _174_;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    reg_mcause <= _175_;
  (* src = "sodor_core_1stage.v:1152.3-1342.6" *)
  always_ff @(posedge clock)
    reg_mip_mtip <= _176_;
  assign _185_ = _T_159 ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1254.20-1254.26|sodor_core_1stage.v:1254.16-1258.10" *) { wdata, 26'hxxxxxxx } : _GEN_1;
  assign _186_ = _T_76 ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1252.11-1252.16|sodor_core_1stage.v:1252.7-1258.10" *) { 32'hxxxxxxxx, wdata[31:6] } : _185_;
  assign _187_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1251.18-1251.21|sodor_core_1stage.v:1251.14-1261.8" *) _186_ : _GEN_1;
  assign _188_ = _T_158 ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1236.20-1236.26|sodor_core_1stage.v:1236.16-1240.10" *) { wdata, 26'hxxxxxxx } : _GEN_0;
  assign _189_ = _T_75 ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1234.11-1234.16|sodor_core_1stage.v:1234.7-1240.10" *) { 32'hxxxxxxxx, wdata[31:6] } : _188_;
  assign _190_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1233.18-1233.21|sodor_core_1stage.v:1233.14-1243.8" *) _189_ : _GEN_0;
  assign _001_ = reset ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1200.9-1200.14|sodor_core_1stage.v:1200.5-1204.8" *) 1'h0 : 1'h1;
  assign _191_ = _T_88 ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1177.11-1177.16|sodor_core_1stage.v:1177.7-1181.10" *) { wdata[31], 26'h0000000, wdata[4:0] } : _GEN_12;
  assign _000_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1176.9-1176.12|sodor_core_1stage.v:1176.5-1184.8" *) _191_ : _GEN_12;
  assign _192_ = _T_81 ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1167.11-1167.16|sodor_core_1stage.v:1167.7-1171.10" *) wdata[3] : _GEN_7;
  assign _193_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1166.18-1166.21|sodor_core_1stage.v:1166.14-1174.8" *) _192_ : _GEN_7;
  assign _194_ = _T_81 ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1156.11-1156.16|sodor_core_1stage.v:1156.7-1160.10" *) wdata[7] : _GEN_8;
  assign _195_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1155.18-1155.21|sodor_core_1stage.v:1155.14-1163.8" *) _194_ : _GEN_8;
  assign read_only = & (* src = "sodor_core_1stage.v:689.21-689.42" *) io_decode_csr[11:10];
  assign opcode = 8'h01 << (* src = "sodor_core_1stage.v:699.23-699.49" *) io_decode_csr[2:0];
  assign _GEN_46 = _T_118 ? (* src = "sodor_core_1stage.v:1000.25-1000.60" *) { 9'h0xx, wdata } : _GEN_45;
  assign _GEN_47 = _T_121 ? (* src = "sodor_core_1stage.v:1002.25-1002.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_48 = _T_120 ? (* src = "sodor_core_1stage.v:1004.25-1004.60" *) { 9'h0xx, wdata } : _GEN_47;
  assign _GEN_49 = _T_123 ? (* src = "sodor_core_1stage.v:1006.25-1006.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_50 = _T_122 ? (* src = "sodor_core_1stage.v:1008.25-1008.60" *) { 9'h0xx, wdata } : _GEN_49;
  assign _GEN_51 = _T_125 ? (* src = "sodor_core_1stage.v:1010.25-1010.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_52 = _T_124 ? (* src = "sodor_core_1stage.v:1012.25-1012.60" *) { 9'h0xx, wdata } : _GEN_51;
  assign _GEN_53 = _T_127 ? (* src = "sodor_core_1stage.v:1014.25-1014.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_54 = _T_126 ? (* src = "sodor_core_1stage.v:1016.25-1016.60" *) { 9'h0xx, wdata } : _GEN_53;
  assign _GEN_55 = _T_129 ? (* src = "sodor_core_1stage.v:1018.25-1018.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_56 = _T_128 ? (* src = "sodor_core_1stage.v:1020.25-1020.60" *) { 9'h0xx, wdata } : _GEN_55;
  assign _GEN_57 = _T_131 ? (* src = "sodor_core_1stage.v:1022.25-1022.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_58 = _T_130 ? (* src = "sodor_core_1stage.v:1024.25-1024.60" *) { 9'h0xx, wdata } : _GEN_57;
  assign _GEN_59 = _T_133 ? (* src = "sodor_core_1stage.v:1026.25-1026.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_60 = _T_132 ? (* src = "sodor_core_1stage.v:1028.25-1028.60" *) { 9'h0xx, wdata } : _GEN_59;
  assign _GEN_61 = _T_135 ? (* src = "sodor_core_1stage.v:1030.25-1030.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_62 = _T_134 ? (* src = "sodor_core_1stage.v:1032.25-1032.60" *) { 9'h0xx, wdata } : _GEN_61;
  assign _GEN_63 = _T_137 ? (* src = "sodor_core_1stage.v:1034.25-1034.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_64 = _T_136 ? (* src = "sodor_core_1stage.v:1036.25-1036.60" *) { 9'h0xx, wdata } : _GEN_63;
  assign _GEN_65 = _T_139 ? (* src = "sodor_core_1stage.v:1038.25-1038.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_66 = _T_138 ? (* src = "sodor_core_1stage.v:1040.25-1040.60" *) { 9'h0xx, wdata } : _GEN_65;
  assign _GEN_67 = _T_141 ? (* src = "sodor_core_1stage.v:1042.25-1042.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_68 = _T_140 ? (* src = "sodor_core_1stage.v:1044.25-1044.60" *) { 9'h0xx, wdata } : _GEN_67;
  assign _GEN_69 = _T_143 ? (* src = "sodor_core_1stage.v:1046.25-1046.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_70 = _T_142 ? (* src = "sodor_core_1stage.v:1048.25-1048.60" *) { 9'h0xx, wdata } : _GEN_69;
  assign _GEN_71 = _T_145 ? (* src = "sodor_core_1stage.v:1050.25-1050.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_72 = _T_144 ? (* src = "sodor_core_1stage.v:1052.25-1052.60" *) { 9'h0xx, wdata } : _GEN_71;
  assign _GEN_73 = _T_147 ? (* src = "sodor_core_1stage.v:1054.25-1054.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_74 = _T_146 ? (* src = "sodor_core_1stage.v:1056.25-1056.60" *) { 9'h0xx, wdata } : _GEN_73;
  assign _GEN_75 = _T_149 ? (* src = "sodor_core_1stage.v:1058.25-1058.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_76 = _T_148 ? (* src = "sodor_core_1stage.v:1060.25-1060.60" *) { 9'h0xx, wdata } : _GEN_75;
  assign _GEN_77 = _T_151 ? (* src = "sodor_core_1stage.v:1062.25-1062.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_78 = _T_150 ? (* src = "sodor_core_1stage.v:1064.25-1064.60" *) { 9'h0xx, wdata } : _GEN_77;
  assign _GEN_79 = _T_153 ? (* src = "sodor_core_1stage.v:1066.25-1066.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_80 = _T_152 ? (* src = "sodor_core_1stage.v:1068.25-1068.60" *) { 9'h0xx, wdata } : _GEN_79;
  assign _GEN_81 = _T_155 ? (* src = "sodor_core_1stage.v:1070.25-1070.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_82 = _T_154 ? (* src = "sodor_core_1stage.v:1072.25-1072.60" *) { 9'h0xx, wdata } : _GEN_81;
  assign _GEN_83 = _T_157 ? (* src = "sodor_core_1stage.v:1074.25-1074.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_84 = _T_156 ? (* src = "sodor_core_1stage.v:1076.25-1076.60" *) { 9'h0xx, wdata } : _GEN_83;
  assign _GEN_85 = _T_158 ? (* src = "sodor_core_1stage.v:1078.25-1078.56" *) { wdata, io_time[31:6], 6'hxx } : { 57'h000000000000000, _T };
  assign _GEN_87 = _T_75 ? (* src = "sodor_core_1stage.v:1080.25-1080.49" *) { REG_1[57:26], wdata } : _GEN_85;
  assign _GEN_89 = _T_159 ? (* src = "sodor_core_1stage.v:1082.25-1082.58" *) { wdata, REG_3[25:0], 6'hxx } : { 57'h000000000000000, _T_5 };
  assign _GEN_91 = _T_76 ? (* src = "sodor_core_1stage.v:1084.25-1084.49" *) { REG_3[57:26], wdata } : _GEN_89;
  assign _GEN_95 = _T_86 ? (* src = "sodor_core_1stage.v:1088.25-1088.59" *) { 3'h0, wdata[31:2], 2'h0 } : { 3'h0, _GEN_13 };
  assign _GEN_107 = wen ? (* src = "sodor_core_1stage.v:1090.26-1090.47" *) _GEN_22 : 41'h0xxxxxxxxxx;
  assign _GEN_108 = wen ? (* src = "sodor_core_1stage.v:1091.26-1091.47" *) _GEN_24 : 41'h0xxxxxxxxxx;
  assign _GEN_109 = wen ? (* src = "sodor_core_1stage.v:1092.26-1092.47" *) _GEN_26 : 41'h0xxxxxxxxxx;
  assign _GEN_110 = wen ? (* src = "sodor_core_1stage.v:1093.26-1093.47" *) _GEN_28 : 41'h0xxxxxxxxxx;
  assign _GEN_111 = wen ? (* src = "sodor_core_1stage.v:1094.26-1094.47" *) _GEN_30 : 41'h0xxxxxxxxxx;
  assign _GEN_112 = wen ? (* src = "sodor_core_1stage.v:1095.26-1095.47" *) _GEN_32 : 41'h0xxxxxxxxxx;
  assign _GEN_113 = wen ? (* src = "sodor_core_1stage.v:1096.26-1096.47" *) _GEN_34 : 41'h0xxxxxxxxxx;
  assign _GEN_114 = wen ? (* src = "sodor_core_1stage.v:1097.26-1097.47" *) _GEN_36 : 41'h0xxxxxxxxxx;
  assign _GEN_115 = wen ? (* src = "sodor_core_1stage.v:1098.26-1098.47" *) _GEN_38 : 41'h0xxxxxxxxxx;
  assign _GEN_116 = wen ? (* src = "sodor_core_1stage.v:1099.26-1099.47" *) _GEN_40 : 41'h0xxxxxxxxxx;
  assign _GEN_117 = wen ? (* src = "sodor_core_1stage.v:1100.26-1100.47" *) _GEN_42 : 41'h0xxxxxxxxxx;
  assign _GEN_118 = wen ? (* src = "sodor_core_1stage.v:1101.26-1101.47" *) _GEN_44 : 41'h0xxxxxxxxxx;
  assign _GEN_119 = wen ? (* src = "sodor_core_1stage.v:1102.26-1102.47" *) _GEN_46 : 41'h0xxxxxxxxxx;
  assign _GEN_120 = wen ? (* src = "sodor_core_1stage.v:1103.26-1103.47" *) _GEN_48 : 41'h0xxxxxxxxxx;
  assign _GEN_121 = wen ? (* src = "sodor_core_1stage.v:1104.26-1104.47" *) _GEN_50 : 41'h0xxxxxxxxxx;
  assign _GEN_122 = wen ? (* src = "sodor_core_1stage.v:1105.26-1105.47" *) _GEN_52 : 41'h0xxxxxxxxxx;
  assign _GEN_123 = wen ? (* src = "sodor_core_1stage.v:1106.26-1106.47" *) _GEN_54 : 41'h0xxxxxxxxxx;
  assign _GEN_124 = wen ? (* src = "sodor_core_1stage.v:1107.26-1107.47" *) _GEN_56 : 41'h0xxxxxxxxxx;
  assign _GEN_125 = wen ? (* src = "sodor_core_1stage.v:1108.26-1108.47" *) _GEN_58 : 41'h0xxxxxxxxxx;
  assign _GEN_126 = wen ? (* src = "sodor_core_1stage.v:1109.26-1109.47" *) _GEN_60 : 41'h0xxxxxxxxxx;
  assign _GEN_127 = wen ? (* src = "sodor_core_1stage.v:1110.26-1110.47" *) _GEN_62 : 41'h0xxxxxxxxxx;
  assign _GEN_128 = wen ? (* src = "sodor_core_1stage.v:1111.26-1111.47" *) _GEN_64 : 41'h0xxxxxxxxxx;
  assign _GEN_129 = wen ? (* src = "sodor_core_1stage.v:1112.26-1112.47" *) _GEN_66 : 41'h0xxxxxxxxxx;
  assign _GEN_130 = wen ? (* src = "sodor_core_1stage.v:1113.26-1113.47" *) _GEN_68 : 41'h0xxxxxxxxxx;
  assign _GEN_131 = wen ? (* src = "sodor_core_1stage.v:1114.26-1114.47" *) _GEN_70 : 41'h0xxxxxxxxxx;
  assign _GEN_132 = wen ? (* src = "sodor_core_1stage.v:1115.26-1115.47" *) _GEN_72 : 41'h0xxxxxxxxxx;
  assign _GEN_133 = wen ? (* src = "sodor_core_1stage.v:1116.26-1116.47" *) _GEN_74 : 41'h0xxxxxxxxxx;
  assign _GEN_134 = wen ? (* src = "sodor_core_1stage.v:1117.26-1117.47" *) _GEN_76 : 41'h0xxxxxxxxxx;
  assign _GEN_135 = wen ? (* src = "sodor_core_1stage.v:1118.26-1118.47" *) _GEN_78 : 41'h0xxxxxxxxxx;
  assign _GEN_136 = wen ? (* src = "sodor_core_1stage.v:1119.26-1119.47" *) _GEN_80 : 41'h0xxxxxxxxxx;
  assign _GEN_137 = wen ? (* src = "sodor_core_1stage.v:1120.26-1120.47" *) _GEN_82 : 41'h0xxxxxxxxxx;
  assign _GEN_138 = wen ? (* src = "sodor_core_1stage.v:1121.26-1121.47" *) _GEN_84 : 41'h0xxxxxxxxxx;
  assign _GEN_139 = wen ? (* src = "sodor_core_1stage.v:1122.26-1122.55" *) _GEN_87 : { 57'h000000000000000, _T };
  assign _GEN_141 = wen ? (* src = "sodor_core_1stage.v:1123.26-1123.57" *) _GEN_91 : { 57'h000000000000000, _T_5 };
  assign _GEN_145 = wen ? (* src = "sodor_core_1stage.v:1124.26-1124.59" *) _GEN_95 : { 3'h0, _GEN_13 };
  assign io_evec = __MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y ? (* src = "sodor_core_1stage.v:1150.20-1150.69" *) reg_mepc : _GEN_6;
  assign _GEN_0 = _T[6] ? (* src = "sodor_core_1stage.v:520.24-520.44" *) _T_3 : { REG_1[57:26], io_time[31:6] };
  assign _GEN_1 = _T_5[6] ? (* src = "sodor_core_1stage.v:527.24-527.46" *) _T_8 : REG_3;
  assign _T_168 = _T_167 ? (* src = "sodor_core_1stage.v:694.24-694.52" *) _T_551[31:0] : 32'd0;
  assign _T_171 = _T_166 ? (* src = "sodor_core_1stage.v:696.24-696.52" *) io_rw_wdata : 32'd0;
  assign _GEN_2 = io_exception ? (* src = "sodor_core_1stage.v:703.24-703.57" *) 32'd2 : reg_mcause;
  assign _GEN_6 = __MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y ? (* src = "sodor_core_1stage.v:705.24-705.77" *) reg_dpc : 32'd2147483652;
  assign _GEN_7 = __MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y ? (* src = "sodor_core_1stage.v:706.18-706.84" *) io_status_mpie : io_status_mie;
  assign _GEN_11 = insn_call ? (* src = "sodor_core_1stage.v:708.25-708.51" *) 32'd11 : _GEN_2;
  assign _GEN_12 = insn_break ? (* src = "sodor_core_1stage.v:709.25-709.53" *) 32'd3 : _GEN_11;
  assign _GEN_13 = __MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y ? (* src = "sodor_core_1stage.v:710.25-710.81" *) io_pc : reg_mepc;
  assign _T_385 = _T_75 ? (* src = "sodor_core_1stage.v:711.24-711.44" *) { REG_1[57:26], io_time[31:6], REG } : 64'h0000000000000000;
  assign _T_386 = _T_76 ? (* src = "sodor_core_1stage.v:712.24-712.44" *) { REG_3, REG_2 } : 64'h0000000000000000;
  assign _T_387 = _T_77 ? (* src = "sodor_core_1stage.v:713.24-713.48" *) 16'h8000 : 16'h0000;
  assign _T_390 = _T_80 ? (* src = "sodor_core_1stage.v:714.23-714.44" *) 9'h100 : 9'h000;
  assign _T_391 = _T_81 ? (* src = "sodor_core_1stage.v:715.24-715.52" *) { 27'h3000018, io_status_mpie, 3'h0, io_status_mie, 3'h0 } : 35'h000000000;
  assign _T_392 = _T_82 ? (* src = "sodor_core_1stage.v:716.23-716.44" *) 9'h100 : 9'h000;
  assign _T_393 = _T_83 ? (* src = "sodor_core_1stage.v:717.24-717.45" *) { 8'h00, reg_mip_mtip, 3'h0, reg_mip_msip, 3'h0 } : 16'h0000;
  assign _T_394 = _T_84 ? (* src = "sodor_core_1stage.v:718.24-718.45" *) { 8'h00, reg_mie_mtip, 3'h0, reg_mie_msip, 3'h0 } : 16'h0000;
  assign _T_395 = _T_85 ? (* src = "sodor_core_1stage.v:719.24-719.52" *) reg_mscratch : 32'd0;
  assign _T_396 = _T_86 ? (* src = "sodor_core_1stage.v:720.24-720.48" *) reg_mepc : 32'd0;
  assign _T_397 = _T_87 ? (* src = "sodor_core_1stage.v:721.24-721.49" *) reg_mtval : 32'd0;
  assign _T_398 = _T_88 ? (* src = "sodor_core_1stage.v:722.24-722.50" *) reg_mcause : 32'd0;
  assign _T_400 = _T_90 ? (* src = "sodor_core_1stage.v:723.24-723.45" *) { 16'h4000, reg_dcsr_ebreakm, 12'h000, reg_dcsr_step, 2'h3 } : 32'd0;
  assign _T_401 = _T_91 ? (* src = "sodor_core_1stage.v:724.24-724.47" *) reg_dpc : 32'd0;
  assign _T_402 = _T_92 ? (* src = "sodor_core_1stage.v:725.24-725.52" *) reg_dscratch : 32'd0;
  assign _T_403 = _T_93 ? (* src = "sodor_core_1stage.v:726.24-726.51" *) reg_medeleg : 32'd0;
  assign _T_404 = _T_94 ? (* src = "sodor_core_1stage.v:727.24-727.45" *) REG_4 : 40'h0000000000;
  assign _T_405 = _T_95 ? (* src = "sodor_core_1stage.v:728.24-728.45" *) REG_4 : 40'h0000000000;
  assign _T_406 = _T_96 ? (* src = "sodor_core_1stage.v:729.24-729.45" *) REG_5 : 40'h0000000000;
  assign _T_407 = _T_97 ? (* src = "sodor_core_1stage.v:730.24-730.45" *) REG_5 : 40'h0000000000;
  assign _T_408 = _T_98 ? (* src = "sodor_core_1stage.v:731.24-731.45" *) REG_6 : 40'h0000000000;
  assign _T_409 = _T_99 ? (* src = "sodor_core_1stage.v:732.24-732.45" *) REG_6 : 40'h0000000000;
  assign _T_410 = _T_100 ? (* src = "sodor_core_1stage.v:733.24-733.46" *) REG_7 : 40'h0000000000;
  assign _T_411 = _T_101 ? (* src = "sodor_core_1stage.v:734.24-734.46" *) REG_7 : 40'h0000000000;
  assign _T_412 = _T_102 ? (* src = "sodor_core_1stage.v:735.24-735.46" *) REG_8 : 40'h0000000000;
  assign _T_413 = _T_103 ? (* src = "sodor_core_1stage.v:736.24-736.46" *) REG_8 : 40'h0000000000;
  assign _T_414 = _T_104 ? (* src = "sodor_core_1stage.v:737.24-737.46" *) REG_9 : 40'h0000000000;
  assign _T_415 = _T_105 ? (* src = "sodor_core_1stage.v:738.24-738.46" *) REG_9 : 40'h0000000000;
  assign _T_416 = _T_106 ? (* src = "sodor_core_1stage.v:739.24-739.47" *) REG_10 : 40'h0000000000;
  assign _T_417 = _T_107 ? (* src = "sodor_core_1stage.v:740.24-740.47" *) REG_10 : 40'h0000000000;
  assign _T_418 = _T_108 ? (* src = "sodor_core_1stage.v:741.24-741.47" *) REG_11 : 40'h0000000000;
  assign _T_419 = _T_109 ? (* src = "sodor_core_1stage.v:742.24-742.47" *) REG_11 : 40'h0000000000;
  assign _T_420 = _T_110 ? (* src = "sodor_core_1stage.v:743.24-743.47" *) REG_12 : 40'h0000000000;
  assign _T_421 = _T_111 ? (* src = "sodor_core_1stage.v:744.24-744.47" *) REG_12 : 40'h0000000000;
  assign _T_422 = _T_112 ? (* src = "sodor_core_1stage.v:745.24-745.47" *) REG_13 : 40'h0000000000;
  assign _T_423 = _T_113 ? (* src = "sodor_core_1stage.v:746.24-746.47" *) REG_13 : 40'h0000000000;
  assign _T_424 = _T_114 ? (* src = "sodor_core_1stage.v:747.24-747.47" *) REG_14 : 40'h0000000000;
  assign _T_425 = _T_115 ? (* src = "sodor_core_1stage.v:748.24-748.47" *) REG_14 : 40'h0000000000;
  assign _T_426 = _T_116 ? (* src = "sodor_core_1stage.v:749.24-749.47" *) REG_15 : 40'h0000000000;
  assign _T_427 = _T_117 ? (* src = "sodor_core_1stage.v:750.24-750.47" *) REG_15 : 40'h0000000000;
  assign _T_428 = _T_118 ? (* src = "sodor_core_1stage.v:751.24-751.47" *) REG_16 : 40'h0000000000;
  assign _T_429 = _T_119 ? (* src = "sodor_core_1stage.v:752.24-752.47" *) REG_16 : 40'h0000000000;
  assign _T_430 = _T_120 ? (* src = "sodor_core_1stage.v:753.24-753.47" *) REG_17 : 40'h0000000000;
  assign _T_431 = _T_121 ? (* src = "sodor_core_1stage.v:754.24-754.47" *) REG_17 : 40'h0000000000;
  assign _T_432 = _T_122 ? (* src = "sodor_core_1stage.v:755.24-755.47" *) REG_18 : 40'h0000000000;
  assign _T_433 = _T_123 ? (* src = "sodor_core_1stage.v:756.24-756.47" *) REG_18 : 40'h0000000000;
  assign _T_434 = _T_124 ? (* src = "sodor_core_1stage.v:757.24-757.47" *) REG_19 : 40'h0000000000;
  assign _T_435 = _T_125 ? (* src = "sodor_core_1stage.v:758.24-758.47" *) REG_19 : 40'h0000000000;
  assign _T_436 = _T_126 ? (* src = "sodor_core_1stage.v:759.24-759.47" *) REG_20 : 40'h0000000000;
  assign _T_437 = _T_127 ? (* src = "sodor_core_1stage.v:760.24-760.47" *) REG_20 : 40'h0000000000;
  assign _T_438 = _T_128 ? (* src = "sodor_core_1stage.v:761.24-761.47" *) REG_21 : 40'h0000000000;
  assign _T_439 = _T_129 ? (* src = "sodor_core_1stage.v:762.24-762.47" *) REG_21 : 40'h0000000000;
  assign _T_440 = _T_130 ? (* src = "sodor_core_1stage.v:763.24-763.47" *) REG_22 : 40'h0000000000;
  assign _T_441 = _T_131 ? (* src = "sodor_core_1stage.v:764.24-764.47" *) REG_22 : 40'h0000000000;
  assign _T_442 = _T_132 ? (* src = "sodor_core_1stage.v:765.24-765.47" *) REG_23 : 40'h0000000000;
  assign _T_443 = _T_133 ? (* src = "sodor_core_1stage.v:766.24-766.47" *) REG_23 : 40'h0000000000;
  assign _T_444 = _T_134 ? (* src = "sodor_core_1stage.v:767.24-767.47" *) REG_24 : 40'h0000000000;
  assign _T_445 = _T_135 ? (* src = "sodor_core_1stage.v:768.24-768.47" *) REG_24 : 40'h0000000000;
  assign _T_446 = _T_136 ? (* src = "sodor_core_1stage.v:769.24-769.47" *) REG_25 : 40'h0000000000;
  assign _T_447 = _T_137 ? (* src = "sodor_core_1stage.v:770.24-770.47" *) REG_25 : 40'h0000000000;
  assign _T_448 = _T_138 ? (* src = "sodor_core_1stage.v:771.24-771.47" *) REG_26 : 40'h0000000000;
  assign _T_449 = _T_139 ? (* src = "sodor_core_1stage.v:772.24-772.47" *) REG_26 : 40'h0000000000;
  assign _T_450 = _T_140 ? (* src = "sodor_core_1stage.v:773.24-773.47" *) REG_27 : 40'h0000000000;
  assign _T_451 = _T_141 ? (* src = "sodor_core_1stage.v:774.24-774.47" *) REG_27 : 40'h0000000000;
  assign _T_452 = _T_142 ? (* src = "sodor_core_1stage.v:775.24-775.47" *) REG_28 : 40'h0000000000;
  assign _T_453 = _T_143 ? (* src = "sodor_core_1stage.v:776.24-776.47" *) REG_28 : 40'h0000000000;
  assign _T_454 = _T_144 ? (* src = "sodor_core_1stage.v:777.24-777.47" *) REG_29 : 40'h0000000000;
  assign _T_455 = _T_145 ? (* src = "sodor_core_1stage.v:778.24-778.47" *) REG_29 : 40'h0000000000;
  assign _T_456 = _T_146 ? (* src = "sodor_core_1stage.v:779.24-779.47" *) REG_30 : 40'h0000000000;
  assign _T_457 = _T_147 ? (* src = "sodor_core_1stage.v:780.24-780.47" *) REG_30 : 40'h0000000000;
  assign _T_458 = _T_148 ? (* src = "sodor_core_1stage.v:781.24-781.47" *) REG_31 : 40'h0000000000;
  assign _T_459 = _T_149 ? (* src = "sodor_core_1stage.v:782.24-782.47" *) REG_31 : 40'h0000000000;
  assign _T_460 = _T_150 ? (* src = "sodor_core_1stage.v:783.24-783.47" *) REG_32 : 40'h0000000000;
  assign _T_461 = _T_151 ? (* src = "sodor_core_1stage.v:784.24-784.47" *) REG_32 : 40'h0000000000;
  assign _T_462 = _T_152 ? (* src = "sodor_core_1stage.v:785.24-785.47" *) REG_33 : 40'h0000000000;
  assign _T_463 = _T_153 ? (* src = "sodor_core_1stage.v:786.24-786.47" *) REG_33 : 40'h0000000000;
  assign _T_464 = _T_154 ? (* src = "sodor_core_1stage.v:787.24-787.47" *) REG_34 : 40'h0000000000;
  assign _T_465 = _T_155 ? (* src = "sodor_core_1stage.v:788.24-788.47" *) REG_34 : 40'h0000000000;
  assign _T_466 = _T_156 ? (* src = "sodor_core_1stage.v:789.24-789.47" *) REG_35 : 40'h0000000000;
  assign _T_467 = _T_157 ? (* src = "sodor_core_1stage.v:790.24-790.47" *) REG_35 : 40'h0000000000;
  assign _GEN_21 = _T_95 ? (* src = "sodor_core_1stage.v:950.25-950.57" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_22 = _T_94 ? (* src = "sodor_core_1stage.v:952.25-952.59" *) { 9'h0xx, wdata } : _GEN_21;
  assign _GEN_23 = _T_97 ? (* src = "sodor_core_1stage.v:954.25-954.57" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_24 = _T_96 ? (* src = "sodor_core_1stage.v:956.25-956.59" *) { 9'h0xx, wdata } : _GEN_23;
  assign _GEN_25 = _T_99 ? (* src = "sodor_core_1stage.v:958.25-958.57" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_26 = _T_98 ? (* src = "sodor_core_1stage.v:960.25-960.59" *) { 9'h0xx, wdata } : _GEN_25;
  assign _GEN_27 = _T_101 ? (* src = "sodor_core_1stage.v:962.25-962.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_28 = _T_100 ? (* src = "sodor_core_1stage.v:964.25-964.60" *) { 9'h0xx, wdata } : _GEN_27;
  assign _GEN_29 = _T_103 ? (* src = "sodor_core_1stage.v:966.25-966.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_30 = _T_102 ? (* src = "sodor_core_1stage.v:968.25-968.60" *) { 9'h0xx, wdata } : _GEN_29;
  assign _GEN_31 = _T_105 ? (* src = "sodor_core_1stage.v:970.25-970.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_32 = _T_104 ? (* src = "sodor_core_1stage.v:972.25-972.60" *) { 9'h0xx, wdata } : _GEN_31;
  assign _GEN_33 = _T_107 ? (* src = "sodor_core_1stage.v:974.25-974.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_34 = _T_106 ? (* src = "sodor_core_1stage.v:976.25-976.60" *) { 9'h0xx, wdata } : _GEN_33;
  assign _GEN_35 = _T_109 ? (* src = "sodor_core_1stage.v:978.25-978.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_36 = _T_108 ? (* src = "sodor_core_1stage.v:980.25-980.60" *) { 9'h0xx, wdata } : _GEN_35;
  assign _GEN_37 = _T_111 ? (* src = "sodor_core_1stage.v:982.25-982.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_38 = _T_110 ? (* src = "sodor_core_1stage.v:984.25-984.60" *) { 9'h0xx, wdata } : _GEN_37;
  assign _GEN_39 = _T_113 ? (* src = "sodor_core_1stage.v:986.25-986.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_40 = _T_112 ? (* src = "sodor_core_1stage.v:988.25-988.60" *) { 9'h0xx, wdata } : _GEN_39;
  assign _GEN_41 = _T_115 ? (* src = "sodor_core_1stage.v:990.25-990.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_42 = _T_114 ? (* src = "sodor_core_1stage.v:992.25-992.60" *) { 9'h0xx, wdata } : _GEN_41;
  assign _GEN_43 = _T_117 ? (* src = "sodor_core_1stage.v:994.25-994.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_44 = _T_116 ? (* src = "sodor_core_1stage.v:996.25-996.60" *) { 9'h0xx, wdata } : _GEN_43;
  assign _GEN_45 = _T_119 ? (* src = "sodor_core_1stage.v:998.25-998.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign __MUX_ternarysodor_core_1stagev752799__WIRE__T_119 = _T_119;
  assign __MUX_ternarysodor_core_1stagev750797__WIRE__T_117 = _T_117;
  assign __MUX_ternarysodor_core_1stagev749796__WIRE__T_116 = _T_116;
  assign __MUX_ternarysodor_core_1stagev748795__WIRE__T_115 = _T_115;
  assign __MUX_ternarysodor_core_1stagev747794__WIRE__T_114 = _T_114;
  assign __MUX_ternarysodor_core_1stagev746793__WIRE__T_113 = _T_113;
  assign __MUX_ternarysodor_core_1stagev745792__WIRE__T_112 = _T_112;
  assign __MUX_ternarysodor_core_1stagev744791__WIRE__T_111 = _T_111;
  assign __MUX_ternarysodor_core_1stagev743790__WIRE__T_110 = _T_110;
  assign __MUX_ternarysodor_core_1stagev742789__WIRE__T_109 = _T_109;
  assign __MUX_ternarysodor_core_1stagev741788__WIRE__T_108 = _T_108;
  assign __MUX_ternarysodor_core_1stagev740787__WIRE__T_107 = _T_107;
  assign __MUX_ternarysodor_core_1stagev739786__WIRE__T_106 = _T_106;
  assign __MUX_ternarysodor_core_1stagev738785__WIRE__T_105 = _T_105;
  assign __MUX_ternarysodor_core_1stagev737784__WIRE__T_104 = _T_104;
  assign __MUX_ternarysodor_core_1stagev736783__WIRE__T_103 = _T_103;
  assign __MUX_ternarysodor_core_1stagev735782__WIRE__T_102 = _T_102;
  assign __MUX_ternarysodor_core_1stagev734781__WIRE__T_101 = _T_101;
  assign __MUX_ternarysodor_core_1stagev733780__WIRE__T_100 = _T_100;
  assign __MUX_ternarysodor_core_1stagev732779__WIRE__T_99 = _T_99;
  assign __MUX_ternarysodor_core_1stagev731778__WIRE__T_98 = _T_98;
  assign __MUX_ternarysodor_core_1stagev730777__WIRE__T_97 = _T_97;
  assign __MUX_ternarysodor_core_1stagev729776__WIRE__T_96 = _T_96;
  assign __MUX_ternarysodor_core_1stagev728775__WIRE__T_95 = _T_95;
  assign __MUX_ternarysodor_core_1stagev727774__WIRE__T_94 = _T_94;
  assign __MUX_ternarysodor_core_1stagev726773__WIRE__T_93 = _T_93;
  assign __MUX_ternarysodor_core_1stagev725772__WIRE__T_92 = _T_92;
  assign __MUX_ternarysodor_core_1stagev724771__WIRE__T_91 = _T_91;
  assign __MUX_ternarysodor_core_1stagev723770__WIRE__T_90 = _T_90;
  assign __MUX_ternarysodor_core_1stagev721768__WIRE__T_87 = _T_87;
  assign __MUX_ternarysodor_core_1stagev719766__WIRE__T_85 = _T_85;
  assign __MUX_ternarysodor_core_1stagev718765__WIRE__T_84 = _T_84;
  assign __MUX_ternarysodor_core_1stagev717764__WIRE__T_83 = _T_83;
  assign __MUX_ternarysodor_core_1stagev716763__WIRE__T_82 = _T_82;
  assign __MUX_ternarysodor_core_1stagev714761__WIRE__T_80 = _T_80;
  assign __MUX_ternarysodor_core_1stagev713760__WIRE__T_77 = _T_77;
  assign __MUX_ternarysodor_core_1stagev709754__WIRE_insn_break = insn_break;
  assign __MUX_ternarysodor_core_1stagev708753__WIRE_insn_call = insn_call;
  assign __MUX_ternarysodor_core_1stagev703743__WIRE_io_exception = io_exception;
  assign __MUX_ternarysodor_core_1stagev696736__WIRE__T_166 = _T_166;
  assign __MUX_ternarysodor_core_1stagev694734__WIRE__T_167 = _T_167;
  assign __MUX_ternarysodor_core_1stagev527638__WIRE__T_5 = _T_5[6];
  assign __MUX_ternarysodor_core_1stagev520635__WIRE__T = _T[6];
  assign __MUX_ternarysodor_core_1stagev1088985__WIRE__T_86 = _T_86;
  assign __MUX_ternarysodor_core_1stagev1076980__WIRE__T_156 = _T_156;
  assign __MUX_ternarysodor_core_1stagev1074979__WIRE__T_157 = _T_157;
  assign __MUX_ternarysodor_core_1stagev1072978__WIRE__T_154 = _T_154;
  assign __MUX_ternarysodor_core_1stagev1070977__WIRE__T_155 = _T_155;
  assign __MUX_ternarysodor_core_1stagev1068976__WIRE__T_152 = _T_152;
  assign __MUX_ternarysodor_core_1stagev1066975__WIRE__T_153 = _T_153;
  assign __MUX_ternarysodor_core_1stagev1064974__WIRE__T_150 = _T_150;
  assign __MUX_ternarysodor_core_1stagev1062973__WIRE__T_151 = _T_151;
  assign __MUX_ternarysodor_core_1stagev1060972__WIRE__T_148 = _T_148;
  assign __MUX_ternarysodor_core_1stagev1058971__WIRE__T_149 = _T_149;
  assign __MUX_ternarysodor_core_1stagev1056970__WIRE__T_146 = _T_146;
  assign __MUX_ternarysodor_core_1stagev1054969__WIRE__T_147 = _T_147;
  assign __MUX_ternarysodor_core_1stagev1052968__WIRE__T_144 = _T_144;
  assign __MUX_ternarysodor_core_1stagev1050967__WIRE__T_145 = _T_145;
  assign __MUX_ternarysodor_core_1stagev1048966__WIRE__T_142 = _T_142;
  assign __MUX_ternarysodor_core_1stagev1046965__WIRE__T_143 = _T_143;
  assign __MUX_ternarysodor_core_1stagev1044964__WIRE__T_140 = _T_140;
  assign __MUX_ternarysodor_core_1stagev1042963__WIRE__T_141 = _T_141;
  assign __MUX_ternarysodor_core_1stagev1040962__WIRE__T_138 = _T_138;
  assign __MUX_ternarysodor_core_1stagev1038961__WIRE__T_139 = _T_139;
  assign __MUX_ternarysodor_core_1stagev1036960__WIRE__T_136 = _T_136;
  assign __MUX_ternarysodor_core_1stagev1034959__WIRE__T_137 = _T_137;
  assign __MUX_ternarysodor_core_1stagev1032958__WIRE__T_134 = _T_134;
  assign __MUX_ternarysodor_core_1stagev1030957__WIRE__T_135 = _T_135;
  assign __MUX_ternarysodor_core_1stagev1028956__WIRE__T_132 = _T_132;
  assign __MUX_ternarysodor_core_1stagev1026955__WIRE__T_133 = _T_133;
  assign __MUX_ternarysodor_core_1stagev1024954__WIRE__T_130 = _T_130;
  assign __MUX_ternarysodor_core_1stagev1022953__WIRE__T_131 = _T_131;
  assign __MUX_ternarysodor_core_1stagev1020952__WIRE__T_128 = _T_128;
  assign __MUX_ternarysodor_core_1stagev1018951__WIRE__T_129 = _T_129;
  assign __MUX_ternarysodor_core_1stagev1016950__WIRE__T_126 = _T_126;
  assign __MUX_ternarysodor_core_1stagev1014949__WIRE__T_127 = _T_127;
  assign __MUX_ternarysodor_core_1stagev1012948__WIRE__T_124 = _T_124;
  assign __MUX_ternarysodor_core_1stagev1010947__WIRE__T_125 = _T_125;
  assign __MUX_ternarysodor_core_1stagev1008946__WIRE__T_122 = _T_122;
  assign __MUX_ternarysodor_core_1stagev1006945__WIRE__T_123 = _T_123;
  assign __MUX_ternarysodor_core_1stagev1004944__WIRE__T_120 = _T_120;
  assign __MUX_ternarysodor_core_1stagev1002943__WIRE__T_121 = _T_121;
  assign __MUX_ternarysodor_core_1stagev1000942__WIRE__T_118 = _T_118;
  assign __MUX_procmux1069__WIRE__T_81 = _T_81;
  assign __MUX_procmux1063__WIRE__T_88 = _T_88;
  assign __MUX_procmux1048__WIRE__T_75 = _T_75;
  assign __MUX_procmux1045__WIRE__T_158 = _T_158;
  assign __MUX_procmux1035__WIRE_wen = wen;
  assign __MUX_procmux1033__WIRE__T_76 = _T_76;
  assign __MUX_procmux1030__WIRE__T_159 = _T_159;
  assign REG_1[25:0] = io_time[31:6];
  assign io_rw_rdata = _T_551[31:0];
  assign io_status_debug = 1'h0;
  assign io_status_fs = 2'h0;
  assign io_status_hie = 1'h0;
  assign io_status_hpie = 1'h0;
  assign io_status_hpp = 2'h0;
  assign io_status_mpp = 2'h3;
  assign io_status_mprv = 1'h0;
  assign io_status_mxr = 1'h0;
  assign io_status_prv = 2'h3;
  assign io_status_sd = 1'h0;
  assign io_status_sie = 1'h0;
  assign io_status_spie = 1'h0;
  assign io_status_spp = 1'h0;
  assign io_status_sum = 1'h0;
  assign io_status_tsr = 1'h0;
  assign io_status_tvm = 1'h0;
  assign io_status_tw = 1'h0;
  assign io_status_uie = 1'h0;
  assign io_status_upie = 1'h0;
  assign io_status_xs = 2'h0;
  assign io_status_zero1 = 8'h00;
  assign io_time[5:0] = REG;
endmodule

(* hdlname = "\\Core" *)
(* top =  1  *)
(* src = "sodor_core_1stage.v:1834.1-1966.10" *)
module Core(clock, reset, io_imem_req_bits_addr, io_dmem_req_valid, io_dmem_req_bits_addr, io_dmem_req_bits_data, io_dmem_req_bits_fcn, io_dmem_req_bits_typ, io_ddpath_rdata, auto_cover_out, fuzz_in, metaReset);
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev100251__WIRE__T_33 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev101252__WIRE__T_31 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev102253__WIRE__T_29 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev103254__WIRE__T_27 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev104255__WIRE__T_25 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev105256__WIRE__T_23 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev106257__WIRE__T_21 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev107258__WIRE__T_19 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev108259__WIRE__T_17 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev109260__WIRE__T_15 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev110261__WIRE__T_13 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev111262__WIRE__T_11 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev112263__WIRE__T_9 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev113264__WIRE__T_7 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev114265__WIRE__T_5 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev115266__WIRE__T_3 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev116267__WIRE__T_1 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev117268__WIRE__T_79 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev118269__WIRE__T_77 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev119270__WIRE__T_75 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev120271__WIRE__T_73 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev121272__WIRE__T_71 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev122273__WIRE__T_69 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev123274__WIRE__T_67 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev124275__WIRE__T_65 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev125276__WIRE__T_63 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev126277__WIRE__T_61 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev127278__WIRE__T_59 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev128279__WIRE__T_57 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev129280__WIRE__T_55 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev130281__WIRE__T_53 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev131282__WIRE__T_51 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev132283__WIRE__T_49 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev133284__WIRE__T_47 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev134285__WIRE__T_45 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev135286__WIRE__T_43 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev136287__WIRE__T_41 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev137288__WIRE__T_39 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev138289__WIRE__T_37 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev139290__WIRE__T_35 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev186337__WIRE__T_85 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev187338__WIRE__T_83 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev188339__WIRE__T_81 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev282463__WIRE__T_97 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev283464__WIRE__T_95 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev284465__WIRE__T_93 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev285466__WIRE__T_91 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev286467__WIRE__T_89 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev287468__WIRE__T_87 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev382573__WIRE_io_dat_br_eq ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev384576__WIRE_io_dat_br_lt ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev385578__WIRE_io_dat_br_ltu ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev388582__WIRE_eqsodor_core_1stagev388581_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev389584__WIRE_eqsodor_core_1stagev389583_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev390586__WIRE_eqsodor_core_1stagev390585_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev391588__WIRE_eqsodor_core_1stagev391587_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev392590__WIRE_eqsodor_core_1stagev392589_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev393592__WIRE_eqsodor_core_1stagev393591_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev394594__WIRE_eqsodor_core_1stagev394593_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev395596__WIRE_eqsodor_core_1stagev395595_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev396598__WIRE_eqsodor_core_1stagev396597_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev400608__WIRE_csr_ren ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev405624__WIRE_orsodor_core_1stagev405623_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev410630__WIRE_orsodor_core_1stagev410629_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-c___MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_procmux1030__WIRE__T_159 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_procmux1033__WIRE__T_76 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_procmux1035__WIRE_wen ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_procmux1045__WIRE__T_158 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_procmux1048__WIRE__T_75 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_procmux1063__WIRE__T_88 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_procmux1069__WIRE__T_81 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1000942__WIRE__T_118 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1002943__WIRE__T_121 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1004944__WIRE__T_120 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1006945__WIRE__T_123 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1008946__WIRE__T_122 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1010947__WIRE__T_125 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1012948__WIRE__T_124 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1014949__WIRE__T_127 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1016950__WIRE__T_126 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1018951__WIRE__T_129 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1020952__WIRE__T_128 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1022953__WIRE__T_131 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1024954__WIRE__T_130 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1026955__WIRE__T_133 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1028956__WIRE__T_132 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1030957__WIRE__T_135 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1032958__WIRE__T_134 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1034959__WIRE__T_137 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1036960__WIRE__T_136 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1038961__WIRE__T_139 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1040962__WIRE__T_138 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1042963__WIRE__T_141 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1044964__WIRE__T_140 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1046965__WIRE__T_143 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1048966__WIRE__T_142 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1050967__WIRE__T_145 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1052968__WIRE__T_144 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1054969__WIRE__T_147 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1056970__WIRE__T_146 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1058971__WIRE__T_149 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1060972__WIRE__T_148 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1062973__WIRE__T_151 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1064974__WIRE__T_150 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1066975__WIRE__T_153 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1068976__WIRE__T_152 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1070977__WIRE__T_155 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1072978__WIRE__T_154 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1074979__WIRE__T_157 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1076980__WIRE__T_156 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1088985__WIRE__T_86 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev520635__WIRE__T ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev527638__WIRE__T_5 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev694734__WIRE__T_167 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev696736__WIRE__T_166 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev703743__WIRE_io_exception ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev708753__WIRE_insn_call ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev709754__WIRE_insn_break ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev713760__WIRE__T_77 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev714761__WIRE__T_80 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev716763__WIRE__T_82 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev717764__WIRE__T_83 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev718765__WIRE__T_84 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev719766__WIRE__T_85 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev721768__WIRE__T_87 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev723770__WIRE__T_90 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev724771__WIRE__T_91 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev725772__WIRE__T_92 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev726773__WIRE__T_93 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev727774__WIRE__T_94 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev728775__WIRE__T_95 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev729776__WIRE__T_96 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev730777__WIRE__T_97 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev731778__WIRE__T_98 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev732779__WIRE__T_99 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev733780__WIRE__T_100 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev734781__WIRE__T_101 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev735782__WIRE__T_102 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev736783__WIRE__T_103 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev737784__WIRE__T_104 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev738785__WIRE__T_105 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev739786__WIRE__T_106 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev740787__WIRE__T_107 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev741788__WIRE__T_108 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev742789__WIRE__T_109 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev743790__WIRE__T_110 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev744791__WIRE__T_111 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev745792__WIRE__T_112 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev746793__WIRE__T_113 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev747794__WIRE__T_114 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev748795__WIRE__T_115 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev749796__WIRE__T_116 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev750797__WIRE__T_117 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev752799__WIRE__T_119 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_procmux1150__WIRE_regfile_MPORT_en ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_procmux1159__WIRE__T_1 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_procmux1162__WIRE__T ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev15809__WIRE__T_4 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev158714__WIRE__T_3 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev159015__WIRE_io_imem_resp_bits_data ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev159417__WIRE__T_2 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev161429__WIRE__T_45 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev161530__WIRE__T_44 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev162539__WIRE__T_51 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev162640__WIRE__T_50 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev162741__WIRE__T_49 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev163953__WIRE__T_43 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev164054__WIRE__T_48 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev165365__WIRE__T_82 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev165466__WIRE__T_80 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev165567__WIRE__T_76 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev165668__WIRE__T_73 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev165769__WIRE__T_71 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev165870__WIRE__T_67 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev165971__WIRE__T_65 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev166072__WIRE__T_63 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev166173__WIRE__T_61 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev166274__WIRE__T_58 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev166779__WIRE__T_106 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev166880__WIRE__T_105 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev166981__WIRE__T_104 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev167184__WIRE_nesodor_core_1stagev158210_Y ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev1724102__WIRE__T_103 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev1735106__WIRE_nesodor_core_1stagev161833_Y ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-d___MUX_ternarysodor_core_1stagev1744110__WIRE__T_55 ;
  (* mux_wire = 32'd1 *)
  (* port = 32'd1 *)
  output [188:0] auto_cover_out;
  wire [188:0] auto_cover_out;
  (* src = "sodor_core_1stage.v:1863.14-1863.30" *)
  wire [3:0] c_io_ctl_alu_fun;
  (* src = "sodor_core_1stage.v:1866.14-1866.30" *)
  wire [2:0] c_io_ctl_csr_cmd;
  (* src = "sodor_core_1stage.v:1867.9-1867.27" *)
  wire c_io_ctl_exception;
  (* src = "sodor_core_1stage.v:1861.14-1861.30" *)
  wire [1:0] c_io_ctl_op1_sel;
  (* src = "sodor_core_1stage.v:1862.14-1862.30" *)
  wire [1:0] c_io_ctl_op2_sel;
  (* src = "sodor_core_1stage.v:1860.14-1860.29" *)
  wire [2:0] c_io_ctl_pc_sel;
  (* src = "sodor_core_1stage.v:1865.9-1865.24" *)
  wire c_io_ctl_rf_wen;
  (* src = "sodor_core_1stage.v:1859.9-1859.23" *)
  wire c_io_ctl_stall;
  (* src = "sodor_core_1stage.v:1864.14-1864.29" *)
  wire [1:0] c_io_ctl_wb_sel;
  (* src = "sodor_core_1stage.v:1855.9-1855.23" *)
  wire c_io_dat_br_eq;
  (* src = "sodor_core_1stage.v:1856.9-1856.23" *)
  wire c_io_dat_br_lt;
  (* src = "sodor_core_1stage.v:1857.9-1857.24" *)
  wire c_io_dat_br_ltu;
  (* src = "sodor_core_1stage.v:1858.9-1858.26" *)
  wire c_io_dat_csr_eret;
  (* src = "sodor_core_1stage.v:1854.15-1854.28" *)
  wire [31:0] c_io_dat_inst;
  (* src = "sodor_core_1stage.v:1835.17-1835.22" *)
  input clock;
  wire clock;
  (* fuzz_wire = 32'd1 *)
  (* port = 32'd1 *)
  input [101:0] fuzz_in;
  wire [101:0] fuzz_in;
  (* src = "sodor_core_1stage.v:1846.17-1846.31" *)
  wire [4:0] io_ddpath_addr;
  (* src = "sodor_core_1stage.v:1848.17-1848.32" *)
  output [31:0] io_ddpath_rdata;
  wire [31:0] io_ddpath_rdata;
  (* src = "sodor_core_1stage.v:1847.17-1847.32" *)
  wire [31:0] io_ddpath_wdata;
  (* src = "sodor_core_1stage.v:1840.17-1840.38" *)
  output [31:0] io_dmem_req_bits_addr;
  wire [31:0] io_dmem_req_bits_addr;
  (* src = "sodor_core_1stage.v:1841.17-1841.38" *)
  output [31:0] io_dmem_req_bits_data;
  wire [31:0] io_dmem_req_bits_data;
  (* src = "sodor_core_1stage.v:1842.17-1842.37" *)
  output io_dmem_req_bits_fcn;
  wire io_dmem_req_bits_fcn;
  (* src = "sodor_core_1stage.v:1843.17-1843.37" *)
  output [2:0] io_dmem_req_bits_typ;
  wire [2:0] io_dmem_req_bits_typ;
  (* src = "sodor_core_1stage.v:1839.17-1839.34" *)
  output io_dmem_req_valid;
  wire io_dmem_req_valid;
  (* src = "sodor_core_1stage.v:1845.17-1845.39" *)
  wire [31:0] io_dmem_resp_bits_data;
  (* src = "sodor_core_1stage.v:1844.17-1844.35" *)
  wire io_dmem_resp_valid;
  (* src = "sodor_core_1stage.v:1837.17-1837.38" *)
  output [31:0] io_imem_req_bits_addr;
  wire [31:0] io_imem_req_bits_addr;
  (* src = "sodor_core_1stage.v:1838.17-1838.39" *)
  wire [31:0] io_imem_resp_bits_data;
  (* meta_reset = 32'd1 *)
  input metaReset;
  wire metaReset;
  (* reset_wire = 32'd1 *)
  (* src = "sodor_core_1stage.v:1836.17-1836.22" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "sodor_core_1stage.v:1892.11-1911.4" *)
  CtlPath c (
    .__MUX_ternarysodor_core_1stagev100251__WIRE__T_33(\CtlPath-c___MUX_ternarysodor_core_1stagev100251__WIRE__T_33 ),
    .__MUX_ternarysodor_core_1stagev101252__WIRE__T_31(\CtlPath-c___MUX_ternarysodor_core_1stagev101252__WIRE__T_31 ),
    .__MUX_ternarysodor_core_1stagev102253__WIRE__T_29(\CtlPath-c___MUX_ternarysodor_core_1stagev102253__WIRE__T_29 ),
    .__MUX_ternarysodor_core_1stagev103254__WIRE__T_27(\CtlPath-c___MUX_ternarysodor_core_1stagev103254__WIRE__T_27 ),
    .__MUX_ternarysodor_core_1stagev104255__WIRE__T_25(\CtlPath-c___MUX_ternarysodor_core_1stagev104255__WIRE__T_25 ),
    .__MUX_ternarysodor_core_1stagev105256__WIRE__T_23(\CtlPath-c___MUX_ternarysodor_core_1stagev105256__WIRE__T_23 ),
    .__MUX_ternarysodor_core_1stagev106257__WIRE__T_21(\CtlPath-c___MUX_ternarysodor_core_1stagev106257__WIRE__T_21 ),
    .__MUX_ternarysodor_core_1stagev107258__WIRE__T_19(\CtlPath-c___MUX_ternarysodor_core_1stagev107258__WIRE__T_19 ),
    .__MUX_ternarysodor_core_1stagev108259__WIRE__T_17(\CtlPath-c___MUX_ternarysodor_core_1stagev108259__WIRE__T_17 ),
    .__MUX_ternarysodor_core_1stagev109260__WIRE__T_15(\CtlPath-c___MUX_ternarysodor_core_1stagev109260__WIRE__T_15 ),
    .__MUX_ternarysodor_core_1stagev110261__WIRE__T_13(\CtlPath-c___MUX_ternarysodor_core_1stagev110261__WIRE__T_13 ),
    .__MUX_ternarysodor_core_1stagev111262__WIRE__T_11(\CtlPath-c___MUX_ternarysodor_core_1stagev111262__WIRE__T_11 ),
    .__MUX_ternarysodor_core_1stagev112263__WIRE__T_9(\CtlPath-c___MUX_ternarysodor_core_1stagev112263__WIRE__T_9 ),
    .__MUX_ternarysodor_core_1stagev113264__WIRE__T_7(\CtlPath-c___MUX_ternarysodor_core_1stagev113264__WIRE__T_7 ),
    .__MUX_ternarysodor_core_1stagev114265__WIRE__T_5(\CtlPath-c___MUX_ternarysodor_core_1stagev114265__WIRE__T_5 ),
    .__MUX_ternarysodor_core_1stagev115266__WIRE__T_3(\CtlPath-c___MUX_ternarysodor_core_1stagev115266__WIRE__T_3 ),
    .__MUX_ternarysodor_core_1stagev116267__WIRE__T_1(\CtlPath-c___MUX_ternarysodor_core_1stagev116267__WIRE__T_1 ),
    .__MUX_ternarysodor_core_1stagev117268__WIRE__T_79(\CtlPath-c___MUX_ternarysodor_core_1stagev117268__WIRE__T_79 ),
    .__MUX_ternarysodor_core_1stagev118269__WIRE__T_77(\CtlPath-c___MUX_ternarysodor_core_1stagev118269__WIRE__T_77 ),
    .__MUX_ternarysodor_core_1stagev119270__WIRE__T_75(\CtlPath-c___MUX_ternarysodor_core_1stagev119270__WIRE__T_75 ),
    .__MUX_ternarysodor_core_1stagev120271__WIRE__T_73(\CtlPath-c___MUX_ternarysodor_core_1stagev120271__WIRE__T_73 ),
    .__MUX_ternarysodor_core_1stagev121272__WIRE__T_71(\CtlPath-c___MUX_ternarysodor_core_1stagev121272__WIRE__T_71 ),
    .__MUX_ternarysodor_core_1stagev122273__WIRE__T_69(\CtlPath-c___MUX_ternarysodor_core_1stagev122273__WIRE__T_69 ),
    .__MUX_ternarysodor_core_1stagev123274__WIRE__T_67(\CtlPath-c___MUX_ternarysodor_core_1stagev123274__WIRE__T_67 ),
    .__MUX_ternarysodor_core_1stagev124275__WIRE__T_65(\CtlPath-c___MUX_ternarysodor_core_1stagev124275__WIRE__T_65 ),
    .__MUX_ternarysodor_core_1stagev125276__WIRE__T_63(\CtlPath-c___MUX_ternarysodor_core_1stagev125276__WIRE__T_63 ),
    .__MUX_ternarysodor_core_1stagev126277__WIRE__T_61(\CtlPath-c___MUX_ternarysodor_core_1stagev126277__WIRE__T_61 ),
    .__MUX_ternarysodor_core_1stagev127278__WIRE__T_59(\CtlPath-c___MUX_ternarysodor_core_1stagev127278__WIRE__T_59 ),
    .__MUX_ternarysodor_core_1stagev128279__WIRE__T_57(\CtlPath-c___MUX_ternarysodor_core_1stagev128279__WIRE__T_57 ),
    .__MUX_ternarysodor_core_1stagev129280__WIRE__T_55(\CtlPath-c___MUX_ternarysodor_core_1stagev129280__WIRE__T_55 ),
    .__MUX_ternarysodor_core_1stagev130281__WIRE__T_53(\CtlPath-c___MUX_ternarysodor_core_1stagev130281__WIRE__T_53 ),
    .__MUX_ternarysodor_core_1stagev131282__WIRE__T_51(\CtlPath-c___MUX_ternarysodor_core_1stagev131282__WIRE__T_51 ),
    .__MUX_ternarysodor_core_1stagev132283__WIRE__T_49(\CtlPath-c___MUX_ternarysodor_core_1stagev132283__WIRE__T_49 ),
    .__MUX_ternarysodor_core_1stagev133284__WIRE__T_47(\CtlPath-c___MUX_ternarysodor_core_1stagev133284__WIRE__T_47 ),
    .__MUX_ternarysodor_core_1stagev134285__WIRE__T_45(\CtlPath-c___MUX_ternarysodor_core_1stagev134285__WIRE__T_45 ),
    .__MUX_ternarysodor_core_1stagev135286__WIRE__T_43(\CtlPath-c___MUX_ternarysodor_core_1stagev135286__WIRE__T_43 ),
    .__MUX_ternarysodor_core_1stagev136287__WIRE__T_41(\CtlPath-c___MUX_ternarysodor_core_1stagev136287__WIRE__T_41 ),
    .__MUX_ternarysodor_core_1stagev137288__WIRE__T_39(\CtlPath-c___MUX_ternarysodor_core_1stagev137288__WIRE__T_39 ),
    .__MUX_ternarysodor_core_1stagev138289__WIRE__T_37(\CtlPath-c___MUX_ternarysodor_core_1stagev138289__WIRE__T_37 ),
    .__MUX_ternarysodor_core_1stagev139290__WIRE__T_35(\CtlPath-c___MUX_ternarysodor_core_1stagev139290__WIRE__T_35 ),
    .__MUX_ternarysodor_core_1stagev186337__WIRE__T_85(\CtlPath-c___MUX_ternarysodor_core_1stagev186337__WIRE__T_85 ),
    .__MUX_ternarysodor_core_1stagev187338__WIRE__T_83(\CtlPath-c___MUX_ternarysodor_core_1stagev187338__WIRE__T_83 ),
    .__MUX_ternarysodor_core_1stagev188339__WIRE__T_81(\CtlPath-c___MUX_ternarysodor_core_1stagev188339__WIRE__T_81 ),
    .__MUX_ternarysodor_core_1stagev282463__WIRE__T_97(\CtlPath-c___MUX_ternarysodor_core_1stagev282463__WIRE__T_97 ),
    .__MUX_ternarysodor_core_1stagev283464__WIRE__T_95(\CtlPath-c___MUX_ternarysodor_core_1stagev283464__WIRE__T_95 ),
    .__MUX_ternarysodor_core_1stagev284465__WIRE__T_93(\CtlPath-c___MUX_ternarysodor_core_1stagev284465__WIRE__T_93 ),
    .__MUX_ternarysodor_core_1stagev285466__WIRE__T_91(\CtlPath-c___MUX_ternarysodor_core_1stagev285466__WIRE__T_91 ),
    .__MUX_ternarysodor_core_1stagev286467__WIRE__T_89(\CtlPath-c___MUX_ternarysodor_core_1stagev286467__WIRE__T_89 ),
    .__MUX_ternarysodor_core_1stagev287468__WIRE__T_87(\CtlPath-c___MUX_ternarysodor_core_1stagev287468__WIRE__T_87 ),
    .__MUX_ternarysodor_core_1stagev382573__WIRE_io_dat_br_eq(\CtlPath-c___MUX_ternarysodor_core_1stagev382573__WIRE_io_dat_br_eq ),
    .__MUX_ternarysodor_core_1stagev384576__WIRE_io_dat_br_lt(\CtlPath-c___MUX_ternarysodor_core_1stagev384576__WIRE_io_dat_br_lt ),
    .__MUX_ternarysodor_core_1stagev385578__WIRE_io_dat_br_ltu(\CtlPath-c___MUX_ternarysodor_core_1stagev385578__WIRE_io_dat_br_ltu ),
    .__MUX_ternarysodor_core_1stagev388582__WIRE_eqsodor_core_1stagev388581_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev388582__WIRE_eqsodor_core_1stagev388581_Y ),
    .__MUX_ternarysodor_core_1stagev389584__WIRE_eqsodor_core_1stagev389583_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev389584__WIRE_eqsodor_core_1stagev389583_Y ),
    .__MUX_ternarysodor_core_1stagev390586__WIRE_eqsodor_core_1stagev390585_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev390586__WIRE_eqsodor_core_1stagev390585_Y ),
    .__MUX_ternarysodor_core_1stagev391588__WIRE_eqsodor_core_1stagev391587_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev391588__WIRE_eqsodor_core_1stagev391587_Y ),
    .__MUX_ternarysodor_core_1stagev392590__WIRE_eqsodor_core_1stagev392589_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev392590__WIRE_eqsodor_core_1stagev392589_Y ),
    .__MUX_ternarysodor_core_1stagev393592__WIRE_eqsodor_core_1stagev393591_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev393592__WIRE_eqsodor_core_1stagev393591_Y ),
    .__MUX_ternarysodor_core_1stagev394594__WIRE_eqsodor_core_1stagev394593_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev394594__WIRE_eqsodor_core_1stagev394593_Y ),
    .__MUX_ternarysodor_core_1stagev395596__WIRE_eqsodor_core_1stagev395595_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev395596__WIRE_eqsodor_core_1stagev395595_Y ),
    .__MUX_ternarysodor_core_1stagev396598__WIRE_eqsodor_core_1stagev396597_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev396598__WIRE_eqsodor_core_1stagev396597_Y ),
    .__MUX_ternarysodor_core_1stagev400608__WIRE_csr_ren(\CtlPath-c___MUX_ternarysodor_core_1stagev400608__WIRE_csr_ren ),
    .__MUX_ternarysodor_core_1stagev405624__WIRE_orsodor_core_1stagev405623_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev405624__WIRE_orsodor_core_1stagev405623_Y ),
    .__MUX_ternarysodor_core_1stagev410630__WIRE_orsodor_core_1stagev410629_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev410630__WIRE_orsodor_core_1stagev410629_Y ),
    .__MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y(\CtlPath-c___MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y ),
    .io_ctl_alu_fun(c_io_ctl_alu_fun),
    .io_ctl_csr_cmd(c_io_ctl_csr_cmd),
    .io_ctl_exception(c_io_ctl_exception),
    .io_ctl_op1_sel(c_io_ctl_op1_sel),
    .io_ctl_op2_sel(c_io_ctl_op2_sel),
    .io_ctl_pc_sel(c_io_ctl_pc_sel),
    .io_ctl_rf_wen(c_io_ctl_rf_wen),
    .io_ctl_stall(c_io_ctl_stall),
    .io_ctl_wb_sel(c_io_ctl_wb_sel),
    .io_dat_br_eq(c_io_dat_br_eq),
    .io_dat_br_lt(c_io_dat_br_lt),
    .io_dat_br_ltu(c_io_dat_br_ltu),
    .io_dat_csr_eret(c_io_dat_csr_eret),
    .io_dat_inst(c_io_dat_inst),
    .io_dmem_req_bits_fcn(io_dmem_req_bits_fcn),
    .io_dmem_req_bits_typ(io_dmem_req_bits_typ),
    .io_dmem_req_valid(io_dmem_req_valid),
    .io_dmem_resp_valid(fuzz_in[69]),
    .metaReset_CtlPath(metaReset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "sodor_core_1stage.v:1912.11-1937.4" *)
  DatPath d (
    .\CSRFile-csr___MUX_procmux1030__WIRE__T_159 (\DatPath-d_CSRFile-csr___MUX_procmux1030__WIRE__T_159 ),
    .\CSRFile-csr___MUX_procmux1033__WIRE__T_76 (\DatPath-d_CSRFile-csr___MUX_procmux1033__WIRE__T_76 ),
    .\CSRFile-csr___MUX_procmux1035__WIRE_wen (\DatPath-d_CSRFile-csr___MUX_procmux1035__WIRE_wen ),
    .\CSRFile-csr___MUX_procmux1045__WIRE__T_158 (\DatPath-d_CSRFile-csr___MUX_procmux1045__WIRE__T_158 ),
    .\CSRFile-csr___MUX_procmux1048__WIRE__T_75 (\DatPath-d_CSRFile-csr___MUX_procmux1048__WIRE__T_75 ),
    .\CSRFile-csr___MUX_procmux1063__WIRE__T_88 (\DatPath-d_CSRFile-csr___MUX_procmux1063__WIRE__T_88 ),
    .\CSRFile-csr___MUX_procmux1069__WIRE__T_81 (\DatPath-d_CSRFile-csr___MUX_procmux1069__WIRE__T_81 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1000942__WIRE__T_118 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1000942__WIRE__T_118 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1002943__WIRE__T_121 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1002943__WIRE__T_121 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1004944__WIRE__T_120 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1004944__WIRE__T_120 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1006945__WIRE__T_123 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1006945__WIRE__T_123 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1008946__WIRE__T_122 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1008946__WIRE__T_122 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1010947__WIRE__T_125 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1010947__WIRE__T_125 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1012948__WIRE__T_124 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1012948__WIRE__T_124 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1014949__WIRE__T_127 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1014949__WIRE__T_127 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1016950__WIRE__T_126 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1016950__WIRE__T_126 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1018951__WIRE__T_129 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1018951__WIRE__T_129 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1020952__WIRE__T_128 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1020952__WIRE__T_128 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1022953__WIRE__T_131 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1022953__WIRE__T_131 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1024954__WIRE__T_130 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1024954__WIRE__T_130 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1026955__WIRE__T_133 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1026955__WIRE__T_133 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1028956__WIRE__T_132 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1028956__WIRE__T_132 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1030957__WIRE__T_135 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1030957__WIRE__T_135 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1032958__WIRE__T_134 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1032958__WIRE__T_134 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1034959__WIRE__T_137 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1034959__WIRE__T_137 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1036960__WIRE__T_136 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1036960__WIRE__T_136 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1038961__WIRE__T_139 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1038961__WIRE__T_139 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1040962__WIRE__T_138 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1040962__WIRE__T_138 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1042963__WIRE__T_141 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1042963__WIRE__T_141 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1044964__WIRE__T_140 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1044964__WIRE__T_140 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1046965__WIRE__T_143 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1046965__WIRE__T_143 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1048966__WIRE__T_142 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1048966__WIRE__T_142 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1050967__WIRE__T_145 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1050967__WIRE__T_145 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1052968__WIRE__T_144 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1052968__WIRE__T_144 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1054969__WIRE__T_147 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1054969__WIRE__T_147 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1056970__WIRE__T_146 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1056970__WIRE__T_146 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1058971__WIRE__T_149 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1058971__WIRE__T_149 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1060972__WIRE__T_148 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1060972__WIRE__T_148 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1062973__WIRE__T_151 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1062973__WIRE__T_151 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1064974__WIRE__T_150 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1064974__WIRE__T_150 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1066975__WIRE__T_153 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1066975__WIRE__T_153 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1068976__WIRE__T_152 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1068976__WIRE__T_152 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1070977__WIRE__T_155 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1070977__WIRE__T_155 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1072978__WIRE__T_154 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1072978__WIRE__T_154 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1074979__WIRE__T_157 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1074979__WIRE__T_157 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1076980__WIRE__T_156 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1076980__WIRE__T_156 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev1088985__WIRE__T_86 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1088985__WIRE__T_86 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev520635__WIRE__T (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev520635__WIRE__T ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev527638__WIRE__T_5 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev527638__WIRE__T_5 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev694734__WIRE__T_167 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev694734__WIRE__T_167 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev696736__WIRE__T_166 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev696736__WIRE__T_166 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev703743__WIRE_io_exception (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev703743__WIRE_io_exception ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev708753__WIRE_insn_call (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev708753__WIRE_insn_call ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev709754__WIRE_insn_break (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev709754__WIRE_insn_break ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev713760__WIRE__T_77 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev713760__WIRE__T_77 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev714761__WIRE__T_80 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev714761__WIRE__T_80 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev716763__WIRE__T_82 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev716763__WIRE__T_82 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev717764__WIRE__T_83 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev717764__WIRE__T_83 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev718765__WIRE__T_84 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev718765__WIRE__T_84 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev719766__WIRE__T_85 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev719766__WIRE__T_85 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev721768__WIRE__T_87 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev721768__WIRE__T_87 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev723770__WIRE__T_90 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev723770__WIRE__T_90 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev724771__WIRE__T_91 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev724771__WIRE__T_91 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev725772__WIRE__T_92 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev725772__WIRE__T_92 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev726773__WIRE__T_93 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev726773__WIRE__T_93 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev727774__WIRE__T_94 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev727774__WIRE__T_94 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev728775__WIRE__T_95 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev728775__WIRE__T_95 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev729776__WIRE__T_96 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev729776__WIRE__T_96 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev730777__WIRE__T_97 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev730777__WIRE__T_97 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev731778__WIRE__T_98 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev731778__WIRE__T_98 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev732779__WIRE__T_99 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev732779__WIRE__T_99 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev733780__WIRE__T_100 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev733780__WIRE__T_100 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev734781__WIRE__T_101 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev734781__WIRE__T_101 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev735782__WIRE__T_102 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev735782__WIRE__T_102 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev736783__WIRE__T_103 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev736783__WIRE__T_103 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev737784__WIRE__T_104 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev737784__WIRE__T_104 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev738785__WIRE__T_105 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev738785__WIRE__T_105 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev739786__WIRE__T_106 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev739786__WIRE__T_106 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev740787__WIRE__T_107 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev740787__WIRE__T_107 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev741788__WIRE__T_108 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev741788__WIRE__T_108 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev742789__WIRE__T_109 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev742789__WIRE__T_109 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev743790__WIRE__T_110 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev743790__WIRE__T_110 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev744791__WIRE__T_111 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev744791__WIRE__T_111 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev745792__WIRE__T_112 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev745792__WIRE__T_112 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev746793__WIRE__T_113 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev746793__WIRE__T_113 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev747794__WIRE__T_114 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev747794__WIRE__T_114 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev748795__WIRE__T_115 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev748795__WIRE__T_115 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev749796__WIRE__T_116 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev749796__WIRE__T_116 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev750797__WIRE__T_117 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev750797__WIRE__T_117 ),
    .\CSRFile-csr___MUX_ternarysodor_core_1stagev752799__WIRE__T_119 (\DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev752799__WIRE__T_119 ),
    .__MUX_procmux1150__WIRE_regfile_MPORT_en(\DatPath-d___MUX_procmux1150__WIRE_regfile_MPORT_en ),
    .__MUX_procmux1159__WIRE__T_1(\DatPath-d___MUX_procmux1159__WIRE__T_1 ),
    .__MUX_procmux1162__WIRE__T(\DatPath-d___MUX_procmux1162__WIRE__T ),
    .__MUX_ternarysodor_core_1stagev15809__WIRE__T_4(\DatPath-d___MUX_ternarysodor_core_1stagev15809__WIRE__T_4 ),
    .__MUX_ternarysodor_core_1stagev158714__WIRE__T_3(\DatPath-d___MUX_ternarysodor_core_1stagev158714__WIRE__T_3 ),
    .__MUX_ternarysodor_core_1stagev159015__WIRE_io_imem_resp_bits_data(\DatPath-d___MUX_ternarysodor_core_1stagev159015__WIRE_io_imem_resp_bits_data ),
    .__MUX_ternarysodor_core_1stagev159417__WIRE__T_2(\DatPath-d___MUX_ternarysodor_core_1stagev159417__WIRE__T_2 ),
    .__MUX_ternarysodor_core_1stagev161429__WIRE__T_45(\DatPath-d___MUX_ternarysodor_core_1stagev161429__WIRE__T_45 ),
    .__MUX_ternarysodor_core_1stagev161530__WIRE__T_44(\DatPath-d___MUX_ternarysodor_core_1stagev161530__WIRE__T_44 ),
    .__MUX_ternarysodor_core_1stagev162539__WIRE__T_51(\DatPath-d___MUX_ternarysodor_core_1stagev162539__WIRE__T_51 ),
    .__MUX_ternarysodor_core_1stagev162640__WIRE__T_50(\DatPath-d___MUX_ternarysodor_core_1stagev162640__WIRE__T_50 ),
    .__MUX_ternarysodor_core_1stagev162741__WIRE__T_49(\DatPath-d___MUX_ternarysodor_core_1stagev162741__WIRE__T_49 ),
    .__MUX_ternarysodor_core_1stagev163953__WIRE__T_43(\DatPath-d___MUX_ternarysodor_core_1stagev163953__WIRE__T_43 ),
    .__MUX_ternarysodor_core_1stagev164054__WIRE__T_48(\DatPath-d___MUX_ternarysodor_core_1stagev164054__WIRE__T_48 ),
    .__MUX_ternarysodor_core_1stagev165365__WIRE__T_82(\DatPath-d___MUX_ternarysodor_core_1stagev165365__WIRE__T_82 ),
    .__MUX_ternarysodor_core_1stagev165466__WIRE__T_80(\DatPath-d___MUX_ternarysodor_core_1stagev165466__WIRE__T_80 ),
    .__MUX_ternarysodor_core_1stagev165567__WIRE__T_76(\DatPath-d___MUX_ternarysodor_core_1stagev165567__WIRE__T_76 ),
    .__MUX_ternarysodor_core_1stagev165668__WIRE__T_73(\DatPath-d___MUX_ternarysodor_core_1stagev165668__WIRE__T_73 ),
    .__MUX_ternarysodor_core_1stagev165769__WIRE__T_71(\DatPath-d___MUX_ternarysodor_core_1stagev165769__WIRE__T_71 ),
    .__MUX_ternarysodor_core_1stagev165870__WIRE__T_67(\DatPath-d___MUX_ternarysodor_core_1stagev165870__WIRE__T_67 ),
    .__MUX_ternarysodor_core_1stagev165971__WIRE__T_65(\DatPath-d___MUX_ternarysodor_core_1stagev165971__WIRE__T_65 ),
    .__MUX_ternarysodor_core_1stagev166072__WIRE__T_63(\DatPath-d___MUX_ternarysodor_core_1stagev166072__WIRE__T_63 ),
    .__MUX_ternarysodor_core_1stagev166173__WIRE__T_61(\DatPath-d___MUX_ternarysodor_core_1stagev166173__WIRE__T_61 ),
    .__MUX_ternarysodor_core_1stagev166274__WIRE__T_58(\DatPath-d___MUX_ternarysodor_core_1stagev166274__WIRE__T_58 ),
    .__MUX_ternarysodor_core_1stagev166779__WIRE__T_106(\DatPath-d___MUX_ternarysodor_core_1stagev166779__WIRE__T_106 ),
    .__MUX_ternarysodor_core_1stagev166880__WIRE__T_105(\DatPath-d___MUX_ternarysodor_core_1stagev166880__WIRE__T_105 ),
    .__MUX_ternarysodor_core_1stagev166981__WIRE__T_104(\DatPath-d___MUX_ternarysodor_core_1stagev166981__WIRE__T_104 ),
    .__MUX_ternarysodor_core_1stagev167184__WIRE_nesodor_core_1stagev158210_Y(\DatPath-d___MUX_ternarysodor_core_1stagev167184__WIRE_nesodor_core_1stagev158210_Y ),
    .__MUX_ternarysodor_core_1stagev1724102__WIRE__T_103(\DatPath-d___MUX_ternarysodor_core_1stagev1724102__WIRE__T_103 ),
    .__MUX_ternarysodor_core_1stagev1735106__WIRE_nesodor_core_1stagev161833_Y(\DatPath-d___MUX_ternarysodor_core_1stagev1735106__WIRE_nesodor_core_1stagev161833_Y ),
    .__MUX_ternarysodor_core_1stagev1744110__WIRE__T_55(\DatPath-d___MUX_ternarysodor_core_1stagev1744110__WIRE__T_55 ),
    .clock(clock),
    .io_ctl_alu_fun(c_io_ctl_alu_fun),
    .io_ctl_csr_cmd(c_io_ctl_csr_cmd),
    .io_ctl_exception(c_io_ctl_exception),
    .io_ctl_op1_sel(c_io_ctl_op1_sel),
    .io_ctl_op2_sel(c_io_ctl_op2_sel),
    .io_ctl_pc_sel(c_io_ctl_pc_sel),
    .io_ctl_rf_wen(c_io_ctl_rf_wen),
    .io_ctl_stall(c_io_ctl_stall),
    .io_ctl_wb_sel(c_io_ctl_wb_sel),
    .io_dat_br_eq(c_io_dat_br_eq),
    .io_dat_br_lt(c_io_dat_br_lt),
    .io_dat_br_ltu(c_io_dat_br_ltu),
    .io_dat_csr_eret(c_io_dat_csr_eret),
    .io_dat_inst(c_io_dat_inst),
    .io_ddpath_addr(fuzz_in[4:0]),
    .io_ddpath_rdata(io_ddpath_rdata),
    .io_ddpath_wdata(fuzz_in[36:5]),
    .io_dmem_req_bits_addr(io_dmem_req_bits_addr),
    .io_dmem_req_bits_data(io_dmem_req_bits_data),
    .io_dmem_resp_bits_data(fuzz_in[68:37]),
    .io_imem_req_bits_addr(io_imem_req_bits_addr),
    .io_imem_resp_bits_data(fuzz_in[101:70]),
    .metaReset_DatPath(metaReset),
    .reset(reset)
  );
  assign auto_cover_out = { \CtlPath-c___MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev410630__WIRE_orsodor_core_1stagev410629_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev405624__WIRE_orsodor_core_1stagev405623_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev400608__WIRE_csr_ren , \CtlPath-c___MUX_ternarysodor_core_1stagev396598__WIRE_eqsodor_core_1stagev396597_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev395596__WIRE_eqsodor_core_1stagev395595_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev394594__WIRE_eqsodor_core_1stagev394593_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev393592__WIRE_eqsodor_core_1stagev393591_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev392590__WIRE_eqsodor_core_1stagev392589_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev391588__WIRE_eqsodor_core_1stagev391587_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev390586__WIRE_eqsodor_core_1stagev390585_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev389584__WIRE_eqsodor_core_1stagev389583_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev388582__WIRE_eqsodor_core_1stagev388581_Y , \CtlPath-c___MUX_ternarysodor_core_1stagev385578__WIRE_io_dat_br_ltu , \CtlPath-c___MUX_ternarysodor_core_1stagev384576__WIRE_io_dat_br_lt , \CtlPath-c___MUX_ternarysodor_core_1stagev382573__WIRE_io_dat_br_eq , \CtlPath-c___MUX_ternarysodor_core_1stagev287468__WIRE__T_87 , \CtlPath-c___MUX_ternarysodor_core_1stagev286467__WIRE__T_89 , \CtlPath-c___MUX_ternarysodor_core_1stagev285466__WIRE__T_91 , \CtlPath-c___MUX_ternarysodor_core_1stagev284465__WIRE__T_93 , \CtlPath-c___MUX_ternarysodor_core_1stagev283464__WIRE__T_95 , \CtlPath-c___MUX_ternarysodor_core_1stagev282463__WIRE__T_97 , \CtlPath-c___MUX_ternarysodor_core_1stagev188339__WIRE__T_81 , \CtlPath-c___MUX_ternarysodor_core_1stagev187338__WIRE__T_83 , \CtlPath-c___MUX_ternarysodor_core_1stagev186337__WIRE__T_85 , \CtlPath-c___MUX_ternarysodor_core_1stagev139290__WIRE__T_35 , \CtlPath-c___MUX_ternarysodor_core_1stagev138289__WIRE__T_37 , \CtlPath-c___MUX_ternarysodor_core_1stagev137288__WIRE__T_39 , \CtlPath-c___MUX_ternarysodor_core_1stagev136287__WIRE__T_41 , \CtlPath-c___MUX_ternarysodor_core_1stagev135286__WIRE__T_43 , \CtlPath-c___MUX_ternarysodor_core_1stagev134285__WIRE__T_45 , \CtlPath-c___MUX_ternarysodor_core_1stagev133284__WIRE__T_47 , \CtlPath-c___MUX_ternarysodor_core_1stagev132283__WIRE__T_49 , \CtlPath-c___MUX_ternarysodor_core_1stagev131282__WIRE__T_51 , \CtlPath-c___MUX_ternarysodor_core_1stagev130281__WIRE__T_53 , \CtlPath-c___MUX_ternarysodor_core_1stagev129280__WIRE__T_55 , \CtlPath-c___MUX_ternarysodor_core_1stagev128279__WIRE__T_57 , \CtlPath-c___MUX_ternarysodor_core_1stagev127278__WIRE__T_59 , \CtlPath-c___MUX_ternarysodor_core_1stagev126277__WIRE__T_61 , \CtlPath-c___MUX_ternarysodor_core_1stagev125276__WIRE__T_63 , \CtlPath-c___MUX_ternarysodor_core_1stagev124275__WIRE__T_65 , \CtlPath-c___MUX_ternarysodor_core_1stagev123274__WIRE__T_67 , \CtlPath-c___MUX_ternarysodor_core_1stagev122273__WIRE__T_69 , \CtlPath-c___MUX_ternarysodor_core_1stagev121272__WIRE__T_71 , \CtlPath-c___MUX_ternarysodor_core_1stagev120271__WIRE__T_73 , \CtlPath-c___MUX_ternarysodor_core_1stagev119270__WIRE__T_75 , \CtlPath-c___MUX_ternarysodor_core_1stagev118269__WIRE__T_77 , \CtlPath-c___MUX_ternarysodor_core_1stagev117268__WIRE__T_79 , \CtlPath-c___MUX_ternarysodor_core_1stagev116267__WIRE__T_1 , \CtlPath-c___MUX_ternarysodor_core_1stagev115266__WIRE__T_3 , \CtlPath-c___MUX_ternarysodor_core_1stagev114265__WIRE__T_5 , \CtlPath-c___MUX_ternarysodor_core_1stagev113264__WIRE__T_7 , \CtlPath-c___MUX_ternarysodor_core_1stagev112263__WIRE__T_9 , \CtlPath-c___MUX_ternarysodor_core_1stagev111262__WIRE__T_11 , \CtlPath-c___MUX_ternarysodor_core_1stagev110261__WIRE__T_13 , \CtlPath-c___MUX_ternarysodor_core_1stagev109260__WIRE__T_15 , \CtlPath-c___MUX_ternarysodor_core_1stagev108259__WIRE__T_17 , \CtlPath-c___MUX_ternarysodor_core_1stagev107258__WIRE__T_19 , \CtlPath-c___MUX_ternarysodor_core_1stagev106257__WIRE__T_21 , \CtlPath-c___MUX_ternarysodor_core_1stagev105256__WIRE__T_23 , \CtlPath-c___MUX_ternarysodor_core_1stagev104255__WIRE__T_25 , \CtlPath-c___MUX_ternarysodor_core_1stagev103254__WIRE__T_27 , \CtlPath-c___MUX_ternarysodor_core_1stagev102253__WIRE__T_29 , \CtlPath-c___MUX_ternarysodor_core_1stagev101252__WIRE__T_31 , \CtlPath-c___MUX_ternarysodor_core_1stagev100251__WIRE__T_33 , \DatPath-d_CSRFile-csr___MUX_procmux1030__WIRE__T_159 , \DatPath-d_CSRFile-csr___MUX_procmux1033__WIRE__T_76 , \DatPath-d_CSRFile-csr___MUX_procmux1035__WIRE_wen , \DatPath-d_CSRFile-csr___MUX_procmux1045__WIRE__T_158 , \DatPath-d_CSRFile-csr___MUX_procmux1048__WIRE__T_75 , \DatPath-d_CSRFile-csr___MUX_procmux1063__WIRE__T_88 , \DatPath-d_CSRFile-csr___MUX_procmux1069__WIRE__T_81 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1000942__WIRE__T_118 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1002943__WIRE__T_121 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1004944__WIRE__T_120 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1006945__WIRE__T_123 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1008946__WIRE__T_122 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1010947__WIRE__T_125 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1012948__WIRE__T_124 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1014949__WIRE__T_127 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1016950__WIRE__T_126 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1018951__WIRE__T_129 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1020952__WIRE__T_128 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1022953__WIRE__T_131 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1024954__WIRE__T_130 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1026955__WIRE__T_133 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1028956__WIRE__T_132 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1030957__WIRE__T_135 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1032958__WIRE__T_134 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1034959__WIRE__T_137 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1036960__WIRE__T_136 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1038961__WIRE__T_139 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1040962__WIRE__T_138 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1042963__WIRE__T_141 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1044964__WIRE__T_140 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1046965__WIRE__T_143 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1048966__WIRE__T_142 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1050967__WIRE__T_145 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1052968__WIRE__T_144 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1054969__WIRE__T_147 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1056970__WIRE__T_146 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1058971__WIRE__T_149 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1060972__WIRE__T_148 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1062973__WIRE__T_151 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1064974__WIRE__T_150 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1066975__WIRE__T_153 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1068976__WIRE__T_152 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1070977__WIRE__T_155 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1072978__WIRE__T_154 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1074979__WIRE__T_157 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1076980__WIRE__T_156 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev1088985__WIRE__T_86 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev520635__WIRE__T , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev527638__WIRE__T_5 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev694734__WIRE__T_167 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev696736__WIRE__T_166 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev703743__WIRE_io_exception , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev708753__WIRE_insn_call , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev709754__WIRE_insn_break , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev713760__WIRE__T_77 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev714761__WIRE__T_80 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev716763__WIRE__T_82 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev717764__WIRE__T_83 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev718765__WIRE__T_84 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev719766__WIRE__T_85 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev721768__WIRE__T_87 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev723770__WIRE__T_90 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev724771__WIRE__T_91 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev725772__WIRE__T_92 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev726773__WIRE__T_93 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev727774__WIRE__T_94 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev728775__WIRE__T_95 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev729776__WIRE__T_96 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev730777__WIRE__T_97 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev731778__WIRE__T_98 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev732779__WIRE__T_99 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev733780__WIRE__T_100 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev734781__WIRE__T_101 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev735782__WIRE__T_102 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev736783__WIRE__T_103 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev737784__WIRE__T_104 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev738785__WIRE__T_105 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev739786__WIRE__T_106 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev740787__WIRE__T_107 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev741788__WIRE__T_108 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev742789__WIRE__T_109 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev743790__WIRE__T_110 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev744791__WIRE__T_111 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev745792__WIRE__T_112 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev746793__WIRE__T_113 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev747794__WIRE__T_114 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev748795__WIRE__T_115 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev749796__WIRE__T_116 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev750797__WIRE__T_117 , \DatPath-d_CSRFile-csr___MUX_ternarysodor_core_1stagev752799__WIRE__T_119 , \DatPath-d___MUX_ternarysodor_core_1stagev1744110__WIRE__T_55 , \DatPath-d___MUX_ternarysodor_core_1stagev1735106__WIRE_nesodor_core_1stagev161833_Y , \DatPath-d___MUX_ternarysodor_core_1stagev1724102__WIRE__T_103 , \DatPath-d___MUX_ternarysodor_core_1stagev167184__WIRE_nesodor_core_1stagev158210_Y , \DatPath-d___MUX_ternarysodor_core_1stagev166981__WIRE__T_104 , \DatPath-d___MUX_ternarysodor_core_1stagev166880__WIRE__T_105 , \DatPath-d___MUX_ternarysodor_core_1stagev166779__WIRE__T_106 , \DatPath-d___MUX_ternarysodor_core_1stagev166274__WIRE__T_58 , \DatPath-d___MUX_ternarysodor_core_1stagev166173__WIRE__T_61 , \DatPath-d___MUX_ternarysodor_core_1stagev166072__WIRE__T_63 , \DatPath-d___MUX_ternarysodor_core_1stagev165971__WIRE__T_65 , \DatPath-d___MUX_ternarysodor_core_1stagev165870__WIRE__T_67 , \DatPath-d___MUX_ternarysodor_core_1stagev165769__WIRE__T_71 , \DatPath-d___MUX_ternarysodor_core_1stagev165668__WIRE__T_73 , \DatPath-d___MUX_ternarysodor_core_1stagev165567__WIRE__T_76 , \DatPath-d___MUX_ternarysodor_core_1stagev165466__WIRE__T_80 , \DatPath-d___MUX_ternarysodor_core_1stagev165365__WIRE__T_82 , \DatPath-d___MUX_ternarysodor_core_1stagev164054__WIRE__T_48 , \DatPath-d___MUX_ternarysodor_core_1stagev163953__WIRE__T_43 , \DatPath-d___MUX_ternarysodor_core_1stagev162741__WIRE__T_49 , \DatPath-d___MUX_ternarysodor_core_1stagev162640__WIRE__T_50 , \DatPath-d___MUX_ternarysodor_core_1stagev162539__WIRE__T_51 , \DatPath-d___MUX_ternarysodor_core_1stagev161530__WIRE__T_44 , \DatPath-d___MUX_ternarysodor_core_1stagev161429__WIRE__T_45 , \DatPath-d___MUX_ternarysodor_core_1stagev159417__WIRE__T_2 , \DatPath-d___MUX_ternarysodor_core_1stagev159015__WIRE_io_imem_resp_bits_data , \DatPath-d___MUX_ternarysodor_core_1stagev158714__WIRE__T_3 , \DatPath-d___MUX_ternarysodor_core_1stagev15809__WIRE__T_4 , \DatPath-d___MUX_procmux1162__WIRE__T , \DatPath-d___MUX_procmux1159__WIRE__T_1 , \DatPath-d___MUX_procmux1150__WIRE_regfile_MPORT_en  };
  assign io_ddpath_addr = fuzz_in[4:0];
  assign io_ddpath_wdata = fuzz_in[36:5];
  assign io_dmem_resp_bits_data = fuzz_in[68:37];
  assign io_dmem_resp_valid = fuzz_in[69];
  assign io_imem_resp_bits_data = fuzz_in[101:70];
endmodule

(* hdlname = "\\CtlPath" *)
(* src = "sodor_core_1stage.v:1.1-413.10" *)
module CtlPath(io_dmem_req_valid, io_dmem_req_bits_fcn, io_dmem_req_bits_typ, io_dmem_resp_valid, io_dat_inst, io_dat_br_eq, io_dat_br_lt, io_dat_br_ltu, io_dat_csr_eret, io_ctl_stall, io_ctl_pc_sel, io_ctl_op1_sel, io_ctl_op2_sel, io_ctl_alu_fun, io_ctl_wb_sel, io_ctl_rf_wen, io_ctl_csr_cmd, io_ctl_exception, __MUX_ternarysodor_core_1stagev100251__WIRE__T_33, __MUX_ternarysodor_core_1stagev101252__WIRE__T_31, __MUX_ternarysodor_core_1stagev102253__WIRE__T_29
, __MUX_ternarysodor_core_1stagev103254__WIRE__T_27, __MUX_ternarysodor_core_1stagev104255__WIRE__T_25, __MUX_ternarysodor_core_1stagev105256__WIRE__T_23, __MUX_ternarysodor_core_1stagev106257__WIRE__T_21, __MUX_ternarysodor_core_1stagev107258__WIRE__T_19, __MUX_ternarysodor_core_1stagev108259__WIRE__T_17, __MUX_ternarysodor_core_1stagev109260__WIRE__T_15, __MUX_ternarysodor_core_1stagev110261__WIRE__T_13, __MUX_ternarysodor_core_1stagev111262__WIRE__T_11, __MUX_ternarysodor_core_1stagev112263__WIRE__T_9, __MUX_ternarysodor_core_1stagev113264__WIRE__T_7, __MUX_ternarysodor_core_1stagev114265__WIRE__T_5, __MUX_ternarysodor_core_1stagev115266__WIRE__T_3, __MUX_ternarysodor_core_1stagev116267__WIRE__T_1, __MUX_ternarysodor_core_1stagev117268__WIRE__T_79, __MUX_ternarysodor_core_1stagev118269__WIRE__T_77, __MUX_ternarysodor_core_1stagev119270__WIRE__T_75, __MUX_ternarysodor_core_1stagev120271__WIRE__T_73, __MUX_ternarysodor_core_1stagev121272__WIRE__T_71, __MUX_ternarysodor_core_1stagev122273__WIRE__T_69, __MUX_ternarysodor_core_1stagev123274__WIRE__T_67
, __MUX_ternarysodor_core_1stagev124275__WIRE__T_65, __MUX_ternarysodor_core_1stagev125276__WIRE__T_63, __MUX_ternarysodor_core_1stagev126277__WIRE__T_61, __MUX_ternarysodor_core_1stagev127278__WIRE__T_59, __MUX_ternarysodor_core_1stagev128279__WIRE__T_57, __MUX_ternarysodor_core_1stagev129280__WIRE__T_55, __MUX_ternarysodor_core_1stagev130281__WIRE__T_53, __MUX_ternarysodor_core_1stagev131282__WIRE__T_51, __MUX_ternarysodor_core_1stagev132283__WIRE__T_49, __MUX_ternarysodor_core_1stagev133284__WIRE__T_47, __MUX_ternarysodor_core_1stagev134285__WIRE__T_45, __MUX_ternarysodor_core_1stagev135286__WIRE__T_43, __MUX_ternarysodor_core_1stagev136287__WIRE__T_41, __MUX_ternarysodor_core_1stagev137288__WIRE__T_39, __MUX_ternarysodor_core_1stagev138289__WIRE__T_37, __MUX_ternarysodor_core_1stagev139290__WIRE__T_35, __MUX_ternarysodor_core_1stagev186337__WIRE__T_85, __MUX_ternarysodor_core_1stagev187338__WIRE__T_83, __MUX_ternarysodor_core_1stagev188339__WIRE__T_81, __MUX_ternarysodor_core_1stagev282463__WIRE__T_97, __MUX_ternarysodor_core_1stagev283464__WIRE__T_95
, __MUX_ternarysodor_core_1stagev284465__WIRE__T_93, __MUX_ternarysodor_core_1stagev285466__WIRE__T_91, __MUX_ternarysodor_core_1stagev286467__WIRE__T_89, __MUX_ternarysodor_core_1stagev287468__WIRE__T_87, __MUX_ternarysodor_core_1stagev382573__WIRE_io_dat_br_eq, __MUX_ternarysodor_core_1stagev384576__WIRE_io_dat_br_lt, __MUX_ternarysodor_core_1stagev385578__WIRE_io_dat_br_ltu, __MUX_ternarysodor_core_1stagev388582__WIRE_eqsodor_core_1stagev388581_Y, __MUX_ternarysodor_core_1stagev389584__WIRE_eqsodor_core_1stagev389583_Y, __MUX_ternarysodor_core_1stagev390586__WIRE_eqsodor_core_1stagev390585_Y, __MUX_ternarysodor_core_1stagev391588__WIRE_eqsodor_core_1stagev391587_Y, __MUX_ternarysodor_core_1stagev392590__WIRE_eqsodor_core_1stagev392589_Y, __MUX_ternarysodor_core_1stagev393592__WIRE_eqsodor_core_1stagev393591_Y, __MUX_ternarysodor_core_1stagev394594__WIRE_eqsodor_core_1stagev394593_Y, __MUX_ternarysodor_core_1stagev395596__WIRE_eqsodor_core_1stagev395595_Y, __MUX_ternarysodor_core_1stagev396598__WIRE_eqsodor_core_1stagev396597_Y, __MUX_ternarysodor_core_1stagev400608__WIRE_csr_ren, __MUX_ternarysodor_core_1stagev405624__WIRE_orsodor_core_1stagev405623_Y, __MUX_ternarysodor_core_1stagev410630__WIRE_orsodor_core_1stagev410629_Y, __MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y, metaReset_CtlPath
);
  (* src = "sodor_core_1stage.v:397.19-397.45" *)
  wire _000_;
  (* src = "sodor_core_1stage.v:399.20-399.33" *)
  wire _001_;
  (* src = "sodor_core_1stage.v:399.36-399.49" *)
  wire _002_;
  (* src = "sodor_core_1stage.v:399.53-399.69" *)
  wire _003_;
  (* src = "sodor_core_1stage.v:397.48-397.54" *)
  wire _004_;
  (* src = "sodor_core_1stage.v:270.69-270.82" *)
  wire _005_;
  (* src = "sodor_core_1stage.v:270.60-270.83" *)
  wire _006_;
  (* src = "sodor_core_1stage.v:270.51-270.84" *)
  wire _007_;
  (* src = "sodor_core_1stage.v:270.42-270.85" *)
  wire _008_;
  (* src = "sodor_core_1stage.v:270.33-270.86" *)
  wire _009_;
  (* src = "sodor_core_1stage.v:276.114-278.32" *)
  wire _010_;
  (* src = "sodor_core_1stage.v:276.105-278.33" *)
  wire _011_;
  (* src = "sodor_core_1stage.v:276.96-278.34" *)
  wire _012_;
  (* src = "sodor_core_1stage.v:276.87-278.35" *)
  wire _013_;
  (* src = "sodor_core_1stage.v:276.78-278.36" *)
  wire _014_;
  (* src = "sodor_core_1stage.v:276.69-278.37" *)
  wire _015_;
  (* src = "sodor_core_1stage.v:276.60-278.38" *)
  wire _016_;
  (* src = "sodor_core_1stage.v:276.51-278.39" *)
  wire _017_;
  (* src = "sodor_core_1stage.v:276.42-278.40" *)
  wire _018_;
  (* src = "sodor_core_1stage.v:276.33-278.41" *)
  wire _019_;
  (* src = "sodor_core_1stage.v:277.108-278.20" *)
  wire _020_;
  (* src = "sodor_core_1stage.v:277.99-278.21" *)
  wire _021_;
  (* src = "sodor_core_1stage.v:277.90-278.22" *)
  wire _022_;
  (* src = "sodor_core_1stage.v:277.81-278.23" *)
  wire _023_;
  (* src = "sodor_core_1stage.v:277.72-278.24" *)
  wire _024_;
  (* src = "sodor_core_1stage.v:277.63-278.25" *)
  wire _025_;
  (* src = "sodor_core_1stage.v:277.54-278.26" *)
  wire _026_;
  (* src = "sodor_core_1stage.v:277.45-278.27" *)
  wire _027_;
  (* src = "sodor_core_1stage.v:277.36-278.28" *)
  wire _028_;
  (* src = "sodor_core_1stage.v:277.27-278.29" *)
  wire _029_;
  (* src = "sodor_core_1stage.v:277.18-278.30" *)
  wire _030_;
  (* src = "sodor_core_1stage.v:277.9-278.31" *)
  wire _031_;
  (* src = "sodor_core_1stage.v:278.5-278.19" *)
  wire _032_;
  (* src = "sodor_core_1stage.v:281.49-281.62" *)
  wire _033_;
  (* src = "sodor_core_1stage.v:281.41-281.63" *)
  wire _034_;
  (* src = "sodor_core_1stage.v:281.33-281.64" *)
  wire _035_;
  (* src = "sodor_core_1stage.v:281.25-281.65" *)
  wire _036_;
  (* src = "sodor_core_1stage.v:323.75-323.89" *)
  wire _037_;
  (* src = "sodor_core_1stage.v:323.66-323.90" *)
  wire _038_;
  (* src = "sodor_core_1stage.v:323.57-323.91" *)
  wire _039_;
  (* src = "sodor_core_1stage.v:323.49-323.92" *)
  wire _040_;
  (* src = "sodor_core_1stage.v:323.41-323.93" *)
  wire _041_;
  (* src = "sodor_core_1stage.v:323.33-323.94" *)
  wire _042_;
  (* src = "sodor_core_1stage.v:323.25-323.95" *)
  wire _043_;
  (* src = "sodor_core_1stage.v:324.41-324.54" *)
  wire _044_;
  (* src = "sodor_core_1stage.v:324.32-324.55" *)
  wire _045_;
  (* src = "sodor_core_1stage.v:399.20-399.49" *)
  wire _046_;
  (* src = "sodor_core_1stage.v:75.108-77.83" *)
  wire _047_;
  (* src = "sodor_core_1stage.v:75.99-77.84" *)
  wire _048_;
  (* src = "sodor_core_1stage.v:75.90-77.85" *)
  wire _049_;
  (* src = "sodor_core_1stage.v:75.81-77.86" *)
  wire _050_;
  (* src = "sodor_core_1stage.v:75.72-77.87" *)
  wire _051_;
  (* src = "sodor_core_1stage.v:75.63-77.88" *)
  wire _052_;
  (* src = "sodor_core_1stage.v:75.54-77.89" *)
  wire _053_;
  (* src = "sodor_core_1stage.v:75.45-77.90" *)
  wire _054_;
  (* src = "sodor_core_1stage.v:75.36-77.91" *)
  wire _055_;
  (* src = "sodor_core_1stage.v:75.27-77.92" *)
  wire _056_;
  (* src = "sodor_core_1stage.v:76.113-77.70" *)
  wire _057_;
  (* src = "sodor_core_1stage.v:76.104-77.71" *)
  wire _058_;
  (* src = "sodor_core_1stage.v:76.95-77.72" *)
  wire _059_;
  (* src = "sodor_core_1stage.v:76.86-77.73" *)
  wire _060_;
  (* src = "sodor_core_1stage.v:76.77-77.74" *)
  wire _061_;
  (* src = "sodor_core_1stage.v:76.68-77.75" *)
  wire _062_;
  (* src = "sodor_core_1stage.v:76.59-77.76" *)
  wire _063_;
  (* src = "sodor_core_1stage.v:76.50-77.77" *)
  wire _064_;
  (* src = "sodor_core_1stage.v:76.41-77.78" *)
  wire _065_;
  (* src = "sodor_core_1stage.v:76.32-77.79" *)
  wire _066_;
  (* src = "sodor_core_1stage.v:76.23-77.80" *)
  wire _067_;
  (* src = "sodor_core_1stage.v:76.14-77.81" *)
  wire _068_;
  (* src = "sodor_core_1stage.v:76.5-77.82" *)
  wire _069_;
  (* src = "sodor_core_1stage.v:77.51-77.64" *)
  wire _070_;
  (* src = "sodor_core_1stage.v:77.42-77.65" *)
  wire _071_;
  (* src = "sodor_core_1stage.v:77.33-77.66" *)
  wire _072_;
  (* src = "sodor_core_1stage.v:77.24-77.67" *)
  wire _073_;
  (* src = "sodor_core_1stage.v:77.15-77.68" *)
  wire _074_;
  (* src = "sodor_core_1stage.v:77.6-77.69" *)
  wire _075_;
  (* src = "sodor_core_1stage.v:78.108-79.90" *)
  wire _076_;
  (* src = "sodor_core_1stage.v:78.99-79.91" *)
  wire _077_;
  (* src = "sodor_core_1stage.v:78.90-79.92" *)
  wire _078_;
  (* src = "sodor_core_1stage.v:78.81-79.93" *)
  wire _079_;
  (* src = "sodor_core_1stage.v:78.72-79.94" *)
  wire _080_;
  (* src = "sodor_core_1stage.v:78.63-79.95" *)
  wire _081_;
  (* src = "sodor_core_1stage.v:78.55-79.96" *)
  wire _082_;
  (* src = "sodor_core_1stage.v:78.47-79.97" *)
  wire _083_;
  (* src = "sodor_core_1stage.v:78.39-79.98" *)
  wire _084_;
  (* src = "sodor_core_1stage.v:78.31-79.99" *)
  wire _085_;
  (* src = "sodor_core_1stage.v:79.68-79.82" *)
  wire _086_;
  (* src = "sodor_core_1stage.v:79.59-79.83" *)
  wire _087_;
  (* src = "sodor_core_1stage.v:79.50-79.84" *)
  wire _088_;
  (* src = "sodor_core_1stage.v:79.41-79.85" *)
  wire _089_;
  (* src = "sodor_core_1stage.v:79.32-79.86" *)
  wire _090_;
  (* src = "sodor_core_1stage.v:79.23-79.87" *)
  wire _091_;
  (* src = "sodor_core_1stage.v:79.14-79.88" *)
  wire _092_;
  (* src = "sodor_core_1stage.v:79.5-79.89" *)
  wire _093_;
  (* src = "sodor_core_1stage.v:22.9-22.13" *)
  wire _T_1;
  (* src = "sodor_core_1stage.v:27.9-27.14" *)
  wire _T_11;
  (* src = "sodor_core_1stage.v:28.9-28.14" *)
  wire _T_13;
  (* src = "sodor_core_1stage.v:75.9-75.15" *)
  wire _T_130;
  (* src = "sodor_core_1stage.v:29.9-29.14" *)
  wire _T_15;
  (* src = "sodor_core_1stage.v:80.14-80.20" *)
  wire [3:0] _T_162;
  (* src = "sodor_core_1stage.v:81.14-81.20" *)
  wire [3:0] _T_163;
  (* src = "sodor_core_1stage.v:82.14-82.20" *)
  wire [3:0] _T_164;
  (* src = "sodor_core_1stage.v:83.14-83.20" *)
  wire [3:0] _T_165;
  (* src = "sodor_core_1stage.v:84.14-84.20" *)
  wire [3:0] _T_166;
  (* src = "sodor_core_1stage.v:85.14-85.20" *)
  wire [3:0] _T_167;
  (* src = "sodor_core_1stage.v:86.14-86.20" *)
  wire [3:0] _T_168;
  (* src = "sodor_core_1stage.v:87.14-87.20" *)
  wire [3:0] _T_169;
  (* src = "sodor_core_1stage.v:31.9-31.14" *)
  wire _T_17;
  (* src = "sodor_core_1stage.v:88.14-88.20" *)
  wire [3:0] _T_170;
  (* src = "sodor_core_1stage.v:89.14-89.20" *)
  wire [3:0] _T_171;
  (* src = "sodor_core_1stage.v:90.14-90.20" *)
  wire [3:0] _T_172;
  (* src = "sodor_core_1stage.v:91.14-91.20" *)
  wire [3:0] _T_173;
  (* src = "sodor_core_1stage.v:92.14-92.20" *)
  wire [3:0] _T_174;
  (* src = "sodor_core_1stage.v:93.14-93.20" *)
  wire [3:0] _T_175;
  (* src = "sodor_core_1stage.v:94.14-94.20" *)
  wire [3:0] _T_176;
  (* src = "sodor_core_1stage.v:95.14-95.20" *)
  wire [3:0] _T_177;
  (* src = "sodor_core_1stage.v:96.14-96.20" *)
  wire [3:0] _T_178;
  (* src = "sodor_core_1stage.v:97.14-97.20" *)
  wire [3:0] _T_179;
  (* src = "sodor_core_1stage.v:98.14-98.20" *)
  wire [3:0] _T_180;
  (* src = "sodor_core_1stage.v:99.14-99.20" *)
  wire [3:0] _T_181;
  (* src = "sodor_core_1stage.v:100.14-100.20" *)
  wire [3:0] _T_182;
  (* src = "sodor_core_1stage.v:101.14-101.20" *)
  wire [3:0] _T_183;
  (* src = "sodor_core_1stage.v:102.14-102.20" *)
  wire [3:0] _T_184;
  (* src = "sodor_core_1stage.v:103.14-103.20" *)
  wire [3:0] _T_185;
  (* src = "sodor_core_1stage.v:104.14-104.20" *)
  wire [3:0] _T_186;
  (* src = "sodor_core_1stage.v:105.14-105.20" *)
  wire [3:0] _T_187;
  (* src = "sodor_core_1stage.v:106.14-106.20" *)
  wire [3:0] _T_188;
  (* src = "sodor_core_1stage.v:107.14-107.20" *)
  wire [3:0] _T_189;
  (* src = "sodor_core_1stage.v:32.9-32.14" *)
  wire _T_19;
  (* src = "sodor_core_1stage.v:108.14-108.20" *)
  wire [3:0] _T_190;
  (* src = "sodor_core_1stage.v:109.14-109.20" *)
  wire [3:0] _T_191;
  (* src = "sodor_core_1stage.v:110.14-110.20" *)
  wire [3:0] _T_192;
  (* src = "sodor_core_1stage.v:111.14-111.20" *)
  wire [3:0] _T_193;
  (* src = "sodor_core_1stage.v:112.14-112.20" *)
  wire [3:0] _T_194;
  (* src = "sodor_core_1stage.v:113.14-113.20" *)
  wire [3:0] _T_195;
  (* src = "sodor_core_1stage.v:114.14-114.20" *)
  wire [3:0] _T_196;
  (* src = "sodor_core_1stage.v:115.14-115.20" *)
  wire [3:0] _T_197;
  (* src = "sodor_core_1stage.v:117.14-117.20" *)
  wire [1:0] _T_208;
  (* src = "sodor_core_1stage.v:118.14-118.20" *)
  wire [1:0] _T_209;
  (* src = "sodor_core_1stage.v:33.9-33.14" *)
  wire _T_21;
  (* src = "sodor_core_1stage.v:119.14-119.20" *)
  wire [1:0] _T_210;
  (* src = "sodor_core_1stage.v:120.14-120.20" *)
  wire [1:0] _T_211;
  (* src = "sodor_core_1stage.v:121.14-121.20" *)
  wire [1:0] _T_212;
  (* src = "sodor_core_1stage.v:122.14-122.20" *)
  wire [1:0] _T_213;
  (* src = "sodor_core_1stage.v:123.14-123.20" *)
  wire [1:0] _T_214;
  (* src = "sodor_core_1stage.v:124.14-124.20" *)
  wire [1:0] _T_215;
  (* src = "sodor_core_1stage.v:125.14-125.20" *)
  wire [1:0] _T_216;
  (* src = "sodor_core_1stage.v:126.14-126.20" *)
  wire [1:0] _T_217;
  (* src = "sodor_core_1stage.v:127.14-127.20" *)
  wire [1:0] _T_218;
  (* src = "sodor_core_1stage.v:128.14-128.20" *)
  wire [1:0] _T_219;
  (* src = "sodor_core_1stage.v:129.14-129.20" *)
  wire [1:0] _T_220;
  (* src = "sodor_core_1stage.v:130.14-130.20" *)
  wire [1:0] _T_221;
  (* src = "sodor_core_1stage.v:131.14-131.20" *)
  wire [1:0] _T_222;
  (* src = "sodor_core_1stage.v:132.14-132.20" *)
  wire [1:0] _T_223;
  (* src = "sodor_core_1stage.v:133.14-133.20" *)
  wire [1:0] _T_224;
  (* src = "sodor_core_1stage.v:134.14-134.20" *)
  wire [1:0] _T_225;
  (* src = "sodor_core_1stage.v:135.14-135.20" *)
  wire [1:0] _T_226;
  (* src = "sodor_core_1stage.v:136.14-136.20" *)
  wire [1:0] _T_227;
  (* src = "sodor_core_1stage.v:137.14-137.20" *)
  wire [1:0] _T_228;
  (* src = "sodor_core_1stage.v:138.14-138.20" *)
  wire [1:0] _T_229;
  (* src = "sodor_core_1stage.v:34.9-34.14" *)
  wire _T_23;
  (* src = "sodor_core_1stage.v:139.14-139.20" *)
  wire [1:0] _T_230;
  (* src = "sodor_core_1stage.v:140.14-140.20" *)
  wire [1:0] _T_231;
  (* src = "sodor_core_1stage.v:141.14-141.20" *)
  wire [1:0] _T_232;
  (* src = "sodor_core_1stage.v:142.14-142.20" *)
  wire [1:0] _T_233;
  (* src = "sodor_core_1stage.v:143.14-143.20" *)
  wire [1:0] _T_234;
  (* src = "sodor_core_1stage.v:144.14-144.20" *)
  wire [1:0] _T_235;
  (* src = "sodor_core_1stage.v:145.14-145.20" *)
  wire [1:0] _T_236;
  (* src = "sodor_core_1stage.v:146.14-146.20" *)
  wire [1:0] _T_237;
  (* src = "sodor_core_1stage.v:147.14-147.20" *)
  wire [1:0] _T_238;
  (* src = "sodor_core_1stage.v:148.14-148.20" *)
  wire [1:0] _T_239;
  (* src = "sodor_core_1stage.v:149.14-149.20" *)
  wire [1:0] _T_240;
  (* src = "sodor_core_1stage.v:150.14-150.20" *)
  wire [1:0] _T_241;
  (* src = "sodor_core_1stage.v:151.14-151.20" *)
  wire [1:0] _T_242;
  (* src = "sodor_core_1stage.v:152.14-152.20" *)
  wire [1:0] _T_243;
  (* src = "sodor_core_1stage.v:153.14-153.20" *)
  wire [1:0] _T_244;
  (* src = "sodor_core_1stage.v:154.14-154.20" *)
  wire [1:0] _T_245;
  (* src = "sodor_core_1stage.v:155.14-155.20" *)
  wire [1:0] _T_246;
  (* src = "sodor_core_1stage.v:35.9-35.14" *)
  wire _T_25;
  (* src = "sodor_core_1stage.v:156.14-156.20" *)
  wire [1:0] _T_266;
  (* src = "sodor_core_1stage.v:157.14-157.20" *)
  wire [1:0] _T_267;
  (* src = "sodor_core_1stage.v:158.14-158.20" *)
  wire [1:0] _T_268;
  (* src = "sodor_core_1stage.v:159.14-159.20" *)
  wire [1:0] _T_269;
  (* src = "sodor_core_1stage.v:36.9-36.14" *)
  wire _T_27;
  (* src = "sodor_core_1stage.v:160.14-160.20" *)
  wire [1:0] _T_270;
  (* src = "sodor_core_1stage.v:161.14-161.20" *)
  wire [1:0] _T_271;
  (* src = "sodor_core_1stage.v:162.14-162.20" *)
  wire [1:0] _T_272;
  (* src = "sodor_core_1stage.v:163.14-163.20" *)
  wire [1:0] _T_273;
  (* src = "sodor_core_1stage.v:164.14-164.20" *)
  wire [1:0] _T_274;
  (* src = "sodor_core_1stage.v:165.14-165.20" *)
  wire [1:0] _T_275;
  (* src = "sodor_core_1stage.v:166.14-166.20" *)
  wire [1:0] _T_276;
  (* src = "sodor_core_1stage.v:167.14-167.20" *)
  wire [1:0] _T_277;
  (* src = "sodor_core_1stage.v:168.14-168.20" *)
  wire [1:0] _T_278;
  (* src = "sodor_core_1stage.v:169.14-169.20" *)
  wire [1:0] _T_279;
  (* src = "sodor_core_1stage.v:170.14-170.20" *)
  wire [1:0] _T_280;
  (* src = "sodor_core_1stage.v:171.14-171.20" *)
  wire [1:0] _T_281;
  (* src = "sodor_core_1stage.v:172.14-172.20" *)
  wire [1:0] _T_282;
  (* src = "sodor_core_1stage.v:173.14-173.20" *)
  wire [1:0] _T_283;
  (* src = "sodor_core_1stage.v:174.14-174.20" *)
  wire [1:0] _T_284;
  (* src = "sodor_core_1stage.v:175.14-175.20" *)
  wire [1:0] _T_285;
  (* src = "sodor_core_1stage.v:176.14-176.20" *)
  wire [1:0] _T_286;
  (* src = "sodor_core_1stage.v:177.14-177.20" *)
  wire [1:0] _T_287;
  (* src = "sodor_core_1stage.v:178.14-178.20" *)
  wire [1:0] _T_288;
  (* src = "sodor_core_1stage.v:179.14-179.20" *)
  wire [1:0] _T_289;
  (* src = "sodor_core_1stage.v:37.9-37.14" *)
  wire _T_29;
  (* src = "sodor_core_1stage.v:180.14-180.20" *)
  wire [1:0] _T_290;
  (* src = "sodor_core_1stage.v:181.14-181.20" *)
  wire [1:0] _T_291;
  (* src = "sodor_core_1stage.v:182.14-182.20" *)
  wire [1:0] _T_292;
  (* src = "sodor_core_1stage.v:183.14-183.20" *)
  wire [1:0] _T_293;
  (* src = "sodor_core_1stage.v:184.14-184.20" *)
  wire [1:0] _T_294;
  (* src = "sodor_core_1stage.v:185.14-185.20" *)
  wire [1:0] _T_295;
  (* src = "sodor_core_1stage.v:23.9-23.13" *)
  wire _T_3;
  (* src = "sodor_core_1stage.v:186.14-186.20" *)
  wire [3:0] _T_303;
  (* src = "sodor_core_1stage.v:187.14-187.20" *)
  wire [3:0] _T_304;
  (* src = "sodor_core_1stage.v:188.14-188.20" *)
  wire [3:0] _T_305;
  (* src = "sodor_core_1stage.v:189.14-189.20" *)
  wire [3:0] _T_306;
  (* src = "sodor_core_1stage.v:190.14-190.20" *)
  wire [3:0] _T_307;
  (* src = "sodor_core_1stage.v:191.14-191.20" *)
  wire [3:0] _T_308;
  (* src = "sodor_core_1stage.v:192.14-192.20" *)
  wire [3:0] _T_309;
  (* src = "sodor_core_1stage.v:38.9-38.14" *)
  wire _T_31;
  (* src = "sodor_core_1stage.v:193.14-193.20" *)
  wire [3:0] _T_310;
  (* src = "sodor_core_1stage.v:194.14-194.20" *)
  wire [3:0] _T_311;
  (* src = "sodor_core_1stage.v:195.14-195.20" *)
  wire [3:0] _T_312;
  (* src = "sodor_core_1stage.v:196.14-196.20" *)
  wire [3:0] _T_313;
  (* src = "sodor_core_1stage.v:197.14-197.20" *)
  wire [3:0] _T_314;
  (* src = "sodor_core_1stage.v:198.14-198.20" *)
  wire [3:0] _T_315;
  (* src = "sodor_core_1stage.v:199.14-199.20" *)
  wire [3:0] _T_316;
  (* src = "sodor_core_1stage.v:200.14-200.20" *)
  wire [3:0] _T_317;
  (* src = "sodor_core_1stage.v:201.14-201.20" *)
  wire [3:0] _T_318;
  (* src = "sodor_core_1stage.v:202.14-202.20" *)
  wire [3:0] _T_319;
  (* src = "sodor_core_1stage.v:203.14-203.20" *)
  wire [3:0] _T_320;
  (* src = "sodor_core_1stage.v:204.14-204.20" *)
  wire [3:0] _T_321;
  (* src = "sodor_core_1stage.v:205.14-205.20" *)
  wire [3:0] _T_322;
  (* src = "sodor_core_1stage.v:206.14-206.20" *)
  wire [3:0] _T_323;
  (* src = "sodor_core_1stage.v:207.14-207.20" *)
  wire [3:0] _T_324;
  (* src = "sodor_core_1stage.v:208.14-208.20" *)
  wire [3:0] _T_325;
  (* src = "sodor_core_1stage.v:209.14-209.20" *)
  wire [3:0] _T_326;
  (* src = "sodor_core_1stage.v:210.14-210.20" *)
  wire [3:0] _T_327;
  (* src = "sodor_core_1stage.v:211.14-211.20" *)
  wire [3:0] _T_328;
  (* src = "sodor_core_1stage.v:212.14-212.20" *)
  wire [3:0] _T_329;
  (* src = "sodor_core_1stage.v:40.9-40.14" *)
  wire _T_33;
  (* src = "sodor_core_1stage.v:213.14-213.20" *)
  wire [3:0] _T_330;
  (* src = "sodor_core_1stage.v:214.14-214.20" *)
  wire [3:0] _T_331;
  (* src = "sodor_core_1stage.v:215.14-215.20" *)
  wire [3:0] _T_332;
  (* src = "sodor_core_1stage.v:216.14-216.20" *)
  wire [3:0] _T_333;
  (* src = "sodor_core_1stage.v:217.14-217.20" *)
  wire [3:0] _T_334;
  (* src = "sodor_core_1stage.v:218.14-218.20" *)
  wire [3:0] _T_335;
  (* src = "sodor_core_1stage.v:219.14-219.20" *)
  wire [3:0] _T_336;
  (* src = "sodor_core_1stage.v:220.14-220.20" *)
  wire [3:0] _T_337;
  (* src = "sodor_core_1stage.v:221.14-221.20" *)
  wire [3:0] _T_338;
  (* src = "sodor_core_1stage.v:222.14-222.20" *)
  wire [3:0] _T_339;
  (* src = "sodor_core_1stage.v:223.14-223.20" *)
  wire [3:0] _T_340;
  (* src = "sodor_core_1stage.v:224.14-224.20" *)
  wire [3:0] _T_341;
  (* src = "sodor_core_1stage.v:225.14-225.20" *)
  wire [3:0] _T_342;
  (* src = "sodor_core_1stage.v:226.14-226.20" *)
  wire [3:0] _T_343;
  (* src = "sodor_core_1stage.v:227.14-227.20" *)
  wire [3:0] _T_344;
  (* src = "sodor_core_1stage.v:41.9-41.14" *)
  wire _T_35;
  (* src = "sodor_core_1stage.v:228.14-228.20" *)
  wire [1:0] _T_352;
  (* src = "sodor_core_1stage.v:229.14-229.20" *)
  wire [1:0] _T_353;
  (* src = "sodor_core_1stage.v:230.14-230.20" *)
  wire [1:0] _T_354;
  (* src = "sodor_core_1stage.v:231.14-231.20" *)
  wire [1:0] _T_355;
  (* src = "sodor_core_1stage.v:232.14-232.20" *)
  wire [1:0] _T_356;
  (* src = "sodor_core_1stage.v:233.14-233.20" *)
  wire [1:0] _T_357;
  (* src = "sodor_core_1stage.v:234.14-234.20" *)
  wire [1:0] _T_358;
  (* src = "sodor_core_1stage.v:235.14-235.20" *)
  wire [1:0] _T_359;
  (* src = "sodor_core_1stage.v:236.14-236.20" *)
  wire [1:0] _T_360;
  (* src = "sodor_core_1stage.v:237.14-237.20" *)
  wire [1:0] _T_361;
  (* src = "sodor_core_1stage.v:238.14-238.20" *)
  wire [1:0] _T_362;
  (* src = "sodor_core_1stage.v:239.14-239.20" *)
  wire [1:0] _T_363;
  (* src = "sodor_core_1stage.v:240.14-240.20" *)
  wire [1:0] _T_364;
  (* src = "sodor_core_1stage.v:241.14-241.20" *)
  wire [1:0] _T_365;
  (* src = "sodor_core_1stage.v:242.14-242.20" *)
  wire [1:0] _T_366;
  (* src = "sodor_core_1stage.v:243.14-243.20" *)
  wire [1:0] _T_367;
  (* src = "sodor_core_1stage.v:244.14-244.20" *)
  wire [1:0] _T_368;
  (* src = "sodor_core_1stage.v:245.14-245.20" *)
  wire [1:0] _T_369;
  (* src = "sodor_core_1stage.v:42.9-42.14" *)
  wire _T_37;
  (* src = "sodor_core_1stage.v:246.14-246.20" *)
  wire [1:0] _T_370;
  (* src = "sodor_core_1stage.v:247.14-247.20" *)
  wire [1:0] _T_371;
  (* src = "sodor_core_1stage.v:248.14-248.20" *)
  wire [1:0] _T_372;
  (* src = "sodor_core_1stage.v:249.14-249.20" *)
  wire [1:0] _T_373;
  (* src = "sodor_core_1stage.v:250.14-250.20" *)
  wire [1:0] _T_374;
  (* src = "sodor_core_1stage.v:251.14-251.20" *)
  wire [1:0] _T_375;
  (* src = "sodor_core_1stage.v:252.14-252.20" *)
  wire [1:0] _T_376;
  (* src = "sodor_core_1stage.v:253.14-253.20" *)
  wire [1:0] _T_377;
  (* src = "sodor_core_1stage.v:254.14-254.20" *)
  wire [1:0] _T_378;
  (* src = "sodor_core_1stage.v:255.14-255.20" *)
  wire [1:0] _T_379;
  (* src = "sodor_core_1stage.v:256.14-256.20" *)
  wire [1:0] _T_380;
  (* src = "sodor_core_1stage.v:257.14-257.20" *)
  wire [1:0] _T_381;
  (* src = "sodor_core_1stage.v:258.14-258.20" *)
  wire [1:0] _T_382;
  (* src = "sodor_core_1stage.v:259.14-259.20" *)
  wire [1:0] _T_383;
  (* src = "sodor_core_1stage.v:260.14-260.20" *)
  wire [1:0] _T_384;
  (* src = "sodor_core_1stage.v:261.14-261.20" *)
  wire [1:0] _T_385;
  (* src = "sodor_core_1stage.v:262.14-262.20" *)
  wire [1:0] _T_386;
  (* src = "sodor_core_1stage.v:263.14-263.20" *)
  wire [1:0] _T_387;
  (* src = "sodor_core_1stage.v:264.14-264.20" *)
  wire [1:0] _T_388;
  (* src = "sodor_core_1stage.v:265.14-265.20" *)
  wire [1:0] _T_389;
  (* src = "sodor_core_1stage.v:44.9-44.14" *)
  wire _T_39;
  (* src = "sodor_core_1stage.v:266.14-266.20" *)
  wire [1:0] _T_390;
  (* src = "sodor_core_1stage.v:267.14-267.20" *)
  wire [1:0] _T_391;
  (* src = "sodor_core_1stage.v:268.14-268.20" *)
  wire [1:0] _T_392;
  (* src = "sodor_core_1stage.v:269.14-269.20" *)
  wire [1:0] _T_393;
  (* src = "sodor_core_1stage.v:270.9-270.15" *)
  wire _T_407;
  (* src = "sodor_core_1stage.v:271.9-271.15" *)
  wire _T_408;
  (* src = "sodor_core_1stage.v:272.9-272.15" *)
  wire _T_409;
  (* src = "sodor_core_1stage.v:45.9-45.14" *)
  wire _T_41;
  (* src = "sodor_core_1stage.v:273.9-273.15" *)
  wire _T_410;
  (* src = "sodor_core_1stage.v:274.9-274.15" *)
  wire _T_411;
  (* src = "sodor_core_1stage.v:275.9-275.15" *)
  wire _T_412;
  (* src = "sodor_core_1stage.v:46.9-46.14" *)
  wire _T_43;
  (* src = "sodor_core_1stage.v:276.9-276.15" *)
  wire _T_436;
  (* src = "sodor_core_1stage.v:279.9-279.15" *)
  wire _T_437;
  (* src = "sodor_core_1stage.v:280.9-280.15" *)
  wire _T_438;
  (* src = "sodor_core_1stage.v:282.9-282.15" *)
  wire _T_444;
  (* src = "sodor_core_1stage.v:283.9-283.15" *)
  wire _T_445;
  (* src = "sodor_core_1stage.v:284.9-284.15" *)
  wire _T_446;
  (* src = "sodor_core_1stage.v:285.9-285.15" *)
  wire _T_447;
  (* src = "sodor_core_1stage.v:286.9-286.15" *)
  wire _T_448;
  (* src = "sodor_core_1stage.v:287.9-287.15" *)
  wire _T_449;
  (* src = "sodor_core_1stage.v:47.9-47.14" *)
  wire _T_45;
  (* src = "sodor_core_1stage.v:288.9-288.15" *)
  wire _T_450;
  (* src = "sodor_core_1stage.v:289.9-289.15" *)
  wire _T_451;
  (* src = "sodor_core_1stage.v:290.9-290.15" *)
  wire _T_452;
  (* src = "sodor_core_1stage.v:291.9-291.15" *)
  wire _T_453;
  (* src = "sodor_core_1stage.v:292.9-292.15" *)
  wire _T_454;
  (* src = "sodor_core_1stage.v:293.9-293.15" *)
  wire _T_455;
  (* src = "sodor_core_1stage.v:294.9-294.15" *)
  wire _T_456;
  (* src = "sodor_core_1stage.v:295.9-295.15" *)
  wire _T_457;
  (* src = "sodor_core_1stage.v:296.9-296.15" *)
  wire _T_458;
  (* src = "sodor_core_1stage.v:297.9-297.15" *)
  wire _T_459;
  (* src = "sodor_core_1stage.v:298.9-298.15" *)
  wire _T_460;
  (* src = "sodor_core_1stage.v:299.9-299.15" *)
  wire _T_461;
  (* src = "sodor_core_1stage.v:300.9-300.15" *)
  wire _T_462;
  (* src = "sodor_core_1stage.v:301.9-301.15" *)
  wire _T_463;
  (* src = "sodor_core_1stage.v:302.9-302.15" *)
  wire _T_464;
  (* src = "sodor_core_1stage.v:303.9-303.15" *)
  wire _T_465;
  (* src = "sodor_core_1stage.v:304.9-304.15" *)
  wire _T_466;
  (* src = "sodor_core_1stage.v:305.9-305.15" *)
  wire _T_467;
  (* src = "sodor_core_1stage.v:306.9-306.15" *)
  wire _T_468;
  (* src = "sodor_core_1stage.v:307.9-307.15" *)
  wire _T_469;
  (* src = "sodor_core_1stage.v:48.9-48.14" *)
  wire _T_47;
  (* src = "sodor_core_1stage.v:308.9-308.15" *)
  wire _T_470;
  (* src = "sodor_core_1stage.v:309.9-309.15" *)
  wire _T_471;
  (* src = "sodor_core_1stage.v:310.9-310.15" *)
  wire _T_472;
  (* src = "sodor_core_1stage.v:311.9-311.15" *)
  wire _T_473;
  (* src = "sodor_core_1stage.v:312.9-312.15" *)
  wire _T_474;
  (* src = "sodor_core_1stage.v:313.9-313.15" *)
  wire _T_475;
  (* src = "sodor_core_1stage.v:314.9-314.15" *)
  wire _T_476;
  (* src = "sodor_core_1stage.v:315.9-315.15" *)
  wire _T_477;
  (* src = "sodor_core_1stage.v:316.9-316.15" *)
  wire _T_478;
  (* src = "sodor_core_1stage.v:317.9-317.15" *)
  wire _T_479;
  (* src = "sodor_core_1stage.v:318.9-318.15" *)
  wire _T_480;
  (* src = "sodor_core_1stage.v:319.9-319.15" *)
  wire _T_481;
  (* src = "sodor_core_1stage.v:320.9-320.15" *)
  wire _T_482;
  (* src = "sodor_core_1stage.v:321.9-321.15" *)
  wire _T_483;
  (* src = "sodor_core_1stage.v:322.9-322.15" *)
  wire _T_484;
  (* src = "sodor_core_1stage.v:49.9-49.14" *)
  wire _T_49;
  (* src = "sodor_core_1stage.v:24.9-24.13" *)
  wire _T_5;
  (* src = "sodor_core_1stage.v:50.9-50.14" *)
  wire _T_51;
  (* src = "sodor_core_1stage.v:51.9-51.14" *)
  wire _T_53;
  (* src = "sodor_core_1stage.v:324.9-324.15" *)
  wire _T_537;
  (* src = "sodor_core_1stage.v:325.9-325.15" *)
  wire _T_538;
  (* src = "sodor_core_1stage.v:326.9-326.15" *)
  wire _T_539;
  (* src = "sodor_core_1stage.v:327.9-327.15" *)
  wire _T_540;
  (* src = "sodor_core_1stage.v:52.9-52.14" *)
  wire _T_55;
  (* src = "sodor_core_1stage.v:53.9-53.14" *)
  wire _T_57;
  (* src = "sodor_core_1stage.v:328.14-328.20" *)
  wire [2:0] _T_583;
  (* src = "sodor_core_1stage.v:329.14-329.20" *)
  wire [2:0] _T_584;
  (* src = "sodor_core_1stage.v:330.14-330.20" *)
  wire [2:0] _T_585;
  (* src = "sodor_core_1stage.v:331.14-331.20" *)
  wire [2:0] _T_586;
  (* src = "sodor_core_1stage.v:332.14-332.20" *)
  wire [2:0] _T_587;
  (* src = "sodor_core_1stage.v:333.14-333.20" *)
  wire [2:0] _T_588;
  (* src = "sodor_core_1stage.v:334.14-334.20" *)
  wire [2:0] _T_589;
  (* src = "sodor_core_1stage.v:54.9-54.14" *)
  wire _T_59;
  (* src = "sodor_core_1stage.v:335.14-335.20" *)
  wire [2:0] _T_593;
  (* src = "sodor_core_1stage.v:336.14-336.20" *)
  wire [2:0] _T_594;
  (* src = "sodor_core_1stage.v:337.14-337.20" *)
  wire [2:0] _T_595;
  (* src = "sodor_core_1stage.v:338.14-338.20" *)
  wire [2:0] _T_596;
  (* src = "sodor_core_1stage.v:339.14-339.20" *)
  wire [2:0] _T_597;
  (* src = "sodor_core_1stage.v:340.14-340.20" *)
  wire [2:0] _T_598;
  (* src = "sodor_core_1stage.v:341.14-341.20" *)
  wire [2:0] _T_599;
  (* src = "sodor_core_1stage.v:342.14-342.20" *)
  wire [2:0] _T_600;
  (* src = "sodor_core_1stage.v:343.14-343.20" *)
  wire [2:0] _T_601;
  (* src = "sodor_core_1stage.v:344.14-344.20" *)
  wire [2:0] _T_602;
  (* src = "sodor_core_1stage.v:345.14-345.20" *)
  wire [2:0] _T_603;
  (* src = "sodor_core_1stage.v:346.14-346.20" *)
  wire [2:0] _T_604;
  (* src = "sodor_core_1stage.v:347.14-347.20" *)
  wire [2:0] _T_605;
  (* src = "sodor_core_1stage.v:348.14-348.20" *)
  wire [2:0] _T_606;
  (* src = "sodor_core_1stage.v:349.14-349.20" *)
  wire [2:0] _T_607;
  (* src = "sodor_core_1stage.v:350.14-350.20" *)
  wire [2:0] _T_608;
  (* src = "sodor_core_1stage.v:351.14-351.20" *)
  wire [2:0] _T_609;
  (* src = "sodor_core_1stage.v:55.9-55.14" *)
  wire _T_61;
  (* src = "sodor_core_1stage.v:352.14-352.20" *)
  wire [2:0] _T_610;
  (* src = "sodor_core_1stage.v:353.14-353.20" *)
  wire [2:0] _T_611;
  (* src = "sodor_core_1stage.v:354.14-354.20" *)
  wire [2:0] _T_612;
  (* src = "sodor_core_1stage.v:355.14-355.20" *)
  wire [2:0] _T_613;
  (* src = "sodor_core_1stage.v:356.14-356.20" *)
  wire [2:0] _T_614;
  (* src = "sodor_core_1stage.v:357.14-357.20" *)
  wire [2:0] _T_615;
  (* src = "sodor_core_1stage.v:358.14-358.20" *)
  wire [2:0] _T_616;
  (* src = "sodor_core_1stage.v:359.14-359.20" *)
  wire [2:0] _T_617;
  (* src = "sodor_core_1stage.v:360.14-360.20" *)
  wire [2:0] _T_618;
  (* src = "sodor_core_1stage.v:361.14-361.20" *)
  wire [2:0] _T_619;
  (* src = "sodor_core_1stage.v:362.14-362.20" *)
  wire [2:0] _T_620;
  (* src = "sodor_core_1stage.v:363.14-363.20" *)
  wire [2:0] _T_621;
  (* src = "sodor_core_1stage.v:364.14-364.20" *)
  wire [2:0] _T_622;
  (* src = "sodor_core_1stage.v:365.14-365.20" *)
  wire [2:0] _T_623;
  (* src = "sodor_core_1stage.v:366.14-366.20" *)
  wire [2:0] _T_624;
  (* src = "sodor_core_1stage.v:367.14-367.20" *)
  wire [2:0] _T_625;
  (* src = "sodor_core_1stage.v:368.14-368.20" *)
  wire [2:0] _T_626;
  (* src = "sodor_core_1stage.v:369.14-369.20" *)
  wire [2:0] _T_627;
  (* src = "sodor_core_1stage.v:370.14-370.20" *)
  wire [2:0] _T_628;
  (* src = "sodor_core_1stage.v:371.14-371.20" *)
  wire [2:0] _T_629;
  (* src = "sodor_core_1stage.v:56.9-56.14" *)
  wire _T_63;
  (* src = "sodor_core_1stage.v:372.14-372.20" *)
  wire [2:0] _T_630;
  (* src = "sodor_core_1stage.v:373.14-373.20" *)
  wire [2:0] _T_631;
  (* src = "sodor_core_1stage.v:374.14-374.20" *)
  wire [2:0] _T_632;
  (* src = "sodor_core_1stage.v:375.14-375.20" *)
  wire [2:0] _T_633;
  (* src = "sodor_core_1stage.v:376.14-376.20" *)
  wire [2:0] _T_634;
  (* src = "sodor_core_1stage.v:377.14-377.20" *)
  wire [2:0] _T_635;
  (* src = "sodor_core_1stage.v:378.14-378.20" *)
  wire [2:0] _T_636;
  (* src = "sodor_core_1stage.v:379.14-379.20" *)
  wire [2:0] _T_637;
  (* src = "sodor_core_1stage.v:380.14-380.20" *)
  wire [2:0] _T_638;
  (* src = "sodor_core_1stage.v:382.14-382.20" *)
  wire [2:0] _T_643;
  (* src = "sodor_core_1stage.v:383.14-383.20" *)
  wire [2:0] _T_645;
  (* src = "sodor_core_1stage.v:384.14-384.20" *)
  wire [2:0] _T_648;
  (* src = "sodor_core_1stage.v:57.9-57.14" *)
  wire _T_65;
  (* src = "sodor_core_1stage.v:385.14-385.20" *)
  wire [2:0] _T_651;
  (* src = "sodor_core_1stage.v:386.14-386.20" *)
  wire [2:0] _T_653;
  (* src = "sodor_core_1stage.v:387.14-387.20" *)
  wire [2:0] _T_655;
  (* src = "sodor_core_1stage.v:388.14-388.20" *)
  wire [2:0] _T_658;
  (* src = "sodor_core_1stage.v:389.14-389.20" *)
  wire [2:0] _T_659;
  (* src = "sodor_core_1stage.v:390.14-390.20" *)
  wire [2:0] _T_660;
  (* src = "sodor_core_1stage.v:391.14-391.20" *)
  wire [2:0] _T_661;
  (* src = "sodor_core_1stage.v:392.14-392.20" *)
  wire [2:0] _T_662;
  (* src = "sodor_core_1stage.v:393.14-393.20" *)
  wire [2:0] _T_663;
  (* src = "sodor_core_1stage.v:394.14-394.20" *)
  wire [2:0] _T_664;
  (* src = "sodor_core_1stage.v:395.14-395.20" *)
  wire [2:0] _T_665;
  (* src = "sodor_core_1stage.v:396.14-396.20" *)
  wire [2:0] _T_666;
  (* src = "sodor_core_1stage.v:58.9-58.14" *)
  wire _T_67;
  (* src = "sodor_core_1stage.v:59.9-59.14" *)
  wire _T_69;
  (* src = "sodor_core_1stage.v:25.9-25.13" *)
  wire _T_7;
  (* src = "sodor_core_1stage.v:60.9-60.14" *)
  wire _T_71;
  (* src = "sodor_core_1stage.v:61.9-61.14" *)
  wire _T_73;
  (* src = "sodor_core_1stage.v:62.9-62.14" *)
  wire _T_75;
  (* src = "sodor_core_1stage.v:63.9-63.14" *)
  wire _T_77;
  (* src = "sodor_core_1stage.v:64.9-64.14" *)
  wire _T_79;
  (* src = "sodor_core_1stage.v:65.9-65.14" *)
  wire _T_81;
  (* src = "sodor_core_1stage.v:66.9-66.14" *)
  wire _T_83;
  (* src = "sodor_core_1stage.v:67.9-67.14" *)
  wire _T_85;
  (* src = "sodor_core_1stage.v:68.9-68.14" *)
  wire _T_87;
  (* src = "sodor_core_1stage.v:69.9-69.14" *)
  wire _T_89;
  (* src = "sodor_core_1stage.v:26.9-26.13" *)
  wire _T_9;
  (* src = "sodor_core_1stage.v:70.9-70.14" *)
  wire _T_91;
  (* src = "sodor_core_1stage.v:71.9-71.14" *)
  wire _T_93;
  (* src = "sodor_core_1stage.v:72.9-72.14" *)
  wire _T_95;
  (* src = "sodor_core_1stage.v:73.9-73.14" *)
  wire _T_97;
  (* src = "sodor_core_1stage.v:74.9-74.14" *)
  wire _T_99;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev100251__WIRE__T_33;
  wire __MUX_ternarysodor_core_1stagev100251__WIRE__T_33;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev101252__WIRE__T_31;
  wire __MUX_ternarysodor_core_1stagev101252__WIRE__T_31;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev102253__WIRE__T_29;
  wire __MUX_ternarysodor_core_1stagev102253__WIRE__T_29;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev103254__WIRE__T_27;
  wire __MUX_ternarysodor_core_1stagev103254__WIRE__T_27;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev104255__WIRE__T_25;
  wire __MUX_ternarysodor_core_1stagev104255__WIRE__T_25;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev105256__WIRE__T_23;
  wire __MUX_ternarysodor_core_1stagev105256__WIRE__T_23;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev106257__WIRE__T_21;
  wire __MUX_ternarysodor_core_1stagev106257__WIRE__T_21;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev107258__WIRE__T_19;
  wire __MUX_ternarysodor_core_1stagev107258__WIRE__T_19;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev108259__WIRE__T_17;
  wire __MUX_ternarysodor_core_1stagev108259__WIRE__T_17;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev109260__WIRE__T_15;
  wire __MUX_ternarysodor_core_1stagev109260__WIRE__T_15;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev110261__WIRE__T_13;
  wire __MUX_ternarysodor_core_1stagev110261__WIRE__T_13;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev111262__WIRE__T_11;
  wire __MUX_ternarysodor_core_1stagev111262__WIRE__T_11;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev112263__WIRE__T_9;
  wire __MUX_ternarysodor_core_1stagev112263__WIRE__T_9;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev113264__WIRE__T_7;
  wire __MUX_ternarysodor_core_1stagev113264__WIRE__T_7;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev114265__WIRE__T_5;
  wire __MUX_ternarysodor_core_1stagev114265__WIRE__T_5;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev115266__WIRE__T_3;
  wire __MUX_ternarysodor_core_1stagev115266__WIRE__T_3;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev116267__WIRE__T_1;
  wire __MUX_ternarysodor_core_1stagev116267__WIRE__T_1;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev117268__WIRE__T_79;
  wire __MUX_ternarysodor_core_1stagev117268__WIRE__T_79;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev118269__WIRE__T_77;
  wire __MUX_ternarysodor_core_1stagev118269__WIRE__T_77;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev119270__WIRE__T_75;
  wire __MUX_ternarysodor_core_1stagev119270__WIRE__T_75;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev120271__WIRE__T_73;
  wire __MUX_ternarysodor_core_1stagev120271__WIRE__T_73;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev121272__WIRE__T_71;
  wire __MUX_ternarysodor_core_1stagev121272__WIRE__T_71;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev122273__WIRE__T_69;
  wire __MUX_ternarysodor_core_1stagev122273__WIRE__T_69;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev123274__WIRE__T_67;
  wire __MUX_ternarysodor_core_1stagev123274__WIRE__T_67;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev124275__WIRE__T_65;
  wire __MUX_ternarysodor_core_1stagev124275__WIRE__T_65;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev125276__WIRE__T_63;
  wire __MUX_ternarysodor_core_1stagev125276__WIRE__T_63;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev126277__WIRE__T_61;
  wire __MUX_ternarysodor_core_1stagev126277__WIRE__T_61;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev127278__WIRE__T_59;
  wire __MUX_ternarysodor_core_1stagev127278__WIRE__T_59;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev128279__WIRE__T_57;
  wire __MUX_ternarysodor_core_1stagev128279__WIRE__T_57;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev129280__WIRE__T_55;
  wire __MUX_ternarysodor_core_1stagev129280__WIRE__T_55;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev130281__WIRE__T_53;
  wire __MUX_ternarysodor_core_1stagev130281__WIRE__T_53;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev131282__WIRE__T_51;
  wire __MUX_ternarysodor_core_1stagev131282__WIRE__T_51;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev132283__WIRE__T_49;
  wire __MUX_ternarysodor_core_1stagev132283__WIRE__T_49;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev133284__WIRE__T_47;
  wire __MUX_ternarysodor_core_1stagev133284__WIRE__T_47;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev134285__WIRE__T_45;
  wire __MUX_ternarysodor_core_1stagev134285__WIRE__T_45;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev135286__WIRE__T_43;
  wire __MUX_ternarysodor_core_1stagev135286__WIRE__T_43;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev136287__WIRE__T_41;
  wire __MUX_ternarysodor_core_1stagev136287__WIRE__T_41;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev137288__WIRE__T_39;
  wire __MUX_ternarysodor_core_1stagev137288__WIRE__T_39;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev138289__WIRE__T_37;
  wire __MUX_ternarysodor_core_1stagev138289__WIRE__T_37;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev139290__WIRE__T_35;
  wire __MUX_ternarysodor_core_1stagev139290__WIRE__T_35;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev186337__WIRE__T_85;
  wire __MUX_ternarysodor_core_1stagev186337__WIRE__T_85;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev187338__WIRE__T_83;
  wire __MUX_ternarysodor_core_1stagev187338__WIRE__T_83;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev188339__WIRE__T_81;
  wire __MUX_ternarysodor_core_1stagev188339__WIRE__T_81;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev282463__WIRE__T_97;
  wire __MUX_ternarysodor_core_1stagev282463__WIRE__T_97;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev283464__WIRE__T_95;
  wire __MUX_ternarysodor_core_1stagev283464__WIRE__T_95;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev284465__WIRE__T_93;
  wire __MUX_ternarysodor_core_1stagev284465__WIRE__T_93;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev285466__WIRE__T_91;
  wire __MUX_ternarysodor_core_1stagev285466__WIRE__T_91;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev286467__WIRE__T_89;
  wire __MUX_ternarysodor_core_1stagev286467__WIRE__T_89;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev287468__WIRE__T_87;
  wire __MUX_ternarysodor_core_1stagev287468__WIRE__T_87;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev382573__WIRE_io_dat_br_eq;
  wire __MUX_ternarysodor_core_1stagev382573__WIRE_io_dat_br_eq;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev384576__WIRE_io_dat_br_lt;
  wire __MUX_ternarysodor_core_1stagev384576__WIRE_io_dat_br_lt;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev385578__WIRE_io_dat_br_ltu;
  wire __MUX_ternarysodor_core_1stagev385578__WIRE_io_dat_br_ltu;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev388582__WIRE_eqsodor_core_1stagev388581_Y;
  wire __MUX_ternarysodor_core_1stagev388582__WIRE_eqsodor_core_1stagev388581_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev389584__WIRE_eqsodor_core_1stagev389583_Y;
  wire __MUX_ternarysodor_core_1stagev389584__WIRE_eqsodor_core_1stagev389583_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev390586__WIRE_eqsodor_core_1stagev390585_Y;
  wire __MUX_ternarysodor_core_1stagev390586__WIRE_eqsodor_core_1stagev390585_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev391588__WIRE_eqsodor_core_1stagev391587_Y;
  wire __MUX_ternarysodor_core_1stagev391588__WIRE_eqsodor_core_1stagev391587_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev392590__WIRE_eqsodor_core_1stagev392589_Y;
  wire __MUX_ternarysodor_core_1stagev392590__WIRE_eqsodor_core_1stagev392589_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev393592__WIRE_eqsodor_core_1stagev393591_Y;
  wire __MUX_ternarysodor_core_1stagev393592__WIRE_eqsodor_core_1stagev393591_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev394594__WIRE_eqsodor_core_1stagev394593_Y;
  wire __MUX_ternarysodor_core_1stagev394594__WIRE_eqsodor_core_1stagev394593_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev395596__WIRE_eqsodor_core_1stagev395595_Y;
  wire __MUX_ternarysodor_core_1stagev395596__WIRE_eqsodor_core_1stagev395595_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev396598__WIRE_eqsodor_core_1stagev396597_Y;
  wire __MUX_ternarysodor_core_1stagev396598__WIRE_eqsodor_core_1stagev396597_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev400608__WIRE_csr_ren;
  wire __MUX_ternarysodor_core_1stagev400608__WIRE_csr_ren;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev405624__WIRE_orsodor_core_1stagev405623_Y;
  wire __MUX_ternarysodor_core_1stagev405624__WIRE_orsodor_core_1stagev405623_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev410630__WIRE_orsodor_core_1stagev410629_Y;
  wire __MUX_ternarysodor_core_1stagev410630__WIRE_orsodor_core_1stagev410629_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y;
  wire __MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y;
  (* src = "sodor_core_1stage.v:281.9-281.14" *)
  wire cs0_2;
  (* src = "sodor_core_1stage.v:381.14-381.19" *)
  wire [2:0] cs0_6;
  (* src = "sodor_core_1stage.v:116.14-116.24" *)
  wire [3:0] cs_br_type;
  (* src = "sodor_core_1stage.v:78.9-78.20" *)
  wire cs_val_inst;
  (* src = "sodor_core_1stage.v:400.14-400.21" *)
  wire [2:0] csr_cmd;
  (* src = "sodor_core_1stage.v:399.9-399.16" *)
  wire csr_ren;
  (* src = "sodor_core_1stage.v:15.17-15.31" *)
  output [3:0] io_ctl_alu_fun;
  wire [3:0] io_ctl_alu_fun;
  (* src = "sodor_core_1stage.v:18.17-18.31" *)
  output [2:0] io_ctl_csr_cmd;
  wire [2:0] io_ctl_csr_cmd;
  (* src = "sodor_core_1stage.v:19.17-19.33" *)
  output io_ctl_exception;
  wire io_ctl_exception;
  (* src = "sodor_core_1stage.v:13.17-13.31" *)
  output [1:0] io_ctl_op1_sel;
  wire [1:0] io_ctl_op1_sel;
  (* src = "sodor_core_1stage.v:14.17-14.31" *)
  output [1:0] io_ctl_op2_sel;
  wire [1:0] io_ctl_op2_sel;
  (* src = "sodor_core_1stage.v:12.17-12.30" *)
  output [2:0] io_ctl_pc_sel;
  wire [2:0] io_ctl_pc_sel;
  (* src = "sodor_core_1stage.v:17.17-17.30" *)
  output io_ctl_rf_wen;
  wire io_ctl_rf_wen;
  (* src = "sodor_core_1stage.v:11.17-11.29" *)
  output io_ctl_stall;
  wire io_ctl_stall;
  (* src = "sodor_core_1stage.v:16.17-16.30" *)
  output [1:0] io_ctl_wb_sel;
  wire [1:0] io_ctl_wb_sel;
  (* src = "sodor_core_1stage.v:7.17-7.29" *)
  input io_dat_br_eq;
  wire io_dat_br_eq;
  (* src = "sodor_core_1stage.v:8.17-8.29" *)
  input io_dat_br_lt;
  wire io_dat_br_lt;
  (* src = "sodor_core_1stage.v:9.17-9.30" *)
  input io_dat_br_ltu;
  wire io_dat_br_ltu;
  (* src = "sodor_core_1stage.v:10.17-10.32" *)
  input io_dat_csr_eret;
  wire io_dat_csr_eret;
  (* src = "sodor_core_1stage.v:6.17-6.28" *)
  input [31:0] io_dat_inst;
  wire [31:0] io_dat_inst;
  (* src = "sodor_core_1stage.v:3.17-3.37" *)
  output io_dmem_req_bits_fcn;
  wire io_dmem_req_bits_fcn;
  (* src = "sodor_core_1stage.v:4.17-4.37" *)
  output [2:0] io_dmem_req_bits_typ;
  wire [2:0] io_dmem_req_bits_typ;
  (* src = "sodor_core_1stage.v:2.17-2.34" *)
  output io_dmem_req_valid;
  wire io_dmem_req_valid;
  (* src = "sodor_core_1stage.v:5.17-5.35" *)
  input io_dmem_resp_valid;
  wire io_dmem_resp_valid;
  (* meta_reset = 32'd1 *)
  input metaReset_CtlPath;
  wire metaReset_CtlPath;
  assign csr_ren = _046_ & (* src = "sodor_core_1stage.v:399.19-399.69" *) _003_;
  assign _000_ = io_dmem_req_valid & (* src = "sodor_core_1stage.v:404.27-404.53" *) io_dmem_resp_valid;
  assign _T_1 = 10'h103 == (* src = "sodor_core_1stage.v:22.16-22.30" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_3 = 10'h003 == (* src = "sodor_core_1stage.v:23.16-23.27" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_5 = 10'h203 == (* src = "sodor_core_1stage.v:24.16-24.30" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_7 = 10'h083 == (* src = "sodor_core_1stage.v:25.16-25.30" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_9 = 10'h283 == (* src = "sodor_core_1stage.v:26.16-26.30" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_11 = 10'h123 == (* src = "sodor_core_1stage.v:27.17-27.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_13 = 10'h023 == (* src = "sodor_core_1stage.v:28.17-28.29" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_15 = 10'h0a3 == (* src = "sodor_core_1stage.v:29.17-29.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_17 = 7'h17 == (* src = "sodor_core_1stage.v:31.17-31.32" *) io_dat_inst[6:0];
  assign _T_19 = 7'h37 == (* src = "sodor_core_1stage.v:32.17-32.32" *) io_dat_inst[6:0];
  assign _T_21 = 10'h013 == (* src = "sodor_core_1stage.v:33.17-33.29" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_23 = 10'h393 == (* src = "sodor_core_1stage.v:34.17-34.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_25 = 10'h313 == (* src = "sodor_core_1stage.v:35.17-35.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_27 = 10'h213 == (* src = "sodor_core_1stage.v:36.17-36.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_29 = 10'h113 == (* src = "sodor_core_1stage.v:37.17-37.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_31 = 10'h193 == (* src = "sodor_core_1stage.v:38.17-38.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign __MUX_ternarysodor_core_1stagev388582__WIRE_eqsodor_core_1stagev388581_Y = cs_br_type == (* src = "sodor_core_1stage.v:388.23-388.41" *) 4'h8;
  assign __MUX_ternarysodor_core_1stagev389584__WIRE_eqsodor_core_1stagev389583_Y = cs_br_type == (* src = "sodor_core_1stage.v:389.23-389.41" *) 4'h7;
  assign __MUX_ternarysodor_core_1stagev390586__WIRE_eqsodor_core_1stagev390585_Y = cs_br_type == (* src = "sodor_core_1stage.v:390.23-390.41" *) 4'h6;
  assign __MUX_ternarysodor_core_1stagev391588__WIRE_eqsodor_core_1stagev391587_Y = cs_br_type == (* src = "sodor_core_1stage.v:391.23-391.41" *) 4'h5;
  assign __MUX_ternarysodor_core_1stagev392590__WIRE_eqsodor_core_1stagev392589_Y = cs_br_type == (* src = "sodor_core_1stage.v:392.23-392.41" *) 4'h4;
  assign __MUX_ternarysodor_core_1stagev393592__WIRE_eqsodor_core_1stagev393591_Y = cs_br_type == (* src = "sodor_core_1stage.v:393.23-393.41" *) 4'h3;
  assign __MUX_ternarysodor_core_1stagev394594__WIRE_eqsodor_core_1stagev394593_Y = cs_br_type == (* src = "sodor_core_1stage.v:394.23-394.41" *) 4'h2;
  assign __MUX_ternarysodor_core_1stagev395596__WIRE_eqsodor_core_1stagev395595_Y = cs_br_type == (* src = "sodor_core_1stage.v:395.23-395.41" *) 4'h1;
  assign __MUX_ternarysodor_core_1stagev396598__WIRE_eqsodor_core_1stagev396597_Y = ! (* src = "sodor_core_1stage.v:396.23-396.41" *) cs_br_type;
  assign _001_ = cs0_6 == (* src = "sodor_core_1stage.v:399.20-399.33" *) 3'h2;
  assign _002_ = cs0_6 == (* src = "sodor_core_1stage.v:399.36-399.49" *) 3'h3;
  assign _003_ = ! (* src = "sodor_core_1stage.v:399.53-399.69" *) io_dat_inst[19:15];
  assign _T_33 = 16'h0093 == (* src = "sodor_core_1stage.v:40.17-40.34" *) { io_dat_inst[31:26], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_35 = 16'h4293 == (* src = "sodor_core_1stage.v:41.17-41.38" *) { io_dat_inst[31:26], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_37 = 16'h0293 == (* src = "sodor_core_1stage.v:42.17-42.34" *) { io_dat_inst[31:26], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_39 = 17'h000b3 == (* src = "sodor_core_1stage.v:44.17-44.34" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_41 = 17'h00033 == (* src = "sodor_core_1stage.v:45.17-45.32" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_43 = 17'h08033 == (* src = "sodor_core_1stage.v:46.17-46.38" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_45 = 17'h00133 == (* src = "sodor_core_1stage.v:47.17-47.34" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_47 = 17'h001b3 == (* src = "sodor_core_1stage.v:48.17-48.34" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_49 = 17'h003b3 == (* src = "sodor_core_1stage.v:49.17-49.34" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_51 = 17'h00333 == (* src = "sodor_core_1stage.v:50.17-50.34" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_53 = 17'h00233 == (* src = "sodor_core_1stage.v:51.17-51.34" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_55 = 17'h082b3 == (* src = "sodor_core_1stage.v:52.17-52.38" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_57 = 17'h002b3 == (* src = "sodor_core_1stage.v:53.17-53.34" *) { io_dat_inst[31:25], io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_59 = 7'h6f == (* src = "sodor_core_1stage.v:54.17-54.32" *) io_dat_inst[6:0];
  assign _T_61 = 10'h067 == (* src = "sodor_core_1stage.v:55.17-55.29" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_63 = 10'h063 == (* src = "sodor_core_1stage.v:56.17-56.29" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_65 = 10'h0e3 == (* src = "sodor_core_1stage.v:57.17-57.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_67 = 10'h2e3 == (* src = "sodor_core_1stage.v:58.17-58.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_69 = 10'h3e3 == (* src = "sodor_core_1stage.v:59.17-59.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_71 = 10'h263 == (* src = "sodor_core_1stage.v:60.17-60.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_73 = 10'h363 == (* src = "sodor_core_1stage.v:61.17-61.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_75 = 10'h2f3 == (* src = "sodor_core_1stage.v:62.17-62.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_77 = 10'h373 == (* src = "sodor_core_1stage.v:63.17-63.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_79 = 10'h3f3 == (* src = "sodor_core_1stage.v:64.17-64.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_81 = 10'h0f3 == (* src = "sodor_core_1stage.v:65.17-65.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_83 = 10'h173 == (* src = "sodor_core_1stage.v:66.17-66.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_85 = 10'h1f3 == (* src = "sodor_core_1stage.v:67.17-67.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_87 = 32'd115 == (* src = "sodor_core_1stage.v:68.17-68.38" *) io_dat_inst;
  assign _T_89 = 32'd807403635 == (* src = "sodor_core_1stage.v:69.17-69.44" *) io_dat_inst;
  assign _T_91 = 32'd2065694835 == (* src = "sodor_core_1stage.v:70.17-70.44" *) io_dat_inst;
  assign _T_93 = 32'd1048691 == (* src = "sodor_core_1stage.v:71.17-71.42" *) io_dat_inst;
  assign _T_95 = 32'd273678451 == (* src = "sodor_core_1stage.v:72.17-72.44" *) io_dat_inst;
  assign _T_97 = 10'h08f == (* src = "sodor_core_1stage.v:73.17-73.31" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _T_99 = 10'h00f == (* src = "sodor_core_1stage.v:74.17-74.28" *) { io_dat_inst[14:12], io_dat_inst[6:0] };
  assign _004_ = ~ (* src = "sodor_core_1stage.v:404.56-404.62" *) io_dmem_req_valid;
  assign io_ctl_stall = ~ (* src = "sodor_core_1stage.v:404.25-404.63" *) __MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y;
  assign io_ctl_exception = ~ (* src = "sodor_core_1stage.v:412.29-412.41" *) cs_val_inst;
  assign _005_ = _T_83 | (* src = "sodor_core_1stage.v:270.69-270.82" *) _T_85;
  assign _006_ = _T_81 | (* src = "sodor_core_1stage.v:270.60-270.83" *) _005_;
  assign _007_ = _T_79 | (* src = "sodor_core_1stage.v:270.51-270.84" *) _006_;
  assign _008_ = _T_77 | (* src = "sodor_core_1stage.v:270.42-270.85" *) _007_;
  assign _009_ = _T_75 | (* src = "sodor_core_1stage.v:270.33-270.86" *) _008_;
  assign _010_ = _T_35 | (* src = "sodor_core_1stage.v:276.114-278.32" *) _031_;
  assign _011_ = _T_33 | (* src = "sodor_core_1stage.v:276.105-278.33" *) _010_;
  assign _012_ = _T_31 | (* src = "sodor_core_1stage.v:276.96-278.34" *) _011_;
  assign _013_ = _T_29 | (* src = "sodor_core_1stage.v:276.87-278.35" *) _012_;
  assign _014_ = _T_27 | (* src = "sodor_core_1stage.v:276.78-278.36" *) _013_;
  assign _015_ = _T_25 | (* src = "sodor_core_1stage.v:276.69-278.37" *) _014_;
  assign _016_ = _T_23 | (* src = "sodor_core_1stage.v:276.60-278.38" *) _015_;
  assign _017_ = _T_21 | (* src = "sodor_core_1stage.v:276.51-278.39" *) _016_;
  assign _018_ = _T_19 | (* src = "sodor_core_1stage.v:276.42-278.40" *) _017_;
  assign _019_ = _T_17 | (* src = "sodor_core_1stage.v:276.33-278.41" *) _018_;
  assign _020_ = _T_59 | (* src = "sodor_core_1stage.v:277.108-278.20" *) _032_;
  assign _021_ = _T_57 | (* src = "sodor_core_1stage.v:277.99-278.21" *) _020_;
  assign _022_ = _T_55 | (* src = "sodor_core_1stage.v:277.90-278.22" *) _021_;
  assign _023_ = _T_53 | (* src = "sodor_core_1stage.v:277.81-278.23" *) _022_;
  assign _024_ = _T_51 | (* src = "sodor_core_1stage.v:277.72-278.24" *) _023_;
  assign _025_ = _T_49 | (* src = "sodor_core_1stage.v:277.63-278.25" *) _024_;
  assign _026_ = _T_47 | (* src = "sodor_core_1stage.v:277.54-278.26" *) _025_;
  assign _027_ = _T_45 | (* src = "sodor_core_1stage.v:277.45-278.27" *) _026_;
  assign _028_ = _T_43 | (* src = "sodor_core_1stage.v:277.36-278.28" *) _027_;
  assign _029_ = _T_41 | (* src = "sodor_core_1stage.v:277.27-278.29" *) _028_;
  assign _030_ = _T_39 | (* src = "sodor_core_1stage.v:277.18-278.30" *) _029_;
  assign _031_ = _T_37 | (* src = "sodor_core_1stage.v:277.9-278.31" *) _030_;
  assign _032_ = _T_61 | (* src = "sodor_core_1stage.v:278.5-278.19" *) _T_412;
  assign _033_ = _T_9 | (* src = "sodor_core_1stage.v:281.49-281.62" *) _T_438;
  assign _034_ = _T_7 | (* src = "sodor_core_1stage.v:281.41-281.63" *) _033_;
  assign _035_ = _T_5 | (* src = "sodor_core_1stage.v:281.33-281.64" *) _034_;
  assign _036_ = _T_3 | (* src = "sodor_core_1stage.v:281.25-281.65" *) _035_;
  assign cs0_2 = _T_1 | (* src = "sodor_core_1stage.v:281.17-281.66" *) _036_;
  assign _044_ = _T_13 | (* src = "sodor_core_1stage.v:324.41-324.54" *) _T_15;
  assign _045_ = _T_11 | (* src = "sodor_core_1stage.v:324.32-324.55" *) _044_;
  assign _046_ = _001_ | (* src = "sodor_core_1stage.v:399.20-399.49" *) _002_;
  assign _037_ = _T_15 | (* src = "sodor_core_1stage.v:401.88-401.102" *) _T_484;
  assign _038_ = _T_13 | (* src = "sodor_core_1stage.v:401.79-401.103" *) _037_;
  assign _039_ = _T_11 | (* src = "sodor_core_1stage.v:401.70-401.104" *) _038_;
  assign _040_ = _T_9 | (* src = "sodor_core_1stage.v:401.62-401.105" *) _039_;
  assign _041_ = _T_7 | (* src = "sodor_core_1stage.v:401.54-401.106" *) _040_;
  assign _042_ = _T_5 | (* src = "sodor_core_1stage.v:401.46-401.107" *) _041_;
  assign _043_ = _T_3 | (* src = "sodor_core_1stage.v:401.38-401.108" *) _042_;
  assign io_dmem_req_valid = _T_1 | (* src = "sodor_core_1stage.v:401.30-401.109" *) _043_;
  assign __MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y = _000_ | (* src = "sodor_core_1stage.v:404.27-404.62" *) _004_;
  assign __MUX_ternarysodor_core_1stagev405624__WIRE_orsodor_core_1stagev405623_Y = io_dat_csr_eret | (* src = "sodor_core_1stage.v:405.26-405.60" *) io_ctl_exception;
  assign __MUX_ternarysodor_core_1stagev410630__WIRE_orsodor_core_1stagev410629_Y = io_ctl_stall | (* src = "sodor_core_1stage.v:410.26-410.50" *) io_ctl_exception;
  assign _047_ = _T_59 | (* src = "sodor_core_1stage.v:75.108-77.83" *) _069_;
  assign _048_ = _T_57 | (* src = "sodor_core_1stage.v:75.99-77.84" *) _047_;
  assign _049_ = _T_55 | (* src = "sodor_core_1stage.v:75.90-77.85" *) _048_;
  assign _050_ = _T_53 | (* src = "sodor_core_1stage.v:75.81-77.86" *) _049_;
  assign _051_ = _T_51 | (* src = "sodor_core_1stage.v:75.72-77.87" *) _050_;
  assign _052_ = _T_49 | (* src = "sodor_core_1stage.v:75.63-77.88" *) _051_;
  assign _053_ = _T_47 | (* src = "sodor_core_1stage.v:75.54-77.89" *) _052_;
  assign _054_ = _T_45 | (* src = "sodor_core_1stage.v:75.45-77.90" *) _053_;
  assign _055_ = _T_43 | (* src = "sodor_core_1stage.v:75.36-77.91" *) _054_;
  assign _056_ = _T_41 | (* src = "sodor_core_1stage.v:75.27-77.92" *) _055_;
  assign _T_130 = _T_39 | (* src = "sodor_core_1stage.v:75.18-77.93" *) _056_;
  assign _057_ = _T_85 | (* src = "sodor_core_1stage.v:76.113-77.70" *) _075_;
  assign _058_ = _T_83 | (* src = "sodor_core_1stage.v:76.104-77.71" *) _057_;
  assign _059_ = _T_81 | (* src = "sodor_core_1stage.v:76.95-77.72" *) _058_;
  assign _060_ = _T_79 | (* src = "sodor_core_1stage.v:76.86-77.73" *) _059_;
  assign _061_ = _T_77 | (* src = "sodor_core_1stage.v:76.77-77.74" *) _060_;
  assign _062_ = _T_75 | (* src = "sodor_core_1stage.v:76.68-77.75" *) _061_;
  assign _063_ = _T_73 | (* src = "sodor_core_1stage.v:76.59-77.76" *) _062_;
  assign _064_ = _T_71 | (* src = "sodor_core_1stage.v:76.50-77.77" *) _063_;
  assign _065_ = _T_69 | (* src = "sodor_core_1stage.v:76.41-77.78" *) _064_;
  assign _066_ = _T_67 | (* src = "sodor_core_1stage.v:76.32-77.79" *) _065_;
  assign _067_ = _T_65 | (* src = "sodor_core_1stage.v:76.23-77.80" *) _066_;
  assign _068_ = _T_63 | (* src = "sodor_core_1stage.v:76.14-77.81" *) _067_;
  assign _069_ = _T_61 | (* src = "sodor_core_1stage.v:76.5-77.82" *) _068_;
  assign _070_ = _T_97 | (* src = "sodor_core_1stage.v:77.51-77.64" *) _T_99;
  assign _071_ = _T_95 | (* src = "sodor_core_1stage.v:77.42-77.65" *) _070_;
  assign _072_ = _T_93 | (* src = "sodor_core_1stage.v:77.33-77.66" *) _071_;
  assign _073_ = _T_91 | (* src = "sodor_core_1stage.v:77.24-77.67" *) _072_;
  assign _074_ = _T_89 | (* src = "sodor_core_1stage.v:77.15-77.68" *) _073_;
  assign _075_ = _T_87 | (* src = "sodor_core_1stage.v:77.6-77.69" *) _074_;
  assign _076_ = _T_21 | (* src = "sodor_core_1stage.v:78.108-79.90" *) _093_;
  assign _077_ = _T_19 | (* src = "sodor_core_1stage.v:78.99-79.91" *) _076_;
  assign _078_ = _T_17 | (* src = "sodor_core_1stage.v:78.90-79.92" *) _077_;
  assign _079_ = _T_15 | (* src = "sodor_core_1stage.v:78.81-79.93" *) _078_;
  assign _080_ = _T_13 | (* src = "sodor_core_1stage.v:78.72-79.94" *) _079_;
  assign _081_ = _T_11 | (* src = "sodor_core_1stage.v:78.63-79.95" *) _080_;
  assign _082_ = _T_9 | (* src = "sodor_core_1stage.v:78.55-79.96" *) _081_;
  assign _083_ = _T_7 | (* src = "sodor_core_1stage.v:78.47-79.97" *) _082_;
  assign _084_ = _T_5 | (* src = "sodor_core_1stage.v:78.39-79.98" *) _083_;
  assign _085_ = _T_3 | (* src = "sodor_core_1stage.v:78.31-79.99" *) _084_;
  assign cs_val_inst = _T_1 | (* src = "sodor_core_1stage.v:78.23-79.100" *) _085_;
  assign _086_ = _T_37 | (* src = "sodor_core_1stage.v:79.68-79.82" *) _T_130;
  assign _087_ = _T_35 | (* src = "sodor_core_1stage.v:79.59-79.83" *) _086_;
  assign _088_ = _T_33 | (* src = "sodor_core_1stage.v:79.50-79.84" *) _087_;
  assign _089_ = _T_31 | (* src = "sodor_core_1stage.v:79.41-79.85" *) _088_;
  assign _090_ = _T_29 | (* src = "sodor_core_1stage.v:79.32-79.86" *) _089_;
  assign _091_ = _T_27 | (* src = "sodor_core_1stage.v:79.23-79.87" *) _090_;
  assign _092_ = _T_25 | (* src = "sodor_core_1stage.v:79.14-79.88" *) _091_;
  assign _093_ = _T_23 | (* src = "sodor_core_1stage.v:79.5-79.89" *) _092_;
  assign _T_182 = _T_33 ? (* src = "sodor_core_1stage.v:100.23-100.44" *) 4'h0 : _T_181;
  assign _T_183 = _T_31 ? (* src = "sodor_core_1stage.v:101.23-101.44" *) 4'h0 : _T_182;
  assign _T_184 = _T_29 ? (* src = "sodor_core_1stage.v:102.23-102.44" *) 4'h0 : _T_183;
  assign _T_185 = _T_27 ? (* src = "sodor_core_1stage.v:103.23-103.44" *) 4'h0 : _T_184;
  assign _T_186 = _T_25 ? (* src = "sodor_core_1stage.v:104.23-104.44" *) 4'h0 : _T_185;
  assign _T_187 = _T_23 ? (* src = "sodor_core_1stage.v:105.23-105.44" *) 4'h0 : _T_186;
  assign _T_188 = _T_21 ? (* src = "sodor_core_1stage.v:106.23-106.44" *) 4'h0 : _T_187;
  assign _T_189 = _T_19 ? (* src = "sodor_core_1stage.v:107.23-107.44" *) 4'h0 : _T_188;
  assign _T_190 = _T_17 ? (* src = "sodor_core_1stage.v:108.23-108.44" *) 4'h0 : _T_189;
  assign _T_191 = _T_15 ? (* src = "sodor_core_1stage.v:109.23-109.44" *) 4'h0 : _T_190;
  assign _T_192 = _T_13 ? (* src = "sodor_core_1stage.v:110.23-110.44" *) 4'h0 : _T_191;
  assign _T_193 = _T_11 ? (* src = "sodor_core_1stage.v:111.23-111.44" *) 4'h0 : _T_192;
  assign _T_194 = _T_9 ? (* src = "sodor_core_1stage.v:112.23-112.43" *) 4'h0 : _T_193;
  assign _T_195 = _T_7 ? (* src = "sodor_core_1stage.v:113.23-113.43" *) 4'h0 : _T_194;
  assign _T_196 = _T_5 ? (* src = "sodor_core_1stage.v:114.23-114.43" *) 4'h0 : _T_195;
  assign _T_197 = _T_3 ? (* src = "sodor_core_1stage.v:115.23-115.43" *) 4'h0 : _T_196;
  assign cs_br_type = _T_1 ? (* src = "sodor_core_1stage.v:116.27-116.47" *) 4'h0 : _T_197;
  assign _T_208 = _T_79 ? (* src = "sodor_core_1stage.v:117.23-117.42" *) 2'h2 : 2'h0;
  assign _T_209 = _T_77 ? (* src = "sodor_core_1stage.v:118.23-118.44" *) 2'h2 : _T_208;
  assign _T_210 = _T_75 ? (* src = "sodor_core_1stage.v:119.23-119.44" *) 2'h2 : _T_209;
  assign _T_211 = _T_73 ? (* src = "sodor_core_1stage.v:120.23-120.44" *) 2'h0 : _T_210;
  assign _T_212 = _T_71 ? (* src = "sodor_core_1stage.v:121.23-121.44" *) 2'h0 : _T_211;
  assign _T_213 = _T_69 ? (* src = "sodor_core_1stage.v:122.23-122.44" *) 2'h0 : _T_212;
  assign _T_214 = _T_67 ? (* src = "sodor_core_1stage.v:123.23-123.44" *) 2'h0 : _T_213;
  assign _T_215 = _T_65 ? (* src = "sodor_core_1stage.v:124.23-124.44" *) 2'h0 : _T_214;
  assign _T_216 = _T_63 ? (* src = "sodor_core_1stage.v:125.23-125.44" *) 2'h0 : _T_215;
  assign _T_217 = _T_61 ? (* src = "sodor_core_1stage.v:126.23-126.44" *) 2'h0 : _T_216;
  assign _T_218 = _T_59 ? (* src = "sodor_core_1stage.v:127.23-127.44" *) 2'h0 : _T_217;
  assign _T_219 = _T_57 ? (* src = "sodor_core_1stage.v:128.23-128.44" *) 2'h0 : _T_218;
  assign _T_220 = _T_55 ? (* src = "sodor_core_1stage.v:129.23-129.44" *) 2'h0 : _T_219;
  assign _T_221 = _T_53 ? (* src = "sodor_core_1stage.v:130.23-130.44" *) 2'h0 : _T_220;
  assign _T_222 = _T_51 ? (* src = "sodor_core_1stage.v:131.23-131.44" *) 2'h0 : _T_221;
  assign _T_223 = _T_49 ? (* src = "sodor_core_1stage.v:132.23-132.44" *) 2'h0 : _T_222;
  assign _T_224 = _T_47 ? (* src = "sodor_core_1stage.v:133.23-133.44" *) 2'h0 : _T_223;
  assign _T_225 = _T_45 ? (* src = "sodor_core_1stage.v:134.23-134.44" *) 2'h0 : _T_224;
  assign _T_226 = _T_43 ? (* src = "sodor_core_1stage.v:135.23-135.44" *) 2'h0 : _T_225;
  assign _T_227 = _T_41 ? (* src = "sodor_core_1stage.v:136.23-136.44" *) 2'h0 : _T_226;
  assign _T_228 = _T_39 ? (* src = "sodor_core_1stage.v:137.23-137.44" *) 2'h0 : _T_227;
  assign _T_229 = _T_37 ? (* src = "sodor_core_1stage.v:138.23-138.44" *) 2'h0 : _T_228;
  assign _T_230 = _T_35 ? (* src = "sodor_core_1stage.v:139.23-139.44" *) 2'h0 : _T_229;
  assign _T_231 = _T_33 ? (* src = "sodor_core_1stage.v:140.23-140.44" *) 2'h0 : _T_230;
  assign _T_232 = _T_31 ? (* src = "sodor_core_1stage.v:141.23-141.44" *) 2'h0 : _T_231;
  assign _T_233 = _T_29 ? (* src = "sodor_core_1stage.v:142.23-142.44" *) 2'h0 : _T_232;
  assign _T_234 = _T_27 ? (* src = "sodor_core_1stage.v:143.23-143.44" *) 2'h0 : _T_233;
  assign _T_235 = _T_25 ? (* src = "sodor_core_1stage.v:144.23-144.44" *) 2'h0 : _T_234;
  assign _T_236 = _T_23 ? (* src = "sodor_core_1stage.v:145.23-145.44" *) 2'h0 : _T_235;
  assign _T_237 = _T_21 ? (* src = "sodor_core_1stage.v:146.23-146.44" *) 2'h0 : _T_236;
  assign _T_238 = _T_19 ? (* src = "sodor_core_1stage.v:147.23-147.44" *) 2'h1 : _T_237;
  assign _T_239 = _T_17 ? (* src = "sodor_core_1stage.v:148.23-148.44" *) 2'h1 : _T_238;
  assign _T_240 = _T_15 ? (* src = "sodor_core_1stage.v:149.23-149.44" *) 2'h0 : _T_239;
  assign _T_241 = _T_13 ? (* src = "sodor_core_1stage.v:150.23-150.44" *) 2'h0 : _T_240;
  assign _T_242 = _T_11 ? (* src = "sodor_core_1stage.v:151.23-151.44" *) 2'h0 : _T_241;
  assign _T_243 = _T_9 ? (* src = "sodor_core_1stage.v:152.23-152.43" *) 2'h0 : _T_242;
  assign _T_244 = _T_7 ? (* src = "sodor_core_1stage.v:153.23-153.43" *) 2'h0 : _T_243;
  assign _T_245 = _T_5 ? (* src = "sodor_core_1stage.v:154.23-154.43" *) 2'h0 : _T_244;
  assign _T_246 = _T_3 ? (* src = "sodor_core_1stage.v:155.23-155.43" *) 2'h0 : _T_245;
  assign _T_266 = _T_61 ? (* src = "sodor_core_1stage.v:156.23-156.42" *) 2'h1 : 2'h0;
  assign _T_267 = _T_59 ? (* src = "sodor_core_1stage.v:157.23-157.44" *) 2'h0 : _T_266;
  assign _T_268 = _T_57 ? (* src = "sodor_core_1stage.v:158.23-158.44" *) 2'h0 : _T_267;
  assign _T_269 = _T_55 ? (* src = "sodor_core_1stage.v:159.23-159.44" *) 2'h0 : _T_268;
  assign _T_270 = _T_53 ? (* src = "sodor_core_1stage.v:160.23-160.44" *) 2'h0 : _T_269;
  assign _T_271 = _T_51 ? (* src = "sodor_core_1stage.v:161.23-161.44" *) 2'h0 : _T_270;
  assign _T_272 = _T_49 ? (* src = "sodor_core_1stage.v:162.23-162.44" *) 2'h0 : _T_271;
  assign _T_273 = _T_47 ? (* src = "sodor_core_1stage.v:163.23-163.44" *) 2'h0 : _T_272;
  assign _T_274 = _T_45 ? (* src = "sodor_core_1stage.v:164.23-164.44" *) 2'h0 : _T_273;
  assign _T_275 = _T_43 ? (* src = "sodor_core_1stage.v:165.23-165.44" *) 2'h0 : _T_274;
  assign _T_276 = _T_41 ? (* src = "sodor_core_1stage.v:166.23-166.44" *) 2'h0 : _T_275;
  assign _T_277 = _T_39 ? (* src = "sodor_core_1stage.v:167.23-167.44" *) 2'h0 : _T_276;
  assign _T_278 = _T_37 ? (* src = "sodor_core_1stage.v:168.23-168.44" *) 2'h1 : _T_277;
  assign _T_279 = _T_35 ? (* src = "sodor_core_1stage.v:169.23-169.44" *) 2'h1 : _T_278;
  assign _T_280 = _T_33 ? (* src = "sodor_core_1stage.v:170.23-170.44" *) 2'h1 : _T_279;
  assign _T_281 = _T_31 ? (* src = "sodor_core_1stage.v:171.23-171.44" *) 2'h1 : _T_280;
  assign _T_282 = _T_29 ? (* src = "sodor_core_1stage.v:172.23-172.44" *) 2'h1 : _T_281;
  assign _T_283 = _T_27 ? (* src = "sodor_core_1stage.v:173.23-173.44" *) 2'h1 : _T_282;
  assign _T_284 = _T_25 ? (* src = "sodor_core_1stage.v:174.23-174.44" *) 2'h1 : _T_283;
  assign _T_285 = _T_23 ? (* src = "sodor_core_1stage.v:175.23-175.44" *) 2'h1 : _T_284;
  assign _T_286 = _T_21 ? (* src = "sodor_core_1stage.v:176.23-176.44" *) 2'h1 : _T_285;
  assign _T_287 = _T_19 ? (* src = "sodor_core_1stage.v:177.23-177.44" *) 2'h0 : _T_286;
  assign _T_288 = _T_17 ? (* src = "sodor_core_1stage.v:178.23-178.44" *) 2'h3 : _T_287;
  assign _T_289 = _T_15 ? (* src = "sodor_core_1stage.v:179.23-179.44" *) 2'h2 : _T_288;
  assign _T_290 = _T_13 ? (* src = "sodor_core_1stage.v:180.23-180.44" *) 2'h2 : _T_289;
  assign _T_291 = _T_11 ? (* src = "sodor_core_1stage.v:181.23-181.44" *) 2'h2 : _T_290;
  assign _T_292 = _T_9 ? (* src = "sodor_core_1stage.v:182.23-182.43" *) 2'h1 : _T_291;
  assign _T_293 = _T_7 ? (* src = "sodor_core_1stage.v:183.23-183.43" *) 2'h1 : _T_292;
  assign _T_294 = _T_5 ? (* src = "sodor_core_1stage.v:184.23-184.43" *) 2'h1 : _T_293;
  assign _T_295 = _T_3 ? (* src = "sodor_core_1stage.v:185.23-185.43" *) 2'h1 : _T_294;
  assign _T_303 = _T_85 ? (* src = "sodor_core_1stage.v:186.23-186.42" *) 4'hb : 4'h0;
  assign _T_304 = _T_83 ? (* src = "sodor_core_1stage.v:187.23-187.44" *) 4'hb : _T_303;
  assign _T_305 = _T_81 ? (* src = "sodor_core_1stage.v:188.23-188.44" *) 4'hb : _T_304;
  assign _T_306 = _T_79 ? (* src = "sodor_core_1stage.v:189.23-189.44" *) 4'hb : _T_305;
  assign _T_307 = _T_77 ? (* src = "sodor_core_1stage.v:190.23-190.44" *) 4'hb : _T_306;
  assign _T_308 = _T_75 ? (* src = "sodor_core_1stage.v:191.23-191.44" *) 4'hb : _T_307;
  assign _T_309 = _T_73 ? (* src = "sodor_core_1stage.v:192.23-192.44" *) 4'h0 : _T_308;
  assign _T_310 = _T_71 ? (* src = "sodor_core_1stage.v:193.23-193.44" *) 4'h0 : _T_309;
  assign _T_311 = _T_69 ? (* src = "sodor_core_1stage.v:194.23-194.44" *) 4'h0 : _T_310;
  assign _T_312 = _T_67 ? (* src = "sodor_core_1stage.v:195.23-195.44" *) 4'h0 : _T_311;
  assign _T_313 = _T_65 ? (* src = "sodor_core_1stage.v:196.23-196.44" *) 4'h0 : _T_312;
  assign _T_314 = _T_63 ? (* src = "sodor_core_1stage.v:197.23-197.44" *) 4'h0 : _T_313;
  assign _T_315 = _T_61 ? (* src = "sodor_core_1stage.v:198.23-198.44" *) 4'h0 : _T_314;
  assign _T_316 = _T_59 ? (* src = "sodor_core_1stage.v:199.23-199.44" *) 4'h0 : _T_315;
  assign _T_317 = _T_57 ? (* src = "sodor_core_1stage.v:200.23-200.44" *) 4'h4 : _T_316;
  assign _T_318 = _T_55 ? (* src = "sodor_core_1stage.v:201.23-201.44" *) 4'h5 : _T_317;
  assign _T_319 = _T_53 ? (* src = "sodor_core_1stage.v:202.23-202.44" *) 4'h8 : _T_318;
  assign _T_320 = _T_51 ? (* src = "sodor_core_1stage.v:203.23-203.44" *) 4'h7 : _T_319;
  assign _T_321 = _T_49 ? (* src = "sodor_core_1stage.v:204.23-204.44" *) 4'h6 : _T_320;
  assign _T_322 = _T_47 ? (* src = "sodor_core_1stage.v:205.23-205.44" *) 4'ha : _T_321;
  assign _T_323 = _T_45 ? (* src = "sodor_core_1stage.v:206.23-206.44" *) 4'h9 : _T_322;
  assign _T_324 = _T_43 ? (* src = "sodor_core_1stage.v:207.23-207.44" *) 4'h2 : _T_323;
  assign _T_325 = _T_41 ? (* src = "sodor_core_1stage.v:208.23-208.44" *) 4'h1 : _T_324;
  assign _T_326 = _T_39 ? (* src = "sodor_core_1stage.v:209.23-209.44" *) 4'h3 : _T_325;
  assign _T_327 = _T_37 ? (* src = "sodor_core_1stage.v:210.23-210.44" *) 4'h4 : _T_326;
  assign _T_328 = _T_35 ? (* src = "sodor_core_1stage.v:211.23-211.44" *) 4'h5 : _T_327;
  assign _T_329 = _T_33 ? (* src = "sodor_core_1stage.v:212.23-212.44" *) 4'h3 : _T_328;
  assign _T_330 = _T_31 ? (* src = "sodor_core_1stage.v:213.23-213.44" *) 4'ha : _T_329;
  assign _T_331 = _T_29 ? (* src = "sodor_core_1stage.v:214.23-214.44" *) 4'h9 : _T_330;
  assign _T_332 = _T_27 ? (* src = "sodor_core_1stage.v:215.23-215.44" *) 4'h8 : _T_331;
  assign _T_333 = _T_25 ? (* src = "sodor_core_1stage.v:216.23-216.44" *) 4'h7 : _T_332;
  assign _T_334 = _T_23 ? (* src = "sodor_core_1stage.v:217.23-217.44" *) 4'h6 : _T_333;
  assign _T_335 = _T_21 ? (* src = "sodor_core_1stage.v:218.23-218.44" *) 4'h1 : _T_334;
  assign _T_336 = _T_19 ? (* src = "sodor_core_1stage.v:219.23-219.44" *) 4'hb : _T_335;
  assign _T_337 = _T_17 ? (* src = "sodor_core_1stage.v:220.23-220.44" *) 4'h1 : _T_336;
  assign _T_338 = _T_15 ? (* src = "sodor_core_1stage.v:221.23-221.44" *) 4'h1 : _T_337;
  assign _T_339 = _T_13 ? (* src = "sodor_core_1stage.v:222.23-222.44" *) 4'h1 : _T_338;
  assign _T_340 = _T_11 ? (* src = "sodor_core_1stage.v:223.23-223.44" *) 4'h1 : _T_339;
  assign _T_341 = _T_9 ? (* src = "sodor_core_1stage.v:224.23-224.43" *) 4'h1 : _T_340;
  assign _T_342 = _T_7 ? (* src = "sodor_core_1stage.v:225.23-225.43" *) 4'h1 : _T_341;
  assign _T_343 = _T_5 ? (* src = "sodor_core_1stage.v:226.23-226.43" *) 4'h1 : _T_342;
  assign _T_344 = _T_3 ? (* src = "sodor_core_1stage.v:227.23-227.43" *) 4'h1 : _T_343;
  assign _T_352 = _T_85 ? (* src = "sodor_core_1stage.v:228.23-228.42" *) 2'h3 : 2'h0;
  assign _T_353 = _T_83 ? (* src = "sodor_core_1stage.v:229.23-229.44" *) 2'h3 : _T_352;
  assign _T_354 = _T_81 ? (* src = "sodor_core_1stage.v:230.23-230.44" *) 2'h3 : _T_353;
  assign _T_355 = _T_79 ? (* src = "sodor_core_1stage.v:231.23-231.44" *) 2'h3 : _T_354;
  assign _T_356 = _T_77 ? (* src = "sodor_core_1stage.v:232.23-232.44" *) 2'h3 : _T_355;
  assign _T_357 = _T_75 ? (* src = "sodor_core_1stage.v:233.23-233.44" *) 2'h3 : _T_356;
  assign _T_358 = _T_73 ? (* src = "sodor_core_1stage.v:234.23-234.44" *) 2'h0 : _T_357;
  assign _T_359 = _T_71 ? (* src = "sodor_core_1stage.v:235.23-235.44" *) 2'h0 : _T_358;
  assign _T_360 = _T_69 ? (* src = "sodor_core_1stage.v:236.23-236.44" *) 2'h0 : _T_359;
  assign _T_361 = _T_67 ? (* src = "sodor_core_1stage.v:237.23-237.44" *) 2'h0 : _T_360;
  assign _T_362 = _T_65 ? (* src = "sodor_core_1stage.v:238.23-238.44" *) 2'h0 : _T_361;
  assign _T_363 = _T_63 ? (* src = "sodor_core_1stage.v:239.23-239.44" *) 2'h0 : _T_362;
  assign _T_364 = _T_61 ? (* src = "sodor_core_1stage.v:240.23-240.44" *) 2'h2 : _T_363;
  assign _T_365 = _T_59 ? (* src = "sodor_core_1stage.v:241.23-241.44" *) 2'h2 : _T_364;
  assign _T_366 = _T_57 ? (* src = "sodor_core_1stage.v:242.23-242.44" *) 2'h0 : _T_365;
  assign _T_367 = _T_55 ? (* src = "sodor_core_1stage.v:243.23-243.44" *) 2'h0 : _T_366;
  assign _T_368 = _T_53 ? (* src = "sodor_core_1stage.v:244.23-244.44" *) 2'h0 : _T_367;
  assign _T_369 = _T_51 ? (* src = "sodor_core_1stage.v:245.23-245.44" *) 2'h0 : _T_368;
  assign _T_370 = _T_49 ? (* src = "sodor_core_1stage.v:246.23-246.44" *) 2'h0 : _T_369;
  assign _T_371 = _T_47 ? (* src = "sodor_core_1stage.v:247.23-247.44" *) 2'h0 : _T_370;
  assign _T_372 = _T_45 ? (* src = "sodor_core_1stage.v:248.23-248.44" *) 2'h0 : _T_371;
  assign _T_373 = _T_43 ? (* src = "sodor_core_1stage.v:249.23-249.44" *) 2'h0 : _T_372;
  assign _T_374 = _T_41 ? (* src = "sodor_core_1stage.v:250.23-250.44" *) 2'h0 : _T_373;
  assign _T_375 = _T_39 ? (* src = "sodor_core_1stage.v:251.23-251.44" *) 2'h0 : _T_374;
  assign _T_376 = _T_37 ? (* src = "sodor_core_1stage.v:252.23-252.44" *) 2'h0 : _T_375;
  assign _T_377 = _T_35 ? (* src = "sodor_core_1stage.v:253.23-253.44" *) 2'h0 : _T_376;
  assign _T_378 = _T_33 ? (* src = "sodor_core_1stage.v:254.23-254.44" *) 2'h0 : _T_377;
  assign _T_379 = _T_31 ? (* src = "sodor_core_1stage.v:255.23-255.44" *) 2'h0 : _T_378;
  assign _T_380 = _T_29 ? (* src = "sodor_core_1stage.v:256.23-256.44" *) 2'h0 : _T_379;
  assign _T_381 = _T_27 ? (* src = "sodor_core_1stage.v:257.23-257.44" *) 2'h0 : _T_380;
  assign _T_382 = _T_25 ? (* src = "sodor_core_1stage.v:258.23-258.44" *) 2'h0 : _T_381;
  assign _T_383 = _T_23 ? (* src = "sodor_core_1stage.v:259.23-259.44" *) 2'h0 : _T_382;
  assign _T_384 = _T_21 ? (* src = "sodor_core_1stage.v:260.23-260.44" *) 2'h0 : _T_383;
  assign _T_385 = _T_19 ? (* src = "sodor_core_1stage.v:261.23-261.44" *) 2'h0 : _T_384;
  assign _T_386 = _T_17 ? (* src = "sodor_core_1stage.v:262.23-262.44" *) 2'h0 : _T_385;
  assign _T_387 = _T_15 ? (* src = "sodor_core_1stage.v:263.23-263.44" *) 2'h0 : _T_386;
  assign _T_388 = _T_13 ? (* src = "sodor_core_1stage.v:264.23-264.44" *) 2'h0 : _T_387;
  assign _T_389 = _T_11 ? (* src = "sodor_core_1stage.v:265.23-265.44" *) 2'h0 : _T_388;
  assign _T_390 = _T_9 ? (* src = "sodor_core_1stage.v:266.23-266.43" *) 2'h1 : _T_389;
  assign _T_391 = _T_7 ? (* src = "sodor_core_1stage.v:267.23-267.43" *) 2'h1 : _T_390;
  assign _T_392 = _T_5 ? (* src = "sodor_core_1stage.v:268.23-268.43" *) 2'h1 : _T_391;
  assign _T_393 = _T_3 ? (* src = "sodor_core_1stage.v:269.23-269.43" *) 2'h1 : _T_392;
  assign _T_407 = _T_73 ? (* src = "sodor_core_1stage.v:270.18-270.86" *) 1'h0 : _009_;
  assign _T_408 = _T_71 ? (* src = "sodor_core_1stage.v:271.18-271.39" *) 1'h0 : _T_407;
  assign _T_409 = _T_69 ? (* src = "sodor_core_1stage.v:272.18-272.39" *) 1'h0 : _T_408;
  assign _T_410 = _T_67 ? (* src = "sodor_core_1stage.v:273.18-273.39" *) 1'h0 : _T_409;
  assign _T_411 = _T_65 ? (* src = "sodor_core_1stage.v:274.18-274.39" *) 1'h0 : _T_410;
  assign _T_412 = _T_63 ? (* src = "sodor_core_1stage.v:275.18-275.39" *) 1'h0 : _T_411;
  assign _T_436 = _T_15 ? (* src = "sodor_core_1stage.v:276.18-278.41" *) 1'h0 : _019_;
  assign _T_437 = _T_13 ? (* src = "sodor_core_1stage.v:279.18-279.39" *) 1'h0 : _T_436;
  assign _T_438 = _T_11 ? (* src = "sodor_core_1stage.v:280.18-280.39" *) 1'h0 : _T_437;
  assign _T_444 = _T_97 ? (* src = "sodor_core_1stage.v:282.18-282.38" *) 1'h0 : _T_99;
  assign _T_445 = _T_95 ? (* src = "sodor_core_1stage.v:283.18-283.39" *) 1'h0 : _T_444;
  assign _T_446 = _T_93 ? (* src = "sodor_core_1stage.v:284.18-284.39" *) 1'h0 : _T_445;
  assign _T_447 = _T_91 ? (* src = "sodor_core_1stage.v:285.18-285.39" *) 1'h0 : _T_446;
  assign _T_448 = _T_89 ? (* src = "sodor_core_1stage.v:286.18-286.39" *) 1'h0 : _T_447;
  assign _T_449 = _T_87 ? (* src = "sodor_core_1stage.v:287.18-287.39" *) 1'h0 : _T_448;
  assign _T_450 = _T_85 ? (* src = "sodor_core_1stage.v:288.18-288.39" *) 1'h0 : _T_449;
  assign _T_451 = _T_83 ? (* src = "sodor_core_1stage.v:289.18-289.39" *) 1'h0 : _T_450;
  assign _T_452 = _T_81 ? (* src = "sodor_core_1stage.v:290.18-290.39" *) 1'h0 : _T_451;
  assign _T_453 = _T_79 ? (* src = "sodor_core_1stage.v:291.18-291.39" *) 1'h0 : _T_452;
  assign _T_454 = _T_77 ? (* src = "sodor_core_1stage.v:292.18-292.39" *) 1'h0 : _T_453;
  assign _T_455 = _T_75 ? (* src = "sodor_core_1stage.v:293.18-293.39" *) 1'h0 : _T_454;
  assign _T_456 = _T_73 ? (* src = "sodor_core_1stage.v:294.18-294.39" *) 1'h0 : _T_455;
  assign _T_457 = _T_71 ? (* src = "sodor_core_1stage.v:295.18-295.39" *) 1'h0 : _T_456;
  assign _T_458 = _T_69 ? (* src = "sodor_core_1stage.v:296.18-296.39" *) 1'h0 : _T_457;
  assign _T_459 = _T_67 ? (* src = "sodor_core_1stage.v:297.18-297.39" *) 1'h0 : _T_458;
  assign _T_460 = _T_65 ? (* src = "sodor_core_1stage.v:298.18-298.39" *) 1'h0 : _T_459;
  assign _T_461 = _T_63 ? (* src = "sodor_core_1stage.v:299.18-299.39" *) 1'h0 : _T_460;
  assign _T_462 = _T_61 ? (* src = "sodor_core_1stage.v:300.18-300.39" *) 1'h0 : _T_461;
  assign _T_463 = _T_59 ? (* src = "sodor_core_1stage.v:301.18-301.39" *) 1'h0 : _T_462;
  assign _T_464 = _T_57 ? (* src = "sodor_core_1stage.v:302.18-302.39" *) 1'h0 : _T_463;
  assign _T_465 = _T_55 ? (* src = "sodor_core_1stage.v:303.18-303.39" *) 1'h0 : _T_464;
  assign _T_466 = _T_53 ? (* src = "sodor_core_1stage.v:304.18-304.39" *) 1'h0 : _T_465;
  assign _T_467 = _T_51 ? (* src = "sodor_core_1stage.v:305.18-305.39" *) 1'h0 : _T_466;
  assign _T_468 = _T_49 ? (* src = "sodor_core_1stage.v:306.18-306.39" *) 1'h0 : _T_467;
  assign _T_469 = _T_47 ? (* src = "sodor_core_1stage.v:307.18-307.39" *) 1'h0 : _T_468;
  assign _T_470 = _T_45 ? (* src = "sodor_core_1stage.v:308.18-308.39" *) 1'h0 : _T_469;
  assign _T_471 = _T_43 ? (* src = "sodor_core_1stage.v:309.18-309.39" *) 1'h0 : _T_470;
  assign _T_472 = _T_41 ? (* src = "sodor_core_1stage.v:310.18-310.39" *) 1'h0 : _T_471;
  assign _T_473 = _T_39 ? (* src = "sodor_core_1stage.v:311.18-311.39" *) 1'h0 : _T_472;
  assign _T_474 = _T_37 ? (* src = "sodor_core_1stage.v:312.18-312.39" *) 1'h0 : _T_473;
  assign _T_475 = _T_35 ? (* src = "sodor_core_1stage.v:313.18-313.39" *) 1'h0 : _T_474;
  assign _T_476 = _T_33 ? (* src = "sodor_core_1stage.v:314.18-314.39" *) 1'h0 : _T_475;
  assign _T_477 = _T_31 ? (* src = "sodor_core_1stage.v:315.18-315.39" *) 1'h0 : _T_476;
  assign _T_478 = _T_29 ? (* src = "sodor_core_1stage.v:316.18-316.39" *) 1'h0 : _T_477;
  assign _T_479 = _T_27 ? (* src = "sodor_core_1stage.v:317.18-317.39" *) 1'h0 : _T_478;
  assign _T_480 = _T_25 ? (* src = "sodor_core_1stage.v:318.18-318.39" *) 1'h0 : _T_479;
  assign _T_481 = _T_23 ? (* src = "sodor_core_1stage.v:319.18-319.39" *) 1'h0 : _T_480;
  assign _T_482 = _T_21 ? (* src = "sodor_core_1stage.v:320.18-320.39" *) 1'h0 : _T_481;
  assign _T_483 = _T_19 ? (* src = "sodor_core_1stage.v:321.18-321.39" *) 1'h0 : _T_482;
  assign _T_484 = _T_17 ? (* src = "sodor_core_1stage.v:322.18-322.39" *) 1'h0 : _T_483;
  assign _T_537 = _T_9 ? (* src = "sodor_core_1stage.v:324.18-324.55" *) 1'h0 : _045_;
  assign _T_538 = _T_7 ? (* src = "sodor_core_1stage.v:325.18-325.38" *) 1'h0 : _T_537;
  assign _T_539 = _T_5 ? (* src = "sodor_core_1stage.v:326.18-326.38" *) 1'h0 : _T_538;
  assign _T_540 = _T_3 ? (* src = "sodor_core_1stage.v:327.18-327.38" *) 1'h0 : _T_539;
  assign _T_583 = _T_15 ? (* src = "sodor_core_1stage.v:328.23-328.42" *) 3'h2 : 3'h0;
  assign _T_584 = _T_13 ? (* src = "sodor_core_1stage.v:329.23-329.44" *) 3'h1 : _T_583;
  assign _T_585 = _T_11 ? (* src = "sodor_core_1stage.v:330.23-330.44" *) 3'h3 : _T_584;
  assign _T_586 = _T_9 ? (* src = "sodor_core_1stage.v:331.23-331.43" *) 3'h6 : _T_585;
  assign _T_587 = _T_7 ? (* src = "sodor_core_1stage.v:332.23-332.43" *) 3'h2 : _T_586;
  assign _T_588 = _T_5 ? (* src = "sodor_core_1stage.v:333.23-333.43" *) 3'h5 : _T_587;
  assign _T_589 = _T_3 ? (* src = "sodor_core_1stage.v:334.23-334.43" *) 3'h1 : _T_588;
  assign _T_593 = _T_93 ? (* src = "sodor_core_1stage.v:335.23-335.42" *) 3'h4 : 3'h0;
  assign _T_594 = _T_91 ? (* src = "sodor_core_1stage.v:336.23-336.44" *) 3'h4 : _T_593;
  assign _T_595 = _T_89 ? (* src = "sodor_core_1stage.v:337.23-337.44" *) 3'h4 : _T_594;
  assign _T_596 = _T_87 ? (* src = "sodor_core_1stage.v:338.23-338.44" *) 3'h4 : _T_595;
  assign _T_597 = _T_85 ? (* src = "sodor_core_1stage.v:339.23-339.44" *) 3'h3 : _T_596;
  assign _T_598 = _T_83 ? (* src = "sodor_core_1stage.v:340.23-340.44" *) 3'h2 : _T_597;
  assign _T_599 = _T_81 ? (* src = "sodor_core_1stage.v:341.23-341.44" *) 3'h1 : _T_598;
  assign _T_600 = _T_79 ? (* src = "sodor_core_1stage.v:342.23-342.44" *) 3'h3 : _T_599;
  assign _T_601 = _T_77 ? (* src = "sodor_core_1stage.v:343.23-343.44" *) 3'h2 : _T_600;
  assign _T_602 = _T_75 ? (* src = "sodor_core_1stage.v:344.23-344.44" *) 3'h1 : _T_601;
  assign _T_603 = _T_73 ? (* src = "sodor_core_1stage.v:345.23-345.44" *) 3'h0 : _T_602;
  assign _T_604 = _T_71 ? (* src = "sodor_core_1stage.v:346.23-346.44" *) 3'h0 : _T_603;
  assign _T_605 = _T_69 ? (* src = "sodor_core_1stage.v:347.23-347.44" *) 3'h0 : _T_604;
  assign _T_606 = _T_67 ? (* src = "sodor_core_1stage.v:348.23-348.44" *) 3'h0 : _T_605;
  assign _T_607 = _T_65 ? (* src = "sodor_core_1stage.v:349.23-349.44" *) 3'h0 : _T_606;
  assign _T_608 = _T_63 ? (* src = "sodor_core_1stage.v:350.23-350.44" *) 3'h0 : _T_607;
  assign _T_609 = _T_61 ? (* src = "sodor_core_1stage.v:351.23-351.44" *) 3'h0 : _T_608;
  assign _T_610 = _T_59 ? (* src = "sodor_core_1stage.v:352.23-352.44" *) 3'h0 : _T_609;
  assign _T_611 = _T_57 ? (* src = "sodor_core_1stage.v:353.23-353.44" *) 3'h0 : _T_610;
  assign _T_612 = _T_55 ? (* src = "sodor_core_1stage.v:354.23-354.44" *) 3'h0 : _T_611;
  assign _T_613 = _T_53 ? (* src = "sodor_core_1stage.v:355.23-355.44" *) 3'h0 : _T_612;
  assign _T_614 = _T_51 ? (* src = "sodor_core_1stage.v:356.23-356.44" *) 3'h0 : _T_613;
  assign _T_615 = _T_49 ? (* src = "sodor_core_1stage.v:357.23-357.44" *) 3'h0 : _T_614;
  assign _T_616 = _T_47 ? (* src = "sodor_core_1stage.v:358.23-358.44" *) 3'h0 : _T_615;
  assign _T_617 = _T_45 ? (* src = "sodor_core_1stage.v:359.23-359.44" *) 3'h0 : _T_616;
  assign _T_618 = _T_43 ? (* src = "sodor_core_1stage.v:360.23-360.44" *) 3'h0 : _T_617;
  assign _T_619 = _T_41 ? (* src = "sodor_core_1stage.v:361.23-361.44" *) 3'h0 : _T_618;
  assign _T_620 = _T_39 ? (* src = "sodor_core_1stage.v:362.23-362.44" *) 3'h0 : _T_619;
  assign _T_621 = _T_37 ? (* src = "sodor_core_1stage.v:363.23-363.44" *) 3'h0 : _T_620;
  assign _T_622 = _T_35 ? (* src = "sodor_core_1stage.v:364.23-364.44" *) 3'h0 : _T_621;
  assign _T_623 = _T_33 ? (* src = "sodor_core_1stage.v:365.23-365.44" *) 3'h0 : _T_622;
  assign _T_624 = _T_31 ? (* src = "sodor_core_1stage.v:366.23-366.44" *) 3'h0 : _T_623;
  assign _T_625 = _T_29 ? (* src = "sodor_core_1stage.v:367.23-367.44" *) 3'h0 : _T_624;
  assign _T_626 = _T_27 ? (* src = "sodor_core_1stage.v:368.23-368.44" *) 3'h0 : _T_625;
  assign _T_627 = _T_25 ? (* src = "sodor_core_1stage.v:369.23-369.44" *) 3'h0 : _T_626;
  assign _T_628 = _T_23 ? (* src = "sodor_core_1stage.v:370.23-370.44" *) 3'h0 : _T_627;
  assign _T_629 = _T_21 ? (* src = "sodor_core_1stage.v:371.23-371.44" *) 3'h0 : _T_628;
  assign _T_630 = _T_19 ? (* src = "sodor_core_1stage.v:372.23-372.44" *) 3'h0 : _T_629;
  assign _T_631 = _T_17 ? (* src = "sodor_core_1stage.v:373.23-373.44" *) 3'h0 : _T_630;
  assign _T_632 = _T_15 ? (* src = "sodor_core_1stage.v:374.23-374.44" *) 3'h0 : _T_631;
  assign _T_633 = _T_13 ? (* src = "sodor_core_1stage.v:375.23-375.44" *) 3'h0 : _T_632;
  assign _T_634 = _T_11 ? (* src = "sodor_core_1stage.v:376.23-376.44" *) 3'h0 : _T_633;
  assign _T_635 = _T_9 ? (* src = "sodor_core_1stage.v:377.23-377.43" *) 3'h0 : _T_634;
  assign _T_636 = _T_7 ? (* src = "sodor_core_1stage.v:378.23-378.43" *) 3'h0 : _T_635;
  assign _T_637 = _T_5 ? (* src = "sodor_core_1stage.v:379.23-379.43" *) 3'h0 : _T_636;
  assign _T_638 = _T_3 ? (* src = "sodor_core_1stage.v:380.23-380.43" *) 3'h0 : _T_637;
  assign cs0_6 = _T_1 ? (* src = "sodor_core_1stage.v:381.22-381.42" *) 3'h0 : _T_638;
  assign _T_643 = io_dat_br_eq ? (* src = "sodor_core_1stage.v:382.23-382.50" *) 3'h0 : 3'h1;
  assign _T_645 = io_dat_br_eq ? (* src = "sodor_core_1stage.v:383.23-383.49" *) 3'h1 : 3'h0;
  assign _T_648 = io_dat_br_lt ? (* src = "sodor_core_1stage.v:384.23-384.50" *) 3'h0 : 3'h1;
  assign _T_651 = io_dat_br_ltu ? (* src = "sodor_core_1stage.v:385.23-385.51" *) 3'h0 : 3'h1;
  assign _T_653 = io_dat_br_lt ? (* src = "sodor_core_1stage.v:386.23-386.49" *) 3'h1 : 3'h0;
  assign _T_655 = io_dat_br_ltu ? (* src = "sodor_core_1stage.v:387.23-387.50" *) 3'h1 : 3'h0;
  assign _T_658 = __MUX_ternarysodor_core_1stagev388582__WIRE_eqsodor_core_1stagev388581_Y ? (* src = "sodor_core_1stage.v:388.23-388.55" *) 3'h3 : 3'h0;
  assign _T_659 = __MUX_ternarysodor_core_1stagev389584__WIRE_eqsodor_core_1stagev389583_Y ? (* src = "sodor_core_1stage.v:389.23-389.57" *) 3'h2 : _T_658;
  assign _T_660 = __MUX_ternarysodor_core_1stagev390586__WIRE_eqsodor_core_1stagev390585_Y ? (* src = "sodor_core_1stage.v:390.23-390.59" *) _T_655 : _T_659;
  assign _T_661 = __MUX_ternarysodor_core_1stagev391588__WIRE_eqsodor_core_1stagev391587_Y ? (* src = "sodor_core_1stage.v:391.23-391.59" *) _T_653 : _T_660;
  assign _T_662 = __MUX_ternarysodor_core_1stagev392590__WIRE_eqsodor_core_1stagev392589_Y ? (* src = "sodor_core_1stage.v:392.23-392.59" *) _T_651 : _T_661;
  assign _T_663 = __MUX_ternarysodor_core_1stagev393592__WIRE_eqsodor_core_1stagev393591_Y ? (* src = "sodor_core_1stage.v:393.23-393.59" *) _T_648 : _T_662;
  assign _T_664 = __MUX_ternarysodor_core_1stagev394594__WIRE_eqsodor_core_1stagev394593_Y ? (* src = "sodor_core_1stage.v:394.23-394.59" *) _T_645 : _T_663;
  assign _T_665 = __MUX_ternarysodor_core_1stagev395596__WIRE_eqsodor_core_1stagev395595_Y ? (* src = "sodor_core_1stage.v:395.23-395.59" *) _T_643 : _T_664;
  assign _T_666 = __MUX_ternarysodor_core_1stagev396598__WIRE_eqsodor_core_1stagev396597_Y ? (* src = "sodor_core_1stage.v:396.23-396.57" *) 3'h0 : _T_665;
  assign csr_cmd = csr_ren ? (* src = "sodor_core_1stage.v:400.24-400.46" *) 3'h5 : cs0_6;
  assign io_dmem_req_bits_fcn = _T_1 ? (* src = "sodor_core_1stage.v:402.33-402.53" *) 1'h0 : _T_540;
  assign io_dmem_req_bits_typ = _T_1 ? (* src = "sodor_core_1stage.v:403.33-403.53" *) 3'h3 : _T_589;
  assign io_ctl_pc_sel = __MUX_ternarysodor_core_1stagev405624__WIRE_orsodor_core_1stagev405623_Y ? (* src = "sodor_core_1stage.v:405.26-405.76" *) 3'h4 : _T_666;
  assign io_ctl_op1_sel = _T_1 ? (* src = "sodor_core_1stage.v:406.27-406.47" *) 2'h0 : _T_246;
  assign io_ctl_op2_sel = _T_1 ? (* src = "sodor_core_1stage.v:407.27-407.47" *) 2'h1 : _T_295;
  assign io_ctl_alu_fun = _T_1 ? (* src = "sodor_core_1stage.v:408.27-408.47" *) 4'h1 : _T_344;
  assign io_ctl_wb_sel = _T_1 ? (* src = "sodor_core_1stage.v:409.26-409.46" *) 2'h1 : _T_393;
  assign io_ctl_rf_wen = __MUX_ternarysodor_core_1stagev410630__WIRE_orsodor_core_1stagev410629_Y ? (* src = "sodor_core_1stage.v:410.26-410.65" *) 1'h0 : cs0_2;
  assign io_ctl_csr_cmd = __MUX_ternarysodor_core_1stagev411631__WIRE_orsodor_core_1stagev397601_Y ? (* src = "sodor_core_1stage.v:411.27-411.49" *) csr_cmd : 3'h0;
  assign _T_162 = _T_73 ? (* src = "sodor_core_1stage.v:80.23-80.42" *) 4'h6 : 4'h0;
  assign _T_163 = _T_71 ? (* src = "sodor_core_1stage.v:81.23-81.44" *) 4'h5 : _T_162;
  assign _T_164 = _T_69 ? (* src = "sodor_core_1stage.v:82.23-82.44" *) 4'h4 : _T_163;
  assign _T_165 = _T_67 ? (* src = "sodor_core_1stage.v:83.23-83.44" *) 4'h3 : _T_164;
  assign _T_166 = _T_65 ? (* src = "sodor_core_1stage.v:84.23-84.44" *) 4'h1 : _T_165;
  assign _T_167 = _T_63 ? (* src = "sodor_core_1stage.v:85.23-85.44" *) 4'h2 : _T_166;
  assign _T_168 = _T_61 ? (* src = "sodor_core_1stage.v:86.23-86.44" *) 4'h8 : _T_167;
  assign _T_169 = _T_59 ? (* src = "sodor_core_1stage.v:87.23-87.44" *) 4'h7 : _T_168;
  assign _T_170 = _T_57 ? (* src = "sodor_core_1stage.v:88.23-88.44" *) 4'h0 : _T_169;
  assign _T_171 = _T_55 ? (* src = "sodor_core_1stage.v:89.23-89.44" *) 4'h0 : _T_170;
  assign _T_172 = _T_53 ? (* src = "sodor_core_1stage.v:90.23-90.44" *) 4'h0 : _T_171;
  assign _T_173 = _T_51 ? (* src = "sodor_core_1stage.v:91.23-91.44" *) 4'h0 : _T_172;
  assign _T_174 = _T_49 ? (* src = "sodor_core_1stage.v:92.23-92.44" *) 4'h0 : _T_173;
  assign _T_175 = _T_47 ? (* src = "sodor_core_1stage.v:93.23-93.44" *) 4'h0 : _T_174;
  assign _T_176 = _T_45 ? (* src = "sodor_core_1stage.v:94.23-94.44" *) 4'h0 : _T_175;
  assign _T_177 = _T_43 ? (* src = "sodor_core_1stage.v:95.23-95.44" *) 4'h0 : _T_176;
  assign _T_178 = _T_41 ? (* src = "sodor_core_1stage.v:96.23-96.44" *) 4'h0 : _T_177;
  assign _T_179 = _T_39 ? (* src = "sodor_core_1stage.v:97.23-97.44" *) 4'h0 : _T_178;
  assign _T_180 = _T_37 ? (* src = "sodor_core_1stage.v:98.23-98.44" *) 4'h0 : _T_179;
  assign _T_181 = _T_35 ? (* src = "sodor_core_1stage.v:99.23-99.44" *) 4'h0 : _T_180;
  assign __MUX_ternarysodor_core_1stagev385578__WIRE_io_dat_br_ltu = io_dat_br_ltu;
  assign __MUX_ternarysodor_core_1stagev384576__WIRE_io_dat_br_lt = io_dat_br_lt;
  assign __MUX_ternarysodor_core_1stagev382573__WIRE_io_dat_br_eq = io_dat_br_eq;
  assign __MUX_ternarysodor_core_1stagev287468__WIRE__T_87 = _T_87;
  assign __MUX_ternarysodor_core_1stagev286467__WIRE__T_89 = _T_89;
  assign __MUX_ternarysodor_core_1stagev285466__WIRE__T_91 = _T_91;
  assign __MUX_ternarysodor_core_1stagev284465__WIRE__T_93 = _T_93;
  assign __MUX_ternarysodor_core_1stagev283464__WIRE__T_95 = _T_95;
  assign __MUX_ternarysodor_core_1stagev282463__WIRE__T_97 = _T_97;
  assign __MUX_ternarysodor_core_1stagev188339__WIRE__T_81 = _T_81;
  assign __MUX_ternarysodor_core_1stagev187338__WIRE__T_83 = _T_83;
  assign __MUX_ternarysodor_core_1stagev186337__WIRE__T_85 = _T_85;
  assign __MUX_ternarysodor_core_1stagev139290__WIRE__T_35 = _T_35;
  assign __MUX_ternarysodor_core_1stagev138289__WIRE__T_37 = _T_37;
  assign __MUX_ternarysodor_core_1stagev137288__WIRE__T_39 = _T_39;
  assign __MUX_ternarysodor_core_1stagev136287__WIRE__T_41 = _T_41;
  assign __MUX_ternarysodor_core_1stagev135286__WIRE__T_43 = _T_43;
  assign __MUX_ternarysodor_core_1stagev134285__WIRE__T_45 = _T_45;
  assign __MUX_ternarysodor_core_1stagev133284__WIRE__T_47 = _T_47;
  assign __MUX_ternarysodor_core_1stagev132283__WIRE__T_49 = _T_49;
  assign __MUX_ternarysodor_core_1stagev131282__WIRE__T_51 = _T_51;
  assign __MUX_ternarysodor_core_1stagev130281__WIRE__T_53 = _T_53;
  assign __MUX_ternarysodor_core_1stagev129280__WIRE__T_55 = _T_55;
  assign __MUX_ternarysodor_core_1stagev128279__WIRE__T_57 = _T_57;
  assign __MUX_ternarysodor_core_1stagev127278__WIRE__T_59 = _T_59;
  assign __MUX_ternarysodor_core_1stagev126277__WIRE__T_61 = _T_61;
  assign __MUX_ternarysodor_core_1stagev125276__WIRE__T_63 = _T_63;
  assign __MUX_ternarysodor_core_1stagev124275__WIRE__T_65 = _T_65;
  assign __MUX_ternarysodor_core_1stagev123274__WIRE__T_67 = _T_67;
  assign __MUX_ternarysodor_core_1stagev122273__WIRE__T_69 = _T_69;
  assign __MUX_ternarysodor_core_1stagev121272__WIRE__T_71 = _T_71;
  assign __MUX_ternarysodor_core_1stagev120271__WIRE__T_73 = _T_73;
  assign __MUX_ternarysodor_core_1stagev119270__WIRE__T_75 = _T_75;
  assign __MUX_ternarysodor_core_1stagev118269__WIRE__T_77 = _T_77;
  assign __MUX_ternarysodor_core_1stagev117268__WIRE__T_79 = _T_79;
  assign __MUX_ternarysodor_core_1stagev116267__WIRE__T_1 = _T_1;
  assign __MUX_ternarysodor_core_1stagev115266__WIRE__T_3 = _T_3;
  assign __MUX_ternarysodor_core_1stagev114265__WIRE__T_5 = _T_5;
  assign __MUX_ternarysodor_core_1stagev113264__WIRE__T_7 = _T_7;
  assign __MUX_ternarysodor_core_1stagev112263__WIRE__T_9 = _T_9;
  assign __MUX_ternarysodor_core_1stagev111262__WIRE__T_11 = _T_11;
  assign __MUX_ternarysodor_core_1stagev110261__WIRE__T_13 = _T_13;
  assign __MUX_ternarysodor_core_1stagev109260__WIRE__T_15 = _T_15;
  assign __MUX_ternarysodor_core_1stagev108259__WIRE__T_17 = _T_17;
  assign __MUX_ternarysodor_core_1stagev107258__WIRE__T_19 = _T_19;
  assign __MUX_ternarysodor_core_1stagev106257__WIRE__T_21 = _T_21;
  assign __MUX_ternarysodor_core_1stagev105256__WIRE__T_23 = _T_23;
  assign __MUX_ternarysodor_core_1stagev104255__WIRE__T_25 = _T_25;
  assign __MUX_ternarysodor_core_1stagev103254__WIRE__T_27 = _T_27;
  assign __MUX_ternarysodor_core_1stagev102253__WIRE__T_29 = _T_29;
  assign __MUX_ternarysodor_core_1stagev101252__WIRE__T_31 = _T_31;
  assign __MUX_ternarysodor_core_1stagev100251__WIRE__T_33 = _T_33;
  assign __MUX_ternarysodor_core_1stagev400608__WIRE_csr_ren = csr_ren;
endmodule

(* hdlname = "\\DatPath" *)
(* src = "sodor_core_1stage.v:1490.1-1832.10" *)
module DatPath(clock, reset, io_ddpath_addr, io_ddpath_wdata, io_ddpath_rdata, io_imem_req_bits_addr, io_imem_resp_bits_data, io_dmem_req_bits_addr, io_dmem_req_bits_data, io_dmem_resp_bits_data, io_ctl_stall, io_ctl_pc_sel, io_ctl_op1_sel, io_ctl_op2_sel, io_ctl_alu_fun, io_ctl_wb_sel, io_ctl_rf_wen, io_ctl_csr_cmd, io_ctl_exception, io_dat_inst, io_dat_br_eq
, io_dat_br_lt, io_dat_br_ltu, io_dat_csr_eret, \CSRFile-csr___MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y , \CSRFile-csr___MUX_ternarysodor_core_1stagev713760__WIRE__T_77 , \CSRFile-csr___MUX_ternarysodor_core_1stagev714761__WIRE__T_80 , \CSRFile-csr___MUX_ternarysodor_core_1stagev716763__WIRE__T_82 , \CSRFile-csr___MUX_ternarysodor_core_1stagev717764__WIRE__T_83 , \CSRFile-csr___MUX_ternarysodor_core_1stagev718765__WIRE__T_84 , \CSRFile-csr___MUX_ternarysodor_core_1stagev719766__WIRE__T_85 , \CSRFile-csr___MUX_ternarysodor_core_1stagev721768__WIRE__T_87 , \CSRFile-csr___MUX_ternarysodor_core_1stagev723770__WIRE__T_90 , \CSRFile-csr___MUX_ternarysodor_core_1stagev724771__WIRE__T_91 , \CSRFile-csr___MUX_ternarysodor_core_1stagev725772__WIRE__T_92 , \CSRFile-csr___MUX_ternarysodor_core_1stagev726773__WIRE__T_93 , \CSRFile-csr___MUX_ternarysodor_core_1stagev727774__WIRE__T_94 , \CSRFile-csr___MUX_ternarysodor_core_1stagev728775__WIRE__T_95 , \CSRFile-csr___MUX_ternarysodor_core_1stagev729776__WIRE__T_96 , \CSRFile-csr___MUX_ternarysodor_core_1stagev730777__WIRE__T_97 , \CSRFile-csr___MUX_ternarysodor_core_1stagev731778__WIRE__T_98 , \CSRFile-csr___MUX_ternarysodor_core_1stagev732779__WIRE__T_99 
, \CSRFile-csr___MUX_ternarysodor_core_1stagev733780__WIRE__T_100 , \CSRFile-csr___MUX_ternarysodor_core_1stagev734781__WIRE__T_101 , \CSRFile-csr___MUX_ternarysodor_core_1stagev735782__WIRE__T_102 , \CSRFile-csr___MUX_ternarysodor_core_1stagev736783__WIRE__T_103 , \CSRFile-csr___MUX_ternarysodor_core_1stagev737784__WIRE__T_104 , \CSRFile-csr___MUX_ternarysodor_core_1stagev738785__WIRE__T_105 , \CSRFile-csr___MUX_ternarysodor_core_1stagev739786__WIRE__T_106 , \CSRFile-csr___MUX_ternarysodor_core_1stagev740787__WIRE__T_107 , \CSRFile-csr___MUX_ternarysodor_core_1stagev741788__WIRE__T_108 , \CSRFile-csr___MUX_ternarysodor_core_1stagev742789__WIRE__T_109 , \CSRFile-csr___MUX_ternarysodor_core_1stagev743790__WIRE__T_110 , \CSRFile-csr___MUX_procmux1030__WIRE__T_159 , \CSRFile-csr___MUX_procmux1033__WIRE__T_76 , \CSRFile-csr___MUX_procmux1035__WIRE_wen , \CSRFile-csr___MUX_ternarysodor_core_1stagev744791__WIRE__T_111 , \CSRFile-csr___MUX_procmux1045__WIRE__T_158 , \CSRFile-csr___MUX_procmux1048__WIRE__T_75 , \CSRFile-csr___MUX_procmux1063__WIRE__T_88 , \CSRFile-csr___MUX_procmux1069__WIRE__T_81 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1000942__WIRE__T_118 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1002943__WIRE__T_121 
, \CSRFile-csr___MUX_ternarysodor_core_1stagev1004944__WIRE__T_120 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1006945__WIRE__T_123 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1008946__WIRE__T_122 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1010947__WIRE__T_125 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1012948__WIRE__T_124 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1014949__WIRE__T_127 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1016950__WIRE__T_126 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1018951__WIRE__T_129 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1020952__WIRE__T_128 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1022953__WIRE__T_131 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1024954__WIRE__T_130 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1026955__WIRE__T_133 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1028956__WIRE__T_132 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1030957__WIRE__T_135 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1032958__WIRE__T_134 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1034959__WIRE__T_137 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1036960__WIRE__T_136 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1038961__WIRE__T_139 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1040962__WIRE__T_138 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1042963__WIRE__T_141 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1044964__WIRE__T_140 
, \CSRFile-csr___MUX_ternarysodor_core_1stagev1046965__WIRE__T_143 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1048966__WIRE__T_142 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1050967__WIRE__T_145 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1052968__WIRE__T_144 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1054969__WIRE__T_147 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1056970__WIRE__T_146 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1058971__WIRE__T_149 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1060972__WIRE__T_148 , \CSRFile-csr___MUX_ternarysodor_core_1stagev746793__WIRE__T_113 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1062973__WIRE__T_151 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1064974__WIRE__T_150 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1066975__WIRE__T_153 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1068976__WIRE__T_152 , \CSRFile-csr___MUX_ternarysodor_core_1stagev745792__WIRE__T_112 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1070977__WIRE__T_155 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1072978__WIRE__T_154 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1074979__WIRE__T_157 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1076980__WIRE__T_156 , \CSRFile-csr___MUX_ternarysodor_core_1stagev1088985__WIRE__T_86 , \CSRFile-csr___MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y , \CSRFile-csr___MUX_ternarysodor_core_1stagev520635__WIRE__T 
, \CSRFile-csr___MUX_ternarysodor_core_1stagev527638__WIRE__T_5 , \CSRFile-csr___MUX_ternarysodor_core_1stagev694734__WIRE__T_167 , \CSRFile-csr___MUX_ternarysodor_core_1stagev696736__WIRE__T_166 , \CSRFile-csr___MUX_ternarysodor_core_1stagev703743__WIRE_io_exception , \CSRFile-csr___MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y , \CSRFile-csr___MUX_ternarysodor_core_1stagev708753__WIRE_insn_call , \CSRFile-csr___MUX_ternarysodor_core_1stagev709754__WIRE_insn_break , \CSRFile-csr___MUX_ternarysodor_core_1stagev747794__WIRE__T_114 , \CSRFile-csr___MUX_ternarysodor_core_1stagev748795__WIRE__T_115 , \CSRFile-csr___MUX_ternarysodor_core_1stagev749796__WIRE__T_116 , \CSRFile-csr___MUX_ternarysodor_core_1stagev750797__WIRE__T_117 , \CSRFile-csr___MUX_ternarysodor_core_1stagev752799__WIRE__T_119 , __MUX_ternarysodor_core_1stagev1744110__WIRE__T_55, __MUX_ternarysodor_core_1stagev1735106__WIRE_nesodor_core_1stagev161833_Y, __MUX_ternarysodor_core_1stagev1724102__WIRE__T_103, __MUX_ternarysodor_core_1stagev167184__WIRE_nesodor_core_1stagev158210_Y, __MUX_ternarysodor_core_1stagev166981__WIRE__T_104, __MUX_ternarysodor_core_1stagev166880__WIRE__T_105, __MUX_ternarysodor_core_1stagev166779__WIRE__T_106, __MUX_ternarysodor_core_1stagev166274__WIRE__T_58, __MUX_ternarysodor_core_1stagev166173__WIRE__T_61
, __MUX_ternarysodor_core_1stagev166072__WIRE__T_63, __MUX_ternarysodor_core_1stagev165971__WIRE__T_65, __MUX_ternarysodor_core_1stagev165870__WIRE__T_67, __MUX_ternarysodor_core_1stagev165769__WIRE__T_71, __MUX_ternarysodor_core_1stagev165668__WIRE__T_73, __MUX_ternarysodor_core_1stagev165567__WIRE__T_76, __MUX_ternarysodor_core_1stagev165466__WIRE__T_80, __MUX_ternarysodor_core_1stagev165365__WIRE__T_82, __MUX_ternarysodor_core_1stagev164054__WIRE__T_48, __MUX_ternarysodor_core_1stagev163953__WIRE__T_43, __MUX_ternarysodor_core_1stagev162741__WIRE__T_49, __MUX_ternarysodor_core_1stagev162640__WIRE__T_50, __MUX_ternarysodor_core_1stagev162539__WIRE__T_51, __MUX_ternarysodor_core_1stagev161530__WIRE__T_44, __MUX_ternarysodor_core_1stagev161429__WIRE__T_45, __MUX_ternarysodor_core_1stagev159417__WIRE__T_2, __MUX_ternarysodor_core_1stagev159015__WIRE_io_imem_resp_bits_data, __MUX_ternarysodor_core_1stagev158714__WIRE__T_3, __MUX_ternarysodor_core_1stagev15809__WIRE__T_4, __MUX_procmux1162__WIRE__T, __MUX_procmux1159__WIRE__T_1
, __MUX_procmux1150__WIRE_regfile_MPORT_en, metaReset_DatPath);
  (* src = "sodor_core_1stage.v:1749.3-1781.6" *)
  wire [4:0] _00_;
  (* src = "sodor_core_1stage.v:1749.3-1781.6" *)
  wire [31:0] _01_;
  (* src = "sodor_core_1stage.v:1749.3-1781.6" *)
  wire [31:0] _02_;
  (* src = "sodor_core_1stage.v:1604.34-1604.51" *)
  wire _03_;
  (* src = "sodor_core_1stage.v:1747.28-1747.59" *)
  wire _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1030__WIRE__T_159 ;
  wire \CSRFile-csr___MUX_procmux1030__WIRE__T_159 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1033__WIRE__T_76 ;
  wire \CSRFile-csr___MUX_procmux1033__WIRE__T_76 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1035__WIRE_wen ;
  wire \CSRFile-csr___MUX_procmux1035__WIRE_wen ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1045__WIRE__T_158 ;
  wire \CSRFile-csr___MUX_procmux1045__WIRE__T_158 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1048__WIRE__T_75 ;
  wire \CSRFile-csr___MUX_procmux1048__WIRE__T_75 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1063__WIRE__T_88 ;
  wire \CSRFile-csr___MUX_procmux1063__WIRE__T_88 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1069__WIRE__T_81 ;
  wire \CSRFile-csr___MUX_procmux1069__WIRE__T_81 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1000942__WIRE__T_118 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1000942__WIRE__T_118 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1002943__WIRE__T_121 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1002943__WIRE__T_121 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1004944__WIRE__T_120 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1004944__WIRE__T_120 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1006945__WIRE__T_123 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1006945__WIRE__T_123 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1008946__WIRE__T_122 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1008946__WIRE__T_122 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1010947__WIRE__T_125 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1010947__WIRE__T_125 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1012948__WIRE__T_124 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1012948__WIRE__T_124 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1014949__WIRE__T_127 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1014949__WIRE__T_127 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1016950__WIRE__T_126 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1016950__WIRE__T_126 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1018951__WIRE__T_129 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1018951__WIRE__T_129 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1020952__WIRE__T_128 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1020952__WIRE__T_128 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1022953__WIRE__T_131 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1022953__WIRE__T_131 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1024954__WIRE__T_130 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1024954__WIRE__T_130 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1026955__WIRE__T_133 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1026955__WIRE__T_133 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1028956__WIRE__T_132 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1028956__WIRE__T_132 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1030957__WIRE__T_135 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1030957__WIRE__T_135 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1032958__WIRE__T_134 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1032958__WIRE__T_134 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1034959__WIRE__T_137 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1034959__WIRE__T_137 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1036960__WIRE__T_136 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1036960__WIRE__T_136 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1038961__WIRE__T_139 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1038961__WIRE__T_139 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1040962__WIRE__T_138 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1040962__WIRE__T_138 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1042963__WIRE__T_141 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1042963__WIRE__T_141 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1044964__WIRE__T_140 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1044964__WIRE__T_140 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1046965__WIRE__T_143 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1046965__WIRE__T_143 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1048966__WIRE__T_142 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1048966__WIRE__T_142 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1050967__WIRE__T_145 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1050967__WIRE__T_145 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1052968__WIRE__T_144 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1052968__WIRE__T_144 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1054969__WIRE__T_147 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1054969__WIRE__T_147 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1056970__WIRE__T_146 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1056970__WIRE__T_146 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1058971__WIRE__T_149 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1058971__WIRE__T_149 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1060972__WIRE__T_148 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1060972__WIRE__T_148 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1062973__WIRE__T_151 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1062973__WIRE__T_151 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1064974__WIRE__T_150 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1064974__WIRE__T_150 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1066975__WIRE__T_153 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1066975__WIRE__T_153 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1068976__WIRE__T_152 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1068976__WIRE__T_152 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1070977__WIRE__T_155 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1070977__WIRE__T_155 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1072978__WIRE__T_154 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1072978__WIRE__T_154 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1074979__WIRE__T_157 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1074979__WIRE__T_157 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1076980__WIRE__T_156 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1076980__WIRE__T_156 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev1088985__WIRE__T_86 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev1088985__WIRE__T_86 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev520635__WIRE__T ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev520635__WIRE__T ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev527638__WIRE__T_5 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev527638__WIRE__T_5 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev694734__WIRE__T_167 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev694734__WIRE__T_167 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev696736__WIRE__T_166 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev696736__WIRE__T_166 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev703743__WIRE_io_exception ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev703743__WIRE_io_exception ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev708753__WIRE_insn_call ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev708753__WIRE_insn_call ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev709754__WIRE_insn_break ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev709754__WIRE_insn_break ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev713760__WIRE__T_77 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev713760__WIRE__T_77 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev714761__WIRE__T_80 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev714761__WIRE__T_80 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev716763__WIRE__T_82 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev716763__WIRE__T_82 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev717764__WIRE__T_83 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev717764__WIRE__T_83 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev718765__WIRE__T_84 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev718765__WIRE__T_84 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev719766__WIRE__T_85 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev719766__WIRE__T_85 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev721768__WIRE__T_87 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev721768__WIRE__T_87 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev723770__WIRE__T_90 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev723770__WIRE__T_90 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev724771__WIRE__T_91 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev724771__WIRE__T_91 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev725772__WIRE__T_92 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev725772__WIRE__T_92 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev726773__WIRE__T_93 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev726773__WIRE__T_93 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev727774__WIRE__T_94 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev727774__WIRE__T_94 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev728775__WIRE__T_95 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev728775__WIRE__T_95 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev729776__WIRE__T_96 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev729776__WIRE__T_96 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev730777__WIRE__T_97 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev730777__WIRE__T_97 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev731778__WIRE__T_98 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev731778__WIRE__T_98 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev732779__WIRE__T_99 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev732779__WIRE__T_99 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev733780__WIRE__T_100 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev733780__WIRE__T_100 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev734781__WIRE__T_101 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev734781__WIRE__T_101 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev735782__WIRE__T_102 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev735782__WIRE__T_102 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev736783__WIRE__T_103 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev736783__WIRE__T_103 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev737784__WIRE__T_104 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev737784__WIRE__T_104 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev738785__WIRE__T_105 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev738785__WIRE__T_105 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev739786__WIRE__T_106 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev739786__WIRE__T_106 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev740787__WIRE__T_107 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev740787__WIRE__T_107 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev741788__WIRE__T_108 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev741788__WIRE__T_108 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev742789__WIRE__T_109 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev742789__WIRE__T_109 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev743790__WIRE__T_110 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev743790__WIRE__T_110 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev744791__WIRE__T_111 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev744791__WIRE__T_111 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev745792__WIRE__T_112 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev745792__WIRE__T_112 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev746793__WIRE__T_113 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev746793__WIRE__T_113 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev747794__WIRE__T_114 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev747794__WIRE__T_114 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev748795__WIRE__T_115 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev748795__WIRE__T_115 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev749796__WIRE__T_116 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev749796__WIRE__T_116 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev750797__WIRE__T_117 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev750797__WIRE__T_117 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_1stagev752799__WIRE__T_119 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_1stagev752799__WIRE__T_119 ;
  (* src = "sodor_core_1stage.v:1572.9-1572.11" *)
  wire _T;
  (* src = "sodor_core_1stage.v:1573.9-1573.13" *)
  wire _T_1;
  (* src = "sodor_core_1stage.v:1606.9-1606.15" *)
  wire _T_103;
  (* src = "sodor_core_1stage.v:1664.9-1664.15" *)
  wire _T_104;
  (* src = "sodor_core_1stage.v:1665.9-1665.15" *)
  wire _T_105;
  (* src = "sodor_core_1stage.v:1666.9-1666.15" *)
  wire _T_106;
  (* src = "sodor_core_1stage.v:1667.15-1667.21" *)
  wire [31:0] _T_107;
  (* src = "sodor_core_1stage.v:1668.15-1668.21" *)
  wire [31:0] _T_108;
  (* src = "sodor_core_1stage.v:1669.15-1669.21" *)
  wire [31:0] _T_109;
  (* src = "sodor_core_1stage.v:1671.15-1671.21" *)
  wire [31:0] _T_112;
  (* src = "sodor_core_1stage.v:1673.15-1673.21" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _T_116;
  (* src = "sodor_core_1stage.v:1605.9-1605.14" *)
  wire _T_14;
  (* src = "sodor_core_1stage.v:1574.9-1574.13" *)
  wire _T_2;
  (* src = "sodor_core_1stage.v:1575.9-1575.13" *)
  wire _T_3;
  (* src = "sodor_core_1stage.v:1584.15-1584.20" *)
  wire [19:0] _T_32;
  (* src = "sodor_core_1stage.v:1597.15-1597.20" *)
  wire [18:0] _T_38;
  (* src = "sodor_core_1stage.v:1576.9-1576.13" *)
  wire _T_4;
  (* src = "sodor_core_1stage.v:1590.15-1590.20" *)
  wire [10:0] _T_42;
  (* src = "sodor_core_1stage.v:1608.9-1608.14" *)
  wire _T_43;
  (* src = "sodor_core_1stage.v:1609.9-1609.14" *)
  wire _T_44;
  (* src = "sodor_core_1stage.v:1612.9-1612.14" *)
  wire _T_45;
  (* src = "sodor_core_1stage.v:1614.15-1614.20" *)
  wire [31:0] _T_46;
  (* src = "sodor_core_1stage.v:1615.15-1615.20" *)
  wire [31:0] _T_47;
  (* src = "sodor_core_1stage.v:1617.9-1617.14" *)
  wire _T_48;
  (* src = "sodor_core_1stage.v:1619.9-1619.14" *)
  wire _T_49;
  (* src = "sodor_core_1stage.v:1580.15-1580.19" *)
  wire [31:0] _T_5;
  (* src = "sodor_core_1stage.v:1620.9-1620.14" *)
  wire _T_50;
  (* src = "sodor_core_1stage.v:1621.9-1621.14" *)
  wire _T_51;
  (* src = "sodor_core_1stage.v:1625.15-1625.20" *)
  wire [31:0] _T_52;
  (* src = "sodor_core_1stage.v:1626.15-1626.20" *)
  wire [31:0] _T_53;
  (* src = "sodor_core_1stage.v:1627.15-1627.20" *)
  wire [31:0] _T_54;
  (* src = "sodor_core_1stage.v:1607.9-1607.14" *)
  wire _T_55;
  (* src = "sodor_core_1stage.v:1629.15-1629.20" *)
  wire [31:0] _T_57;
  (* src = "sodor_core_1stage.v:1630.9-1630.14" *)
  wire _T_58;
  (* src = "sodor_core_1stage.v:1587.15-1587.19" *)
  wire [31:0] _T_6;
  (* src = "sodor_core_1stage.v:1631.15-1631.20" *)
  wire [31:0] _T_60;
  (* src = "sodor_core_1stage.v:1632.9-1632.14" *)
  wire _T_61;
  (* src = "sodor_core_1stage.v:1633.15-1633.20" *)
  wire [31:0] _T_62;
  (* src = "sodor_core_1stage.v:1634.9-1634.14" *)
  wire _T_63;
  (* src = "sodor_core_1stage.v:1635.15-1635.20" *)
  wire [31:0] _T_64;
  (* src = "sodor_core_1stage.v:1636.9-1636.14" *)
  wire _T_65;
  (* src = "sodor_core_1stage.v:1637.15-1637.20" *)
  wire [31:0] _T_66;
  (* src = "sodor_core_1stage.v:1638.9-1638.14" *)
  wire _T_67;
  (* src = "sodor_core_1stage.v:1639.15-1639.20" *)
  wire [31:0] _T_68;
  (* src = "sodor_core_1stage.v:1640.15-1640.20" *)
  wire [31:0] _T_69;
  (* src = "sodor_core_1stage.v:1594.15-1594.19" *)
  wire [31:0] _T_7;
  (* src = "sodor_core_1stage.v:1641.9-1641.14" *)
  wire _T_70;
  (* src = "sodor_core_1stage.v:1642.9-1642.14" *)
  wire _T_71;
  (* src = "sodor_core_1stage.v:1643.9-1643.14" *)
  wire _T_72;
  (* src = "sodor_core_1stage.v:1644.9-1644.14" *)
  wire _T_73;
  (* src = "sodor_core_1stage.v:1647.15-1647.20" *)
  (* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62" *)
  wire [62:0] _T_74;
  (* src = "sodor_core_1stage.v:1648.9-1648.14" *)
  wire _T_76;
  (* src = "sodor_core_1stage.v:1649.15-1649.20" *)
  wire [31:0] _T_79;
  (* src = "sodor_core_1stage.v:1650.9-1650.14" *)
  wire _T_80;
  (* src = "sodor_core_1stage.v:1651.15-1651.20" *)
  wire [31:0] _T_81;
  (* src = "sodor_core_1stage.v:1652.9-1652.14" *)
  wire _T_82;
  (* src = "sodor_core_1stage.v:1653.15-1653.20" *)
  wire [31:0] _T_83;
  (* src = "sodor_core_1stage.v:1654.15-1654.20" *)
  wire [31:0] _T_84;
  (* src = "sodor_core_1stage.v:1655.15-1655.20" *)
  wire [31:0] _T_85;
  (* src = "sodor_core_1stage.v:1656.15-1656.20" *)
  wire [31:0] _T_86;
  (* src = "sodor_core_1stage.v:1657.15-1657.20" *)
  wire [31:0] _T_87;
  (* src = "sodor_core_1stage.v:1658.15-1658.20" *)
  wire [31:0] _T_88;
  (* src = "sodor_core_1stage.v:1659.15-1659.20" *)
  wire [31:0] _T_89;
  (* src = "sodor_core_1stage.v:1660.15-1660.20" *)
  wire [31:0] _T_90;
  (* src = "sodor_core_1stage.v:1661.15-1661.20" *)
  wire [31:0] _T_91;
  (* src = "sodor_core_1stage.v:1662.15-1662.20" *)
  wire [31:0] _T_92;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1150__WIRE_regfile_MPORT_en;
  wire __MUX_procmux1150__WIRE_regfile_MPORT_en;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1159__WIRE__T_1;
  wire __MUX_procmux1159__WIRE__T_1;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1162__WIRE__T;
  wire __MUX_procmux1162__WIRE__T;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev15809__WIRE__T_4;
  wire __MUX_ternarysodor_core_1stagev15809__WIRE__T_4;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev158714__WIRE__T_3;
  wire __MUX_ternarysodor_core_1stagev158714__WIRE__T_3;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev159015__WIRE_io_imem_resp_bits_data;
  wire __MUX_ternarysodor_core_1stagev159015__WIRE_io_imem_resp_bits_data;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev159417__WIRE__T_2;
  wire __MUX_ternarysodor_core_1stagev159417__WIRE__T_2;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev161429__WIRE__T_45;
  wire __MUX_ternarysodor_core_1stagev161429__WIRE__T_45;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev161530__WIRE__T_44;
  wire __MUX_ternarysodor_core_1stagev161530__WIRE__T_44;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev162539__WIRE__T_51;
  wire __MUX_ternarysodor_core_1stagev162539__WIRE__T_51;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev162640__WIRE__T_50;
  wire __MUX_ternarysodor_core_1stagev162640__WIRE__T_50;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev162741__WIRE__T_49;
  wire __MUX_ternarysodor_core_1stagev162741__WIRE__T_49;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev163953__WIRE__T_43;
  wire __MUX_ternarysodor_core_1stagev163953__WIRE__T_43;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev164054__WIRE__T_48;
  wire __MUX_ternarysodor_core_1stagev164054__WIRE__T_48;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev165365__WIRE__T_82;
  wire __MUX_ternarysodor_core_1stagev165365__WIRE__T_82;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev165466__WIRE__T_80;
  wire __MUX_ternarysodor_core_1stagev165466__WIRE__T_80;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev165567__WIRE__T_76;
  wire __MUX_ternarysodor_core_1stagev165567__WIRE__T_76;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev165668__WIRE__T_73;
  wire __MUX_ternarysodor_core_1stagev165668__WIRE__T_73;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev165769__WIRE__T_71;
  wire __MUX_ternarysodor_core_1stagev165769__WIRE__T_71;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev165870__WIRE__T_67;
  wire __MUX_ternarysodor_core_1stagev165870__WIRE__T_67;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev165971__WIRE__T_65;
  wire __MUX_ternarysodor_core_1stagev165971__WIRE__T_65;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev166072__WIRE__T_63;
  wire __MUX_ternarysodor_core_1stagev166072__WIRE__T_63;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev166173__WIRE__T_61;
  wire __MUX_ternarysodor_core_1stagev166173__WIRE__T_61;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev166274__WIRE__T_58;
  wire __MUX_ternarysodor_core_1stagev166274__WIRE__T_58;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev166779__WIRE__T_106;
  wire __MUX_ternarysodor_core_1stagev166779__WIRE__T_106;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev166880__WIRE__T_105;
  wire __MUX_ternarysodor_core_1stagev166880__WIRE__T_105;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev166981__WIRE__T_104;
  wire __MUX_ternarysodor_core_1stagev166981__WIRE__T_104;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev167184__WIRE_nesodor_core_1stagev158210_Y;
  wire __MUX_ternarysodor_core_1stagev167184__WIRE_nesodor_core_1stagev158210_Y;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1724102__WIRE__T_103;
  wire __MUX_ternarysodor_core_1stagev1724102__WIRE__T_103;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1735106__WIRE_nesodor_core_1stagev161833_Y;
  wire __MUX_ternarysodor_core_1stagev1735106__WIRE_nesodor_core_1stagev161833_Y;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_1stagev1744110__WIRE__T_55;
  wire __MUX_ternarysodor_core_1stagev1744110__WIRE__T_55;
  (* src = "sodor_core_1stage.v:1600.15-1600.24" *)
  wire [31:0] br_target;
  (* src = "sodor_core_1stage.v:1491.17-1491.22" *)
  input clock;
  wire clock;
  (* src = "sodor_core_1stage.v:1567.15-1567.26" *)
  wire [31:0] csr_io_evec;
  (* src = "sodor_core_1stage.v:1569.9-1569.22" *)
  wire csr_io_retire;
  (* src = "sodor_core_1stage.v:1540.15-1540.30" *)
  wire [31:0] csr_io_rw_rdata;
  (* src = "sodor_core_1stage.v:1544.9-1544.28" *)
  (* unused_bits = "0" *)
  wire csr_io_status_debug;
  (* src = "sodor_core_1stage.v:1555.14-1555.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_fs;
  (* src = "sodor_core_1stage.v:1564.9-1564.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_hie;
  (* src = "sodor_core_1stage.v:1560.9-1560.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_hpie;
  (* src = "sodor_core_1stage.v:1557.14-1557.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_hpp;
  (* src = "sodor_core_1stage.v:1563.9-1563.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_mie;
  (* src = "sodor_core_1stage.v:1559.9-1559.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_mpie;
  (* src = "sodor_core_1stage.v:1556.14-1556.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_mpp;
  (* src = "sodor_core_1stage.v:1553.9-1553.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_mprv;
  (* src = "sodor_core_1stage.v:1551.9-1551.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_mxr;
  (* src = "sodor_core_1stage.v:1545.14-1545.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_prv;
  (* src = "sodor_core_1stage.v:1546.9-1546.25" *)
  (* unused_bits = "0" *)
  wire csr_io_status_sd;
  (* src = "sodor_core_1stage.v:1565.9-1565.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_sie;
  (* src = "sodor_core_1stage.v:1561.9-1561.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_spie;
  (* src = "sodor_core_1stage.v:1558.9-1558.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_spp;
  (* src = "sodor_core_1stage.v:1552.9-1552.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_sum;
  (* src = "sodor_core_1stage.v:1548.9-1548.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_tsr;
  (* src = "sodor_core_1stage.v:1550.9-1550.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_tvm;
  (* src = "sodor_core_1stage.v:1549.9-1549.25" *)
  (* unused_bits = "0" *)
  wire csr_io_status_tw;
  (* src = "sodor_core_1stage.v:1566.9-1566.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_uie;
  (* src = "sodor_core_1stage.v:1562.9-1562.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_upie;
  (* src = "sodor_core_1stage.v:1554.14-1554.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_xs;
  (* src = "sodor_core_1stage.v:1547.14-1547.33" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] csr_io_status_zero1;
  (* src = "sodor_core_1stage.v:1505.17-1505.31" *)
  input [3:0] io_ctl_alu_fun;
  wire [3:0] io_ctl_alu_fun;
  (* src = "sodor_core_1stage.v:1508.17-1508.31" *)
  input [2:0] io_ctl_csr_cmd;
  wire [2:0] io_ctl_csr_cmd;
  (* src = "sodor_core_1stage.v:1509.17-1509.33" *)
  input io_ctl_exception;
  wire io_ctl_exception;
  (* src = "sodor_core_1stage.v:1503.17-1503.31" *)
  input [1:0] io_ctl_op1_sel;
  wire [1:0] io_ctl_op1_sel;
  (* src = "sodor_core_1stage.v:1504.17-1504.31" *)
  input [1:0] io_ctl_op2_sel;
  wire [1:0] io_ctl_op2_sel;
  (* src = "sodor_core_1stage.v:1502.17-1502.30" *)
  input [2:0] io_ctl_pc_sel;
  wire [2:0] io_ctl_pc_sel;
  (* src = "sodor_core_1stage.v:1507.17-1507.30" *)
  input io_ctl_rf_wen;
  wire io_ctl_rf_wen;
  (* src = "sodor_core_1stage.v:1501.17-1501.29" *)
  input io_ctl_stall;
  wire io_ctl_stall;
  (* src = "sodor_core_1stage.v:1506.17-1506.30" *)
  input [1:0] io_ctl_wb_sel;
  wire [1:0] io_ctl_wb_sel;
  (* src = "sodor_core_1stage.v:1511.17-1511.29" *)
  output io_dat_br_eq;
  wire io_dat_br_eq;
  (* src = "sodor_core_1stage.v:1512.17-1512.29" *)
  output io_dat_br_lt;
  wire io_dat_br_lt;
  (* src = "sodor_core_1stage.v:1513.17-1513.30" *)
  output io_dat_br_ltu;
  wire io_dat_br_ltu;
  (* src = "sodor_core_1stage.v:1514.17-1514.32" *)
  output io_dat_csr_eret;
  wire io_dat_csr_eret;
  (* src = "sodor_core_1stage.v:1510.17-1510.28" *)
  output [31:0] io_dat_inst;
  wire [31:0] io_dat_inst;
  (* src = "sodor_core_1stage.v:1493.17-1493.31" *)
  input [4:0] io_ddpath_addr;
  wire [4:0] io_ddpath_addr;
  (* src = "sodor_core_1stage.v:1495.17-1495.32" *)
  output [31:0] io_ddpath_rdata;
  wire [31:0] io_ddpath_rdata;
  (* src = "sodor_core_1stage.v:1494.17-1494.32" *)
  input [31:0] io_ddpath_wdata;
  wire [31:0] io_ddpath_wdata;
  (* src = "sodor_core_1stage.v:1498.17-1498.38" *)
  output [31:0] io_dmem_req_bits_addr;
  wire [31:0] io_dmem_req_bits_addr;
  (* src = "sodor_core_1stage.v:1499.17-1499.38" *)
  output [31:0] io_dmem_req_bits_data;
  wire [31:0] io_dmem_req_bits_data;
  (* src = "sodor_core_1stage.v:1500.17-1500.39" *)
  input [31:0] io_dmem_resp_bits_data;
  wire [31:0] io_dmem_resp_bits_data;
  (* src = "sodor_core_1stage.v:1496.17-1496.38" *)
  output [31:0] io_imem_req_bits_addr;
  reg [31:0] io_imem_req_bits_addr;
  (* src = "sodor_core_1stage.v:1497.17-1497.39" *)
  input [31:0] io_imem_resp_bits_data;
  wire [31:0] io_imem_resp_bits_data;
  (* src = "sodor_core_1stage.v:1593.15-1593.25" *)
  wire [31:0] jmp_target;
  (* src = "sodor_core_1stage.v:1586.15-1586.30" *)
  wire [31:0] jump_reg_target;
  (* meta_reset = 32'd1 *)
  input metaReset_DatPath;
  wire metaReset_DatPath;
  (* src = "sodor_core_1stage.v:1579.15-1579.23" *)
  wire [31:0] pc_plus4;
  (* src = "sodor_core_1stage.v:1525.15-1525.35" *)
  wire [31:0] regfile_MPORT_3_data;
  (* src = "sodor_core_1stage.v:1527.15-1527.35" *)
  wire [31:0] regfile_MPORT_4_data;
  (* src = "sodor_core_1stage.v:1529.15-1529.33" *)
  wire [31:0] regfile_MPORT_data;
  (* src = "sodor_core_1stage.v:1532.9-1532.25" *)
  wire regfile_MPORT_en;
  (* reset_wire = 32'd1 *)
  (* src = "sodor_core_1stage.v:1492.17-1492.22" *)
  input reset;
  wire reset;
  (* src = "sodor_core_1stage.v:1604.9-1604.15" *)
  wire wb_wen;
  (* src = "sodor_core_1stage.v:1522.14-1522.21" *)
  reg [31:0] regfile [31:0];
  always_ff @(posedge clock) begin
    if (_02_[31])
      regfile[_00_] <= _01_;
    regfile[io_ddpath_addr] <= io_ddpath_wdata;
  end
  assign regfile_MPORT_4_data = regfile[io_imem_resp_bits_data[24:20]];
  assign regfile_MPORT_3_data = regfile[io_imem_resp_bits_data[19:15]];
  assign io_ddpath_rdata = regfile[io_ddpath_addr];
  assign pc_plus4 = io_imem_req_bits_addr + (* src = "sodor_core_1stage.v:1579.26-1579.40" *) 32'd4;
  assign jump_reg_target = _T_112 + (* src = "sodor_core_1stage.v:1586.33-1586.54" *) { _T_32, io_imem_resp_bits_data[31:20] };
  assign jmp_target = io_imem_req_bits_addr + (* src = "sodor_core_1stage.v:1593.28-1593.47" *) { _T_42, io_imem_resp_bits_data[31], io_imem_resp_bits_data[19:12], io_imem_resp_bits_data[20], io_imem_resp_bits_data[30:21], 1'h0 };
  assign br_target = io_imem_req_bits_addr + (* src = "sodor_core_1stage.v:1600.27-1600.46" *) { _T_38, io_imem_resp_bits_data[31], io_imem_resp_bits_data[7], io_imem_resp_bits_data[30:25], io_imem_resp_bits_data[11:8], 1'h0 };
  assign _T_57 = _T_68 + (* src = "sodor_core_1stage.v:1629.23-1629.40" *) _T_69;
  assign wb_wen = io_ctl_rf_wen & (* src = "sodor_core_1stage.v:1604.18-1604.51" *) _03_;
  assign _T_62 = _T_68 & (* src = "sodor_core_1stage.v:1633.23-1633.40" *) _T_69;
  assign regfile_MPORT_en = wb_wen & (* src = "sodor_core_1stage.v:1727.29-1727.43" *) _T_14;
  (* src = "sodor_core_1stage.v:1749.3-1781.6" *)
  always_ff @(posedge clock)
    if (reset) io_imem_req_bits_addr <= 32'd2147483648;
    else if (!io_ctl_stall) io_imem_req_bits_addr <= _06_;
  assign _T_1 = io_ctl_pc_sel == (* src = "sodor_core_1stage.v:1573.16-1573.37" *) 3'h1;
  assign _T_2 = io_ctl_pc_sel == (* src = "sodor_core_1stage.v:1574.16-1574.37" *) 3'h2;
  assign _T_3 = io_ctl_pc_sel == (* src = "sodor_core_1stage.v:1575.16-1575.37" *) 3'h3;
  assign _T_4 = io_ctl_pc_sel == (* src = "sodor_core_1stage.v:1576.16-1576.37" *) 3'h4;
  assign _T_103 = ! (* src = "sodor_core_1stage.v:1606.18-1606.39" *) io_ctl_wb_sel;
  assign _T_55 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1607.17-1607.39" *) 4'h1;
  assign _T_43 = ! (* src = "sodor_core_1stage.v:1608.17-1608.39" *) io_ctl_op1_sel;
  assign _T_44 = io_ctl_op1_sel == (* src = "sodor_core_1stage.v:1609.17-1609.39" *) 2'h1;
  assign _T_45 = io_ctl_op1_sel == (* src = "sodor_core_1stage.v:1612.17-1612.39" *) 2'h2;
  assign _T_48 = ! (* src = "sodor_core_1stage.v:1617.17-1617.39" *) io_ctl_op2_sel;
  assign _T_49 = io_ctl_op2_sel == (* src = "sodor_core_1stage.v:1619.17-1619.39" *) 2'h3;
  assign _T_50 = io_ctl_op2_sel == (* src = "sodor_core_1stage.v:1620.17-1620.39" *) 2'h1;
  assign _T_51 = io_ctl_op2_sel == (* src = "sodor_core_1stage.v:1621.17-1621.39" *) 2'h2;
  assign _T_58 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1630.17-1630.39" *) 4'h2;
  assign _T_61 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1632.17-1632.39" *) 4'h6;
  assign _T_63 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1634.17-1634.39" *) 4'h7;
  assign _T_65 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1636.17-1636.39" *) 4'h8;
  assign _T_67 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1638.17-1638.39" *) 4'h9;
  assign _T_71 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1642.17-1642.39" *) 4'ha;
  assign _T_73 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1644.17-1644.39" *) 4'h3;
  assign _T_76 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1648.17-1648.39" *) 4'h5;
  assign _T_80 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1650.17-1650.39" *) 4'h4;
  assign _T_82 = io_ctl_alu_fun == (* src = "sodor_core_1stage.v:1652.17-1652.39" *) 4'hb;
  assign _T_104 = io_ctl_wb_sel == (* src = "sodor_core_1stage.v:1664.18-1664.39" *) 2'h1;
  assign _T_105 = io_ctl_wb_sel == (* src = "sodor_core_1stage.v:1665.18-1665.39" *) 2'h2;
  assign _T_106 = io_ctl_wb_sel == (* src = "sodor_core_1stage.v:1666.18-1666.39" *) 2'h3;
  assign _T = ! (* src = "sodor_core_1stage.v:1679.23-1679.44" *) io_ctl_pc_sel;
  assign io_dat_br_eq = _T_112 == (* src = "sodor_core_1stage.v:1737.25-1737.45" *) io_dmem_req_bits_data;
  assign _T_70 = $signed(_T_68) < (* src = "sodor_core_1stage.v:1641.17-1641.48" *) $signed(_T_69);
  assign _T_72 = _T_68 < (* src = "sodor_core_1stage.v:1643.17-1643.34" *) _T_69;
  assign io_dat_br_lt = $signed(_T_112) < (* src = "sodor_core_1stage.v:1738.25-1738.58" *) $signed(io_dmem_req_bits_data);
  assign io_dat_br_ltu = _T_112 < (* src = "sodor_core_1stage.v:1739.26-1739.45" *) io_dmem_req_bits_data;
  assign _T_14 = | (* src = "sodor_core_1stage.v:1605.17-1605.32" *) io_imem_resp_bits_data[11:7];
  assign __MUX_ternarysodor_core_1stagev167184__WIRE_nesodor_core_1stagev158210_Y = | (* src = "sodor_core_1stage.v:1671.24-1671.40" *) io_imem_resp_bits_data[19:15];
  assign __MUX_ternarysodor_core_1stagev1735106__WIRE_nesodor_core_1stagev161833_Y = | (* src = "sodor_core_1stage.v:1735.34-1735.50" *) io_imem_resp_bits_data[24:20];
  assign _03_ = ~ (* src = "sodor_core_1stage.v:1604.34-1604.51" *) io_ctl_exception;
  assign csr_io_retire = ~ (* src = "sodor_core_1stage.v:1747.26-1747.60" *) _04_;
  assign _T_64 = _T_68 | (* src = "sodor_core_1stage.v:1635.23-1635.40" *) _T_69;
  assign _04_ = io_ctl_stall | (* src = "sodor_core_1stage.v:1747.28-1747.59" *) io_ctl_exception;
  assign _02_[31] = regfile_MPORT_en ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1750.8-1750.45|sodor_core_1stage.v:1750.5-1752.8" *) 1'h1 : 1'h0;
  assign _01_ = regfile_MPORT_en ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1750.8-1750.45|sodor_core_1stage.v:1750.5-1752.8" *) regfile_MPORT_data : 32'hxxxxxxxx;
  assign _00_ = regfile_MPORT_en ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1750.8-1750.45|sodor_core_1stage.v:1750.5-1752.8" *) io_imem_resp_bits_data[11:7] : 5'hxx;
  assign _05_ = _T_1 ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1761.20-1761.24|sodor_core_1stage.v:1761.16-1765.10" *) br_target : _T_7;
  assign _06_ = _T ? (* full_case = 32'd1 *) (* src = "sodor_core_1stage.v:1759.11-1759.13|sodor_core_1stage.v:1759.7-1765.10" *) pc_plus4 : _05_;
  assign _T_74 = { 31'h00000000, _T_68 } << (* src = "sodor_core_1stage.v:1647.23-1647.43" *) _T_69[4:0];
  assign _T_81 = _T_68 >> (* src = "sodor_core_1stage.v:1651.23-1651.43" *) _T_69[4:0];
  assign _T_79 = $signed(_T_68) >>> (* src = "sodor_core_1stage.v:1649.23-1649.51" *) _T_69[4:0];
  assign _T_60 = _T_68 - (* src = "sodor_core_1stage.v:1631.23-1631.40" *) _T_69;
  assign _T_5 = _T_4 ? (* src = "sodor_core_1stage.v:1580.22-1580.56" *) csr_io_evec : pc_plus4;
  assign _T_6 = _T_3 ? (* src = "sodor_core_1stage.v:1587.22-1587.51" *) jump_reg_target : _T_5;
  assign _T_42 = io_imem_resp_bits_data[31] ? (* src = "sodor_core_1stage.v:1590.23-1590.50" *) 11'h7ff : 11'h000;
  assign _T_7 = _T_2 ? (* src = "sodor_core_1stage.v:1594.22-1594.46" *) jmp_target : _T_6;
  assign _T_38 = io_imem_resp_bits_data[31] ? (* src = "sodor_core_1stage.v:1597.23-1597.52" *) 19'h7ffff : 19'h00000;
  assign _T_46 = _T_45 ? (* src = "sodor_core_1stage.v:1614.23-1614.44" *) { 27'h0000000, io_imem_resp_bits_data[19:15] } : 32'd0;
  assign _T_47 = _T_44 ? (* src = "sodor_core_1stage.v:1615.23-1615.49" *) { io_imem_resp_bits_data[31:12], 12'h000 } : _T_46;
  assign _T_32 = io_imem_resp_bits_data[31] ? (* src = "sodor_core_1stage.v:1623.23-1623.52" *) 20'hfffff : 20'h00000;
  assign _T_52 = _T_51 ? (* src = "sodor_core_1stage.v:1625.23-1625.49" *) { _T_32, io_imem_resp_bits_data[31:25], io_imem_resp_bits_data[11:7] } : 32'd0;
  assign _T_53 = _T_50 ? (* src = "sodor_core_1stage.v:1626.23-1626.49" *) { _T_32, io_imem_resp_bits_data[31:20] } : _T_52;
  assign _T_54 = _T_49 ? (* src = "sodor_core_1stage.v:1627.23-1627.45" *) io_imem_req_bits_addr : _T_53;
  assign _T_68 = _T_43 ? (* src = "sodor_core_1stage.v:1639.23-1639.47" *) _T_112 : _T_47;
  assign _T_69 = _T_48 ? (* src = "sodor_core_1stage.v:1640.23-1640.47" *) io_dmem_req_bits_data : _T_54;
  assign _T_83 = _T_82 ? (* src = "sodor_core_1stage.v:1653.23-1653.46" *) _T_68 : 32'd0;
  assign _T_84 = _T_80 ? (* src = "sodor_core_1stage.v:1654.23-1654.44" *) _T_81 : _T_83;
  assign _T_85 = _T_76 ? (* src = "sodor_core_1stage.v:1655.23-1655.44" *) _T_79 : _T_84;
  assign _T_86 = _T_73 ? (* src = "sodor_core_1stage.v:1656.23-1656.50" *) _T_74[31:0] : _T_85;
  assign _T_87 = _T_71 ? (* src = "sodor_core_1stage.v:1657.23-1657.55" *) { 31'h00000000, _T_72 } : _T_86;
  assign _T_88 = _T_67 ? (* src = "sodor_core_1stage.v:1658.23-1658.55" *) { 31'h00000000, _T_70 } : _T_87;
  assign _T_89 = _T_65 ? (* src = "sodor_core_1stage.v:1659.23-1659.44" *) _T_66 : _T_88;
  assign _T_90 = _T_63 ? (* src = "sodor_core_1stage.v:1660.23-1660.44" *) _T_64 : _T_89;
  assign _T_91 = _T_61 ? (* src = "sodor_core_1stage.v:1661.23-1661.44" *) _T_62 : _T_90;
  assign _T_92 = _T_58 ? (* src = "sodor_core_1stage.v:1662.23-1662.44" *) _T_60 : _T_91;
  assign _T_107 = _T_106 ? (* src = "sodor_core_1stage.v:1667.24-1667.58" *) csr_io_rw_rdata : io_dmem_req_bits_addr;
  assign _T_108 = _T_105 ? (* src = "sodor_core_1stage.v:1668.24-1668.50" *) pc_plus4 : _T_107;
  assign _T_109 = _T_104 ? (* src = "sodor_core_1stage.v:1669.24-1669.64" *) io_dmem_resp_bits_data : _T_108;
  assign _T_112 = __MUX_ternarysodor_core_1stagev167184__WIRE_nesodor_core_1stagev158210_Y ? (* src = "sodor_core_1stage.v:1671.24-1671.71" *) regfile_MPORT_3_data : 32'd0;
  assign regfile_MPORT_data = _T_103 ? (* src = "sodor_core_1stage.v:1724.31-1724.56" *) io_dmem_req_bits_addr : _T_109;
  assign io_dmem_req_bits_data = __MUX_ternarysodor_core_1stagev1735106__WIRE_nesodor_core_1stagev161833_Y ? (* src = "sodor_core_1stage.v:1735.34-1735.81" *) regfile_MPORT_4_data : 32'd0;
  assign io_dmem_req_bits_addr = _T_55 ? (* src = "sodor_core_1stage.v:1744.28-1744.49" *) _T_57 : _T_92;
  assign _T_66 = _T_68 ^ (* src = "sodor_core_1stage.v:1637.23-1637.40" *) _T_69;
  (* module_not_derived = 32'd1 *)
  (* src = "sodor_core_1stage.v:1681.11-1717.4" *)
  CSRFile csr (
    .__MUX_procmux1030__WIRE__T_159(\CSRFile-csr___MUX_procmux1030__WIRE__T_159 ),
    .__MUX_procmux1033__WIRE__T_76(\CSRFile-csr___MUX_procmux1033__WIRE__T_76 ),
    .__MUX_procmux1035__WIRE_wen(\CSRFile-csr___MUX_procmux1035__WIRE_wen ),
    .__MUX_procmux1045__WIRE__T_158(\CSRFile-csr___MUX_procmux1045__WIRE__T_158 ),
    .__MUX_procmux1048__WIRE__T_75(\CSRFile-csr___MUX_procmux1048__WIRE__T_75 ),
    .__MUX_procmux1063__WIRE__T_88(\CSRFile-csr___MUX_procmux1063__WIRE__T_88 ),
    .__MUX_procmux1069__WIRE__T_81(\CSRFile-csr___MUX_procmux1069__WIRE__T_81 ),
    .__MUX_ternarysodor_core_1stagev1000942__WIRE__T_118(\CSRFile-csr___MUX_ternarysodor_core_1stagev1000942__WIRE__T_118 ),
    .__MUX_ternarysodor_core_1stagev1002943__WIRE__T_121(\CSRFile-csr___MUX_ternarysodor_core_1stagev1002943__WIRE__T_121 ),
    .__MUX_ternarysodor_core_1stagev1004944__WIRE__T_120(\CSRFile-csr___MUX_ternarysodor_core_1stagev1004944__WIRE__T_120 ),
    .__MUX_ternarysodor_core_1stagev1006945__WIRE__T_123(\CSRFile-csr___MUX_ternarysodor_core_1stagev1006945__WIRE__T_123 ),
    .__MUX_ternarysodor_core_1stagev1008946__WIRE__T_122(\CSRFile-csr___MUX_ternarysodor_core_1stagev1008946__WIRE__T_122 ),
    .__MUX_ternarysodor_core_1stagev1010947__WIRE__T_125(\CSRFile-csr___MUX_ternarysodor_core_1stagev1010947__WIRE__T_125 ),
    .__MUX_ternarysodor_core_1stagev1012948__WIRE__T_124(\CSRFile-csr___MUX_ternarysodor_core_1stagev1012948__WIRE__T_124 ),
    .__MUX_ternarysodor_core_1stagev1014949__WIRE__T_127(\CSRFile-csr___MUX_ternarysodor_core_1stagev1014949__WIRE__T_127 ),
    .__MUX_ternarysodor_core_1stagev1016950__WIRE__T_126(\CSRFile-csr___MUX_ternarysodor_core_1stagev1016950__WIRE__T_126 ),
    .__MUX_ternarysodor_core_1stagev1018951__WIRE__T_129(\CSRFile-csr___MUX_ternarysodor_core_1stagev1018951__WIRE__T_129 ),
    .__MUX_ternarysodor_core_1stagev1020952__WIRE__T_128(\CSRFile-csr___MUX_ternarysodor_core_1stagev1020952__WIRE__T_128 ),
    .__MUX_ternarysodor_core_1stagev1022953__WIRE__T_131(\CSRFile-csr___MUX_ternarysodor_core_1stagev1022953__WIRE__T_131 ),
    .__MUX_ternarysodor_core_1stagev1024954__WIRE__T_130(\CSRFile-csr___MUX_ternarysodor_core_1stagev1024954__WIRE__T_130 ),
    .__MUX_ternarysodor_core_1stagev1026955__WIRE__T_133(\CSRFile-csr___MUX_ternarysodor_core_1stagev1026955__WIRE__T_133 ),
    .__MUX_ternarysodor_core_1stagev1028956__WIRE__T_132(\CSRFile-csr___MUX_ternarysodor_core_1stagev1028956__WIRE__T_132 ),
    .__MUX_ternarysodor_core_1stagev1030957__WIRE__T_135(\CSRFile-csr___MUX_ternarysodor_core_1stagev1030957__WIRE__T_135 ),
    .__MUX_ternarysodor_core_1stagev1032958__WIRE__T_134(\CSRFile-csr___MUX_ternarysodor_core_1stagev1032958__WIRE__T_134 ),
    .__MUX_ternarysodor_core_1stagev1034959__WIRE__T_137(\CSRFile-csr___MUX_ternarysodor_core_1stagev1034959__WIRE__T_137 ),
    .__MUX_ternarysodor_core_1stagev1036960__WIRE__T_136(\CSRFile-csr___MUX_ternarysodor_core_1stagev1036960__WIRE__T_136 ),
    .__MUX_ternarysodor_core_1stagev1038961__WIRE__T_139(\CSRFile-csr___MUX_ternarysodor_core_1stagev1038961__WIRE__T_139 ),
    .__MUX_ternarysodor_core_1stagev1040962__WIRE__T_138(\CSRFile-csr___MUX_ternarysodor_core_1stagev1040962__WIRE__T_138 ),
    .__MUX_ternarysodor_core_1stagev1042963__WIRE__T_141(\CSRFile-csr___MUX_ternarysodor_core_1stagev1042963__WIRE__T_141 ),
    .__MUX_ternarysodor_core_1stagev1044964__WIRE__T_140(\CSRFile-csr___MUX_ternarysodor_core_1stagev1044964__WIRE__T_140 ),
    .__MUX_ternarysodor_core_1stagev1046965__WIRE__T_143(\CSRFile-csr___MUX_ternarysodor_core_1stagev1046965__WIRE__T_143 ),
    .__MUX_ternarysodor_core_1stagev1048966__WIRE__T_142(\CSRFile-csr___MUX_ternarysodor_core_1stagev1048966__WIRE__T_142 ),
    .__MUX_ternarysodor_core_1stagev1050967__WIRE__T_145(\CSRFile-csr___MUX_ternarysodor_core_1stagev1050967__WIRE__T_145 ),
    .__MUX_ternarysodor_core_1stagev1052968__WIRE__T_144(\CSRFile-csr___MUX_ternarysodor_core_1stagev1052968__WIRE__T_144 ),
    .__MUX_ternarysodor_core_1stagev1054969__WIRE__T_147(\CSRFile-csr___MUX_ternarysodor_core_1stagev1054969__WIRE__T_147 ),
    .__MUX_ternarysodor_core_1stagev1056970__WIRE__T_146(\CSRFile-csr___MUX_ternarysodor_core_1stagev1056970__WIRE__T_146 ),
    .__MUX_ternarysodor_core_1stagev1058971__WIRE__T_149(\CSRFile-csr___MUX_ternarysodor_core_1stagev1058971__WIRE__T_149 ),
    .__MUX_ternarysodor_core_1stagev1060972__WIRE__T_148(\CSRFile-csr___MUX_ternarysodor_core_1stagev1060972__WIRE__T_148 ),
    .__MUX_ternarysodor_core_1stagev1062973__WIRE__T_151(\CSRFile-csr___MUX_ternarysodor_core_1stagev1062973__WIRE__T_151 ),
    .__MUX_ternarysodor_core_1stagev1064974__WIRE__T_150(\CSRFile-csr___MUX_ternarysodor_core_1stagev1064974__WIRE__T_150 ),
    .__MUX_ternarysodor_core_1stagev1066975__WIRE__T_153(\CSRFile-csr___MUX_ternarysodor_core_1stagev1066975__WIRE__T_153 ),
    .__MUX_ternarysodor_core_1stagev1068976__WIRE__T_152(\CSRFile-csr___MUX_ternarysodor_core_1stagev1068976__WIRE__T_152 ),
    .__MUX_ternarysodor_core_1stagev1070977__WIRE__T_155(\CSRFile-csr___MUX_ternarysodor_core_1stagev1070977__WIRE__T_155 ),
    .__MUX_ternarysodor_core_1stagev1072978__WIRE__T_154(\CSRFile-csr___MUX_ternarysodor_core_1stagev1072978__WIRE__T_154 ),
    .__MUX_ternarysodor_core_1stagev1074979__WIRE__T_157(\CSRFile-csr___MUX_ternarysodor_core_1stagev1074979__WIRE__T_157 ),
    .__MUX_ternarysodor_core_1stagev1076980__WIRE__T_156(\CSRFile-csr___MUX_ternarysodor_core_1stagev1076980__WIRE__T_156 ),
    .__MUX_ternarysodor_core_1stagev1088985__WIRE__T_86(\CSRFile-csr___MUX_ternarysodor_core_1stagev1088985__WIRE__T_86 ),
    .__MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y(\CSRFile-csr___MUX_ternarysodor_core_1stagev11501026__WIRE_andsodor_core_1stagev11501025_Y ),
    .__MUX_ternarysodor_core_1stagev520635__WIRE__T(\CSRFile-csr___MUX_ternarysodor_core_1stagev520635__WIRE__T ),
    .__MUX_ternarysodor_core_1stagev527638__WIRE__T_5(\CSRFile-csr___MUX_ternarysodor_core_1stagev527638__WIRE__T_5 ),
    .__MUX_ternarysodor_core_1stagev694734__WIRE__T_167(\CSRFile-csr___MUX_ternarysodor_core_1stagev694734__WIRE__T_167 ),
    .__MUX_ternarysodor_core_1stagev696736__WIRE__T_166(\CSRFile-csr___MUX_ternarysodor_core_1stagev696736__WIRE__T_166 ),
    .__MUX_ternarysodor_core_1stagev703743__WIRE_io_exception(\CSRFile-csr___MUX_ternarysodor_core_1stagev703743__WIRE_io_exception ),
    .__MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y(\CSRFile-csr___MUX_ternarysodor_core_1stagev705746__WIRE_andsodor_core_1stagev705745_Y ),
    .__MUX_ternarysodor_core_1stagev708753__WIRE_insn_call(\CSRFile-csr___MUX_ternarysodor_core_1stagev708753__WIRE_insn_call ),
    .__MUX_ternarysodor_core_1stagev709754__WIRE_insn_break(\CSRFile-csr___MUX_ternarysodor_core_1stagev709754__WIRE_insn_break ),
    .__MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y(\CSRFile-csr___MUX_ternarysodor_core_1stagev710757__WIRE_orsodor_core_1stagev710756_Y ),
    .__MUX_ternarysodor_core_1stagev713760__WIRE__T_77(\CSRFile-csr___MUX_ternarysodor_core_1stagev713760__WIRE__T_77 ),
    .__MUX_ternarysodor_core_1stagev714761__WIRE__T_80(\CSRFile-csr___MUX_ternarysodor_core_1stagev714761__WIRE__T_80 ),
    .__MUX_ternarysodor_core_1stagev716763__WIRE__T_82(\CSRFile-csr___MUX_ternarysodor_core_1stagev716763__WIRE__T_82 ),
    .__MUX_ternarysodor_core_1stagev717764__WIRE__T_83(\CSRFile-csr___MUX_ternarysodor_core_1stagev717764__WIRE__T_83 ),
    .__MUX_ternarysodor_core_1stagev718765__WIRE__T_84(\CSRFile-csr___MUX_ternarysodor_core_1stagev718765__WIRE__T_84 ),
    .__MUX_ternarysodor_core_1stagev719766__WIRE__T_85(\CSRFile-csr___MUX_ternarysodor_core_1stagev719766__WIRE__T_85 ),
    .__MUX_ternarysodor_core_1stagev721768__WIRE__T_87(\CSRFile-csr___MUX_ternarysodor_core_1stagev721768__WIRE__T_87 ),
    .__MUX_ternarysodor_core_1stagev723770__WIRE__T_90(\CSRFile-csr___MUX_ternarysodor_core_1stagev723770__WIRE__T_90 ),
    .__MUX_ternarysodor_core_1stagev724771__WIRE__T_91(\CSRFile-csr___MUX_ternarysodor_core_1stagev724771__WIRE__T_91 ),
    .__MUX_ternarysodor_core_1stagev725772__WIRE__T_92(\CSRFile-csr___MUX_ternarysodor_core_1stagev725772__WIRE__T_92 ),
    .__MUX_ternarysodor_core_1stagev726773__WIRE__T_93(\CSRFile-csr___MUX_ternarysodor_core_1stagev726773__WIRE__T_93 ),
    .__MUX_ternarysodor_core_1stagev727774__WIRE__T_94(\CSRFile-csr___MUX_ternarysodor_core_1stagev727774__WIRE__T_94 ),
    .__MUX_ternarysodor_core_1stagev728775__WIRE__T_95(\CSRFile-csr___MUX_ternarysodor_core_1stagev728775__WIRE__T_95 ),
    .__MUX_ternarysodor_core_1stagev729776__WIRE__T_96(\CSRFile-csr___MUX_ternarysodor_core_1stagev729776__WIRE__T_96 ),
    .__MUX_ternarysodor_core_1stagev730777__WIRE__T_97(\CSRFile-csr___MUX_ternarysodor_core_1stagev730777__WIRE__T_97 ),
    .__MUX_ternarysodor_core_1stagev731778__WIRE__T_98(\CSRFile-csr___MUX_ternarysodor_core_1stagev731778__WIRE__T_98 ),
    .__MUX_ternarysodor_core_1stagev732779__WIRE__T_99(\CSRFile-csr___MUX_ternarysodor_core_1stagev732779__WIRE__T_99 ),
    .__MUX_ternarysodor_core_1stagev733780__WIRE__T_100(\CSRFile-csr___MUX_ternarysodor_core_1stagev733780__WIRE__T_100 ),
    .__MUX_ternarysodor_core_1stagev734781__WIRE__T_101(\CSRFile-csr___MUX_ternarysodor_core_1stagev734781__WIRE__T_101 ),
    .__MUX_ternarysodor_core_1stagev735782__WIRE__T_102(\CSRFile-csr___MUX_ternarysodor_core_1stagev735782__WIRE__T_102 ),
    .__MUX_ternarysodor_core_1stagev736783__WIRE__T_103(\CSRFile-csr___MUX_ternarysodor_core_1stagev736783__WIRE__T_103 ),
    .__MUX_ternarysodor_core_1stagev737784__WIRE__T_104(\CSRFile-csr___MUX_ternarysodor_core_1stagev737784__WIRE__T_104 ),
    .__MUX_ternarysodor_core_1stagev738785__WIRE__T_105(\CSRFile-csr___MUX_ternarysodor_core_1stagev738785__WIRE__T_105 ),
    .__MUX_ternarysodor_core_1stagev739786__WIRE__T_106(\CSRFile-csr___MUX_ternarysodor_core_1stagev739786__WIRE__T_106 ),
    .__MUX_ternarysodor_core_1stagev740787__WIRE__T_107(\CSRFile-csr___MUX_ternarysodor_core_1stagev740787__WIRE__T_107 ),
    .__MUX_ternarysodor_core_1stagev741788__WIRE__T_108(\CSRFile-csr___MUX_ternarysodor_core_1stagev741788__WIRE__T_108 ),
    .__MUX_ternarysodor_core_1stagev742789__WIRE__T_109(\CSRFile-csr___MUX_ternarysodor_core_1stagev742789__WIRE__T_109 ),
    .__MUX_ternarysodor_core_1stagev743790__WIRE__T_110(\CSRFile-csr___MUX_ternarysodor_core_1stagev743790__WIRE__T_110 ),
    .__MUX_ternarysodor_core_1stagev744791__WIRE__T_111(\CSRFile-csr___MUX_ternarysodor_core_1stagev744791__WIRE__T_111 ),
    .__MUX_ternarysodor_core_1stagev745792__WIRE__T_112(\CSRFile-csr___MUX_ternarysodor_core_1stagev745792__WIRE__T_112 ),
    .__MUX_ternarysodor_core_1stagev746793__WIRE__T_113(\CSRFile-csr___MUX_ternarysodor_core_1stagev746793__WIRE__T_113 ),
    .__MUX_ternarysodor_core_1stagev747794__WIRE__T_114(\CSRFile-csr___MUX_ternarysodor_core_1stagev747794__WIRE__T_114 ),
    .__MUX_ternarysodor_core_1stagev748795__WIRE__T_115(\CSRFile-csr___MUX_ternarysodor_core_1stagev748795__WIRE__T_115 ),
    .__MUX_ternarysodor_core_1stagev749796__WIRE__T_116(\CSRFile-csr___MUX_ternarysodor_core_1stagev749796__WIRE__T_116 ),
    .__MUX_ternarysodor_core_1stagev750797__WIRE__T_117(\CSRFile-csr___MUX_ternarysodor_core_1stagev750797__WIRE__T_117 ),
    .__MUX_ternarysodor_core_1stagev752799__WIRE__T_119(\CSRFile-csr___MUX_ternarysodor_core_1stagev752799__WIRE__T_119 ),
    .clock(clock),
    .io_decode_csr(io_imem_resp_bits_data[31:20]),
    .io_eret(io_dat_csr_eret),
    .io_evec(csr_io_evec),
    .io_exception(io_ctl_exception),
    .io_pc(io_imem_req_bits_addr),
    .io_retire(csr_io_retire),
    .io_rw_cmd(io_ctl_csr_cmd),
    .io_rw_rdata(csr_io_rw_rdata),
    .io_rw_wdata(io_dmem_req_bits_addr),
    .io_status_debug(csr_io_status_debug),
    .io_status_fs(csr_io_status_fs),
    .io_status_hie(csr_io_status_hie),
    .io_status_hpie(csr_io_status_hpie),
    .io_status_hpp(csr_io_status_hpp),
    .io_status_mie(csr_io_status_mie),
    .io_status_mpie(csr_io_status_mpie),
    .io_status_mpp(csr_io_status_mpp),
    .io_status_mprv(csr_io_status_mprv),
    .io_status_mxr(csr_io_status_mxr),
    .io_status_prv(csr_io_status_prv),
    .io_status_sd(csr_io_status_sd),
    .io_status_sie(csr_io_status_sie),
    .io_status_spie(csr_io_status_spie),
    .io_status_spp(csr_io_status_spp),
    .io_status_sum(csr_io_status_sum),
    .io_status_tsr(csr_io_status_tsr),
    .io_status_tvm(csr_io_status_tvm),
    .io_status_tw(csr_io_status_tw),
    .io_status_uie(csr_io_status_uie),
    .io_status_upie(csr_io_status_upie),
    .io_status_xs(csr_io_status_xs),
    .io_status_zero1(csr_io_status_zero1),
    .io_time(_T_116),
    .metaReset_CSRFile(metaReset_DatPath),
    .reset(reset)
  );
  assign __MUX_ternarysodor_core_1stagev1744110__WIRE__T_55 = _T_55;
  assign __MUX_ternarysodor_core_1stagev1724102__WIRE__T_103 = _T_103;
  assign __MUX_ternarysodor_core_1stagev166981__WIRE__T_104 = _T_104;
  assign __MUX_ternarysodor_core_1stagev166880__WIRE__T_105 = _T_105;
  assign __MUX_ternarysodor_core_1stagev166779__WIRE__T_106 = _T_106;
  assign __MUX_ternarysodor_core_1stagev166274__WIRE__T_58 = _T_58;
  assign __MUX_ternarysodor_core_1stagev166173__WIRE__T_61 = _T_61;
  assign __MUX_ternarysodor_core_1stagev166072__WIRE__T_63 = _T_63;
  assign __MUX_ternarysodor_core_1stagev165971__WIRE__T_65 = _T_65;
  assign __MUX_ternarysodor_core_1stagev165870__WIRE__T_67 = _T_67;
  assign __MUX_ternarysodor_core_1stagev165769__WIRE__T_71 = _T_71;
  assign __MUX_ternarysodor_core_1stagev165668__WIRE__T_73 = _T_73;
  assign __MUX_ternarysodor_core_1stagev165567__WIRE__T_76 = _T_76;
  assign __MUX_ternarysodor_core_1stagev165466__WIRE__T_80 = _T_80;
  assign __MUX_ternarysodor_core_1stagev165365__WIRE__T_82 = _T_82;
  assign __MUX_ternarysodor_core_1stagev164054__WIRE__T_48 = _T_48;
  assign __MUX_ternarysodor_core_1stagev163953__WIRE__T_43 = _T_43;
  assign __MUX_ternarysodor_core_1stagev162741__WIRE__T_49 = _T_49;
  assign __MUX_ternarysodor_core_1stagev162640__WIRE__T_50 = _T_50;
  assign __MUX_ternarysodor_core_1stagev162539__WIRE__T_51 = _T_51;
  assign __MUX_ternarysodor_core_1stagev161530__WIRE__T_44 = _T_44;
  assign __MUX_ternarysodor_core_1stagev161429__WIRE__T_45 = _T_45;
  assign __MUX_ternarysodor_core_1stagev159417__WIRE__T_2 = _T_2;
  assign __MUX_ternarysodor_core_1stagev159015__WIRE_io_imem_resp_bits_data = io_imem_resp_bits_data[31];
  assign __MUX_ternarysodor_core_1stagev158714__WIRE__T_3 = _T_3;
  assign __MUX_ternarysodor_core_1stagev15809__WIRE__T_4 = _T_4;
  assign __MUX_procmux1162__WIRE__T = _T;
  assign __MUX_procmux1159__WIRE__T_1 = _T_1;
  assign __MUX_procmux1150__WIRE_regfile_MPORT_en = regfile_MPORT_en;
  assign _02_[30:0] = { _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31] };
  assign io_dat_inst = io_imem_resp_bits_data;
endmodule
