** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=6e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=48e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=430e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=430e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=227e-6
mNormalTransistorNmos6 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=536e-6
mNormalTransistorNmos7 innerComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=205e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=203e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=536e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=255e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=411e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=182e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias innerComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=37e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner innerComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=37e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=456e-6
mNormalTransistorPmos16 innerComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=398e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=398e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 12.9011 mW
** Area: 11044 (mu_m)^2
** Transit frequency: 66.0141 MHz
** Transit frequency with error factor: 66.014 MHz
** Slew rate: 63.1792 V/mu_s
** Phase margin: 59.0147Â°
** CMRR: 105 dB
** negPSRR: 97 dB
** posPSRR: 53 dB
** VoutMax: 4.79001 V
** VoutMin: 0.640001 V
** VcmMax: 4.63001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 420.892 muA
** NormalTransistorPmos: -829.062 muA
** DiodeTransistorPmos: -340.294 muA
** DiodeTransistorPmos: -340.294 muA
** NormalTransistorNmos: 680.588 muA
** NormalTransistorNmos: 680.587 muA
** NormalTransistorNmos: 340.295 muA
** NormalTransistorNmos: 340.295 muA
** NormalTransistorNmos: 319.843 muA
** NormalTransistorNmos: 319.842 muA
** NormalTransistorPmos: -319.842 muA
** NormalTransistorNmos: 319.843 muA
** NormalTransistorNmos: 319.842 muA
** NormalTransistorPmos: -319.842 muA
** DiodeTransistorNmos: 829.063 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -420.891 muA


** Expected Voltages: 
** ibias: 0.647001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 1.04701  V
** inTransconductanceComplementarySecondStage: 4.22501  V
** innerComplementarySecondStage: 0.855001  V
** out: 2.5  V
** outFirstStage: 4.22501  V
** outVoltageBiasXXpXX0: 3.79501  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.344001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.450001  V
** inner: 0.450001  V


.END