
Data_Handling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007574  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08007748  08007748  00008748  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bbc  08007bbc  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007bbc  08007bbc  00008bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bc4  08007bc4  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bc4  08007bc4  00008bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bc8  08007bc8  00008bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007bcc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  200001d4  08007da0  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  08007da0  000093c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000083e2  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001763  00000000  00000000  000115e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  00012d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b1  00000000  00000000  000134d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021bdc  00000000  00000000  00013a81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000090fc  00000000  00000000  0003565d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca263  00000000  00000000  0003e759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001089bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003330  00000000  00000000  00108a00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0010bd30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800772c 	.word	0x0800772c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800772c 	.word	0x0800772c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001064:	f000 fb48 	bl	80016f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001068:	f000 f8de 	bl	8001228 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800106c:	f000 f966 	bl	800133c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001070:	f000 f93a 	bl	80012e8 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	FillSensorData();
 8001074:	f000 f808 	bl	8001088 <FillSensorData>
	SendSensorData();
 8001078:	f000 f87c 	bl	8001174 <SendSensorData>
	HAL_Delay(1000); // Delay 1 second
 800107c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001080:	f000 fbac 	bl	80017dc <HAL_Delay>
	FillSensorData();
 8001084:	bf00      	nop
 8001086:	e7f5      	b.n	8001074 <main+0x14>

08001088 <FillSensorData>:
  }
  /* USER CODE END 3 */
}
/* Fill the sensor array with dummy values */
void FillSensorData(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_SENSORS; i++) {
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]
 8001092:	e05b      	b.n	800114c <FillSensorData+0xc4>
        sensorArray[i].temperature = 25.0 + i;
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff fa65 	bl	8000564 <__aeabi_i2d>
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	4b2f      	ldr	r3, [pc, #188]	@ (800115c <FillSensorData+0xd4>)
 80010a0:	f7ff f914 	bl	80002cc <__adddf3>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4610      	mov	r0, r2
 80010aa:	4619      	mov	r1, r3
 80010ac:	f7ff fdbc 	bl	8000c28 <__aeabi_d2f>
 80010b0:	4601      	mov	r1, r0
 80010b2:	482b      	ldr	r0, [pc, #172]	@ (8001160 <FillSensorData+0xd8>)
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	4613      	mov	r3, r2
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	4413      	add	r3, r2
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	4403      	add	r3, r0
 80010c0:	6019      	str	r1, [r3, #0]
        sensorArray[i].pressure = 1000.0 + i * 2.5;
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff fa4e 	bl	8000564 <__aeabi_i2d>
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	4b25      	ldr	r3, [pc, #148]	@ (8001164 <FillSensorData+0xdc>)
 80010ce:	f7ff fab3 	bl	8000638 <__aeabi_dmul>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4610      	mov	r0, r2
 80010d8:	4619      	mov	r1, r3
 80010da:	f04f 0200 	mov.w	r2, #0
 80010de:	4b22      	ldr	r3, [pc, #136]	@ (8001168 <FillSensorData+0xe0>)
 80010e0:	f7ff f8f4 	bl	80002cc <__adddf3>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	4610      	mov	r0, r2
 80010ea:	4619      	mov	r1, r3
 80010ec:	f7ff fd9c 	bl	8000c28 <__aeabi_d2f>
 80010f0:	4601      	mov	r1, r0
 80010f2:	481b      	ldr	r0, [pc, #108]	@ (8001160 <FillSensorData+0xd8>)
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	4613      	mov	r3, r2
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	4413      	add	r3, r2
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	4403      	add	r3, r0
 8001100:	3304      	adds	r3, #4
 8001102:	6019      	str	r1, [r3, #0]
        sensorArray[i].humidity = 40.0 + i * 3.0;
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f7ff fa2d 	bl	8000564 <__aeabi_i2d>
 800110a:	f04f 0200 	mov.w	r2, #0
 800110e:	4b17      	ldr	r3, [pc, #92]	@ (800116c <FillSensorData+0xe4>)
 8001110:	f7ff fa92 	bl	8000638 <__aeabi_dmul>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4610      	mov	r0, r2
 800111a:	4619      	mov	r1, r3
 800111c:	f04f 0200 	mov.w	r2, #0
 8001120:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <FillSensorData+0xe8>)
 8001122:	f7ff f8d3 	bl	80002cc <__adddf3>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4610      	mov	r0, r2
 800112c:	4619      	mov	r1, r3
 800112e:	f7ff fd7b 	bl	8000c28 <__aeabi_d2f>
 8001132:	4601      	mov	r1, r0
 8001134:	480a      	ldr	r0, [pc, #40]	@ (8001160 <FillSensorData+0xd8>)
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	4613      	mov	r3, r2
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	4413      	add	r3, r2
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	4403      	add	r3, r0
 8001142:	3308      	adds	r3, #8
 8001144:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3301      	adds	r3, #1
 800114a:	607b      	str	r3, [r7, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2b04      	cmp	r3, #4
 8001150:	dda0      	ble.n	8001094 <FillSensorData+0xc>
    }
}
 8001152:	bf00      	nop
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40390000 	.word	0x40390000
 8001160:	200001f0 	.word	0x200001f0
 8001164:	40040000 	.word	0x40040000
 8001168:	408f4000 	.word	0x408f4000
 800116c:	40080000 	.word	0x40080000
 8001170:	40440000 	.word	0x40440000

08001174 <SendSensorData>:
    }
}

/* Transmit serialized data over UART */
void SendSensorData(void)
{
 8001174:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001178:	b0a0      	sub	sp, #128	@ 0x80
 800117a:	af06      	add	r7, sp, #24
    char msg[100];
    for (int i = 0; i < NUM_SENSORS; i++) {
 800117c:	2300      	movs	r3, #0
 800117e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001180:	e043      	b.n	800120a <SendSensorData+0x96>
        snprintf(msg, sizeof(msg),
                 "Sensor[%d] -> T=%.2fC, P=%.2f hPa, H=%.2f%%\r\n",
                 i,
                 sensorArray[i].temperature,
 8001182:	4926      	ldr	r1, [pc, #152]	@ (800121c <SendSensorData+0xa8>)
 8001184:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	440b      	add	r3, r1
 8001190:	681b      	ldr	r3, [r3, #0]
        snprintf(msg, sizeof(msg),
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f9f8 	bl	8000588 <__aeabi_f2d>
 8001198:	4604      	mov	r4, r0
 800119a:	460d      	mov	r5, r1
                 sensorArray[i].pressure,
 800119c:	491f      	ldr	r1, [pc, #124]	@ (800121c <SendSensorData+0xa8>)
 800119e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80011a0:	4613      	mov	r3, r2
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	4413      	add	r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	440b      	add	r3, r1
 80011aa:	3304      	adds	r3, #4
 80011ac:	681b      	ldr	r3, [r3, #0]
        snprintf(msg, sizeof(msg),
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f9ea 	bl	8000588 <__aeabi_f2d>
 80011b4:	4680      	mov	r8, r0
 80011b6:	4689      	mov	r9, r1
                 sensorArray[i].humidity);
 80011b8:	4918      	ldr	r1, [pc, #96]	@ (800121c <SendSensorData+0xa8>)
 80011ba:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80011bc:	4613      	mov	r3, r2
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	4413      	add	r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	440b      	add	r3, r1
 80011c6:	3308      	adds	r3, #8
 80011c8:	681b      	ldr	r3, [r3, #0]
        snprintf(msg, sizeof(msg),
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff f9dc 	bl	8000588 <__aeabi_f2d>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4638      	mov	r0, r7
 80011d6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80011da:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80011de:	e9cd 4500 	strd	r4, r5, [sp]
 80011e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80011e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001220 <SendSensorData+0xac>)
 80011e6:	2164      	movs	r1, #100	@ 0x64
 80011e8:	f002 fe2a 	bl	8003e40 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80011ec:	463b      	mov	r3, r7
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff f85e 	bl	80002b0 <strlen>
 80011f4:	4603      	mov	r3, r0
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	4639      	mov	r1, r7
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011fe:	4809      	ldr	r0, [pc, #36]	@ (8001224 <SendSensorData+0xb0>)
 8001200:	f001 fb3c 	bl	800287c <HAL_UART_Transmit>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001204:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001206:	3301      	adds	r3, #1
 8001208:	667b      	str	r3, [r7, #100]	@ 0x64
 800120a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800120c:	2b04      	cmp	r3, #4
 800120e:	ddb8      	ble.n	8001182 <SendSensorData+0xe>
    }
}
 8001210:	bf00      	nop
 8001212:	bf00      	nop
 8001214:	3768      	adds	r7, #104	@ 0x68
 8001216:	46bd      	mov	sp, r7
 8001218:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800121c:	200001f0 	.word	0x200001f0
 8001220:	08007748 	.word	0x08007748
 8001224:	2000022c 	.word	0x2000022c

08001228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b094      	sub	sp, #80	@ 0x50
 800122c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800122e:	f107 031c 	add.w	r3, r7, #28
 8001232:	2234      	movs	r2, #52	@ 0x34
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f002 fe9d 	bl	8003f76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800123c:	f107 0308 	add.w	r3, r7, #8
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800124c:	2300      	movs	r3, #0
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	4b23      	ldr	r3, [pc, #140]	@ (80012e0 <SystemClock_Config+0xb8>)
 8001252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001254:	4a22      	ldr	r2, [pc, #136]	@ (80012e0 <SystemClock_Config+0xb8>)
 8001256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800125a:	6413      	str	r3, [r2, #64]	@ 0x40
 800125c:	4b20      	ldr	r3, [pc, #128]	@ (80012e0 <SystemClock_Config+0xb8>)
 800125e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001260:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001264:	607b      	str	r3, [r7, #4]
 8001266:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001268:	2300      	movs	r3, #0
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <SystemClock_Config+0xbc>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001274:	4a1b      	ldr	r2, [pc, #108]	@ (80012e4 <SystemClock_Config+0xbc>)
 8001276:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800127a:	6013      	str	r3, [r2, #0]
 800127c:	4b19      	ldr	r3, [pc, #100]	@ (80012e4 <SystemClock_Config+0xbc>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001284:	603b      	str	r3, [r7, #0]
 8001286:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001288:	2302      	movs	r3, #2
 800128a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800128c:	2301      	movs	r3, #1
 800128e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001290:	2310      	movs	r3, #16
 8001292:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001294:	2300      	movs	r3, #0
 8001296:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001298:	f107 031c 	add.w	r3, r7, #28
 800129c:	4618      	mov	r0, r3
 800129e:	f000 ffff 	bl	80022a0 <HAL_RCC_OscConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <SystemClock_Config+0x84>
  {
    Error_Handler();
 80012a8:	f000 f87e 	bl	80013a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ac:	230f      	movs	r3, #15
 80012ae:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b4:	2300      	movs	r3, #0
 80012b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012c0:	f107 0308 	add.w	r3, r7, #8
 80012c4:	2100      	movs	r1, #0
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 fd26 	bl	8001d18 <HAL_RCC_ClockConfig>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80012d2:	f000 f869 	bl	80013a8 <Error_Handler>
  }
}
 80012d6:	bf00      	nop
 80012d8:	3750      	adds	r7, #80	@ 0x50
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40023800 	.word	0x40023800
 80012e4:	40007000 	.word	0x40007000

080012e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <MX_USART2_UART_Init+0x50>)
 80012f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001300:	4b0c      	ldr	r3, [pc, #48]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001306:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800130c:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 800130e:	220c      	movs	r2, #12
 8001310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001312:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001318:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800131e:	4805      	ldr	r0, [pc, #20]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001320:	f001 fa5c 	bl	80027dc <HAL_UART_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800132a:	f000 f83d 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	2000022c 	.word	0x2000022c
 8001338:	40004400 	.word	0x40004400

0800133c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	4b17      	ldr	r3, [pc, #92]	@ (80013a4 <MX_GPIO_Init+0x68>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	4a16      	ldr	r2, [pc, #88]	@ (80013a4 <MX_GPIO_Init+0x68>)
 800134c:	f043 0304 	orr.w	r3, r3, #4
 8001350:	6313      	str	r3, [r2, #48]	@ 0x30
 8001352:	4b14      	ldr	r3, [pc, #80]	@ (80013a4 <MX_GPIO_Init+0x68>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	f003 0304 	and.w	r3, r3, #4
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	4b10      	ldr	r3, [pc, #64]	@ (80013a4 <MX_GPIO_Init+0x68>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	4a0f      	ldr	r2, [pc, #60]	@ (80013a4 <MX_GPIO_Init+0x68>)
 8001368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800136c:	6313      	str	r3, [r2, #48]	@ 0x30
 800136e:	4b0d      	ldr	r3, [pc, #52]	@ (80013a4 <MX_GPIO_Init+0x68>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001376:	60bb      	str	r3, [r7, #8]
 8001378:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <MX_GPIO_Init+0x68>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a08      	ldr	r2, [pc, #32]	@ (80013a4 <MX_GPIO_Init+0x68>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <MX_GPIO_Init+0x68>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001396:	bf00      	nop
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40023800 	.word	0x40023800

080013a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013ac:	b672      	cpsid	i
}
 80013ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <Error_Handler+0x8>

080013b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	4b10      	ldr	r3, [pc, #64]	@ (8001400 <HAL_MspInit+0x4c>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001400 <HAL_MspInit+0x4c>)
 80013c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001400 <HAL_MspInit+0x4c>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <HAL_MspInit+0x4c>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013de:	4a08      	ldr	r2, [pc, #32]	@ (8001400 <HAL_MspInit+0x4c>)
 80013e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <HAL_MspInit+0x4c>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40023800 	.word	0x40023800

08001404 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	@ 0x28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a19      	ldr	r2, [pc, #100]	@ (8001488 <HAL_UART_MspInit+0x84>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d12b      	bne.n	800147e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	613b      	str	r3, [r7, #16]
 800142a:	4b18      	ldr	r3, [pc, #96]	@ (800148c <HAL_UART_MspInit+0x88>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142e:	4a17      	ldr	r2, [pc, #92]	@ (800148c <HAL_UART_MspInit+0x88>)
 8001430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001434:	6413      	str	r3, [r2, #64]	@ 0x40
 8001436:	4b15      	ldr	r3, [pc, #84]	@ (800148c <HAL_UART_MspInit+0x88>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143e:	613b      	str	r3, [r7, #16]
 8001440:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	4b11      	ldr	r3, [pc, #68]	@ (800148c <HAL_UART_MspInit+0x88>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	4a10      	ldr	r2, [pc, #64]	@ (800148c <HAL_UART_MspInit+0x88>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	6313      	str	r3, [r2, #48]	@ 0x30
 8001452:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <HAL_UART_MspInit+0x88>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800145e:	230c      	movs	r3, #12
 8001460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001462:	2302      	movs	r3, #2
 8001464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146a:	2303      	movs	r3, #3
 800146c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800146e:	2307      	movs	r3, #7
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	4619      	mov	r1, r3
 8001478:	4805      	ldr	r0, [pc, #20]	@ (8001490 <HAL_UART_MspInit+0x8c>)
 800147a:	f000 fab9 	bl	80019f0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800147e:	bf00      	nop
 8001480:	3728      	adds	r7, #40	@ 0x28
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40004400 	.word	0x40004400
 800148c:	40023800 	.word	0x40023800
 8001490:	40020000 	.word	0x40020000

08001494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <NMI_Handler+0x4>

0800149c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <HardFault_Handler+0x4>

080014a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <MemManage_Handler+0x4>

080014ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <BusFault_Handler+0x4>

080014b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b8:	bf00      	nop
 80014ba:	e7fd      	b.n	80014b8 <UsageFault_Handler+0x4>

080014bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ea:	f000 f957 	bl	800179c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0
  return 1;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <_kill>:

int _kill(int pid, int sig)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
 800150a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800150c:	f002 fd86 	bl	800401c <__errno>
 8001510:	4603      	mov	r3, r0
 8001512:	2216      	movs	r2, #22
 8001514:	601a      	str	r2, [r3, #0]
  return -1;
 8001516:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800151a:	4618      	mov	r0, r3
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <_exit>:

void _exit (int status)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800152a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff ffe7 	bl	8001502 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <_exit+0x12>

08001538 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]
 8001548:	e00a      	b.n	8001560 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800154a:	f3af 8000 	nop.w
 800154e:	4601      	mov	r1, r0
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	1c5a      	adds	r2, r3, #1
 8001554:	60ba      	str	r2, [r7, #8]
 8001556:	b2ca      	uxtb	r2, r1
 8001558:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	3301      	adds	r3, #1
 800155e:	617b      	str	r3, [r7, #20]
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	429a      	cmp	r2, r3
 8001566:	dbf0      	blt.n	800154a <_read+0x12>
  }

  return len;
 8001568:	687b      	ldr	r3, [r7, #4]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	60f8      	str	r0, [r7, #12]
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	e009      	b.n	8001598 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	1c5a      	adds	r2, r3, #1
 8001588:	60ba      	str	r2, [r7, #8]
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	4618      	mov	r0, r3
 800158e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	3301      	adds	r3, #1
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	697a      	ldr	r2, [r7, #20]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	429a      	cmp	r2, r3
 800159e:	dbf1      	blt.n	8001584 <_write+0x12>
  }
  return len;
 80015a0:	687b      	ldr	r3, [r7, #4]
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <_close>:

int _close(int file)
{
 80015aa:	b480      	push	{r7}
 80015ac:	b083      	sub	sp, #12
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015c2:	b480      	push	{r7}
 80015c4:	b083      	sub	sp, #12
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
 80015ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015d2:	605a      	str	r2, [r3, #4]
  return 0;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <_isatty>:

int _isatty(int file)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b083      	sub	sp, #12
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015ea:	2301      	movs	r3, #1
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
	...

08001614 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800161c:	4a14      	ldr	r2, [pc, #80]	@ (8001670 <_sbrk+0x5c>)
 800161e:	4b15      	ldr	r3, [pc, #84]	@ (8001674 <_sbrk+0x60>)
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001628:	4b13      	ldr	r3, [pc, #76]	@ (8001678 <_sbrk+0x64>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001630:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <_sbrk+0x64>)
 8001632:	4a12      	ldr	r2, [pc, #72]	@ (800167c <_sbrk+0x68>)
 8001634:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001636:	4b10      	ldr	r3, [pc, #64]	@ (8001678 <_sbrk+0x64>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	429a      	cmp	r2, r3
 8001642:	d207      	bcs.n	8001654 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001644:	f002 fcea 	bl	800401c <__errno>
 8001648:	4603      	mov	r3, r0
 800164a:	220c      	movs	r2, #12
 800164c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800164e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001652:	e009      	b.n	8001668 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <_sbrk+0x64>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800165a:	4b07      	ldr	r3, [pc, #28]	@ (8001678 <_sbrk+0x64>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4413      	add	r3, r2
 8001662:	4a05      	ldr	r2, [pc, #20]	@ (8001678 <_sbrk+0x64>)
 8001664:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001666:	68fb      	ldr	r3, [r7, #12]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3718      	adds	r7, #24
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20020000 	.word	0x20020000
 8001674:	00000400 	.word	0x00000400
 8001678:	20000274 	.word	0x20000274
 800167c:	200003c8 	.word	0x200003c8

08001680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001684:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <SystemInit+0x20>)
 8001686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800168a:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <SystemInit+0x20>)
 800168c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80016a8:	f7ff ffea 	bl	8001680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016ac:	480c      	ldr	r0, [pc, #48]	@ (80016e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016ae:	490d      	ldr	r1, [pc, #52]	@ (80016e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016b0:	4a0d      	ldr	r2, [pc, #52]	@ (80016e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016b4:	e002      	b.n	80016bc <LoopCopyDataInit>

080016b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ba:	3304      	adds	r3, #4

080016bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c0:	d3f9      	bcc.n	80016b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016c2:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016c4:	4c0a      	ldr	r4, [pc, #40]	@ (80016f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016c8:	e001      	b.n	80016ce <LoopFillZerobss>

080016ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016cc:	3204      	adds	r2, #4

080016ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d0:	d3fb      	bcc.n	80016ca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80016d2:	f002 fca9 	bl	8004028 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016d6:	f7ff fcc3 	bl	8001060 <main>
  bx  lr    
 80016da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016e4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80016e8:	08007bcc 	.word	0x08007bcc
  ldr r2, =_sbss
 80016ec:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80016f0:	200003c8 	.word	0x200003c8

080016f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016f4:	e7fe      	b.n	80016f4 <ADC_IRQHandler>
	...

080016f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <HAL_Init+0x40>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a0d      	ldr	r2, [pc, #52]	@ (8001738 <HAL_Init+0x40>)
 8001702:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001706:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <HAL_Init+0x40>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a0a      	ldr	r2, [pc, #40]	@ (8001738 <HAL_Init+0x40>)
 800170e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001712:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001714:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <HAL_Init+0x40>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a07      	ldr	r2, [pc, #28]	@ (8001738 <HAL_Init+0x40>)
 800171a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800171e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001720:	2003      	movs	r0, #3
 8001722:	f000 f931 	bl	8001988 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001726:	200f      	movs	r0, #15
 8001728:	f000 f808 	bl	800173c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800172c:	f7ff fe42 	bl	80013b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023c00 	.word	0x40023c00

0800173c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001744:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <HAL_InitTick+0x54>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <HAL_InitTick+0x58>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	4619      	mov	r1, r3
 800174e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001752:	fbb3 f3f1 	udiv	r3, r3, r1
 8001756:	fbb2 f3f3 	udiv	r3, r2, r3
 800175a:	4618      	mov	r0, r3
 800175c:	f000 f93b 	bl	80019d6 <HAL_SYSTICK_Config>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e00e      	b.n	8001788 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2b0f      	cmp	r3, #15
 800176e:	d80a      	bhi.n	8001786 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001770:	2200      	movs	r2, #0
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001778:	f000 f911 	bl	800199e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800177c:	4a06      	ldr	r2, [pc, #24]	@ (8001798 <HAL_InitTick+0x5c>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001782:	2300      	movs	r3, #0
 8001784:	e000      	b.n	8001788 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000000 	.word	0x20000000
 8001794:	20000008 	.word	0x20000008
 8001798:	20000004 	.word	0x20000004

0800179c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a0:	4b06      	ldr	r3, [pc, #24]	@ (80017bc <HAL_IncTick+0x20>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	461a      	mov	r2, r3
 80017a6:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <HAL_IncTick+0x24>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4413      	add	r3, r2
 80017ac:	4a04      	ldr	r2, [pc, #16]	@ (80017c0 <HAL_IncTick+0x24>)
 80017ae:	6013      	str	r3, [r2, #0]
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	20000008 	.word	0x20000008
 80017c0:	20000278 	.word	0x20000278

080017c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return uwTick;
 80017c8:	4b03      	ldr	r3, [pc, #12]	@ (80017d8 <HAL_GetTick+0x14>)
 80017ca:	681b      	ldr	r3, [r3, #0]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	20000278 	.word	0x20000278

080017dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017e4:	f7ff ffee 	bl	80017c4 <HAL_GetTick>
 80017e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80017f4:	d005      	beq.n	8001802 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001820 <HAL_Delay+0x44>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	4413      	add	r3, r2
 8001800:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001802:	bf00      	nop
 8001804:	f7ff ffde 	bl	80017c4 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	429a      	cmp	r2, r3
 8001812:	d8f7      	bhi.n	8001804 <HAL_Delay+0x28>
  {
  }
}
 8001814:	bf00      	nop
 8001816:	bf00      	nop
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000008 	.word	0x20000008

08001824 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001834:	4b0c      	ldr	r3, [pc, #48]	@ (8001868 <__NVIC_SetPriorityGrouping+0x44>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001840:	4013      	ands	r3, r2
 8001842:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800184c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001850:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001856:	4a04      	ldr	r2, [pc, #16]	@ (8001868 <__NVIC_SetPriorityGrouping+0x44>)
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	60d3      	str	r3, [r2, #12]
}
 800185c:	bf00      	nop
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001870:	4b04      	ldr	r3, [pc, #16]	@ (8001884 <__NVIC_GetPriorityGrouping+0x18>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	0a1b      	lsrs	r3, r3, #8
 8001876:	f003 0307 	and.w	r3, r3, #7
}
 800187a:	4618      	mov	r0, r3
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	e000ed00 	.word	0xe000ed00

08001888 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	6039      	str	r1, [r7, #0]
 8001892:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001898:	2b00      	cmp	r3, #0
 800189a:	db0a      	blt.n	80018b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	490c      	ldr	r1, [pc, #48]	@ (80018d4 <__NVIC_SetPriority+0x4c>)
 80018a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a6:	0112      	lsls	r2, r2, #4
 80018a8:	b2d2      	uxtb	r2, r2
 80018aa:	440b      	add	r3, r1
 80018ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018b0:	e00a      	b.n	80018c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	4908      	ldr	r1, [pc, #32]	@ (80018d8 <__NVIC_SetPriority+0x50>)
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	f003 030f 	and.w	r3, r3, #15
 80018be:	3b04      	subs	r3, #4
 80018c0:	0112      	lsls	r2, r2, #4
 80018c2:	b2d2      	uxtb	r2, r2
 80018c4:	440b      	add	r3, r1
 80018c6:	761a      	strb	r2, [r3, #24]
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	e000e100 	.word	0xe000e100
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018dc:	b480      	push	{r7}
 80018de:	b089      	sub	sp, #36	@ 0x24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f003 0307 	and.w	r3, r3, #7
 80018ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	f1c3 0307 	rsb	r3, r3, #7
 80018f6:	2b04      	cmp	r3, #4
 80018f8:	bf28      	it	cs
 80018fa:	2304      	movcs	r3, #4
 80018fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	3304      	adds	r3, #4
 8001902:	2b06      	cmp	r3, #6
 8001904:	d902      	bls.n	800190c <NVIC_EncodePriority+0x30>
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	3b03      	subs	r3, #3
 800190a:	e000      	b.n	800190e <NVIC_EncodePriority+0x32>
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001910:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	43da      	mvns	r2, r3
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	401a      	ands	r2, r3
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001924:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	fa01 f303 	lsl.w	r3, r1, r3
 800192e:	43d9      	mvns	r1, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001934:	4313      	orrs	r3, r2
         );
}
 8001936:	4618      	mov	r0, r3
 8001938:	3724      	adds	r7, #36	@ 0x24
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
	...

08001944 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3b01      	subs	r3, #1
 8001950:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001954:	d301      	bcc.n	800195a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001956:	2301      	movs	r3, #1
 8001958:	e00f      	b.n	800197a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800195a:	4a0a      	ldr	r2, [pc, #40]	@ (8001984 <SysTick_Config+0x40>)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	3b01      	subs	r3, #1
 8001960:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001962:	210f      	movs	r1, #15
 8001964:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001968:	f7ff ff8e 	bl	8001888 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800196c:	4b05      	ldr	r3, [pc, #20]	@ (8001984 <SysTick_Config+0x40>)
 800196e:	2200      	movs	r2, #0
 8001970:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001972:	4b04      	ldr	r3, [pc, #16]	@ (8001984 <SysTick_Config+0x40>)
 8001974:	2207      	movs	r2, #7
 8001976:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	e000e010 	.word	0xe000e010

08001988 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7ff ff47 	bl	8001824 <__NVIC_SetPriorityGrouping>
}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800199e:	b580      	push	{r7, lr}
 80019a0:	b086      	sub	sp, #24
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	4603      	mov	r3, r0
 80019a6:	60b9      	str	r1, [r7, #8]
 80019a8:	607a      	str	r2, [r7, #4]
 80019aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019b0:	f7ff ff5c 	bl	800186c <__NVIC_GetPriorityGrouping>
 80019b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	68b9      	ldr	r1, [r7, #8]
 80019ba:	6978      	ldr	r0, [r7, #20]
 80019bc:	f7ff ff8e 	bl	80018dc <NVIC_EncodePriority>
 80019c0:	4602      	mov	r2, r0
 80019c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c6:	4611      	mov	r1, r2
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff ff5d 	bl	8001888 <__NVIC_SetPriority>
}
 80019ce:	bf00      	nop
 80019d0:	3718      	adds	r7, #24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b082      	sub	sp, #8
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f7ff ffb0 	bl	8001944 <SysTick_Config>
 80019e4:	4603      	mov	r3, r0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b089      	sub	sp, #36	@ 0x24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019fe:	2300      	movs	r3, #0
 8001a00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a06:	2300      	movs	r3, #0
 8001a08:	61fb      	str	r3, [r7, #28]
 8001a0a:	e165      	b.n	8001cd8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	fa02 f303 	lsl.w	r3, r2, r3
 8001a14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	697a      	ldr	r2, [r7, #20]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	f040 8154 	bne.w	8001cd2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f003 0303 	and.w	r3, r3, #3
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d005      	beq.n	8001a42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d130      	bne.n	8001aa4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	005b      	lsls	r3, r3, #1
 8001a4c:	2203      	movs	r2, #3
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43db      	mvns	r3, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4013      	ands	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	68da      	ldr	r2, [r3, #12]
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a78:	2201      	movs	r2, #1
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	43db      	mvns	r3, r3
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	4013      	ands	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	091b      	lsrs	r3, r3, #4
 8001a8e:	f003 0201 	and.w	r2, r3, #1
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	2b03      	cmp	r3, #3
 8001aae:	d017      	beq.n	8001ae0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	2203      	movs	r2, #3
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	689a      	ldr	r2, [r3, #8]
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f003 0303 	and.w	r3, r3, #3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d123      	bne.n	8001b34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	08da      	lsrs	r2, r3, #3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3208      	adds	r2, #8
 8001af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	220f      	movs	r2, #15
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	691a      	ldr	r2, [r3, #16]
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	f003 0307 	and.w	r3, r3, #7
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	08da      	lsrs	r2, r3, #3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3208      	adds	r2, #8
 8001b2e:	69b9      	ldr	r1, [r7, #24]
 8001b30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	2203      	movs	r2, #3
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	43db      	mvns	r3, r3
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 0203 	and.w	r2, r3, #3
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f000 80ae 	beq.w	8001cd2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cf0 <HAL_GPIO_Init+0x300>)
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7e:	4a5c      	ldr	r2, [pc, #368]	@ (8001cf0 <HAL_GPIO_Init+0x300>)
 8001b80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b86:	4b5a      	ldr	r3, [pc, #360]	@ (8001cf0 <HAL_GPIO_Init+0x300>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b92:	4a58      	ldr	r2, [pc, #352]	@ (8001cf4 <HAL_GPIO_Init+0x304>)
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	089b      	lsrs	r3, r3, #2
 8001b98:	3302      	adds	r3, #2
 8001b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	220f      	movs	r2, #15
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4f      	ldr	r2, [pc, #316]	@ (8001cf8 <HAL_GPIO_Init+0x308>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d025      	beq.n	8001c0a <HAL_GPIO_Init+0x21a>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a4e      	ldr	r2, [pc, #312]	@ (8001cfc <HAL_GPIO_Init+0x30c>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d01f      	beq.n	8001c06 <HAL_GPIO_Init+0x216>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a4d      	ldr	r2, [pc, #308]	@ (8001d00 <HAL_GPIO_Init+0x310>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d019      	beq.n	8001c02 <HAL_GPIO_Init+0x212>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a4c      	ldr	r2, [pc, #304]	@ (8001d04 <HAL_GPIO_Init+0x314>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d013      	beq.n	8001bfe <HAL_GPIO_Init+0x20e>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a4b      	ldr	r2, [pc, #300]	@ (8001d08 <HAL_GPIO_Init+0x318>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d00d      	beq.n	8001bfa <HAL_GPIO_Init+0x20a>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a4a      	ldr	r2, [pc, #296]	@ (8001d0c <HAL_GPIO_Init+0x31c>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d007      	beq.n	8001bf6 <HAL_GPIO_Init+0x206>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a49      	ldr	r2, [pc, #292]	@ (8001d10 <HAL_GPIO_Init+0x320>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d101      	bne.n	8001bf2 <HAL_GPIO_Init+0x202>
 8001bee:	2306      	movs	r3, #6
 8001bf0:	e00c      	b.n	8001c0c <HAL_GPIO_Init+0x21c>
 8001bf2:	2307      	movs	r3, #7
 8001bf4:	e00a      	b.n	8001c0c <HAL_GPIO_Init+0x21c>
 8001bf6:	2305      	movs	r3, #5
 8001bf8:	e008      	b.n	8001c0c <HAL_GPIO_Init+0x21c>
 8001bfa:	2304      	movs	r3, #4
 8001bfc:	e006      	b.n	8001c0c <HAL_GPIO_Init+0x21c>
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e004      	b.n	8001c0c <HAL_GPIO_Init+0x21c>
 8001c02:	2302      	movs	r3, #2
 8001c04:	e002      	b.n	8001c0c <HAL_GPIO_Init+0x21c>
 8001c06:	2301      	movs	r3, #1
 8001c08:	e000      	b.n	8001c0c <HAL_GPIO_Init+0x21c>
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	69fa      	ldr	r2, [r7, #28]
 8001c0e:	f002 0203 	and.w	r2, r2, #3
 8001c12:	0092      	lsls	r2, r2, #2
 8001c14:	4093      	lsls	r3, r2
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c1c:	4935      	ldr	r1, [pc, #212]	@ (8001cf4 <HAL_GPIO_Init+0x304>)
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	089b      	lsrs	r3, r3, #2
 8001c22:	3302      	adds	r3, #2
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c2a:	4b3a      	ldr	r3, [pc, #232]	@ (8001d14 <HAL_GPIO_Init+0x324>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	43db      	mvns	r3, r3
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4013      	ands	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d003      	beq.n	8001c4e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c4e:	4a31      	ldr	r2, [pc, #196]	@ (8001d14 <HAL_GPIO_Init+0x324>)
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c54:	4b2f      	ldr	r3, [pc, #188]	@ (8001d14 <HAL_GPIO_Init+0x324>)
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	4013      	ands	r3, r2
 8001c62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d003      	beq.n	8001c78 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c78:	4a26      	ldr	r2, [pc, #152]	@ (8001d14 <HAL_GPIO_Init+0x324>)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c7e:	4b25      	ldr	r3, [pc, #148]	@ (8001d14 <HAL_GPIO_Init+0x324>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	43db      	mvns	r3, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8001d14 <HAL_GPIO_Init+0x324>)
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d14 <HAL_GPIO_Init+0x324>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d003      	beq.n	8001ccc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ccc:	4a11      	ldr	r2, [pc, #68]	@ (8001d14 <HAL_GPIO_Init+0x324>)
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	61fb      	str	r3, [r7, #28]
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	2b0f      	cmp	r3, #15
 8001cdc:	f67f ae96 	bls.w	8001a0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3724      	adds	r7, #36	@ 0x24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40013800 	.word	0x40013800
 8001cf8:	40020000 	.word	0x40020000
 8001cfc:	40020400 	.word	0x40020400
 8001d00:	40020800 	.word	0x40020800
 8001d04:	40020c00 	.word	0x40020c00
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	40021400 	.word	0x40021400
 8001d10:	40021800 	.word	0x40021800
 8001d14:	40013c00 	.word	0x40013c00

08001d18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d101      	bne.n	8001d2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e0cc      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d2c:	4b68      	ldr	r3, [pc, #416]	@ (8001ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 030f 	and.w	r3, r3, #15
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d90c      	bls.n	8001d54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d3a:	4b65      	ldr	r3, [pc, #404]	@ (8001ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d3c:	683a      	ldr	r2, [r7, #0]
 8001d3e:	b2d2      	uxtb	r2, r2
 8001d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d42:	4b63      	ldr	r3, [pc, #396]	@ (8001ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 030f 	and.w	r3, r3, #15
 8001d4a:	683a      	ldr	r2, [r7, #0]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d001      	beq.n	8001d54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e0b8      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d020      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0304 	and.w	r3, r3, #4
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d005      	beq.n	8001d78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d6c:	4b59      	ldr	r3, [pc, #356]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	4a58      	ldr	r2, [pc, #352]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001d76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0308 	and.w	r3, r3, #8
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d005      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d84:	4b53      	ldr	r3, [pc, #332]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	4a52      	ldr	r2, [pc, #328]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001d8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d90:	4b50      	ldr	r3, [pc, #320]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	494d      	ldr	r1, [pc, #308]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d044      	beq.n	8001e38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d107      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001db6:	4b47      	ldr	r3, [pc, #284]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d119      	bne.n	8001df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e07f      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d003      	beq.n	8001dd6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dd2:	2b03      	cmp	r3, #3
 8001dd4:	d107      	bne.n	8001de6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd6:	4b3f      	ldr	r3, [pc, #252]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d109      	bne.n	8001df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e06f      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001de6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e067      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001df6:	4b37      	ldr	r3, [pc, #220]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	f023 0203 	bic.w	r2, r3, #3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	4934      	ldr	r1, [pc, #208]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e08:	f7ff fcdc 	bl	80017c4 <HAL_GetTick>
 8001e0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e0e:	e00a      	b.n	8001e26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e10:	f7ff fcd8 	bl	80017c4 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e04f      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e26:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 020c 	and.w	r2, r3, #12
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d1eb      	bne.n	8001e10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e38:	4b25      	ldr	r3, [pc, #148]	@ (8001ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 030f 	and.w	r3, r3, #15
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d20c      	bcs.n	8001e60 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e46:	4b22      	ldr	r3, [pc, #136]	@ (8001ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	b2d2      	uxtb	r2, r2
 8001e4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e4e:	4b20      	ldr	r3, [pc, #128]	@ (8001ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d001      	beq.n	8001e60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e032      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d008      	beq.n	8001e7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	4916      	ldr	r1, [pc, #88]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0308 	and.w	r3, r3, #8
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d009      	beq.n	8001e9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e8a:	4b12      	ldr	r3, [pc, #72]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	490e      	ldr	r1, [pc, #56]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e9e:	f000 f855 	bl	8001f4c <HAL_RCC_GetSysClockFreq>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	091b      	lsrs	r3, r3, #4
 8001eaa:	f003 030f 	and.w	r3, r3, #15
 8001eae:	490a      	ldr	r1, [pc, #40]	@ (8001ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb0:	5ccb      	ldrb	r3, [r1, r3]
 8001eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8001eb6:	4a09      	ldr	r2, [pc, #36]	@ (8001edc <HAL_RCC_ClockConfig+0x1c4>)
 8001eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001eba:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <HAL_RCC_ClockConfig+0x1c8>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff fc3c 	bl	800173c <HAL_InitTick>

  return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40023c00 	.word	0x40023c00
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	08007778 	.word	0x08007778
 8001edc:	20000000 	.word	0x20000000
 8001ee0:	20000004 	.word	0x20000004

08001ee4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ee8:	4b03      	ldr	r3, [pc, #12]	@ (8001ef8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001eea:	681b      	ldr	r3, [r3, #0]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	20000000 	.word	0x20000000

08001efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f00:	f7ff fff0 	bl	8001ee4 <HAL_RCC_GetHCLKFreq>
 8001f04:	4602      	mov	r2, r0
 8001f06:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	0a9b      	lsrs	r3, r3, #10
 8001f0c:	f003 0307 	and.w	r3, r3, #7
 8001f10:	4903      	ldr	r1, [pc, #12]	@ (8001f20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f12:	5ccb      	ldrb	r3, [r1, r3]
 8001f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40023800 	.word	0x40023800
 8001f20:	08007788 	.word	0x08007788

08001f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f28:	f7ff ffdc 	bl	8001ee4 <HAL_RCC_GetHCLKFreq>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	4b05      	ldr	r3, [pc, #20]	@ (8001f44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	0b5b      	lsrs	r3, r3, #13
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	4903      	ldr	r1, [pc, #12]	@ (8001f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f3a:	5ccb      	ldrb	r3, [r1, r3]
 8001f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40023800 	.word	0x40023800
 8001f48:	08007788 	.word	0x08007788

08001f4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f50:	b0a6      	sub	sp, #152	@ 0x98
 8001f52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8001f66:	2300      	movs	r3, #0
 8001f68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f72:	4bc8      	ldr	r3, [pc, #800]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f003 030c 	and.w	r3, r3, #12
 8001f7a:	2b0c      	cmp	r3, #12
 8001f7c:	f200 817e 	bhi.w	800227c <HAL_RCC_GetSysClockFreq+0x330>
 8001f80:	a201      	add	r2, pc, #4	@ (adr r2, 8001f88 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f86:	bf00      	nop
 8001f88:	08001fbd 	.word	0x08001fbd
 8001f8c:	0800227d 	.word	0x0800227d
 8001f90:	0800227d 	.word	0x0800227d
 8001f94:	0800227d 	.word	0x0800227d
 8001f98:	08001fc5 	.word	0x08001fc5
 8001f9c:	0800227d 	.word	0x0800227d
 8001fa0:	0800227d 	.word	0x0800227d
 8001fa4:	0800227d 	.word	0x0800227d
 8001fa8:	08001fcd 	.word	0x08001fcd
 8001fac:	0800227d 	.word	0x0800227d
 8001fb0:	0800227d 	.word	0x0800227d
 8001fb4:	0800227d 	.word	0x0800227d
 8001fb8:	08002137 	.word	0x08002137
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001fbc:	4bb6      	ldr	r3, [pc, #728]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001fbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001fc2:	e15f      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001fc4:	4bb5      	ldr	r3, [pc, #724]	@ (800229c <HAL_RCC_GetSysClockFreq+0x350>)
 8001fc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001fca:	e15b      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001fcc:	4bb1      	ldr	r3, [pc, #708]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001fd4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fd8:	4bae      	ldr	r3, [pc, #696]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d031      	beq.n	8002048 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fe4:	4bab      	ldr	r3, [pc, #684]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	099b      	lsrs	r3, r3, #6
 8001fea:	2200      	movs	r2, #0
 8001fec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001fee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001ff0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ff6:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	667b      	str	r3, [r7, #100]	@ 0x64
 8001ffc:	4ba7      	ldr	r3, [pc, #668]	@ (800229c <HAL_RCC_GetSysClockFreq+0x350>)
 8001ffe:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002002:	462a      	mov	r2, r5
 8002004:	fb03 f202 	mul.w	r2, r3, r2
 8002008:	2300      	movs	r3, #0
 800200a:	4621      	mov	r1, r4
 800200c:	fb01 f303 	mul.w	r3, r1, r3
 8002010:	4413      	add	r3, r2
 8002012:	4aa2      	ldr	r2, [pc, #648]	@ (800229c <HAL_RCC_GetSysClockFreq+0x350>)
 8002014:	4621      	mov	r1, r4
 8002016:	fba1 1202 	umull	r1, r2, r1, r2
 800201a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800201c:	460a      	mov	r2, r1
 800201e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002020:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002022:	4413      	add	r3, r2
 8002024:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002026:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800202a:	2200      	movs	r2, #0
 800202c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800202e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002030:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002034:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002038:	f7fe fe46 	bl	8000cc8 <__aeabi_uldivmod>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4613      	mov	r3, r2
 8002042:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002046:	e064      	b.n	8002112 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002048:	4b92      	ldr	r3, [pc, #584]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	099b      	lsrs	r3, r3, #6
 800204e:	2200      	movs	r2, #0
 8002050:	653b      	str	r3, [r7, #80]	@ 0x50
 8002052:	657a      	str	r2, [r7, #84]	@ 0x54
 8002054:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800205a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800205c:	2300      	movs	r3, #0
 800205e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002060:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002064:	4622      	mov	r2, r4
 8002066:	462b      	mov	r3, r5
 8002068:	f04f 0000 	mov.w	r0, #0
 800206c:	f04f 0100 	mov.w	r1, #0
 8002070:	0159      	lsls	r1, r3, #5
 8002072:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002076:	0150      	lsls	r0, r2, #5
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	4621      	mov	r1, r4
 800207e:	1a51      	subs	r1, r2, r1
 8002080:	6139      	str	r1, [r7, #16]
 8002082:	4629      	mov	r1, r5
 8002084:	eb63 0301 	sbc.w	r3, r3, r1
 8002088:	617b      	str	r3, [r7, #20]
 800208a:	f04f 0200 	mov.w	r2, #0
 800208e:	f04f 0300 	mov.w	r3, #0
 8002092:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002096:	4659      	mov	r1, fp
 8002098:	018b      	lsls	r3, r1, #6
 800209a:	4651      	mov	r1, sl
 800209c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020a0:	4651      	mov	r1, sl
 80020a2:	018a      	lsls	r2, r1, #6
 80020a4:	4651      	mov	r1, sl
 80020a6:	ebb2 0801 	subs.w	r8, r2, r1
 80020aa:	4659      	mov	r1, fp
 80020ac:	eb63 0901 	sbc.w	r9, r3, r1
 80020b0:	f04f 0200 	mov.w	r2, #0
 80020b4:	f04f 0300 	mov.w	r3, #0
 80020b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020c4:	4690      	mov	r8, r2
 80020c6:	4699      	mov	r9, r3
 80020c8:	4623      	mov	r3, r4
 80020ca:	eb18 0303 	adds.w	r3, r8, r3
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	462b      	mov	r3, r5
 80020d2:	eb49 0303 	adc.w	r3, r9, r3
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	f04f 0200 	mov.w	r2, #0
 80020dc:	f04f 0300 	mov.w	r3, #0
 80020e0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80020e4:	4629      	mov	r1, r5
 80020e6:	028b      	lsls	r3, r1, #10
 80020e8:	4621      	mov	r1, r4
 80020ea:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020ee:	4621      	mov	r1, r4
 80020f0:	028a      	lsls	r2, r1, #10
 80020f2:	4610      	mov	r0, r2
 80020f4:	4619      	mov	r1, r3
 80020f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80020fa:	2200      	movs	r2, #0
 80020fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80020fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8002100:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002104:	f7fe fde0 	bl	8000cc8 <__aeabi_uldivmod>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4613      	mov	r3, r2
 800210e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002112:	4b60      	ldr	r3, [pc, #384]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	0c1b      	lsrs	r3, r3, #16
 8002118:	f003 0303 	and.w	r3, r3, #3
 800211c:	3301      	adds	r3, #1
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002124:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002128:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800212c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002130:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002134:	e0a6      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002136:	4b57      	ldr	r3, [pc, #348]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800213e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002142:	4b54      	ldr	r3, [pc, #336]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d02a      	beq.n	80021a4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800214e:	4b51      	ldr	r3, [pc, #324]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	099b      	lsrs	r3, r3, #6
 8002154:	2200      	movs	r2, #0
 8002156:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002158:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800215a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800215c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002160:	2100      	movs	r1, #0
 8002162:	4b4e      	ldr	r3, [pc, #312]	@ (800229c <HAL_RCC_GetSysClockFreq+0x350>)
 8002164:	fb03 f201 	mul.w	r2, r3, r1
 8002168:	2300      	movs	r3, #0
 800216a:	fb00 f303 	mul.w	r3, r0, r3
 800216e:	4413      	add	r3, r2
 8002170:	4a4a      	ldr	r2, [pc, #296]	@ (800229c <HAL_RCC_GetSysClockFreq+0x350>)
 8002172:	fba0 1202 	umull	r1, r2, r0, r2
 8002176:	677a      	str	r2, [r7, #116]	@ 0x74
 8002178:	460a      	mov	r2, r1
 800217a:	673a      	str	r2, [r7, #112]	@ 0x70
 800217c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800217e:	4413      	add	r3, r2
 8002180:	677b      	str	r3, [r7, #116]	@ 0x74
 8002182:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002186:	2200      	movs	r2, #0
 8002188:	633b      	str	r3, [r7, #48]	@ 0x30
 800218a:	637a      	str	r2, [r7, #52]	@ 0x34
 800218c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002190:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002194:	f7fe fd98 	bl	8000cc8 <__aeabi_uldivmod>
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	4613      	mov	r3, r2
 800219e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80021a2:	e05b      	b.n	800225c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	099b      	lsrs	r3, r3, #6
 80021aa:	2200      	movs	r2, #0
 80021ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80021b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021b6:	623b      	str	r3, [r7, #32]
 80021b8:	2300      	movs	r3, #0
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80021bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80021c0:	4642      	mov	r2, r8
 80021c2:	464b      	mov	r3, r9
 80021c4:	f04f 0000 	mov.w	r0, #0
 80021c8:	f04f 0100 	mov.w	r1, #0
 80021cc:	0159      	lsls	r1, r3, #5
 80021ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021d2:	0150      	lsls	r0, r2, #5
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	4641      	mov	r1, r8
 80021da:	ebb2 0a01 	subs.w	sl, r2, r1
 80021de:	4649      	mov	r1, r9
 80021e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80021e4:	f04f 0200 	mov.w	r2, #0
 80021e8:	f04f 0300 	mov.w	r3, #0
 80021ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80021f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80021f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80021f8:	ebb2 040a 	subs.w	r4, r2, sl
 80021fc:	eb63 050b 	sbc.w	r5, r3, fp
 8002200:	f04f 0200 	mov.w	r2, #0
 8002204:	f04f 0300 	mov.w	r3, #0
 8002208:	00eb      	lsls	r3, r5, #3
 800220a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800220e:	00e2      	lsls	r2, r4, #3
 8002210:	4614      	mov	r4, r2
 8002212:	461d      	mov	r5, r3
 8002214:	4643      	mov	r3, r8
 8002216:	18e3      	adds	r3, r4, r3
 8002218:	603b      	str	r3, [r7, #0]
 800221a:	464b      	mov	r3, r9
 800221c:	eb45 0303 	adc.w	r3, r5, r3
 8002220:	607b      	str	r3, [r7, #4]
 8002222:	f04f 0200 	mov.w	r2, #0
 8002226:	f04f 0300 	mov.w	r3, #0
 800222a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800222e:	4629      	mov	r1, r5
 8002230:	028b      	lsls	r3, r1, #10
 8002232:	4621      	mov	r1, r4
 8002234:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002238:	4621      	mov	r1, r4
 800223a:	028a      	lsls	r2, r1, #10
 800223c:	4610      	mov	r0, r2
 800223e:	4619      	mov	r1, r3
 8002240:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002244:	2200      	movs	r2, #0
 8002246:	61bb      	str	r3, [r7, #24]
 8002248:	61fa      	str	r2, [r7, #28]
 800224a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800224e:	f7fe fd3b 	bl	8000cc8 <__aeabi_uldivmod>
 8002252:	4602      	mov	r2, r0
 8002254:	460b      	mov	r3, r1
 8002256:	4613      	mov	r3, r2
 8002258:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800225c:	4b0d      	ldr	r3, [pc, #52]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x348>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	0f1b      	lsrs	r3, r3, #28
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800226a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800226e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002272:	fbb2 f3f3 	udiv	r3, r2, r3
 8002276:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800227a:	e003      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800227c:	4b06      	ldr	r3, [pc, #24]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x34c>)
 800227e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002282:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002284:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002288:	4618      	mov	r0, r3
 800228a:	3798      	adds	r7, #152	@ 0x98
 800228c:	46bd      	mov	sp, r7
 800228e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002292:	bf00      	nop
 8002294:	40023800 	.word	0x40023800
 8002298:	00f42400 	.word	0x00f42400
 800229c:	017d7840 	.word	0x017d7840

080022a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e28d      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	f000 8083 	beq.w	80023c6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80022c0:	4b94      	ldr	r3, [pc, #592]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 030c 	and.w	r3, r3, #12
 80022c8:	2b04      	cmp	r3, #4
 80022ca:	d019      	beq.n	8002300 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80022cc:	4b91      	ldr	r3, [pc, #580]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f003 030c 	and.w	r3, r3, #12
        || \
 80022d4:	2b08      	cmp	r3, #8
 80022d6:	d106      	bne.n	80022e6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80022d8:	4b8e      	ldr	r3, [pc, #568]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022e4:	d00c      	beq.n	8002300 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022e6:	4b8b      	ldr	r3, [pc, #556]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80022ee:	2b0c      	cmp	r3, #12
 80022f0:	d112      	bne.n	8002318 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022f2:	4b88      	ldr	r3, [pc, #544]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022fe:	d10b      	bne.n	8002318 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002300:	4b84      	ldr	r3, [pc, #528]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d05b      	beq.n	80023c4 <HAL_RCC_OscConfig+0x124>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d157      	bne.n	80023c4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e25a      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002320:	d106      	bne.n	8002330 <HAL_RCC_OscConfig+0x90>
 8002322:	4b7c      	ldr	r3, [pc, #496]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a7b      	ldr	r2, [pc, #492]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002328:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	e01d      	b.n	800236c <HAL_RCC_OscConfig+0xcc>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002338:	d10c      	bne.n	8002354 <HAL_RCC_OscConfig+0xb4>
 800233a:	4b76      	ldr	r3, [pc, #472]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a75      	ldr	r2, [pc, #468]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002340:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002344:	6013      	str	r3, [r2, #0]
 8002346:	4b73      	ldr	r3, [pc, #460]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a72      	ldr	r2, [pc, #456]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 800234c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002350:	6013      	str	r3, [r2, #0]
 8002352:	e00b      	b.n	800236c <HAL_RCC_OscConfig+0xcc>
 8002354:	4b6f      	ldr	r3, [pc, #444]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a6e      	ldr	r2, [pc, #440]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 800235a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	4b6c      	ldr	r3, [pc, #432]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a6b      	ldr	r2, [pc, #428]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002366:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800236a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d013      	beq.n	800239c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002374:	f7ff fa26 	bl	80017c4 <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800237c:	f7ff fa22 	bl	80017c4 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b64      	cmp	r3, #100	@ 0x64
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e21f      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800238e:	4b61      	ldr	r3, [pc, #388]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d0f0      	beq.n	800237c <HAL_RCC_OscConfig+0xdc>
 800239a:	e014      	b.n	80023c6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239c:	f7ff fa12 	bl	80017c4 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023a4:	f7ff fa0e 	bl	80017c4 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b64      	cmp	r3, #100	@ 0x64
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e20b      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023b6:	4b57      	ldr	r3, [pc, #348]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1f0      	bne.n	80023a4 <HAL_RCC_OscConfig+0x104>
 80023c2:	e000      	b.n	80023c6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d06f      	beq.n	80024b2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80023d2:	4b50      	ldr	r3, [pc, #320]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 030c 	and.w	r3, r3, #12
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d017      	beq.n	800240e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80023de:	4b4d      	ldr	r3, [pc, #308]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 030c 	and.w	r3, r3, #12
        || \
 80023e6:	2b08      	cmp	r3, #8
 80023e8:	d105      	bne.n	80023f6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80023ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d00b      	beq.n	800240e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023f6:	4b47      	ldr	r3, [pc, #284]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80023fe:	2b0c      	cmp	r3, #12
 8002400:	d11c      	bne.n	800243c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002402:	4b44      	ldr	r3, [pc, #272]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d116      	bne.n	800243c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800240e:	4b41      	ldr	r3, [pc, #260]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d005      	beq.n	8002426 <HAL_RCC_OscConfig+0x186>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d001      	beq.n	8002426 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e1d3      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002426:	4b3b      	ldr	r3, [pc, #236]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	4937      	ldr	r1, [pc, #220]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002436:	4313      	orrs	r3, r2
 8002438:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800243a:	e03a      	b.n	80024b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d020      	beq.n	8002486 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002444:	4b34      	ldr	r3, [pc, #208]	@ (8002518 <HAL_RCC_OscConfig+0x278>)
 8002446:	2201      	movs	r2, #1
 8002448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244a:	f7ff f9bb 	bl	80017c4 <HAL_GetTick>
 800244e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002452:	f7ff f9b7 	bl	80017c4 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e1b4      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002464:	4b2b      	ldr	r3, [pc, #172]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d0f0      	beq.n	8002452 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002470:	4b28      	ldr	r3, [pc, #160]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	4925      	ldr	r1, [pc, #148]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 8002480:	4313      	orrs	r3, r2
 8002482:	600b      	str	r3, [r1, #0]
 8002484:	e015      	b.n	80024b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002486:	4b24      	ldr	r3, [pc, #144]	@ (8002518 <HAL_RCC_OscConfig+0x278>)
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800248c:	f7ff f99a 	bl	80017c4 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002494:	f7ff f996 	bl	80017c4 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e193      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d036      	beq.n	800252c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d016      	beq.n	80024f4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024c6:	4b15      	ldr	r3, [pc, #84]	@ (800251c <HAL_RCC_OscConfig+0x27c>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024cc:	f7ff f97a 	bl	80017c4 <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d4:	f7ff f976 	bl	80017c4 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e173      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002514 <HAL_RCC_OscConfig+0x274>)
 80024e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0f0      	beq.n	80024d4 <HAL_RCC_OscConfig+0x234>
 80024f2:	e01b      	b.n	800252c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024f4:	4b09      	ldr	r3, [pc, #36]	@ (800251c <HAL_RCC_OscConfig+0x27c>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024fa:	f7ff f963 	bl	80017c4 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002500:	e00e      	b.n	8002520 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002502:	f7ff f95f 	bl	80017c4 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d907      	bls.n	8002520 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e15c      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
 8002514:	40023800 	.word	0x40023800
 8002518:	42470000 	.word	0x42470000
 800251c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002520:	4b8a      	ldr	r3, [pc, #552]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 8002522:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1ea      	bne.n	8002502 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	2b00      	cmp	r3, #0
 8002536:	f000 8097 	beq.w	8002668 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800253a:	2300      	movs	r3, #0
 800253c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800253e:	4b83      	ldr	r3, [pc, #524]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 8002540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10f      	bne.n	800256a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	4b7f      	ldr	r3, [pc, #508]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	4a7e      	ldr	r2, [pc, #504]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 8002554:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002558:	6413      	str	r3, [r2, #64]	@ 0x40
 800255a:	4b7c      	ldr	r3, [pc, #496]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002562:	60bb      	str	r3, [r7, #8]
 8002564:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002566:	2301      	movs	r3, #1
 8002568:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800256a:	4b79      	ldr	r3, [pc, #484]	@ (8002750 <HAL_RCC_OscConfig+0x4b0>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002572:	2b00      	cmp	r3, #0
 8002574:	d118      	bne.n	80025a8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002576:	4b76      	ldr	r3, [pc, #472]	@ (8002750 <HAL_RCC_OscConfig+0x4b0>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a75      	ldr	r2, [pc, #468]	@ (8002750 <HAL_RCC_OscConfig+0x4b0>)
 800257c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002580:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002582:	f7ff f91f 	bl	80017c4 <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800258a:	f7ff f91b 	bl	80017c4 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e118      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800259c:	4b6c      	ldr	r3, [pc, #432]	@ (8002750 <HAL_RCC_OscConfig+0x4b0>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0f0      	beq.n	800258a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d106      	bne.n	80025be <HAL_RCC_OscConfig+0x31e>
 80025b0:	4b66      	ldr	r3, [pc, #408]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025b4:	4a65      	ldr	r2, [pc, #404]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025b6:	f043 0301 	orr.w	r3, r3, #1
 80025ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80025bc:	e01c      	b.n	80025f8 <HAL_RCC_OscConfig+0x358>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	2b05      	cmp	r3, #5
 80025c4:	d10c      	bne.n	80025e0 <HAL_RCC_OscConfig+0x340>
 80025c6:	4b61      	ldr	r3, [pc, #388]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ca:	4a60      	ldr	r2, [pc, #384]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025cc:	f043 0304 	orr.w	r3, r3, #4
 80025d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80025d2:	4b5e      	ldr	r3, [pc, #376]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025d6:	4a5d      	ldr	r2, [pc, #372]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80025de:	e00b      	b.n	80025f8 <HAL_RCC_OscConfig+0x358>
 80025e0:	4b5a      	ldr	r3, [pc, #360]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025e4:	4a59      	ldr	r2, [pc, #356]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025e6:	f023 0301 	bic.w	r3, r3, #1
 80025ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80025ec:	4b57      	ldr	r3, [pc, #348]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025f0:	4a56      	ldr	r2, [pc, #344]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80025f2:	f023 0304 	bic.w	r3, r3, #4
 80025f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d015      	beq.n	800262c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002600:	f7ff f8e0 	bl	80017c4 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002606:	e00a      	b.n	800261e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002608:	f7ff f8dc 	bl	80017c4 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002616:	4293      	cmp	r3, r2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e0d7      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800261e:	4b4b      	ldr	r3, [pc, #300]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 8002620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0ee      	beq.n	8002608 <HAL_RCC_OscConfig+0x368>
 800262a:	e014      	b.n	8002656 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800262c:	f7ff f8ca 	bl	80017c4 <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002632:	e00a      	b.n	800264a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002634:	f7ff f8c6 	bl	80017c4 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002642:	4293      	cmp	r3, r2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e0c1      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800264a:	4b40      	ldr	r3, [pc, #256]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 800264c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1ee      	bne.n	8002634 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002656:	7dfb      	ldrb	r3, [r7, #23]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d105      	bne.n	8002668 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800265c:	4b3b      	ldr	r3, [pc, #236]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 800265e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002660:	4a3a      	ldr	r2, [pc, #232]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 8002662:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002666:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 80ad 	beq.w	80027cc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002672:	4b36      	ldr	r3, [pc, #216]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f003 030c 	and.w	r3, r3, #12
 800267a:	2b08      	cmp	r3, #8
 800267c:	d060      	beq.n	8002740 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	2b02      	cmp	r3, #2
 8002684:	d145      	bne.n	8002712 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002686:	4b33      	ldr	r3, [pc, #204]	@ (8002754 <HAL_RCC_OscConfig+0x4b4>)
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff f89a 	bl	80017c4 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002694:	f7ff f896 	bl	80017c4 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e093      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a6:	4b29      	ldr	r3, [pc, #164]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f0      	bne.n	8002694 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	69da      	ldr	r2, [r3, #28]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	431a      	orrs	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c0:	019b      	lsls	r3, r3, #6
 80026c2:	431a      	orrs	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c8:	085b      	lsrs	r3, r3, #1
 80026ca:	3b01      	subs	r3, #1
 80026cc:	041b      	lsls	r3, r3, #16
 80026ce:	431a      	orrs	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d4:	061b      	lsls	r3, r3, #24
 80026d6:	431a      	orrs	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026dc:	071b      	lsls	r3, r3, #28
 80026de:	491b      	ldr	r1, [pc, #108]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <HAL_RCC_OscConfig+0x4b4>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ea:	f7ff f86b 	bl	80017c4 <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f2:	f7ff f867 	bl	80017c4 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e064      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002704:	4b11      	ldr	r3, [pc, #68]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0f0      	beq.n	80026f2 <HAL_RCC_OscConfig+0x452>
 8002710:	e05c      	b.n	80027cc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <HAL_RCC_OscConfig+0x4b4>)
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002718:	f7ff f854 	bl	80017c4 <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002720:	f7ff f850 	bl	80017c4 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e04d      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002732:	4b06      	ldr	r3, [pc, #24]	@ (800274c <HAL_RCC_OscConfig+0x4ac>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f0      	bne.n	8002720 <HAL_RCC_OscConfig+0x480>
 800273e:	e045      	b.n	80027cc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d107      	bne.n	8002758 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e040      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
 800274c:	40023800 	.word	0x40023800
 8002750:	40007000 	.word	0x40007000
 8002754:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002758:	4b1f      	ldr	r3, [pc, #124]	@ (80027d8 <HAL_RCC_OscConfig+0x538>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d030      	beq.n	80027c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002770:	429a      	cmp	r2, r3
 8002772:	d129      	bne.n	80027c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800277e:	429a      	cmp	r2, r3
 8002780:	d122      	bne.n	80027c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002788:	4013      	ands	r3, r2
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800278e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002790:	4293      	cmp	r3, r2
 8002792:	d119      	bne.n	80027c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279e:	085b      	lsrs	r3, r3, #1
 80027a0:	3b01      	subs	r3, #1
 80027a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d10f      	bne.n	80027c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d107      	bne.n	80027c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d001      	beq.n	80027cc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e000      	b.n	80027ce <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3718      	adds	r7, #24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	40023800 	.word	0x40023800

080027dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e042      	b.n	8002874 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d106      	bne.n	8002808 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7fe fdfe 	bl	8001404 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2224      	movs	r2, #36	@ 0x24
 800280c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68da      	ldr	r2, [r3, #12]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800281e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f973 	bl	8002b0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002834:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	695a      	ldr	r2, [r3, #20]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002844:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	68da      	ldr	r2, [r3, #12]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002854:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2220      	movs	r2, #32
 8002860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2220      	movs	r2, #32
 8002868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08a      	sub	sp, #40	@ 0x28
 8002880:	af02      	add	r7, sp, #8
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	4613      	mov	r3, r2
 800288a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2b20      	cmp	r3, #32
 800289a:	d175      	bne.n	8002988 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d002      	beq.n	80028a8 <HAL_UART_Transmit+0x2c>
 80028a2:	88fb      	ldrh	r3, [r7, #6]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d101      	bne.n	80028ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e06e      	b.n	800298a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2221      	movs	r2, #33	@ 0x21
 80028b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028ba:	f7fe ff83 	bl	80017c4 <HAL_GetTick>
 80028be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	88fa      	ldrh	r2, [r7, #6]
 80028c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	88fa      	ldrh	r2, [r7, #6]
 80028ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028d4:	d108      	bne.n	80028e8 <HAL_UART_Transmit+0x6c>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d104      	bne.n	80028e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80028de:	2300      	movs	r3, #0
 80028e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	61bb      	str	r3, [r7, #24]
 80028e6:	e003      	b.n	80028f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028ec:	2300      	movs	r3, #0
 80028ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028f0:	e02e      	b.n	8002950 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	9300      	str	r3, [sp, #0]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	2200      	movs	r2, #0
 80028fa:	2180      	movs	r1, #128	@ 0x80
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 f848 	bl	8002992 <UART_WaitOnFlagUntilTimeout>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d005      	beq.n	8002914 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2220      	movs	r2, #32
 800290c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e03a      	b.n	800298a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10b      	bne.n	8002932 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	461a      	mov	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002928:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	3302      	adds	r3, #2
 800292e:	61bb      	str	r3, [r7, #24]
 8002930:	e007      	b.n	8002942 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	781a      	ldrb	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	3301      	adds	r3, #1
 8002940:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002946:	b29b      	uxth	r3, r3
 8002948:	3b01      	subs	r3, #1
 800294a:	b29a      	uxth	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002954:	b29b      	uxth	r3, r3
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1cb      	bne.n	80028f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	2200      	movs	r2, #0
 8002962:	2140      	movs	r1, #64	@ 0x40
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f000 f814 	bl	8002992 <UART_WaitOnFlagUntilTimeout>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d005      	beq.n	800297c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2220      	movs	r2, #32
 8002974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e006      	b.n	800298a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2220      	movs	r2, #32
 8002980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002984:	2300      	movs	r3, #0
 8002986:	e000      	b.n	800298a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002988:	2302      	movs	r3, #2
  }
}
 800298a:	4618      	mov	r0, r3
 800298c:	3720      	adds	r7, #32
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}

08002992 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	b086      	sub	sp, #24
 8002996:	af00      	add	r7, sp, #0
 8002998:	60f8      	str	r0, [r7, #12]
 800299a:	60b9      	str	r1, [r7, #8]
 800299c:	603b      	str	r3, [r7, #0]
 800299e:	4613      	mov	r3, r2
 80029a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029a2:	e03b      	b.n	8002a1c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029a4:	6a3b      	ldr	r3, [r7, #32]
 80029a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029aa:	d037      	beq.n	8002a1c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ac:	f7fe ff0a 	bl	80017c4 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	6a3a      	ldr	r2, [r7, #32]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d302      	bcc.n	80029c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80029bc:	6a3b      	ldr	r3, [r7, #32]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e03a      	b.n	8002a3c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	f003 0304 	and.w	r3, r3, #4
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d023      	beq.n	8002a1c <UART_WaitOnFlagUntilTimeout+0x8a>
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	2b80      	cmp	r3, #128	@ 0x80
 80029d8:	d020      	beq.n	8002a1c <UART_WaitOnFlagUntilTimeout+0x8a>
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b40      	cmp	r3, #64	@ 0x40
 80029de:	d01d      	beq.n	8002a1c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	2b08      	cmp	r3, #8
 80029ec:	d116      	bne.n	8002a1c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80029ee:	2300      	movs	r3, #0
 80029f0:	617b      	str	r3, [r7, #20]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	617b      	str	r3, [r7, #20]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a04:	68f8      	ldr	r0, [r7, #12]
 8002a06:	f000 f81d 	bl	8002a44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2208      	movs	r2, #8
 8002a0e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e00f      	b.n	8002a3c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	4013      	ands	r3, r2
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	bf0c      	ite	eq
 8002a2c:	2301      	moveq	r3, #1
 8002a2e:	2300      	movne	r3, #0
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	461a      	mov	r2, r3
 8002a34:	79fb      	ldrb	r3, [r7, #7]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d0b4      	beq.n	80029a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3718      	adds	r7, #24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b095      	sub	sp, #84	@ 0x54
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	330c      	adds	r3, #12
 8002a52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a56:	e853 3f00 	ldrex	r3, [r3]
 8002a5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	330c      	adds	r3, #12
 8002a6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a6c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a74:	e841 2300 	strex	r3, r2, [r1]
 8002a78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1e5      	bne.n	8002a4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	3314      	adds	r3, #20
 8002a86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	e853 3f00 	ldrex	r3, [r3]
 8002a8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	f023 0301 	bic.w	r3, r3, #1
 8002a96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	3314      	adds	r3, #20
 8002a9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002aa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002aa8:	e841 2300 	strex	r3, r2, [r1]
 8002aac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e5      	bne.n	8002a80 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d119      	bne.n	8002af0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	330c      	adds	r3, #12
 8002ac2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	e853 3f00 	ldrex	r3, [r3]
 8002aca:	60bb      	str	r3, [r7, #8]
   return(result);
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	f023 0310 	bic.w	r3, r3, #16
 8002ad2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	330c      	adds	r3, #12
 8002ada:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002adc:	61ba      	str	r2, [r7, #24]
 8002ade:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae0:	6979      	ldr	r1, [r7, #20]
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	e841 2300 	strex	r3, r2, [r1]
 8002ae8:	613b      	str	r3, [r7, #16]
   return(result);
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1e5      	bne.n	8002abc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002afe:	bf00      	nop
 8002b00:	3754      	adds	r7, #84	@ 0x54
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
	...

08002b0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b10:	b0c0      	sub	sp, #256	@ 0x100
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	691b      	ldr	r3, [r3, #16]
 8002b20:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b28:	68d9      	ldr	r1, [r3, #12]
 8002b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	ea40 0301 	orr.w	r3, r0, r1
 8002b34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	431a      	orrs	r2, r3
 8002b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b50:	69db      	ldr	r3, [r3, #28]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002b64:	f021 010c 	bic.w	r1, r1, #12
 8002b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002b72:	430b      	orrs	r3, r1
 8002b74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002b82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b86:	6999      	ldr	r1, [r3, #24]
 8002b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	ea40 0301 	orr.w	r3, r0, r1
 8002b92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	4b8f      	ldr	r3, [pc, #572]	@ (8002dd8 <UART_SetConfig+0x2cc>)
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d005      	beq.n	8002bac <UART_SetConfig+0xa0>
 8002ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	4b8d      	ldr	r3, [pc, #564]	@ (8002ddc <UART_SetConfig+0x2d0>)
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d104      	bne.n	8002bb6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002bac:	f7ff f9ba 	bl	8001f24 <HAL_RCC_GetPCLK2Freq>
 8002bb0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002bb4:	e003      	b.n	8002bbe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002bb6:	f7ff f9a1 	bl	8001efc <HAL_RCC_GetPCLK1Freq>
 8002bba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc2:	69db      	ldr	r3, [r3, #28]
 8002bc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bc8:	f040 810c 	bne.w	8002de4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002bcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002bd6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002bda:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002bde:	4622      	mov	r2, r4
 8002be0:	462b      	mov	r3, r5
 8002be2:	1891      	adds	r1, r2, r2
 8002be4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002be6:	415b      	adcs	r3, r3
 8002be8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002bea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002bee:	4621      	mov	r1, r4
 8002bf0:	eb12 0801 	adds.w	r8, r2, r1
 8002bf4:	4629      	mov	r1, r5
 8002bf6:	eb43 0901 	adc.w	r9, r3, r1
 8002bfa:	f04f 0200 	mov.w	r2, #0
 8002bfe:	f04f 0300 	mov.w	r3, #0
 8002c02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c0e:	4690      	mov	r8, r2
 8002c10:	4699      	mov	r9, r3
 8002c12:	4623      	mov	r3, r4
 8002c14:	eb18 0303 	adds.w	r3, r8, r3
 8002c18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002c1c:	462b      	mov	r3, r5
 8002c1e:	eb49 0303 	adc.w	r3, r9, r3
 8002c22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002c32:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002c36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	18db      	adds	r3, r3, r3
 8002c3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c40:	4613      	mov	r3, r2
 8002c42:	eb42 0303 	adc.w	r3, r2, r3
 8002c46:	657b      	str	r3, [r7, #84]	@ 0x54
 8002c48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002c4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002c50:	f7fe f83a 	bl	8000cc8 <__aeabi_uldivmod>
 8002c54:	4602      	mov	r2, r0
 8002c56:	460b      	mov	r3, r1
 8002c58:	4b61      	ldr	r3, [pc, #388]	@ (8002de0 <UART_SetConfig+0x2d4>)
 8002c5a:	fba3 2302 	umull	r2, r3, r3, r2
 8002c5e:	095b      	lsrs	r3, r3, #5
 8002c60:	011c      	lsls	r4, r3, #4
 8002c62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c66:	2200      	movs	r2, #0
 8002c68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c6c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002c70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002c74:	4642      	mov	r2, r8
 8002c76:	464b      	mov	r3, r9
 8002c78:	1891      	adds	r1, r2, r2
 8002c7a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002c7c:	415b      	adcs	r3, r3
 8002c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c84:	4641      	mov	r1, r8
 8002c86:	eb12 0a01 	adds.w	sl, r2, r1
 8002c8a:	4649      	mov	r1, r9
 8002c8c:	eb43 0b01 	adc.w	fp, r3, r1
 8002c90:	f04f 0200 	mov.w	r2, #0
 8002c94:	f04f 0300 	mov.w	r3, #0
 8002c98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ca0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ca4:	4692      	mov	sl, r2
 8002ca6:	469b      	mov	fp, r3
 8002ca8:	4643      	mov	r3, r8
 8002caa:	eb1a 0303 	adds.w	r3, sl, r3
 8002cae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002cb2:	464b      	mov	r3, r9
 8002cb4:	eb4b 0303 	adc.w	r3, fp, r3
 8002cb8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002cc8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002ccc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	18db      	adds	r3, r3, r3
 8002cd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	eb42 0303 	adc.w	r3, r2, r3
 8002cdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002ce2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002ce6:	f7fd ffef 	bl	8000cc8 <__aeabi_uldivmod>
 8002cea:	4602      	mov	r2, r0
 8002cec:	460b      	mov	r3, r1
 8002cee:	4611      	mov	r1, r2
 8002cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8002de0 <UART_SetConfig+0x2d4>)
 8002cf2:	fba3 2301 	umull	r2, r3, r3, r1
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	2264      	movs	r2, #100	@ 0x64
 8002cfa:	fb02 f303 	mul.w	r3, r2, r3
 8002cfe:	1acb      	subs	r3, r1, r3
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002d06:	4b36      	ldr	r3, [pc, #216]	@ (8002de0 <UART_SetConfig+0x2d4>)
 8002d08:	fba3 2302 	umull	r2, r3, r3, r2
 8002d0c:	095b      	lsrs	r3, r3, #5
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002d14:	441c      	add	r4, r3
 8002d16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002d20:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002d24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002d28:	4642      	mov	r2, r8
 8002d2a:	464b      	mov	r3, r9
 8002d2c:	1891      	adds	r1, r2, r2
 8002d2e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002d30:	415b      	adcs	r3, r3
 8002d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002d38:	4641      	mov	r1, r8
 8002d3a:	1851      	adds	r1, r2, r1
 8002d3c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002d3e:	4649      	mov	r1, r9
 8002d40:	414b      	adcs	r3, r1
 8002d42:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d44:	f04f 0200 	mov.w	r2, #0
 8002d48:	f04f 0300 	mov.w	r3, #0
 8002d4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002d50:	4659      	mov	r1, fp
 8002d52:	00cb      	lsls	r3, r1, #3
 8002d54:	4651      	mov	r1, sl
 8002d56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d5a:	4651      	mov	r1, sl
 8002d5c:	00ca      	lsls	r2, r1, #3
 8002d5e:	4610      	mov	r0, r2
 8002d60:	4619      	mov	r1, r3
 8002d62:	4603      	mov	r3, r0
 8002d64:	4642      	mov	r2, r8
 8002d66:	189b      	adds	r3, r3, r2
 8002d68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d6c:	464b      	mov	r3, r9
 8002d6e:	460a      	mov	r2, r1
 8002d70:	eb42 0303 	adc.w	r3, r2, r3
 8002d74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002d84:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002d88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	18db      	adds	r3, r3, r3
 8002d90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d92:	4613      	mov	r3, r2
 8002d94:	eb42 0303 	adc.w	r3, r2, r3
 8002d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002da2:	f7fd ff91 	bl	8000cc8 <__aeabi_uldivmod>
 8002da6:	4602      	mov	r2, r0
 8002da8:	460b      	mov	r3, r1
 8002daa:	4b0d      	ldr	r3, [pc, #52]	@ (8002de0 <UART_SetConfig+0x2d4>)
 8002dac:	fba3 1302 	umull	r1, r3, r3, r2
 8002db0:	095b      	lsrs	r3, r3, #5
 8002db2:	2164      	movs	r1, #100	@ 0x64
 8002db4:	fb01 f303 	mul.w	r3, r1, r3
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	3332      	adds	r3, #50	@ 0x32
 8002dbe:	4a08      	ldr	r2, [pc, #32]	@ (8002de0 <UART_SetConfig+0x2d4>)
 8002dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc4:	095b      	lsrs	r3, r3, #5
 8002dc6:	f003 0207 	and.w	r2, r3, #7
 8002dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4422      	add	r2, r4
 8002dd2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002dd4:	e106      	b.n	8002fe4 <UART_SetConfig+0x4d8>
 8002dd6:	bf00      	nop
 8002dd8:	40011000 	.word	0x40011000
 8002ddc:	40011400 	.word	0x40011400
 8002de0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002de4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002de8:	2200      	movs	r2, #0
 8002dea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002dee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002df2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002df6:	4642      	mov	r2, r8
 8002df8:	464b      	mov	r3, r9
 8002dfa:	1891      	adds	r1, r2, r2
 8002dfc:	6239      	str	r1, [r7, #32]
 8002dfe:	415b      	adcs	r3, r3
 8002e00:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e06:	4641      	mov	r1, r8
 8002e08:	1854      	adds	r4, r2, r1
 8002e0a:	4649      	mov	r1, r9
 8002e0c:	eb43 0501 	adc.w	r5, r3, r1
 8002e10:	f04f 0200 	mov.w	r2, #0
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	00eb      	lsls	r3, r5, #3
 8002e1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e1e:	00e2      	lsls	r2, r4, #3
 8002e20:	4614      	mov	r4, r2
 8002e22:	461d      	mov	r5, r3
 8002e24:	4643      	mov	r3, r8
 8002e26:	18e3      	adds	r3, r4, r3
 8002e28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002e2c:	464b      	mov	r3, r9
 8002e2e:	eb45 0303 	adc.w	r3, r5, r3
 8002e32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e42:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e46:	f04f 0200 	mov.w	r2, #0
 8002e4a:	f04f 0300 	mov.w	r3, #0
 8002e4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002e52:	4629      	mov	r1, r5
 8002e54:	008b      	lsls	r3, r1, #2
 8002e56:	4621      	mov	r1, r4
 8002e58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e5c:	4621      	mov	r1, r4
 8002e5e:	008a      	lsls	r2, r1, #2
 8002e60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002e64:	f7fd ff30 	bl	8000cc8 <__aeabi_uldivmod>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	4b60      	ldr	r3, [pc, #384]	@ (8002ff0 <UART_SetConfig+0x4e4>)
 8002e6e:	fba3 2302 	umull	r2, r3, r3, r2
 8002e72:	095b      	lsrs	r3, r3, #5
 8002e74:	011c      	lsls	r4, r3, #4
 8002e76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002e80:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002e84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002e88:	4642      	mov	r2, r8
 8002e8a:	464b      	mov	r3, r9
 8002e8c:	1891      	adds	r1, r2, r2
 8002e8e:	61b9      	str	r1, [r7, #24]
 8002e90:	415b      	adcs	r3, r3
 8002e92:	61fb      	str	r3, [r7, #28]
 8002e94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e98:	4641      	mov	r1, r8
 8002e9a:	1851      	adds	r1, r2, r1
 8002e9c:	6139      	str	r1, [r7, #16]
 8002e9e:	4649      	mov	r1, r9
 8002ea0:	414b      	adcs	r3, r1
 8002ea2:	617b      	str	r3, [r7, #20]
 8002ea4:	f04f 0200 	mov.w	r2, #0
 8002ea8:	f04f 0300 	mov.w	r3, #0
 8002eac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002eb0:	4659      	mov	r1, fp
 8002eb2:	00cb      	lsls	r3, r1, #3
 8002eb4:	4651      	mov	r1, sl
 8002eb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002eba:	4651      	mov	r1, sl
 8002ebc:	00ca      	lsls	r2, r1, #3
 8002ebe:	4610      	mov	r0, r2
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	4642      	mov	r2, r8
 8002ec6:	189b      	adds	r3, r3, r2
 8002ec8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ecc:	464b      	mov	r3, r9
 8002ece:	460a      	mov	r2, r1
 8002ed0:	eb42 0303 	adc.w	r3, r2, r3
 8002ed4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ee2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002ee4:	f04f 0200 	mov.w	r2, #0
 8002ee8:	f04f 0300 	mov.w	r3, #0
 8002eec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002ef0:	4649      	mov	r1, r9
 8002ef2:	008b      	lsls	r3, r1, #2
 8002ef4:	4641      	mov	r1, r8
 8002ef6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002efa:	4641      	mov	r1, r8
 8002efc:	008a      	lsls	r2, r1, #2
 8002efe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002f02:	f7fd fee1 	bl	8000cc8 <__aeabi_uldivmod>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4b38      	ldr	r3, [pc, #224]	@ (8002ff0 <UART_SetConfig+0x4e4>)
 8002f0e:	fba3 2301 	umull	r2, r3, r3, r1
 8002f12:	095b      	lsrs	r3, r3, #5
 8002f14:	2264      	movs	r2, #100	@ 0x64
 8002f16:	fb02 f303 	mul.w	r3, r2, r3
 8002f1a:	1acb      	subs	r3, r1, r3
 8002f1c:	011b      	lsls	r3, r3, #4
 8002f1e:	3332      	adds	r3, #50	@ 0x32
 8002f20:	4a33      	ldr	r2, [pc, #204]	@ (8002ff0 <UART_SetConfig+0x4e4>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	095b      	lsrs	r3, r3, #5
 8002f28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f2c:	441c      	add	r4, r3
 8002f2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f32:	2200      	movs	r2, #0
 8002f34:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f36:	677a      	str	r2, [r7, #116]	@ 0x74
 8002f38:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002f3c:	4642      	mov	r2, r8
 8002f3e:	464b      	mov	r3, r9
 8002f40:	1891      	adds	r1, r2, r2
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	415b      	adcs	r3, r3
 8002f46:	60fb      	str	r3, [r7, #12]
 8002f48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f4c:	4641      	mov	r1, r8
 8002f4e:	1851      	adds	r1, r2, r1
 8002f50:	6039      	str	r1, [r7, #0]
 8002f52:	4649      	mov	r1, r9
 8002f54:	414b      	adcs	r3, r1
 8002f56:	607b      	str	r3, [r7, #4]
 8002f58:	f04f 0200 	mov.w	r2, #0
 8002f5c:	f04f 0300 	mov.w	r3, #0
 8002f60:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002f64:	4659      	mov	r1, fp
 8002f66:	00cb      	lsls	r3, r1, #3
 8002f68:	4651      	mov	r1, sl
 8002f6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f6e:	4651      	mov	r1, sl
 8002f70:	00ca      	lsls	r2, r1, #3
 8002f72:	4610      	mov	r0, r2
 8002f74:	4619      	mov	r1, r3
 8002f76:	4603      	mov	r3, r0
 8002f78:	4642      	mov	r2, r8
 8002f7a:	189b      	adds	r3, r3, r2
 8002f7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f7e:	464b      	mov	r3, r9
 8002f80:	460a      	mov	r2, r1
 8002f82:	eb42 0303 	adc.w	r3, r2, r3
 8002f86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f92:	667a      	str	r2, [r7, #100]	@ 0x64
 8002f94:	f04f 0200 	mov.w	r2, #0
 8002f98:	f04f 0300 	mov.w	r3, #0
 8002f9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002fa0:	4649      	mov	r1, r9
 8002fa2:	008b      	lsls	r3, r1, #2
 8002fa4:	4641      	mov	r1, r8
 8002fa6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002faa:	4641      	mov	r1, r8
 8002fac:	008a      	lsls	r2, r1, #2
 8002fae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002fb2:	f7fd fe89 	bl	8000cc8 <__aeabi_uldivmod>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	460b      	mov	r3, r1
 8002fba:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff0 <UART_SetConfig+0x4e4>)
 8002fbc:	fba3 1302 	umull	r1, r3, r3, r2
 8002fc0:	095b      	lsrs	r3, r3, #5
 8002fc2:	2164      	movs	r1, #100	@ 0x64
 8002fc4:	fb01 f303 	mul.w	r3, r1, r3
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	011b      	lsls	r3, r3, #4
 8002fcc:	3332      	adds	r3, #50	@ 0x32
 8002fce:	4a08      	ldr	r2, [pc, #32]	@ (8002ff0 <UART_SetConfig+0x4e4>)
 8002fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd4:	095b      	lsrs	r3, r3, #5
 8002fd6:	f003 020f 	and.w	r2, r3, #15
 8002fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4422      	add	r2, r4
 8002fe2:	609a      	str	r2, [r3, #8]
}
 8002fe4:	bf00      	nop
 8002fe6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002fea:	46bd      	mov	sp, r7
 8002fec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ff0:	51eb851f 	.word	0x51eb851f

08002ff4 <__cvt>:
 8002ff4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ff8:	ec57 6b10 	vmov	r6, r7, d0
 8002ffc:	2f00      	cmp	r7, #0
 8002ffe:	460c      	mov	r4, r1
 8003000:	4619      	mov	r1, r3
 8003002:	463b      	mov	r3, r7
 8003004:	bfbb      	ittet	lt
 8003006:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800300a:	461f      	movlt	r7, r3
 800300c:	2300      	movge	r3, #0
 800300e:	232d      	movlt	r3, #45	@ 0x2d
 8003010:	700b      	strb	r3, [r1, #0]
 8003012:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003014:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003018:	4691      	mov	r9, r2
 800301a:	f023 0820 	bic.w	r8, r3, #32
 800301e:	bfbc      	itt	lt
 8003020:	4632      	movlt	r2, r6
 8003022:	4616      	movlt	r6, r2
 8003024:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003028:	d005      	beq.n	8003036 <__cvt+0x42>
 800302a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800302e:	d100      	bne.n	8003032 <__cvt+0x3e>
 8003030:	3401      	adds	r4, #1
 8003032:	2102      	movs	r1, #2
 8003034:	e000      	b.n	8003038 <__cvt+0x44>
 8003036:	2103      	movs	r1, #3
 8003038:	ab03      	add	r3, sp, #12
 800303a:	9301      	str	r3, [sp, #4]
 800303c:	ab02      	add	r3, sp, #8
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	ec47 6b10 	vmov	d0, r6, r7
 8003044:	4653      	mov	r3, sl
 8003046:	4622      	mov	r2, r4
 8003048:	f001 f8a6 	bl	8004198 <_dtoa_r>
 800304c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003050:	4605      	mov	r5, r0
 8003052:	d119      	bne.n	8003088 <__cvt+0x94>
 8003054:	f019 0f01 	tst.w	r9, #1
 8003058:	d00e      	beq.n	8003078 <__cvt+0x84>
 800305a:	eb00 0904 	add.w	r9, r0, r4
 800305e:	2200      	movs	r2, #0
 8003060:	2300      	movs	r3, #0
 8003062:	4630      	mov	r0, r6
 8003064:	4639      	mov	r1, r7
 8003066:	f7fd fd4f 	bl	8000b08 <__aeabi_dcmpeq>
 800306a:	b108      	cbz	r0, 8003070 <__cvt+0x7c>
 800306c:	f8cd 900c 	str.w	r9, [sp, #12]
 8003070:	2230      	movs	r2, #48	@ 0x30
 8003072:	9b03      	ldr	r3, [sp, #12]
 8003074:	454b      	cmp	r3, r9
 8003076:	d31e      	bcc.n	80030b6 <__cvt+0xc2>
 8003078:	9b03      	ldr	r3, [sp, #12]
 800307a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800307c:	1b5b      	subs	r3, r3, r5
 800307e:	4628      	mov	r0, r5
 8003080:	6013      	str	r3, [r2, #0]
 8003082:	b004      	add	sp, #16
 8003084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003088:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800308c:	eb00 0904 	add.w	r9, r0, r4
 8003090:	d1e5      	bne.n	800305e <__cvt+0x6a>
 8003092:	7803      	ldrb	r3, [r0, #0]
 8003094:	2b30      	cmp	r3, #48	@ 0x30
 8003096:	d10a      	bne.n	80030ae <__cvt+0xba>
 8003098:	2200      	movs	r2, #0
 800309a:	2300      	movs	r3, #0
 800309c:	4630      	mov	r0, r6
 800309e:	4639      	mov	r1, r7
 80030a0:	f7fd fd32 	bl	8000b08 <__aeabi_dcmpeq>
 80030a4:	b918      	cbnz	r0, 80030ae <__cvt+0xba>
 80030a6:	f1c4 0401 	rsb	r4, r4, #1
 80030aa:	f8ca 4000 	str.w	r4, [sl]
 80030ae:	f8da 3000 	ldr.w	r3, [sl]
 80030b2:	4499      	add	r9, r3
 80030b4:	e7d3      	b.n	800305e <__cvt+0x6a>
 80030b6:	1c59      	adds	r1, r3, #1
 80030b8:	9103      	str	r1, [sp, #12]
 80030ba:	701a      	strb	r2, [r3, #0]
 80030bc:	e7d9      	b.n	8003072 <__cvt+0x7e>

080030be <__exponent>:
 80030be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030c0:	2900      	cmp	r1, #0
 80030c2:	bfba      	itte	lt
 80030c4:	4249      	neglt	r1, r1
 80030c6:	232d      	movlt	r3, #45	@ 0x2d
 80030c8:	232b      	movge	r3, #43	@ 0x2b
 80030ca:	2909      	cmp	r1, #9
 80030cc:	7002      	strb	r2, [r0, #0]
 80030ce:	7043      	strb	r3, [r0, #1]
 80030d0:	dd29      	ble.n	8003126 <__exponent+0x68>
 80030d2:	f10d 0307 	add.w	r3, sp, #7
 80030d6:	461d      	mov	r5, r3
 80030d8:	270a      	movs	r7, #10
 80030da:	461a      	mov	r2, r3
 80030dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80030e0:	fb07 1416 	mls	r4, r7, r6, r1
 80030e4:	3430      	adds	r4, #48	@ 0x30
 80030e6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80030ea:	460c      	mov	r4, r1
 80030ec:	2c63      	cmp	r4, #99	@ 0x63
 80030ee:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80030f2:	4631      	mov	r1, r6
 80030f4:	dcf1      	bgt.n	80030da <__exponent+0x1c>
 80030f6:	3130      	adds	r1, #48	@ 0x30
 80030f8:	1e94      	subs	r4, r2, #2
 80030fa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80030fe:	1c41      	adds	r1, r0, #1
 8003100:	4623      	mov	r3, r4
 8003102:	42ab      	cmp	r3, r5
 8003104:	d30a      	bcc.n	800311c <__exponent+0x5e>
 8003106:	f10d 0309 	add.w	r3, sp, #9
 800310a:	1a9b      	subs	r3, r3, r2
 800310c:	42ac      	cmp	r4, r5
 800310e:	bf88      	it	hi
 8003110:	2300      	movhi	r3, #0
 8003112:	3302      	adds	r3, #2
 8003114:	4403      	add	r3, r0
 8003116:	1a18      	subs	r0, r3, r0
 8003118:	b003      	add	sp, #12
 800311a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800311c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003120:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003124:	e7ed      	b.n	8003102 <__exponent+0x44>
 8003126:	2330      	movs	r3, #48	@ 0x30
 8003128:	3130      	adds	r1, #48	@ 0x30
 800312a:	7083      	strb	r3, [r0, #2]
 800312c:	70c1      	strb	r1, [r0, #3]
 800312e:	1d03      	adds	r3, r0, #4
 8003130:	e7f1      	b.n	8003116 <__exponent+0x58>
	...

08003134 <_printf_float>:
 8003134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003138:	b08d      	sub	sp, #52	@ 0x34
 800313a:	460c      	mov	r4, r1
 800313c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003140:	4616      	mov	r6, r2
 8003142:	461f      	mov	r7, r3
 8003144:	4605      	mov	r5, r0
 8003146:	f000 ff1f 	bl	8003f88 <_localeconv_r>
 800314a:	6803      	ldr	r3, [r0, #0]
 800314c:	9304      	str	r3, [sp, #16]
 800314e:	4618      	mov	r0, r3
 8003150:	f7fd f8ae 	bl	80002b0 <strlen>
 8003154:	2300      	movs	r3, #0
 8003156:	930a      	str	r3, [sp, #40]	@ 0x28
 8003158:	f8d8 3000 	ldr.w	r3, [r8]
 800315c:	9005      	str	r0, [sp, #20]
 800315e:	3307      	adds	r3, #7
 8003160:	f023 0307 	bic.w	r3, r3, #7
 8003164:	f103 0208 	add.w	r2, r3, #8
 8003168:	f894 a018 	ldrb.w	sl, [r4, #24]
 800316c:	f8d4 b000 	ldr.w	fp, [r4]
 8003170:	f8c8 2000 	str.w	r2, [r8]
 8003174:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003178:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800317c:	9307      	str	r3, [sp, #28]
 800317e:	f8cd 8018 	str.w	r8, [sp, #24]
 8003182:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003186:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800318a:	4b9c      	ldr	r3, [pc, #624]	@ (80033fc <_printf_float+0x2c8>)
 800318c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003190:	f7fd fcec 	bl	8000b6c <__aeabi_dcmpun>
 8003194:	bb70      	cbnz	r0, 80031f4 <_printf_float+0xc0>
 8003196:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800319a:	4b98      	ldr	r3, [pc, #608]	@ (80033fc <_printf_float+0x2c8>)
 800319c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031a0:	f7fd fcc6 	bl	8000b30 <__aeabi_dcmple>
 80031a4:	bb30      	cbnz	r0, 80031f4 <_printf_float+0xc0>
 80031a6:	2200      	movs	r2, #0
 80031a8:	2300      	movs	r3, #0
 80031aa:	4640      	mov	r0, r8
 80031ac:	4649      	mov	r1, r9
 80031ae:	f7fd fcb5 	bl	8000b1c <__aeabi_dcmplt>
 80031b2:	b110      	cbz	r0, 80031ba <_printf_float+0x86>
 80031b4:	232d      	movs	r3, #45	@ 0x2d
 80031b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031ba:	4a91      	ldr	r2, [pc, #580]	@ (8003400 <_printf_float+0x2cc>)
 80031bc:	4b91      	ldr	r3, [pc, #580]	@ (8003404 <_printf_float+0x2d0>)
 80031be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80031c2:	bf8c      	ite	hi
 80031c4:	4690      	movhi	r8, r2
 80031c6:	4698      	movls	r8, r3
 80031c8:	2303      	movs	r3, #3
 80031ca:	6123      	str	r3, [r4, #16]
 80031cc:	f02b 0304 	bic.w	r3, fp, #4
 80031d0:	6023      	str	r3, [r4, #0]
 80031d2:	f04f 0900 	mov.w	r9, #0
 80031d6:	9700      	str	r7, [sp, #0]
 80031d8:	4633      	mov	r3, r6
 80031da:	aa0b      	add	r2, sp, #44	@ 0x2c
 80031dc:	4621      	mov	r1, r4
 80031de:	4628      	mov	r0, r5
 80031e0:	f000 f9d2 	bl	8003588 <_printf_common>
 80031e4:	3001      	adds	r0, #1
 80031e6:	f040 808d 	bne.w	8003304 <_printf_float+0x1d0>
 80031ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031ee:	b00d      	add	sp, #52	@ 0x34
 80031f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031f4:	4642      	mov	r2, r8
 80031f6:	464b      	mov	r3, r9
 80031f8:	4640      	mov	r0, r8
 80031fa:	4649      	mov	r1, r9
 80031fc:	f7fd fcb6 	bl	8000b6c <__aeabi_dcmpun>
 8003200:	b140      	cbz	r0, 8003214 <_printf_float+0xe0>
 8003202:	464b      	mov	r3, r9
 8003204:	2b00      	cmp	r3, #0
 8003206:	bfbc      	itt	lt
 8003208:	232d      	movlt	r3, #45	@ 0x2d
 800320a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800320e:	4a7e      	ldr	r2, [pc, #504]	@ (8003408 <_printf_float+0x2d4>)
 8003210:	4b7e      	ldr	r3, [pc, #504]	@ (800340c <_printf_float+0x2d8>)
 8003212:	e7d4      	b.n	80031be <_printf_float+0x8a>
 8003214:	6863      	ldr	r3, [r4, #4]
 8003216:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800321a:	9206      	str	r2, [sp, #24]
 800321c:	1c5a      	adds	r2, r3, #1
 800321e:	d13b      	bne.n	8003298 <_printf_float+0x164>
 8003220:	2306      	movs	r3, #6
 8003222:	6063      	str	r3, [r4, #4]
 8003224:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003228:	2300      	movs	r3, #0
 800322a:	6022      	str	r2, [r4, #0]
 800322c:	9303      	str	r3, [sp, #12]
 800322e:	ab0a      	add	r3, sp, #40	@ 0x28
 8003230:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003234:	ab09      	add	r3, sp, #36	@ 0x24
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	6861      	ldr	r1, [r4, #4]
 800323a:	ec49 8b10 	vmov	d0, r8, r9
 800323e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003242:	4628      	mov	r0, r5
 8003244:	f7ff fed6 	bl	8002ff4 <__cvt>
 8003248:	9b06      	ldr	r3, [sp, #24]
 800324a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800324c:	2b47      	cmp	r3, #71	@ 0x47
 800324e:	4680      	mov	r8, r0
 8003250:	d129      	bne.n	80032a6 <_printf_float+0x172>
 8003252:	1cc8      	adds	r0, r1, #3
 8003254:	db02      	blt.n	800325c <_printf_float+0x128>
 8003256:	6863      	ldr	r3, [r4, #4]
 8003258:	4299      	cmp	r1, r3
 800325a:	dd41      	ble.n	80032e0 <_printf_float+0x1ac>
 800325c:	f1aa 0a02 	sub.w	sl, sl, #2
 8003260:	fa5f fa8a 	uxtb.w	sl, sl
 8003264:	3901      	subs	r1, #1
 8003266:	4652      	mov	r2, sl
 8003268:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800326c:	9109      	str	r1, [sp, #36]	@ 0x24
 800326e:	f7ff ff26 	bl	80030be <__exponent>
 8003272:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003274:	1813      	adds	r3, r2, r0
 8003276:	2a01      	cmp	r2, #1
 8003278:	4681      	mov	r9, r0
 800327a:	6123      	str	r3, [r4, #16]
 800327c:	dc02      	bgt.n	8003284 <_printf_float+0x150>
 800327e:	6822      	ldr	r2, [r4, #0]
 8003280:	07d2      	lsls	r2, r2, #31
 8003282:	d501      	bpl.n	8003288 <_printf_float+0x154>
 8003284:	3301      	adds	r3, #1
 8003286:	6123      	str	r3, [r4, #16]
 8003288:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0a2      	beq.n	80031d6 <_printf_float+0xa2>
 8003290:	232d      	movs	r3, #45	@ 0x2d
 8003292:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003296:	e79e      	b.n	80031d6 <_printf_float+0xa2>
 8003298:	9a06      	ldr	r2, [sp, #24]
 800329a:	2a47      	cmp	r2, #71	@ 0x47
 800329c:	d1c2      	bne.n	8003224 <_printf_float+0xf0>
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1c0      	bne.n	8003224 <_printf_float+0xf0>
 80032a2:	2301      	movs	r3, #1
 80032a4:	e7bd      	b.n	8003222 <_printf_float+0xee>
 80032a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80032aa:	d9db      	bls.n	8003264 <_printf_float+0x130>
 80032ac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80032b0:	d118      	bne.n	80032e4 <_printf_float+0x1b0>
 80032b2:	2900      	cmp	r1, #0
 80032b4:	6863      	ldr	r3, [r4, #4]
 80032b6:	dd0b      	ble.n	80032d0 <_printf_float+0x19c>
 80032b8:	6121      	str	r1, [r4, #16]
 80032ba:	b913      	cbnz	r3, 80032c2 <_printf_float+0x18e>
 80032bc:	6822      	ldr	r2, [r4, #0]
 80032be:	07d0      	lsls	r0, r2, #31
 80032c0:	d502      	bpl.n	80032c8 <_printf_float+0x194>
 80032c2:	3301      	adds	r3, #1
 80032c4:	440b      	add	r3, r1
 80032c6:	6123      	str	r3, [r4, #16]
 80032c8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80032ca:	f04f 0900 	mov.w	r9, #0
 80032ce:	e7db      	b.n	8003288 <_printf_float+0x154>
 80032d0:	b913      	cbnz	r3, 80032d8 <_printf_float+0x1a4>
 80032d2:	6822      	ldr	r2, [r4, #0]
 80032d4:	07d2      	lsls	r2, r2, #31
 80032d6:	d501      	bpl.n	80032dc <_printf_float+0x1a8>
 80032d8:	3302      	adds	r3, #2
 80032da:	e7f4      	b.n	80032c6 <_printf_float+0x192>
 80032dc:	2301      	movs	r3, #1
 80032de:	e7f2      	b.n	80032c6 <_printf_float+0x192>
 80032e0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80032e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80032e6:	4299      	cmp	r1, r3
 80032e8:	db05      	blt.n	80032f6 <_printf_float+0x1c2>
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	6121      	str	r1, [r4, #16]
 80032ee:	07d8      	lsls	r0, r3, #31
 80032f0:	d5ea      	bpl.n	80032c8 <_printf_float+0x194>
 80032f2:	1c4b      	adds	r3, r1, #1
 80032f4:	e7e7      	b.n	80032c6 <_printf_float+0x192>
 80032f6:	2900      	cmp	r1, #0
 80032f8:	bfd4      	ite	le
 80032fa:	f1c1 0202 	rsble	r2, r1, #2
 80032fe:	2201      	movgt	r2, #1
 8003300:	4413      	add	r3, r2
 8003302:	e7e0      	b.n	80032c6 <_printf_float+0x192>
 8003304:	6823      	ldr	r3, [r4, #0]
 8003306:	055a      	lsls	r2, r3, #21
 8003308:	d407      	bmi.n	800331a <_printf_float+0x1e6>
 800330a:	6923      	ldr	r3, [r4, #16]
 800330c:	4642      	mov	r2, r8
 800330e:	4631      	mov	r1, r6
 8003310:	4628      	mov	r0, r5
 8003312:	47b8      	blx	r7
 8003314:	3001      	adds	r0, #1
 8003316:	d12b      	bne.n	8003370 <_printf_float+0x23c>
 8003318:	e767      	b.n	80031ea <_printf_float+0xb6>
 800331a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800331e:	f240 80dd 	bls.w	80034dc <_printf_float+0x3a8>
 8003322:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003326:	2200      	movs	r2, #0
 8003328:	2300      	movs	r3, #0
 800332a:	f7fd fbed 	bl	8000b08 <__aeabi_dcmpeq>
 800332e:	2800      	cmp	r0, #0
 8003330:	d033      	beq.n	800339a <_printf_float+0x266>
 8003332:	4a37      	ldr	r2, [pc, #220]	@ (8003410 <_printf_float+0x2dc>)
 8003334:	2301      	movs	r3, #1
 8003336:	4631      	mov	r1, r6
 8003338:	4628      	mov	r0, r5
 800333a:	47b8      	blx	r7
 800333c:	3001      	adds	r0, #1
 800333e:	f43f af54 	beq.w	80031ea <_printf_float+0xb6>
 8003342:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003346:	4543      	cmp	r3, r8
 8003348:	db02      	blt.n	8003350 <_printf_float+0x21c>
 800334a:	6823      	ldr	r3, [r4, #0]
 800334c:	07d8      	lsls	r0, r3, #31
 800334e:	d50f      	bpl.n	8003370 <_printf_float+0x23c>
 8003350:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003354:	4631      	mov	r1, r6
 8003356:	4628      	mov	r0, r5
 8003358:	47b8      	blx	r7
 800335a:	3001      	adds	r0, #1
 800335c:	f43f af45 	beq.w	80031ea <_printf_float+0xb6>
 8003360:	f04f 0900 	mov.w	r9, #0
 8003364:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003368:	f104 0a1a 	add.w	sl, r4, #26
 800336c:	45c8      	cmp	r8, r9
 800336e:	dc09      	bgt.n	8003384 <_printf_float+0x250>
 8003370:	6823      	ldr	r3, [r4, #0]
 8003372:	079b      	lsls	r3, r3, #30
 8003374:	f100 8103 	bmi.w	800357e <_printf_float+0x44a>
 8003378:	68e0      	ldr	r0, [r4, #12]
 800337a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800337c:	4298      	cmp	r0, r3
 800337e:	bfb8      	it	lt
 8003380:	4618      	movlt	r0, r3
 8003382:	e734      	b.n	80031ee <_printf_float+0xba>
 8003384:	2301      	movs	r3, #1
 8003386:	4652      	mov	r2, sl
 8003388:	4631      	mov	r1, r6
 800338a:	4628      	mov	r0, r5
 800338c:	47b8      	blx	r7
 800338e:	3001      	adds	r0, #1
 8003390:	f43f af2b 	beq.w	80031ea <_printf_float+0xb6>
 8003394:	f109 0901 	add.w	r9, r9, #1
 8003398:	e7e8      	b.n	800336c <_printf_float+0x238>
 800339a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800339c:	2b00      	cmp	r3, #0
 800339e:	dc39      	bgt.n	8003414 <_printf_float+0x2e0>
 80033a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003410 <_printf_float+0x2dc>)
 80033a2:	2301      	movs	r3, #1
 80033a4:	4631      	mov	r1, r6
 80033a6:	4628      	mov	r0, r5
 80033a8:	47b8      	blx	r7
 80033aa:	3001      	adds	r0, #1
 80033ac:	f43f af1d 	beq.w	80031ea <_printf_float+0xb6>
 80033b0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80033b4:	ea59 0303 	orrs.w	r3, r9, r3
 80033b8:	d102      	bne.n	80033c0 <_printf_float+0x28c>
 80033ba:	6823      	ldr	r3, [r4, #0]
 80033bc:	07d9      	lsls	r1, r3, #31
 80033be:	d5d7      	bpl.n	8003370 <_printf_float+0x23c>
 80033c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80033c4:	4631      	mov	r1, r6
 80033c6:	4628      	mov	r0, r5
 80033c8:	47b8      	blx	r7
 80033ca:	3001      	adds	r0, #1
 80033cc:	f43f af0d 	beq.w	80031ea <_printf_float+0xb6>
 80033d0:	f04f 0a00 	mov.w	sl, #0
 80033d4:	f104 0b1a 	add.w	fp, r4, #26
 80033d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80033da:	425b      	negs	r3, r3
 80033dc:	4553      	cmp	r3, sl
 80033de:	dc01      	bgt.n	80033e4 <_printf_float+0x2b0>
 80033e0:	464b      	mov	r3, r9
 80033e2:	e793      	b.n	800330c <_printf_float+0x1d8>
 80033e4:	2301      	movs	r3, #1
 80033e6:	465a      	mov	r2, fp
 80033e8:	4631      	mov	r1, r6
 80033ea:	4628      	mov	r0, r5
 80033ec:	47b8      	blx	r7
 80033ee:	3001      	adds	r0, #1
 80033f0:	f43f aefb 	beq.w	80031ea <_printf_float+0xb6>
 80033f4:	f10a 0a01 	add.w	sl, sl, #1
 80033f8:	e7ee      	b.n	80033d8 <_printf_float+0x2a4>
 80033fa:	bf00      	nop
 80033fc:	7fefffff 	.word	0x7fefffff
 8003400:	08007794 	.word	0x08007794
 8003404:	08007790 	.word	0x08007790
 8003408:	0800779c 	.word	0x0800779c
 800340c:	08007798 	.word	0x08007798
 8003410:	080077a0 	.word	0x080077a0
 8003414:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003416:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800341a:	4553      	cmp	r3, sl
 800341c:	bfa8      	it	ge
 800341e:	4653      	movge	r3, sl
 8003420:	2b00      	cmp	r3, #0
 8003422:	4699      	mov	r9, r3
 8003424:	dc36      	bgt.n	8003494 <_printf_float+0x360>
 8003426:	f04f 0b00 	mov.w	fp, #0
 800342a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800342e:	f104 021a 	add.w	r2, r4, #26
 8003432:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003434:	9306      	str	r3, [sp, #24]
 8003436:	eba3 0309 	sub.w	r3, r3, r9
 800343a:	455b      	cmp	r3, fp
 800343c:	dc31      	bgt.n	80034a2 <_printf_float+0x36e>
 800343e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003440:	459a      	cmp	sl, r3
 8003442:	dc3a      	bgt.n	80034ba <_printf_float+0x386>
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	07da      	lsls	r2, r3, #31
 8003448:	d437      	bmi.n	80034ba <_printf_float+0x386>
 800344a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800344c:	ebaa 0903 	sub.w	r9, sl, r3
 8003450:	9b06      	ldr	r3, [sp, #24]
 8003452:	ebaa 0303 	sub.w	r3, sl, r3
 8003456:	4599      	cmp	r9, r3
 8003458:	bfa8      	it	ge
 800345a:	4699      	movge	r9, r3
 800345c:	f1b9 0f00 	cmp.w	r9, #0
 8003460:	dc33      	bgt.n	80034ca <_printf_float+0x396>
 8003462:	f04f 0800 	mov.w	r8, #0
 8003466:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800346a:	f104 0b1a 	add.w	fp, r4, #26
 800346e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003470:	ebaa 0303 	sub.w	r3, sl, r3
 8003474:	eba3 0309 	sub.w	r3, r3, r9
 8003478:	4543      	cmp	r3, r8
 800347a:	f77f af79 	ble.w	8003370 <_printf_float+0x23c>
 800347e:	2301      	movs	r3, #1
 8003480:	465a      	mov	r2, fp
 8003482:	4631      	mov	r1, r6
 8003484:	4628      	mov	r0, r5
 8003486:	47b8      	blx	r7
 8003488:	3001      	adds	r0, #1
 800348a:	f43f aeae 	beq.w	80031ea <_printf_float+0xb6>
 800348e:	f108 0801 	add.w	r8, r8, #1
 8003492:	e7ec      	b.n	800346e <_printf_float+0x33a>
 8003494:	4642      	mov	r2, r8
 8003496:	4631      	mov	r1, r6
 8003498:	4628      	mov	r0, r5
 800349a:	47b8      	blx	r7
 800349c:	3001      	adds	r0, #1
 800349e:	d1c2      	bne.n	8003426 <_printf_float+0x2f2>
 80034a0:	e6a3      	b.n	80031ea <_printf_float+0xb6>
 80034a2:	2301      	movs	r3, #1
 80034a4:	4631      	mov	r1, r6
 80034a6:	4628      	mov	r0, r5
 80034a8:	9206      	str	r2, [sp, #24]
 80034aa:	47b8      	blx	r7
 80034ac:	3001      	adds	r0, #1
 80034ae:	f43f ae9c 	beq.w	80031ea <_printf_float+0xb6>
 80034b2:	9a06      	ldr	r2, [sp, #24]
 80034b4:	f10b 0b01 	add.w	fp, fp, #1
 80034b8:	e7bb      	b.n	8003432 <_printf_float+0x2fe>
 80034ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80034be:	4631      	mov	r1, r6
 80034c0:	4628      	mov	r0, r5
 80034c2:	47b8      	blx	r7
 80034c4:	3001      	adds	r0, #1
 80034c6:	d1c0      	bne.n	800344a <_printf_float+0x316>
 80034c8:	e68f      	b.n	80031ea <_printf_float+0xb6>
 80034ca:	9a06      	ldr	r2, [sp, #24]
 80034cc:	464b      	mov	r3, r9
 80034ce:	4442      	add	r2, r8
 80034d0:	4631      	mov	r1, r6
 80034d2:	4628      	mov	r0, r5
 80034d4:	47b8      	blx	r7
 80034d6:	3001      	adds	r0, #1
 80034d8:	d1c3      	bne.n	8003462 <_printf_float+0x32e>
 80034da:	e686      	b.n	80031ea <_printf_float+0xb6>
 80034dc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80034e0:	f1ba 0f01 	cmp.w	sl, #1
 80034e4:	dc01      	bgt.n	80034ea <_printf_float+0x3b6>
 80034e6:	07db      	lsls	r3, r3, #31
 80034e8:	d536      	bpl.n	8003558 <_printf_float+0x424>
 80034ea:	2301      	movs	r3, #1
 80034ec:	4642      	mov	r2, r8
 80034ee:	4631      	mov	r1, r6
 80034f0:	4628      	mov	r0, r5
 80034f2:	47b8      	blx	r7
 80034f4:	3001      	adds	r0, #1
 80034f6:	f43f ae78 	beq.w	80031ea <_printf_float+0xb6>
 80034fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80034fe:	4631      	mov	r1, r6
 8003500:	4628      	mov	r0, r5
 8003502:	47b8      	blx	r7
 8003504:	3001      	adds	r0, #1
 8003506:	f43f ae70 	beq.w	80031ea <_printf_float+0xb6>
 800350a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800350e:	2200      	movs	r2, #0
 8003510:	2300      	movs	r3, #0
 8003512:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003516:	f7fd faf7 	bl	8000b08 <__aeabi_dcmpeq>
 800351a:	b9c0      	cbnz	r0, 800354e <_printf_float+0x41a>
 800351c:	4653      	mov	r3, sl
 800351e:	f108 0201 	add.w	r2, r8, #1
 8003522:	4631      	mov	r1, r6
 8003524:	4628      	mov	r0, r5
 8003526:	47b8      	blx	r7
 8003528:	3001      	adds	r0, #1
 800352a:	d10c      	bne.n	8003546 <_printf_float+0x412>
 800352c:	e65d      	b.n	80031ea <_printf_float+0xb6>
 800352e:	2301      	movs	r3, #1
 8003530:	465a      	mov	r2, fp
 8003532:	4631      	mov	r1, r6
 8003534:	4628      	mov	r0, r5
 8003536:	47b8      	blx	r7
 8003538:	3001      	adds	r0, #1
 800353a:	f43f ae56 	beq.w	80031ea <_printf_float+0xb6>
 800353e:	f108 0801 	add.w	r8, r8, #1
 8003542:	45d0      	cmp	r8, sl
 8003544:	dbf3      	blt.n	800352e <_printf_float+0x3fa>
 8003546:	464b      	mov	r3, r9
 8003548:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800354c:	e6df      	b.n	800330e <_printf_float+0x1da>
 800354e:	f04f 0800 	mov.w	r8, #0
 8003552:	f104 0b1a 	add.w	fp, r4, #26
 8003556:	e7f4      	b.n	8003542 <_printf_float+0x40e>
 8003558:	2301      	movs	r3, #1
 800355a:	4642      	mov	r2, r8
 800355c:	e7e1      	b.n	8003522 <_printf_float+0x3ee>
 800355e:	2301      	movs	r3, #1
 8003560:	464a      	mov	r2, r9
 8003562:	4631      	mov	r1, r6
 8003564:	4628      	mov	r0, r5
 8003566:	47b8      	blx	r7
 8003568:	3001      	adds	r0, #1
 800356a:	f43f ae3e 	beq.w	80031ea <_printf_float+0xb6>
 800356e:	f108 0801 	add.w	r8, r8, #1
 8003572:	68e3      	ldr	r3, [r4, #12]
 8003574:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003576:	1a5b      	subs	r3, r3, r1
 8003578:	4543      	cmp	r3, r8
 800357a:	dcf0      	bgt.n	800355e <_printf_float+0x42a>
 800357c:	e6fc      	b.n	8003378 <_printf_float+0x244>
 800357e:	f04f 0800 	mov.w	r8, #0
 8003582:	f104 0919 	add.w	r9, r4, #25
 8003586:	e7f4      	b.n	8003572 <_printf_float+0x43e>

08003588 <_printf_common>:
 8003588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800358c:	4616      	mov	r6, r2
 800358e:	4698      	mov	r8, r3
 8003590:	688a      	ldr	r2, [r1, #8]
 8003592:	690b      	ldr	r3, [r1, #16]
 8003594:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003598:	4293      	cmp	r3, r2
 800359a:	bfb8      	it	lt
 800359c:	4613      	movlt	r3, r2
 800359e:	6033      	str	r3, [r6, #0]
 80035a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80035a4:	4607      	mov	r7, r0
 80035a6:	460c      	mov	r4, r1
 80035a8:	b10a      	cbz	r2, 80035ae <_printf_common+0x26>
 80035aa:	3301      	adds	r3, #1
 80035ac:	6033      	str	r3, [r6, #0]
 80035ae:	6823      	ldr	r3, [r4, #0]
 80035b0:	0699      	lsls	r1, r3, #26
 80035b2:	bf42      	ittt	mi
 80035b4:	6833      	ldrmi	r3, [r6, #0]
 80035b6:	3302      	addmi	r3, #2
 80035b8:	6033      	strmi	r3, [r6, #0]
 80035ba:	6825      	ldr	r5, [r4, #0]
 80035bc:	f015 0506 	ands.w	r5, r5, #6
 80035c0:	d106      	bne.n	80035d0 <_printf_common+0x48>
 80035c2:	f104 0a19 	add.w	sl, r4, #25
 80035c6:	68e3      	ldr	r3, [r4, #12]
 80035c8:	6832      	ldr	r2, [r6, #0]
 80035ca:	1a9b      	subs	r3, r3, r2
 80035cc:	42ab      	cmp	r3, r5
 80035ce:	dc26      	bgt.n	800361e <_printf_common+0x96>
 80035d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80035d4:	6822      	ldr	r2, [r4, #0]
 80035d6:	3b00      	subs	r3, #0
 80035d8:	bf18      	it	ne
 80035da:	2301      	movne	r3, #1
 80035dc:	0692      	lsls	r2, r2, #26
 80035de:	d42b      	bmi.n	8003638 <_printf_common+0xb0>
 80035e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80035e4:	4641      	mov	r1, r8
 80035e6:	4638      	mov	r0, r7
 80035e8:	47c8      	blx	r9
 80035ea:	3001      	adds	r0, #1
 80035ec:	d01e      	beq.n	800362c <_printf_common+0xa4>
 80035ee:	6823      	ldr	r3, [r4, #0]
 80035f0:	6922      	ldr	r2, [r4, #16]
 80035f2:	f003 0306 	and.w	r3, r3, #6
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	bf02      	ittt	eq
 80035fa:	68e5      	ldreq	r5, [r4, #12]
 80035fc:	6833      	ldreq	r3, [r6, #0]
 80035fe:	1aed      	subeq	r5, r5, r3
 8003600:	68a3      	ldr	r3, [r4, #8]
 8003602:	bf0c      	ite	eq
 8003604:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003608:	2500      	movne	r5, #0
 800360a:	4293      	cmp	r3, r2
 800360c:	bfc4      	itt	gt
 800360e:	1a9b      	subgt	r3, r3, r2
 8003610:	18ed      	addgt	r5, r5, r3
 8003612:	2600      	movs	r6, #0
 8003614:	341a      	adds	r4, #26
 8003616:	42b5      	cmp	r5, r6
 8003618:	d11a      	bne.n	8003650 <_printf_common+0xc8>
 800361a:	2000      	movs	r0, #0
 800361c:	e008      	b.n	8003630 <_printf_common+0xa8>
 800361e:	2301      	movs	r3, #1
 8003620:	4652      	mov	r2, sl
 8003622:	4641      	mov	r1, r8
 8003624:	4638      	mov	r0, r7
 8003626:	47c8      	blx	r9
 8003628:	3001      	adds	r0, #1
 800362a:	d103      	bne.n	8003634 <_printf_common+0xac>
 800362c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003634:	3501      	adds	r5, #1
 8003636:	e7c6      	b.n	80035c6 <_printf_common+0x3e>
 8003638:	18e1      	adds	r1, r4, r3
 800363a:	1c5a      	adds	r2, r3, #1
 800363c:	2030      	movs	r0, #48	@ 0x30
 800363e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003642:	4422      	add	r2, r4
 8003644:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003648:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800364c:	3302      	adds	r3, #2
 800364e:	e7c7      	b.n	80035e0 <_printf_common+0x58>
 8003650:	2301      	movs	r3, #1
 8003652:	4622      	mov	r2, r4
 8003654:	4641      	mov	r1, r8
 8003656:	4638      	mov	r0, r7
 8003658:	47c8      	blx	r9
 800365a:	3001      	adds	r0, #1
 800365c:	d0e6      	beq.n	800362c <_printf_common+0xa4>
 800365e:	3601      	adds	r6, #1
 8003660:	e7d9      	b.n	8003616 <_printf_common+0x8e>
	...

08003664 <_printf_i>:
 8003664:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003668:	7e0f      	ldrb	r7, [r1, #24]
 800366a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800366c:	2f78      	cmp	r7, #120	@ 0x78
 800366e:	4691      	mov	r9, r2
 8003670:	4680      	mov	r8, r0
 8003672:	460c      	mov	r4, r1
 8003674:	469a      	mov	sl, r3
 8003676:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800367a:	d807      	bhi.n	800368c <_printf_i+0x28>
 800367c:	2f62      	cmp	r7, #98	@ 0x62
 800367e:	d80a      	bhi.n	8003696 <_printf_i+0x32>
 8003680:	2f00      	cmp	r7, #0
 8003682:	f000 80d1 	beq.w	8003828 <_printf_i+0x1c4>
 8003686:	2f58      	cmp	r7, #88	@ 0x58
 8003688:	f000 80b8 	beq.w	80037fc <_printf_i+0x198>
 800368c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003690:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003694:	e03a      	b.n	800370c <_printf_i+0xa8>
 8003696:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800369a:	2b15      	cmp	r3, #21
 800369c:	d8f6      	bhi.n	800368c <_printf_i+0x28>
 800369e:	a101      	add	r1, pc, #4	@ (adr r1, 80036a4 <_printf_i+0x40>)
 80036a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80036a4:	080036fd 	.word	0x080036fd
 80036a8:	08003711 	.word	0x08003711
 80036ac:	0800368d 	.word	0x0800368d
 80036b0:	0800368d 	.word	0x0800368d
 80036b4:	0800368d 	.word	0x0800368d
 80036b8:	0800368d 	.word	0x0800368d
 80036bc:	08003711 	.word	0x08003711
 80036c0:	0800368d 	.word	0x0800368d
 80036c4:	0800368d 	.word	0x0800368d
 80036c8:	0800368d 	.word	0x0800368d
 80036cc:	0800368d 	.word	0x0800368d
 80036d0:	0800380f 	.word	0x0800380f
 80036d4:	0800373b 	.word	0x0800373b
 80036d8:	080037c9 	.word	0x080037c9
 80036dc:	0800368d 	.word	0x0800368d
 80036e0:	0800368d 	.word	0x0800368d
 80036e4:	08003831 	.word	0x08003831
 80036e8:	0800368d 	.word	0x0800368d
 80036ec:	0800373b 	.word	0x0800373b
 80036f0:	0800368d 	.word	0x0800368d
 80036f4:	0800368d 	.word	0x0800368d
 80036f8:	080037d1 	.word	0x080037d1
 80036fc:	6833      	ldr	r3, [r6, #0]
 80036fe:	1d1a      	adds	r2, r3, #4
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	6032      	str	r2, [r6, #0]
 8003704:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003708:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800370c:	2301      	movs	r3, #1
 800370e:	e09c      	b.n	800384a <_printf_i+0x1e6>
 8003710:	6833      	ldr	r3, [r6, #0]
 8003712:	6820      	ldr	r0, [r4, #0]
 8003714:	1d19      	adds	r1, r3, #4
 8003716:	6031      	str	r1, [r6, #0]
 8003718:	0606      	lsls	r6, r0, #24
 800371a:	d501      	bpl.n	8003720 <_printf_i+0xbc>
 800371c:	681d      	ldr	r5, [r3, #0]
 800371e:	e003      	b.n	8003728 <_printf_i+0xc4>
 8003720:	0645      	lsls	r5, r0, #25
 8003722:	d5fb      	bpl.n	800371c <_printf_i+0xb8>
 8003724:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003728:	2d00      	cmp	r5, #0
 800372a:	da03      	bge.n	8003734 <_printf_i+0xd0>
 800372c:	232d      	movs	r3, #45	@ 0x2d
 800372e:	426d      	negs	r5, r5
 8003730:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003734:	4858      	ldr	r0, [pc, #352]	@ (8003898 <_printf_i+0x234>)
 8003736:	230a      	movs	r3, #10
 8003738:	e011      	b.n	800375e <_printf_i+0xfa>
 800373a:	6821      	ldr	r1, [r4, #0]
 800373c:	6833      	ldr	r3, [r6, #0]
 800373e:	0608      	lsls	r0, r1, #24
 8003740:	f853 5b04 	ldr.w	r5, [r3], #4
 8003744:	d402      	bmi.n	800374c <_printf_i+0xe8>
 8003746:	0649      	lsls	r1, r1, #25
 8003748:	bf48      	it	mi
 800374a:	b2ad      	uxthmi	r5, r5
 800374c:	2f6f      	cmp	r7, #111	@ 0x6f
 800374e:	4852      	ldr	r0, [pc, #328]	@ (8003898 <_printf_i+0x234>)
 8003750:	6033      	str	r3, [r6, #0]
 8003752:	bf14      	ite	ne
 8003754:	230a      	movne	r3, #10
 8003756:	2308      	moveq	r3, #8
 8003758:	2100      	movs	r1, #0
 800375a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800375e:	6866      	ldr	r6, [r4, #4]
 8003760:	60a6      	str	r6, [r4, #8]
 8003762:	2e00      	cmp	r6, #0
 8003764:	db05      	blt.n	8003772 <_printf_i+0x10e>
 8003766:	6821      	ldr	r1, [r4, #0]
 8003768:	432e      	orrs	r6, r5
 800376a:	f021 0104 	bic.w	r1, r1, #4
 800376e:	6021      	str	r1, [r4, #0]
 8003770:	d04b      	beq.n	800380a <_printf_i+0x1a6>
 8003772:	4616      	mov	r6, r2
 8003774:	fbb5 f1f3 	udiv	r1, r5, r3
 8003778:	fb03 5711 	mls	r7, r3, r1, r5
 800377c:	5dc7      	ldrb	r7, [r0, r7]
 800377e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003782:	462f      	mov	r7, r5
 8003784:	42bb      	cmp	r3, r7
 8003786:	460d      	mov	r5, r1
 8003788:	d9f4      	bls.n	8003774 <_printf_i+0x110>
 800378a:	2b08      	cmp	r3, #8
 800378c:	d10b      	bne.n	80037a6 <_printf_i+0x142>
 800378e:	6823      	ldr	r3, [r4, #0]
 8003790:	07df      	lsls	r7, r3, #31
 8003792:	d508      	bpl.n	80037a6 <_printf_i+0x142>
 8003794:	6923      	ldr	r3, [r4, #16]
 8003796:	6861      	ldr	r1, [r4, #4]
 8003798:	4299      	cmp	r1, r3
 800379a:	bfde      	ittt	le
 800379c:	2330      	movle	r3, #48	@ 0x30
 800379e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80037a2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80037a6:	1b92      	subs	r2, r2, r6
 80037a8:	6122      	str	r2, [r4, #16]
 80037aa:	f8cd a000 	str.w	sl, [sp]
 80037ae:	464b      	mov	r3, r9
 80037b0:	aa03      	add	r2, sp, #12
 80037b2:	4621      	mov	r1, r4
 80037b4:	4640      	mov	r0, r8
 80037b6:	f7ff fee7 	bl	8003588 <_printf_common>
 80037ba:	3001      	adds	r0, #1
 80037bc:	d14a      	bne.n	8003854 <_printf_i+0x1f0>
 80037be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037c2:	b004      	add	sp, #16
 80037c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037c8:	6823      	ldr	r3, [r4, #0]
 80037ca:	f043 0320 	orr.w	r3, r3, #32
 80037ce:	6023      	str	r3, [r4, #0]
 80037d0:	4832      	ldr	r0, [pc, #200]	@ (800389c <_printf_i+0x238>)
 80037d2:	2778      	movs	r7, #120	@ 0x78
 80037d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80037d8:	6823      	ldr	r3, [r4, #0]
 80037da:	6831      	ldr	r1, [r6, #0]
 80037dc:	061f      	lsls	r7, r3, #24
 80037de:	f851 5b04 	ldr.w	r5, [r1], #4
 80037e2:	d402      	bmi.n	80037ea <_printf_i+0x186>
 80037e4:	065f      	lsls	r7, r3, #25
 80037e6:	bf48      	it	mi
 80037e8:	b2ad      	uxthmi	r5, r5
 80037ea:	6031      	str	r1, [r6, #0]
 80037ec:	07d9      	lsls	r1, r3, #31
 80037ee:	bf44      	itt	mi
 80037f0:	f043 0320 	orrmi.w	r3, r3, #32
 80037f4:	6023      	strmi	r3, [r4, #0]
 80037f6:	b11d      	cbz	r5, 8003800 <_printf_i+0x19c>
 80037f8:	2310      	movs	r3, #16
 80037fa:	e7ad      	b.n	8003758 <_printf_i+0xf4>
 80037fc:	4826      	ldr	r0, [pc, #152]	@ (8003898 <_printf_i+0x234>)
 80037fe:	e7e9      	b.n	80037d4 <_printf_i+0x170>
 8003800:	6823      	ldr	r3, [r4, #0]
 8003802:	f023 0320 	bic.w	r3, r3, #32
 8003806:	6023      	str	r3, [r4, #0]
 8003808:	e7f6      	b.n	80037f8 <_printf_i+0x194>
 800380a:	4616      	mov	r6, r2
 800380c:	e7bd      	b.n	800378a <_printf_i+0x126>
 800380e:	6833      	ldr	r3, [r6, #0]
 8003810:	6825      	ldr	r5, [r4, #0]
 8003812:	6961      	ldr	r1, [r4, #20]
 8003814:	1d18      	adds	r0, r3, #4
 8003816:	6030      	str	r0, [r6, #0]
 8003818:	062e      	lsls	r6, r5, #24
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	d501      	bpl.n	8003822 <_printf_i+0x1be>
 800381e:	6019      	str	r1, [r3, #0]
 8003820:	e002      	b.n	8003828 <_printf_i+0x1c4>
 8003822:	0668      	lsls	r0, r5, #25
 8003824:	d5fb      	bpl.n	800381e <_printf_i+0x1ba>
 8003826:	8019      	strh	r1, [r3, #0]
 8003828:	2300      	movs	r3, #0
 800382a:	6123      	str	r3, [r4, #16]
 800382c:	4616      	mov	r6, r2
 800382e:	e7bc      	b.n	80037aa <_printf_i+0x146>
 8003830:	6833      	ldr	r3, [r6, #0]
 8003832:	1d1a      	adds	r2, r3, #4
 8003834:	6032      	str	r2, [r6, #0]
 8003836:	681e      	ldr	r6, [r3, #0]
 8003838:	6862      	ldr	r2, [r4, #4]
 800383a:	2100      	movs	r1, #0
 800383c:	4630      	mov	r0, r6
 800383e:	f7fc fce7 	bl	8000210 <memchr>
 8003842:	b108      	cbz	r0, 8003848 <_printf_i+0x1e4>
 8003844:	1b80      	subs	r0, r0, r6
 8003846:	6060      	str	r0, [r4, #4]
 8003848:	6863      	ldr	r3, [r4, #4]
 800384a:	6123      	str	r3, [r4, #16]
 800384c:	2300      	movs	r3, #0
 800384e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003852:	e7aa      	b.n	80037aa <_printf_i+0x146>
 8003854:	6923      	ldr	r3, [r4, #16]
 8003856:	4632      	mov	r2, r6
 8003858:	4649      	mov	r1, r9
 800385a:	4640      	mov	r0, r8
 800385c:	47d0      	blx	sl
 800385e:	3001      	adds	r0, #1
 8003860:	d0ad      	beq.n	80037be <_printf_i+0x15a>
 8003862:	6823      	ldr	r3, [r4, #0]
 8003864:	079b      	lsls	r3, r3, #30
 8003866:	d413      	bmi.n	8003890 <_printf_i+0x22c>
 8003868:	68e0      	ldr	r0, [r4, #12]
 800386a:	9b03      	ldr	r3, [sp, #12]
 800386c:	4298      	cmp	r0, r3
 800386e:	bfb8      	it	lt
 8003870:	4618      	movlt	r0, r3
 8003872:	e7a6      	b.n	80037c2 <_printf_i+0x15e>
 8003874:	2301      	movs	r3, #1
 8003876:	4632      	mov	r2, r6
 8003878:	4649      	mov	r1, r9
 800387a:	4640      	mov	r0, r8
 800387c:	47d0      	blx	sl
 800387e:	3001      	adds	r0, #1
 8003880:	d09d      	beq.n	80037be <_printf_i+0x15a>
 8003882:	3501      	adds	r5, #1
 8003884:	68e3      	ldr	r3, [r4, #12]
 8003886:	9903      	ldr	r1, [sp, #12]
 8003888:	1a5b      	subs	r3, r3, r1
 800388a:	42ab      	cmp	r3, r5
 800388c:	dcf2      	bgt.n	8003874 <_printf_i+0x210>
 800388e:	e7eb      	b.n	8003868 <_printf_i+0x204>
 8003890:	2500      	movs	r5, #0
 8003892:	f104 0619 	add.w	r6, r4, #25
 8003896:	e7f5      	b.n	8003884 <_printf_i+0x220>
 8003898:	080077a2 	.word	0x080077a2
 800389c:	080077b3 	.word	0x080077b3

080038a0 <_scanf_float>:
 80038a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038a4:	b087      	sub	sp, #28
 80038a6:	4691      	mov	r9, r2
 80038a8:	9303      	str	r3, [sp, #12]
 80038aa:	688b      	ldr	r3, [r1, #8]
 80038ac:	1e5a      	subs	r2, r3, #1
 80038ae:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80038b2:	bf81      	itttt	hi
 80038b4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80038b8:	eb03 0b05 	addhi.w	fp, r3, r5
 80038bc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80038c0:	608b      	strhi	r3, [r1, #8]
 80038c2:	680b      	ldr	r3, [r1, #0]
 80038c4:	460a      	mov	r2, r1
 80038c6:	f04f 0500 	mov.w	r5, #0
 80038ca:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80038ce:	f842 3b1c 	str.w	r3, [r2], #28
 80038d2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80038d6:	4680      	mov	r8, r0
 80038d8:	460c      	mov	r4, r1
 80038da:	bf98      	it	ls
 80038dc:	f04f 0b00 	movls.w	fp, #0
 80038e0:	9201      	str	r2, [sp, #4]
 80038e2:	4616      	mov	r6, r2
 80038e4:	46aa      	mov	sl, r5
 80038e6:	462f      	mov	r7, r5
 80038e8:	9502      	str	r5, [sp, #8]
 80038ea:	68a2      	ldr	r2, [r4, #8]
 80038ec:	b15a      	cbz	r2, 8003906 <_scanf_float+0x66>
 80038ee:	f8d9 3000 	ldr.w	r3, [r9]
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b4e      	cmp	r3, #78	@ 0x4e
 80038f6:	d863      	bhi.n	80039c0 <_scanf_float+0x120>
 80038f8:	2b40      	cmp	r3, #64	@ 0x40
 80038fa:	d83b      	bhi.n	8003974 <_scanf_float+0xd4>
 80038fc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003900:	b2c8      	uxtb	r0, r1
 8003902:	280e      	cmp	r0, #14
 8003904:	d939      	bls.n	800397a <_scanf_float+0xda>
 8003906:	b11f      	cbz	r7, 8003910 <_scanf_float+0x70>
 8003908:	6823      	ldr	r3, [r4, #0]
 800390a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800390e:	6023      	str	r3, [r4, #0]
 8003910:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003914:	f1ba 0f01 	cmp.w	sl, #1
 8003918:	f200 8114 	bhi.w	8003b44 <_scanf_float+0x2a4>
 800391c:	9b01      	ldr	r3, [sp, #4]
 800391e:	429e      	cmp	r6, r3
 8003920:	f200 8105 	bhi.w	8003b2e <_scanf_float+0x28e>
 8003924:	2001      	movs	r0, #1
 8003926:	b007      	add	sp, #28
 8003928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800392c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8003930:	2a0d      	cmp	r2, #13
 8003932:	d8e8      	bhi.n	8003906 <_scanf_float+0x66>
 8003934:	a101      	add	r1, pc, #4	@ (adr r1, 800393c <_scanf_float+0x9c>)
 8003936:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800393a:	bf00      	nop
 800393c:	08003a85 	.word	0x08003a85
 8003940:	08003907 	.word	0x08003907
 8003944:	08003907 	.word	0x08003907
 8003948:	08003907 	.word	0x08003907
 800394c:	08003ae1 	.word	0x08003ae1
 8003950:	08003abb 	.word	0x08003abb
 8003954:	08003907 	.word	0x08003907
 8003958:	08003907 	.word	0x08003907
 800395c:	08003a93 	.word	0x08003a93
 8003960:	08003907 	.word	0x08003907
 8003964:	08003907 	.word	0x08003907
 8003968:	08003907 	.word	0x08003907
 800396c:	08003907 	.word	0x08003907
 8003970:	08003a4f 	.word	0x08003a4f
 8003974:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003978:	e7da      	b.n	8003930 <_scanf_float+0x90>
 800397a:	290e      	cmp	r1, #14
 800397c:	d8c3      	bhi.n	8003906 <_scanf_float+0x66>
 800397e:	a001      	add	r0, pc, #4	@ (adr r0, 8003984 <_scanf_float+0xe4>)
 8003980:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003984:	08003a3f 	.word	0x08003a3f
 8003988:	08003907 	.word	0x08003907
 800398c:	08003a3f 	.word	0x08003a3f
 8003990:	08003acf 	.word	0x08003acf
 8003994:	08003907 	.word	0x08003907
 8003998:	080039e1 	.word	0x080039e1
 800399c:	08003a25 	.word	0x08003a25
 80039a0:	08003a25 	.word	0x08003a25
 80039a4:	08003a25 	.word	0x08003a25
 80039a8:	08003a25 	.word	0x08003a25
 80039ac:	08003a25 	.word	0x08003a25
 80039b0:	08003a25 	.word	0x08003a25
 80039b4:	08003a25 	.word	0x08003a25
 80039b8:	08003a25 	.word	0x08003a25
 80039bc:	08003a25 	.word	0x08003a25
 80039c0:	2b6e      	cmp	r3, #110	@ 0x6e
 80039c2:	d809      	bhi.n	80039d8 <_scanf_float+0x138>
 80039c4:	2b60      	cmp	r3, #96	@ 0x60
 80039c6:	d8b1      	bhi.n	800392c <_scanf_float+0x8c>
 80039c8:	2b54      	cmp	r3, #84	@ 0x54
 80039ca:	d07b      	beq.n	8003ac4 <_scanf_float+0x224>
 80039cc:	2b59      	cmp	r3, #89	@ 0x59
 80039ce:	d19a      	bne.n	8003906 <_scanf_float+0x66>
 80039d0:	2d07      	cmp	r5, #7
 80039d2:	d198      	bne.n	8003906 <_scanf_float+0x66>
 80039d4:	2508      	movs	r5, #8
 80039d6:	e02f      	b.n	8003a38 <_scanf_float+0x198>
 80039d8:	2b74      	cmp	r3, #116	@ 0x74
 80039da:	d073      	beq.n	8003ac4 <_scanf_float+0x224>
 80039dc:	2b79      	cmp	r3, #121	@ 0x79
 80039de:	e7f6      	b.n	80039ce <_scanf_float+0x12e>
 80039e0:	6821      	ldr	r1, [r4, #0]
 80039e2:	05c8      	lsls	r0, r1, #23
 80039e4:	d51e      	bpl.n	8003a24 <_scanf_float+0x184>
 80039e6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80039ea:	6021      	str	r1, [r4, #0]
 80039ec:	3701      	adds	r7, #1
 80039ee:	f1bb 0f00 	cmp.w	fp, #0
 80039f2:	d003      	beq.n	80039fc <_scanf_float+0x15c>
 80039f4:	3201      	adds	r2, #1
 80039f6:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80039fa:	60a2      	str	r2, [r4, #8]
 80039fc:	68a3      	ldr	r3, [r4, #8]
 80039fe:	3b01      	subs	r3, #1
 8003a00:	60a3      	str	r3, [r4, #8]
 8003a02:	6923      	ldr	r3, [r4, #16]
 8003a04:	3301      	adds	r3, #1
 8003a06:	6123      	str	r3, [r4, #16]
 8003a08:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f8c9 3004 	str.w	r3, [r9, #4]
 8003a14:	f340 8082 	ble.w	8003b1c <_scanf_float+0x27c>
 8003a18:	f8d9 3000 	ldr.w	r3, [r9]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	f8c9 3000 	str.w	r3, [r9]
 8003a22:	e762      	b.n	80038ea <_scanf_float+0x4a>
 8003a24:	eb1a 0105 	adds.w	r1, sl, r5
 8003a28:	f47f af6d 	bne.w	8003906 <_scanf_float+0x66>
 8003a2c:	6822      	ldr	r2, [r4, #0]
 8003a2e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8003a32:	6022      	str	r2, [r4, #0]
 8003a34:	460d      	mov	r5, r1
 8003a36:	468a      	mov	sl, r1
 8003a38:	f806 3b01 	strb.w	r3, [r6], #1
 8003a3c:	e7de      	b.n	80039fc <_scanf_float+0x15c>
 8003a3e:	6822      	ldr	r2, [r4, #0]
 8003a40:	0610      	lsls	r0, r2, #24
 8003a42:	f57f af60 	bpl.w	8003906 <_scanf_float+0x66>
 8003a46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a4a:	6022      	str	r2, [r4, #0]
 8003a4c:	e7f4      	b.n	8003a38 <_scanf_float+0x198>
 8003a4e:	f1ba 0f00 	cmp.w	sl, #0
 8003a52:	d10c      	bne.n	8003a6e <_scanf_float+0x1ce>
 8003a54:	b977      	cbnz	r7, 8003a74 <_scanf_float+0x1d4>
 8003a56:	6822      	ldr	r2, [r4, #0]
 8003a58:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003a5c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003a60:	d108      	bne.n	8003a74 <_scanf_float+0x1d4>
 8003a62:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003a66:	6022      	str	r2, [r4, #0]
 8003a68:	f04f 0a01 	mov.w	sl, #1
 8003a6c:	e7e4      	b.n	8003a38 <_scanf_float+0x198>
 8003a6e:	f1ba 0f02 	cmp.w	sl, #2
 8003a72:	d050      	beq.n	8003b16 <_scanf_float+0x276>
 8003a74:	2d01      	cmp	r5, #1
 8003a76:	d002      	beq.n	8003a7e <_scanf_float+0x1de>
 8003a78:	2d04      	cmp	r5, #4
 8003a7a:	f47f af44 	bne.w	8003906 <_scanf_float+0x66>
 8003a7e:	3501      	adds	r5, #1
 8003a80:	b2ed      	uxtb	r5, r5
 8003a82:	e7d9      	b.n	8003a38 <_scanf_float+0x198>
 8003a84:	f1ba 0f01 	cmp.w	sl, #1
 8003a88:	f47f af3d 	bne.w	8003906 <_scanf_float+0x66>
 8003a8c:	f04f 0a02 	mov.w	sl, #2
 8003a90:	e7d2      	b.n	8003a38 <_scanf_float+0x198>
 8003a92:	b975      	cbnz	r5, 8003ab2 <_scanf_float+0x212>
 8003a94:	2f00      	cmp	r7, #0
 8003a96:	f47f af37 	bne.w	8003908 <_scanf_float+0x68>
 8003a9a:	6822      	ldr	r2, [r4, #0]
 8003a9c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003aa0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003aa4:	f040 8103 	bne.w	8003cae <_scanf_float+0x40e>
 8003aa8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003aac:	6022      	str	r2, [r4, #0]
 8003aae:	2501      	movs	r5, #1
 8003ab0:	e7c2      	b.n	8003a38 <_scanf_float+0x198>
 8003ab2:	2d03      	cmp	r5, #3
 8003ab4:	d0e3      	beq.n	8003a7e <_scanf_float+0x1de>
 8003ab6:	2d05      	cmp	r5, #5
 8003ab8:	e7df      	b.n	8003a7a <_scanf_float+0x1da>
 8003aba:	2d02      	cmp	r5, #2
 8003abc:	f47f af23 	bne.w	8003906 <_scanf_float+0x66>
 8003ac0:	2503      	movs	r5, #3
 8003ac2:	e7b9      	b.n	8003a38 <_scanf_float+0x198>
 8003ac4:	2d06      	cmp	r5, #6
 8003ac6:	f47f af1e 	bne.w	8003906 <_scanf_float+0x66>
 8003aca:	2507      	movs	r5, #7
 8003acc:	e7b4      	b.n	8003a38 <_scanf_float+0x198>
 8003ace:	6822      	ldr	r2, [r4, #0]
 8003ad0:	0591      	lsls	r1, r2, #22
 8003ad2:	f57f af18 	bpl.w	8003906 <_scanf_float+0x66>
 8003ad6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8003ada:	6022      	str	r2, [r4, #0]
 8003adc:	9702      	str	r7, [sp, #8]
 8003ade:	e7ab      	b.n	8003a38 <_scanf_float+0x198>
 8003ae0:	6822      	ldr	r2, [r4, #0]
 8003ae2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8003ae6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8003aea:	d005      	beq.n	8003af8 <_scanf_float+0x258>
 8003aec:	0550      	lsls	r0, r2, #21
 8003aee:	f57f af0a 	bpl.w	8003906 <_scanf_float+0x66>
 8003af2:	2f00      	cmp	r7, #0
 8003af4:	f000 80db 	beq.w	8003cae <_scanf_float+0x40e>
 8003af8:	0591      	lsls	r1, r2, #22
 8003afa:	bf58      	it	pl
 8003afc:	9902      	ldrpl	r1, [sp, #8]
 8003afe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003b02:	bf58      	it	pl
 8003b04:	1a79      	subpl	r1, r7, r1
 8003b06:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8003b0a:	bf58      	it	pl
 8003b0c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003b10:	6022      	str	r2, [r4, #0]
 8003b12:	2700      	movs	r7, #0
 8003b14:	e790      	b.n	8003a38 <_scanf_float+0x198>
 8003b16:	f04f 0a03 	mov.w	sl, #3
 8003b1a:	e78d      	b.n	8003a38 <_scanf_float+0x198>
 8003b1c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8003b20:	4649      	mov	r1, r9
 8003b22:	4640      	mov	r0, r8
 8003b24:	4798      	blx	r3
 8003b26:	2800      	cmp	r0, #0
 8003b28:	f43f aedf 	beq.w	80038ea <_scanf_float+0x4a>
 8003b2c:	e6eb      	b.n	8003906 <_scanf_float+0x66>
 8003b2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003b32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003b36:	464a      	mov	r2, r9
 8003b38:	4640      	mov	r0, r8
 8003b3a:	4798      	blx	r3
 8003b3c:	6923      	ldr	r3, [r4, #16]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	6123      	str	r3, [r4, #16]
 8003b42:	e6eb      	b.n	800391c <_scanf_float+0x7c>
 8003b44:	1e6b      	subs	r3, r5, #1
 8003b46:	2b06      	cmp	r3, #6
 8003b48:	d824      	bhi.n	8003b94 <_scanf_float+0x2f4>
 8003b4a:	2d02      	cmp	r5, #2
 8003b4c:	d836      	bhi.n	8003bbc <_scanf_float+0x31c>
 8003b4e:	9b01      	ldr	r3, [sp, #4]
 8003b50:	429e      	cmp	r6, r3
 8003b52:	f67f aee7 	bls.w	8003924 <_scanf_float+0x84>
 8003b56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003b5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003b5e:	464a      	mov	r2, r9
 8003b60:	4640      	mov	r0, r8
 8003b62:	4798      	blx	r3
 8003b64:	6923      	ldr	r3, [r4, #16]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	6123      	str	r3, [r4, #16]
 8003b6a:	e7f0      	b.n	8003b4e <_scanf_float+0x2ae>
 8003b6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003b70:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8003b74:	464a      	mov	r2, r9
 8003b76:	4640      	mov	r0, r8
 8003b78:	4798      	blx	r3
 8003b7a:	6923      	ldr	r3, [r4, #16]
 8003b7c:	3b01      	subs	r3, #1
 8003b7e:	6123      	str	r3, [r4, #16]
 8003b80:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003b84:	fa5f fa8a 	uxtb.w	sl, sl
 8003b88:	f1ba 0f02 	cmp.w	sl, #2
 8003b8c:	d1ee      	bne.n	8003b6c <_scanf_float+0x2cc>
 8003b8e:	3d03      	subs	r5, #3
 8003b90:	b2ed      	uxtb	r5, r5
 8003b92:	1b76      	subs	r6, r6, r5
 8003b94:	6823      	ldr	r3, [r4, #0]
 8003b96:	05da      	lsls	r2, r3, #23
 8003b98:	d530      	bpl.n	8003bfc <_scanf_float+0x35c>
 8003b9a:	055b      	lsls	r3, r3, #21
 8003b9c:	d511      	bpl.n	8003bc2 <_scanf_float+0x322>
 8003b9e:	9b01      	ldr	r3, [sp, #4]
 8003ba0:	429e      	cmp	r6, r3
 8003ba2:	f67f aebf 	bls.w	8003924 <_scanf_float+0x84>
 8003ba6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003baa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003bae:	464a      	mov	r2, r9
 8003bb0:	4640      	mov	r0, r8
 8003bb2:	4798      	blx	r3
 8003bb4:	6923      	ldr	r3, [r4, #16]
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	6123      	str	r3, [r4, #16]
 8003bba:	e7f0      	b.n	8003b9e <_scanf_float+0x2fe>
 8003bbc:	46aa      	mov	sl, r5
 8003bbe:	46b3      	mov	fp, r6
 8003bc0:	e7de      	b.n	8003b80 <_scanf_float+0x2e0>
 8003bc2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8003bc6:	6923      	ldr	r3, [r4, #16]
 8003bc8:	2965      	cmp	r1, #101	@ 0x65
 8003bca:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003bce:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8003bd2:	6123      	str	r3, [r4, #16]
 8003bd4:	d00c      	beq.n	8003bf0 <_scanf_float+0x350>
 8003bd6:	2945      	cmp	r1, #69	@ 0x45
 8003bd8:	d00a      	beq.n	8003bf0 <_scanf_float+0x350>
 8003bda:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003bde:	464a      	mov	r2, r9
 8003be0:	4640      	mov	r0, r8
 8003be2:	4798      	blx	r3
 8003be4:	6923      	ldr	r3, [r4, #16]
 8003be6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8003bea:	3b01      	subs	r3, #1
 8003bec:	1eb5      	subs	r5, r6, #2
 8003bee:	6123      	str	r3, [r4, #16]
 8003bf0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003bf4:	464a      	mov	r2, r9
 8003bf6:	4640      	mov	r0, r8
 8003bf8:	4798      	blx	r3
 8003bfa:	462e      	mov	r6, r5
 8003bfc:	6822      	ldr	r2, [r4, #0]
 8003bfe:	f012 0210 	ands.w	r2, r2, #16
 8003c02:	d001      	beq.n	8003c08 <_scanf_float+0x368>
 8003c04:	2000      	movs	r0, #0
 8003c06:	e68e      	b.n	8003926 <_scanf_float+0x86>
 8003c08:	7032      	strb	r2, [r6, #0]
 8003c0a:	6823      	ldr	r3, [r4, #0]
 8003c0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c14:	d125      	bne.n	8003c62 <_scanf_float+0x3c2>
 8003c16:	9b02      	ldr	r3, [sp, #8]
 8003c18:	429f      	cmp	r7, r3
 8003c1a:	d00a      	beq.n	8003c32 <_scanf_float+0x392>
 8003c1c:	1bda      	subs	r2, r3, r7
 8003c1e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8003c22:	429e      	cmp	r6, r3
 8003c24:	bf28      	it	cs
 8003c26:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8003c2a:	4922      	ldr	r1, [pc, #136]	@ (8003cb4 <_scanf_float+0x414>)
 8003c2c:	4630      	mov	r0, r6
 8003c2e:	f000 f93d 	bl	8003eac <siprintf>
 8003c32:	9901      	ldr	r1, [sp, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	4640      	mov	r0, r8
 8003c38:	f002 fc2a 	bl	8006490 <_strtod_r>
 8003c3c:	9b03      	ldr	r3, [sp, #12]
 8003c3e:	6821      	ldr	r1, [r4, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f011 0f02 	tst.w	r1, #2
 8003c46:	ec57 6b10 	vmov	r6, r7, d0
 8003c4a:	f103 0204 	add.w	r2, r3, #4
 8003c4e:	d015      	beq.n	8003c7c <_scanf_float+0x3dc>
 8003c50:	9903      	ldr	r1, [sp, #12]
 8003c52:	600a      	str	r2, [r1, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	e9c3 6700 	strd	r6, r7, [r3]
 8003c5a:	68e3      	ldr	r3, [r4, #12]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	60e3      	str	r3, [r4, #12]
 8003c60:	e7d0      	b.n	8003c04 <_scanf_float+0x364>
 8003c62:	9b04      	ldr	r3, [sp, #16]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0e4      	beq.n	8003c32 <_scanf_float+0x392>
 8003c68:	9905      	ldr	r1, [sp, #20]
 8003c6a:	230a      	movs	r3, #10
 8003c6c:	3101      	adds	r1, #1
 8003c6e:	4640      	mov	r0, r8
 8003c70:	f002 fc8e 	bl	8006590 <_strtol_r>
 8003c74:	9b04      	ldr	r3, [sp, #16]
 8003c76:	9e05      	ldr	r6, [sp, #20]
 8003c78:	1ac2      	subs	r2, r0, r3
 8003c7a:	e7d0      	b.n	8003c1e <_scanf_float+0x37e>
 8003c7c:	f011 0f04 	tst.w	r1, #4
 8003c80:	9903      	ldr	r1, [sp, #12]
 8003c82:	600a      	str	r2, [r1, #0]
 8003c84:	d1e6      	bne.n	8003c54 <_scanf_float+0x3b4>
 8003c86:	681d      	ldr	r5, [r3, #0]
 8003c88:	4632      	mov	r2, r6
 8003c8a:	463b      	mov	r3, r7
 8003c8c:	4630      	mov	r0, r6
 8003c8e:	4639      	mov	r1, r7
 8003c90:	f7fc ff6c 	bl	8000b6c <__aeabi_dcmpun>
 8003c94:	b128      	cbz	r0, 8003ca2 <_scanf_float+0x402>
 8003c96:	4808      	ldr	r0, [pc, #32]	@ (8003cb8 <_scanf_float+0x418>)
 8003c98:	f000 f9ee 	bl	8004078 <nanf>
 8003c9c:	ed85 0a00 	vstr	s0, [r5]
 8003ca0:	e7db      	b.n	8003c5a <_scanf_float+0x3ba>
 8003ca2:	4630      	mov	r0, r6
 8003ca4:	4639      	mov	r1, r7
 8003ca6:	f7fc ffbf 	bl	8000c28 <__aeabi_d2f>
 8003caa:	6028      	str	r0, [r5, #0]
 8003cac:	e7d5      	b.n	8003c5a <_scanf_float+0x3ba>
 8003cae:	2700      	movs	r7, #0
 8003cb0:	e62e      	b.n	8003910 <_scanf_float+0x70>
 8003cb2:	bf00      	nop
 8003cb4:	080077c4 	.word	0x080077c4
 8003cb8:	08007905 	.word	0x08007905

08003cbc <std>:
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	b510      	push	{r4, lr}
 8003cc0:	4604      	mov	r4, r0
 8003cc2:	e9c0 3300 	strd	r3, r3, [r0]
 8003cc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003cca:	6083      	str	r3, [r0, #8]
 8003ccc:	8181      	strh	r1, [r0, #12]
 8003cce:	6643      	str	r3, [r0, #100]	@ 0x64
 8003cd0:	81c2      	strh	r2, [r0, #14]
 8003cd2:	6183      	str	r3, [r0, #24]
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	2208      	movs	r2, #8
 8003cd8:	305c      	adds	r0, #92	@ 0x5c
 8003cda:	f000 f94c 	bl	8003f76 <memset>
 8003cde:	4b0d      	ldr	r3, [pc, #52]	@ (8003d14 <std+0x58>)
 8003ce0:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8003d18 <std+0x5c>)
 8003ce4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8003d1c <std+0x60>)
 8003ce8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003cea:	4b0d      	ldr	r3, [pc, #52]	@ (8003d20 <std+0x64>)
 8003cec:	6323      	str	r3, [r4, #48]	@ 0x30
 8003cee:	4b0d      	ldr	r3, [pc, #52]	@ (8003d24 <std+0x68>)
 8003cf0:	6224      	str	r4, [r4, #32]
 8003cf2:	429c      	cmp	r4, r3
 8003cf4:	d006      	beq.n	8003d04 <std+0x48>
 8003cf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003cfa:	4294      	cmp	r4, r2
 8003cfc:	d002      	beq.n	8003d04 <std+0x48>
 8003cfe:	33d0      	adds	r3, #208	@ 0xd0
 8003d00:	429c      	cmp	r4, r3
 8003d02:	d105      	bne.n	8003d10 <std+0x54>
 8003d04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d0c:	f000 b9b0 	b.w	8004070 <__retarget_lock_init_recursive>
 8003d10:	bd10      	pop	{r4, pc}
 8003d12:	bf00      	nop
 8003d14:	08003ef1 	.word	0x08003ef1
 8003d18:	08003f13 	.word	0x08003f13
 8003d1c:	08003f4b 	.word	0x08003f4b
 8003d20:	08003f6f 	.word	0x08003f6f
 8003d24:	2000027c 	.word	0x2000027c

08003d28 <stdio_exit_handler>:
 8003d28:	4a02      	ldr	r2, [pc, #8]	@ (8003d34 <stdio_exit_handler+0xc>)
 8003d2a:	4903      	ldr	r1, [pc, #12]	@ (8003d38 <stdio_exit_handler+0x10>)
 8003d2c:	4803      	ldr	r0, [pc, #12]	@ (8003d3c <stdio_exit_handler+0x14>)
 8003d2e:	f000 b869 	b.w	8003e04 <_fwalk_sglue>
 8003d32:	bf00      	nop
 8003d34:	2000000c 	.word	0x2000000c
 8003d38:	0800694d 	.word	0x0800694d
 8003d3c:	2000001c 	.word	0x2000001c

08003d40 <cleanup_stdio>:
 8003d40:	6841      	ldr	r1, [r0, #4]
 8003d42:	4b0c      	ldr	r3, [pc, #48]	@ (8003d74 <cleanup_stdio+0x34>)
 8003d44:	4299      	cmp	r1, r3
 8003d46:	b510      	push	{r4, lr}
 8003d48:	4604      	mov	r4, r0
 8003d4a:	d001      	beq.n	8003d50 <cleanup_stdio+0x10>
 8003d4c:	f002 fdfe 	bl	800694c <_fflush_r>
 8003d50:	68a1      	ldr	r1, [r4, #8]
 8003d52:	4b09      	ldr	r3, [pc, #36]	@ (8003d78 <cleanup_stdio+0x38>)
 8003d54:	4299      	cmp	r1, r3
 8003d56:	d002      	beq.n	8003d5e <cleanup_stdio+0x1e>
 8003d58:	4620      	mov	r0, r4
 8003d5a:	f002 fdf7 	bl	800694c <_fflush_r>
 8003d5e:	68e1      	ldr	r1, [r4, #12]
 8003d60:	4b06      	ldr	r3, [pc, #24]	@ (8003d7c <cleanup_stdio+0x3c>)
 8003d62:	4299      	cmp	r1, r3
 8003d64:	d004      	beq.n	8003d70 <cleanup_stdio+0x30>
 8003d66:	4620      	mov	r0, r4
 8003d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d6c:	f002 bdee 	b.w	800694c <_fflush_r>
 8003d70:	bd10      	pop	{r4, pc}
 8003d72:	bf00      	nop
 8003d74:	2000027c 	.word	0x2000027c
 8003d78:	200002e4 	.word	0x200002e4
 8003d7c:	2000034c 	.word	0x2000034c

08003d80 <global_stdio_init.part.0>:
 8003d80:	b510      	push	{r4, lr}
 8003d82:	4b0b      	ldr	r3, [pc, #44]	@ (8003db0 <global_stdio_init.part.0+0x30>)
 8003d84:	4c0b      	ldr	r4, [pc, #44]	@ (8003db4 <global_stdio_init.part.0+0x34>)
 8003d86:	4a0c      	ldr	r2, [pc, #48]	@ (8003db8 <global_stdio_init.part.0+0x38>)
 8003d88:	601a      	str	r2, [r3, #0]
 8003d8a:	4620      	mov	r0, r4
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	2104      	movs	r1, #4
 8003d90:	f7ff ff94 	bl	8003cbc <std>
 8003d94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003d98:	2201      	movs	r2, #1
 8003d9a:	2109      	movs	r1, #9
 8003d9c:	f7ff ff8e 	bl	8003cbc <std>
 8003da0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003da4:	2202      	movs	r2, #2
 8003da6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003daa:	2112      	movs	r1, #18
 8003dac:	f7ff bf86 	b.w	8003cbc <std>
 8003db0:	200003b4 	.word	0x200003b4
 8003db4:	2000027c 	.word	0x2000027c
 8003db8:	08003d29 	.word	0x08003d29

08003dbc <__sfp_lock_acquire>:
 8003dbc:	4801      	ldr	r0, [pc, #4]	@ (8003dc4 <__sfp_lock_acquire+0x8>)
 8003dbe:	f000 b958 	b.w	8004072 <__retarget_lock_acquire_recursive>
 8003dc2:	bf00      	nop
 8003dc4:	200003bd 	.word	0x200003bd

08003dc8 <__sfp_lock_release>:
 8003dc8:	4801      	ldr	r0, [pc, #4]	@ (8003dd0 <__sfp_lock_release+0x8>)
 8003dca:	f000 b953 	b.w	8004074 <__retarget_lock_release_recursive>
 8003dce:	bf00      	nop
 8003dd0:	200003bd 	.word	0x200003bd

08003dd4 <__sinit>:
 8003dd4:	b510      	push	{r4, lr}
 8003dd6:	4604      	mov	r4, r0
 8003dd8:	f7ff fff0 	bl	8003dbc <__sfp_lock_acquire>
 8003ddc:	6a23      	ldr	r3, [r4, #32]
 8003dde:	b11b      	cbz	r3, 8003de8 <__sinit+0x14>
 8003de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003de4:	f7ff bff0 	b.w	8003dc8 <__sfp_lock_release>
 8003de8:	4b04      	ldr	r3, [pc, #16]	@ (8003dfc <__sinit+0x28>)
 8003dea:	6223      	str	r3, [r4, #32]
 8003dec:	4b04      	ldr	r3, [pc, #16]	@ (8003e00 <__sinit+0x2c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1f5      	bne.n	8003de0 <__sinit+0xc>
 8003df4:	f7ff ffc4 	bl	8003d80 <global_stdio_init.part.0>
 8003df8:	e7f2      	b.n	8003de0 <__sinit+0xc>
 8003dfa:	bf00      	nop
 8003dfc:	08003d41 	.word	0x08003d41
 8003e00:	200003b4 	.word	0x200003b4

08003e04 <_fwalk_sglue>:
 8003e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e08:	4607      	mov	r7, r0
 8003e0a:	4688      	mov	r8, r1
 8003e0c:	4614      	mov	r4, r2
 8003e0e:	2600      	movs	r6, #0
 8003e10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e14:	f1b9 0901 	subs.w	r9, r9, #1
 8003e18:	d505      	bpl.n	8003e26 <_fwalk_sglue+0x22>
 8003e1a:	6824      	ldr	r4, [r4, #0]
 8003e1c:	2c00      	cmp	r4, #0
 8003e1e:	d1f7      	bne.n	8003e10 <_fwalk_sglue+0xc>
 8003e20:	4630      	mov	r0, r6
 8003e22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e26:	89ab      	ldrh	r3, [r5, #12]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d907      	bls.n	8003e3c <_fwalk_sglue+0x38>
 8003e2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003e30:	3301      	adds	r3, #1
 8003e32:	d003      	beq.n	8003e3c <_fwalk_sglue+0x38>
 8003e34:	4629      	mov	r1, r5
 8003e36:	4638      	mov	r0, r7
 8003e38:	47c0      	blx	r8
 8003e3a:	4306      	orrs	r6, r0
 8003e3c:	3568      	adds	r5, #104	@ 0x68
 8003e3e:	e7e9      	b.n	8003e14 <_fwalk_sglue+0x10>

08003e40 <sniprintf>:
 8003e40:	b40c      	push	{r2, r3}
 8003e42:	b530      	push	{r4, r5, lr}
 8003e44:	4b18      	ldr	r3, [pc, #96]	@ (8003ea8 <sniprintf+0x68>)
 8003e46:	1e0c      	subs	r4, r1, #0
 8003e48:	681d      	ldr	r5, [r3, #0]
 8003e4a:	b09d      	sub	sp, #116	@ 0x74
 8003e4c:	da08      	bge.n	8003e60 <sniprintf+0x20>
 8003e4e:	238b      	movs	r3, #139	@ 0x8b
 8003e50:	602b      	str	r3, [r5, #0]
 8003e52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e56:	b01d      	add	sp, #116	@ 0x74
 8003e58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003e5c:	b002      	add	sp, #8
 8003e5e:	4770      	bx	lr
 8003e60:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003e64:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003e68:	f04f 0300 	mov.w	r3, #0
 8003e6c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003e6e:	bf14      	ite	ne
 8003e70:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8003e74:	4623      	moveq	r3, r4
 8003e76:	9304      	str	r3, [sp, #16]
 8003e78:	9307      	str	r3, [sp, #28]
 8003e7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003e7e:	9002      	str	r0, [sp, #8]
 8003e80:	9006      	str	r0, [sp, #24]
 8003e82:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003e86:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003e88:	ab21      	add	r3, sp, #132	@ 0x84
 8003e8a:	a902      	add	r1, sp, #8
 8003e8c:	4628      	mov	r0, r5
 8003e8e:	9301      	str	r3, [sp, #4]
 8003e90:	f002 fbdc 	bl	800664c <_svfiprintf_r>
 8003e94:	1c43      	adds	r3, r0, #1
 8003e96:	bfbc      	itt	lt
 8003e98:	238b      	movlt	r3, #139	@ 0x8b
 8003e9a:	602b      	strlt	r3, [r5, #0]
 8003e9c:	2c00      	cmp	r4, #0
 8003e9e:	d0da      	beq.n	8003e56 <sniprintf+0x16>
 8003ea0:	9b02      	ldr	r3, [sp, #8]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	701a      	strb	r2, [r3, #0]
 8003ea6:	e7d6      	b.n	8003e56 <sniprintf+0x16>
 8003ea8:	20000018 	.word	0x20000018

08003eac <siprintf>:
 8003eac:	b40e      	push	{r1, r2, r3}
 8003eae:	b510      	push	{r4, lr}
 8003eb0:	b09d      	sub	sp, #116	@ 0x74
 8003eb2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003eb4:	9002      	str	r0, [sp, #8]
 8003eb6:	9006      	str	r0, [sp, #24]
 8003eb8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003ebc:	480a      	ldr	r0, [pc, #40]	@ (8003ee8 <siprintf+0x3c>)
 8003ebe:	9107      	str	r1, [sp, #28]
 8003ec0:	9104      	str	r1, [sp, #16]
 8003ec2:	490a      	ldr	r1, [pc, #40]	@ (8003eec <siprintf+0x40>)
 8003ec4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ec8:	9105      	str	r1, [sp, #20]
 8003eca:	2400      	movs	r4, #0
 8003ecc:	a902      	add	r1, sp, #8
 8003ece:	6800      	ldr	r0, [r0, #0]
 8003ed0:	9301      	str	r3, [sp, #4]
 8003ed2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003ed4:	f002 fbba 	bl	800664c <_svfiprintf_r>
 8003ed8:	9b02      	ldr	r3, [sp, #8]
 8003eda:	701c      	strb	r4, [r3, #0]
 8003edc:	b01d      	add	sp, #116	@ 0x74
 8003ede:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ee2:	b003      	add	sp, #12
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	20000018 	.word	0x20000018
 8003eec:	ffff0208 	.word	0xffff0208

08003ef0 <__sread>:
 8003ef0:	b510      	push	{r4, lr}
 8003ef2:	460c      	mov	r4, r1
 8003ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ef8:	f000 f86c 	bl	8003fd4 <_read_r>
 8003efc:	2800      	cmp	r0, #0
 8003efe:	bfab      	itete	ge
 8003f00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003f02:	89a3      	ldrhlt	r3, [r4, #12]
 8003f04:	181b      	addge	r3, r3, r0
 8003f06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003f0a:	bfac      	ite	ge
 8003f0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003f0e:	81a3      	strhlt	r3, [r4, #12]
 8003f10:	bd10      	pop	{r4, pc}

08003f12 <__swrite>:
 8003f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f16:	461f      	mov	r7, r3
 8003f18:	898b      	ldrh	r3, [r1, #12]
 8003f1a:	05db      	lsls	r3, r3, #23
 8003f1c:	4605      	mov	r5, r0
 8003f1e:	460c      	mov	r4, r1
 8003f20:	4616      	mov	r6, r2
 8003f22:	d505      	bpl.n	8003f30 <__swrite+0x1e>
 8003f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f28:	2302      	movs	r3, #2
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f000 f840 	bl	8003fb0 <_lseek_r>
 8003f30:	89a3      	ldrh	r3, [r4, #12]
 8003f32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f3a:	81a3      	strh	r3, [r4, #12]
 8003f3c:	4632      	mov	r2, r6
 8003f3e:	463b      	mov	r3, r7
 8003f40:	4628      	mov	r0, r5
 8003f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f46:	f000 b857 	b.w	8003ff8 <_write_r>

08003f4a <__sseek>:
 8003f4a:	b510      	push	{r4, lr}
 8003f4c:	460c      	mov	r4, r1
 8003f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f52:	f000 f82d 	bl	8003fb0 <_lseek_r>
 8003f56:	1c43      	adds	r3, r0, #1
 8003f58:	89a3      	ldrh	r3, [r4, #12]
 8003f5a:	bf15      	itete	ne
 8003f5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003f5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003f62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003f66:	81a3      	strheq	r3, [r4, #12]
 8003f68:	bf18      	it	ne
 8003f6a:	81a3      	strhne	r3, [r4, #12]
 8003f6c:	bd10      	pop	{r4, pc}

08003f6e <__sclose>:
 8003f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f72:	f000 b80d 	b.w	8003f90 <_close_r>

08003f76 <memset>:
 8003f76:	4402      	add	r2, r0
 8003f78:	4603      	mov	r3, r0
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d100      	bne.n	8003f80 <memset+0xa>
 8003f7e:	4770      	bx	lr
 8003f80:	f803 1b01 	strb.w	r1, [r3], #1
 8003f84:	e7f9      	b.n	8003f7a <memset+0x4>
	...

08003f88 <_localeconv_r>:
 8003f88:	4800      	ldr	r0, [pc, #0]	@ (8003f8c <_localeconv_r+0x4>)
 8003f8a:	4770      	bx	lr
 8003f8c:	20000158 	.word	0x20000158

08003f90 <_close_r>:
 8003f90:	b538      	push	{r3, r4, r5, lr}
 8003f92:	4d06      	ldr	r5, [pc, #24]	@ (8003fac <_close_r+0x1c>)
 8003f94:	2300      	movs	r3, #0
 8003f96:	4604      	mov	r4, r0
 8003f98:	4608      	mov	r0, r1
 8003f9a:	602b      	str	r3, [r5, #0]
 8003f9c:	f7fd fb05 	bl	80015aa <_close>
 8003fa0:	1c43      	adds	r3, r0, #1
 8003fa2:	d102      	bne.n	8003faa <_close_r+0x1a>
 8003fa4:	682b      	ldr	r3, [r5, #0]
 8003fa6:	b103      	cbz	r3, 8003faa <_close_r+0x1a>
 8003fa8:	6023      	str	r3, [r4, #0]
 8003faa:	bd38      	pop	{r3, r4, r5, pc}
 8003fac:	200003b8 	.word	0x200003b8

08003fb0 <_lseek_r>:
 8003fb0:	b538      	push	{r3, r4, r5, lr}
 8003fb2:	4d07      	ldr	r5, [pc, #28]	@ (8003fd0 <_lseek_r+0x20>)
 8003fb4:	4604      	mov	r4, r0
 8003fb6:	4608      	mov	r0, r1
 8003fb8:	4611      	mov	r1, r2
 8003fba:	2200      	movs	r2, #0
 8003fbc:	602a      	str	r2, [r5, #0]
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	f7fd fb1a 	bl	80015f8 <_lseek>
 8003fc4:	1c43      	adds	r3, r0, #1
 8003fc6:	d102      	bne.n	8003fce <_lseek_r+0x1e>
 8003fc8:	682b      	ldr	r3, [r5, #0]
 8003fca:	b103      	cbz	r3, 8003fce <_lseek_r+0x1e>
 8003fcc:	6023      	str	r3, [r4, #0]
 8003fce:	bd38      	pop	{r3, r4, r5, pc}
 8003fd0:	200003b8 	.word	0x200003b8

08003fd4 <_read_r>:
 8003fd4:	b538      	push	{r3, r4, r5, lr}
 8003fd6:	4d07      	ldr	r5, [pc, #28]	@ (8003ff4 <_read_r+0x20>)
 8003fd8:	4604      	mov	r4, r0
 8003fda:	4608      	mov	r0, r1
 8003fdc:	4611      	mov	r1, r2
 8003fde:	2200      	movs	r2, #0
 8003fe0:	602a      	str	r2, [r5, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	f7fd faa8 	bl	8001538 <_read>
 8003fe8:	1c43      	adds	r3, r0, #1
 8003fea:	d102      	bne.n	8003ff2 <_read_r+0x1e>
 8003fec:	682b      	ldr	r3, [r5, #0]
 8003fee:	b103      	cbz	r3, 8003ff2 <_read_r+0x1e>
 8003ff0:	6023      	str	r3, [r4, #0]
 8003ff2:	bd38      	pop	{r3, r4, r5, pc}
 8003ff4:	200003b8 	.word	0x200003b8

08003ff8 <_write_r>:
 8003ff8:	b538      	push	{r3, r4, r5, lr}
 8003ffa:	4d07      	ldr	r5, [pc, #28]	@ (8004018 <_write_r+0x20>)
 8003ffc:	4604      	mov	r4, r0
 8003ffe:	4608      	mov	r0, r1
 8004000:	4611      	mov	r1, r2
 8004002:	2200      	movs	r2, #0
 8004004:	602a      	str	r2, [r5, #0]
 8004006:	461a      	mov	r2, r3
 8004008:	f7fd fab3 	bl	8001572 <_write>
 800400c:	1c43      	adds	r3, r0, #1
 800400e:	d102      	bne.n	8004016 <_write_r+0x1e>
 8004010:	682b      	ldr	r3, [r5, #0]
 8004012:	b103      	cbz	r3, 8004016 <_write_r+0x1e>
 8004014:	6023      	str	r3, [r4, #0]
 8004016:	bd38      	pop	{r3, r4, r5, pc}
 8004018:	200003b8 	.word	0x200003b8

0800401c <__errno>:
 800401c:	4b01      	ldr	r3, [pc, #4]	@ (8004024 <__errno+0x8>)
 800401e:	6818      	ldr	r0, [r3, #0]
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	20000018 	.word	0x20000018

08004028 <__libc_init_array>:
 8004028:	b570      	push	{r4, r5, r6, lr}
 800402a:	4d0d      	ldr	r5, [pc, #52]	@ (8004060 <__libc_init_array+0x38>)
 800402c:	4c0d      	ldr	r4, [pc, #52]	@ (8004064 <__libc_init_array+0x3c>)
 800402e:	1b64      	subs	r4, r4, r5
 8004030:	10a4      	asrs	r4, r4, #2
 8004032:	2600      	movs	r6, #0
 8004034:	42a6      	cmp	r6, r4
 8004036:	d109      	bne.n	800404c <__libc_init_array+0x24>
 8004038:	4d0b      	ldr	r5, [pc, #44]	@ (8004068 <__libc_init_array+0x40>)
 800403a:	4c0c      	ldr	r4, [pc, #48]	@ (800406c <__libc_init_array+0x44>)
 800403c:	f003 fb76 	bl	800772c <_init>
 8004040:	1b64      	subs	r4, r4, r5
 8004042:	10a4      	asrs	r4, r4, #2
 8004044:	2600      	movs	r6, #0
 8004046:	42a6      	cmp	r6, r4
 8004048:	d105      	bne.n	8004056 <__libc_init_array+0x2e>
 800404a:	bd70      	pop	{r4, r5, r6, pc}
 800404c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004050:	4798      	blx	r3
 8004052:	3601      	adds	r6, #1
 8004054:	e7ee      	b.n	8004034 <__libc_init_array+0xc>
 8004056:	f855 3b04 	ldr.w	r3, [r5], #4
 800405a:	4798      	blx	r3
 800405c:	3601      	adds	r6, #1
 800405e:	e7f2      	b.n	8004046 <__libc_init_array+0x1e>
 8004060:	08007bc4 	.word	0x08007bc4
 8004064:	08007bc4 	.word	0x08007bc4
 8004068:	08007bc4 	.word	0x08007bc4
 800406c:	08007bc8 	.word	0x08007bc8

08004070 <__retarget_lock_init_recursive>:
 8004070:	4770      	bx	lr

08004072 <__retarget_lock_acquire_recursive>:
 8004072:	4770      	bx	lr

08004074 <__retarget_lock_release_recursive>:
 8004074:	4770      	bx	lr
	...

08004078 <nanf>:
 8004078:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004080 <nanf+0x8>
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	7fc00000 	.word	0x7fc00000

08004084 <quorem>:
 8004084:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004088:	6903      	ldr	r3, [r0, #16]
 800408a:	690c      	ldr	r4, [r1, #16]
 800408c:	42a3      	cmp	r3, r4
 800408e:	4607      	mov	r7, r0
 8004090:	db7e      	blt.n	8004190 <quorem+0x10c>
 8004092:	3c01      	subs	r4, #1
 8004094:	f101 0814 	add.w	r8, r1, #20
 8004098:	00a3      	lsls	r3, r4, #2
 800409a:	f100 0514 	add.w	r5, r0, #20
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80040a4:	9301      	str	r3, [sp, #4]
 80040a6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80040aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80040ae:	3301      	adds	r3, #1
 80040b0:	429a      	cmp	r2, r3
 80040b2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80040b6:	fbb2 f6f3 	udiv	r6, r2, r3
 80040ba:	d32e      	bcc.n	800411a <quorem+0x96>
 80040bc:	f04f 0a00 	mov.w	sl, #0
 80040c0:	46c4      	mov	ip, r8
 80040c2:	46ae      	mov	lr, r5
 80040c4:	46d3      	mov	fp, sl
 80040c6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80040ca:	b298      	uxth	r0, r3
 80040cc:	fb06 a000 	mla	r0, r6, r0, sl
 80040d0:	0c02      	lsrs	r2, r0, #16
 80040d2:	0c1b      	lsrs	r3, r3, #16
 80040d4:	fb06 2303 	mla	r3, r6, r3, r2
 80040d8:	f8de 2000 	ldr.w	r2, [lr]
 80040dc:	b280      	uxth	r0, r0
 80040de:	b292      	uxth	r2, r2
 80040e0:	1a12      	subs	r2, r2, r0
 80040e2:	445a      	add	r2, fp
 80040e4:	f8de 0000 	ldr.w	r0, [lr]
 80040e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80040f2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80040f6:	b292      	uxth	r2, r2
 80040f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80040fc:	45e1      	cmp	r9, ip
 80040fe:	f84e 2b04 	str.w	r2, [lr], #4
 8004102:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004106:	d2de      	bcs.n	80040c6 <quorem+0x42>
 8004108:	9b00      	ldr	r3, [sp, #0]
 800410a:	58eb      	ldr	r3, [r5, r3]
 800410c:	b92b      	cbnz	r3, 800411a <quorem+0x96>
 800410e:	9b01      	ldr	r3, [sp, #4]
 8004110:	3b04      	subs	r3, #4
 8004112:	429d      	cmp	r5, r3
 8004114:	461a      	mov	r2, r3
 8004116:	d32f      	bcc.n	8004178 <quorem+0xf4>
 8004118:	613c      	str	r4, [r7, #16]
 800411a:	4638      	mov	r0, r7
 800411c:	f001 f9c8 	bl	80054b0 <__mcmp>
 8004120:	2800      	cmp	r0, #0
 8004122:	db25      	blt.n	8004170 <quorem+0xec>
 8004124:	4629      	mov	r1, r5
 8004126:	2000      	movs	r0, #0
 8004128:	f858 2b04 	ldr.w	r2, [r8], #4
 800412c:	f8d1 c000 	ldr.w	ip, [r1]
 8004130:	fa1f fe82 	uxth.w	lr, r2
 8004134:	fa1f f38c 	uxth.w	r3, ip
 8004138:	eba3 030e 	sub.w	r3, r3, lr
 800413c:	4403      	add	r3, r0
 800413e:	0c12      	lsrs	r2, r2, #16
 8004140:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004144:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004148:	b29b      	uxth	r3, r3
 800414a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800414e:	45c1      	cmp	r9, r8
 8004150:	f841 3b04 	str.w	r3, [r1], #4
 8004154:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004158:	d2e6      	bcs.n	8004128 <quorem+0xa4>
 800415a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800415e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004162:	b922      	cbnz	r2, 800416e <quorem+0xea>
 8004164:	3b04      	subs	r3, #4
 8004166:	429d      	cmp	r5, r3
 8004168:	461a      	mov	r2, r3
 800416a:	d30b      	bcc.n	8004184 <quorem+0x100>
 800416c:	613c      	str	r4, [r7, #16]
 800416e:	3601      	adds	r6, #1
 8004170:	4630      	mov	r0, r6
 8004172:	b003      	add	sp, #12
 8004174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004178:	6812      	ldr	r2, [r2, #0]
 800417a:	3b04      	subs	r3, #4
 800417c:	2a00      	cmp	r2, #0
 800417e:	d1cb      	bne.n	8004118 <quorem+0x94>
 8004180:	3c01      	subs	r4, #1
 8004182:	e7c6      	b.n	8004112 <quorem+0x8e>
 8004184:	6812      	ldr	r2, [r2, #0]
 8004186:	3b04      	subs	r3, #4
 8004188:	2a00      	cmp	r2, #0
 800418a:	d1ef      	bne.n	800416c <quorem+0xe8>
 800418c:	3c01      	subs	r4, #1
 800418e:	e7ea      	b.n	8004166 <quorem+0xe2>
 8004190:	2000      	movs	r0, #0
 8004192:	e7ee      	b.n	8004172 <quorem+0xee>
 8004194:	0000      	movs	r0, r0
	...

08004198 <_dtoa_r>:
 8004198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800419c:	69c7      	ldr	r7, [r0, #28]
 800419e:	b097      	sub	sp, #92	@ 0x5c
 80041a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80041a4:	ec55 4b10 	vmov	r4, r5, d0
 80041a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80041aa:	9107      	str	r1, [sp, #28]
 80041ac:	4681      	mov	r9, r0
 80041ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80041b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80041b2:	b97f      	cbnz	r7, 80041d4 <_dtoa_r+0x3c>
 80041b4:	2010      	movs	r0, #16
 80041b6:	f000 fe09 	bl	8004dcc <malloc>
 80041ba:	4602      	mov	r2, r0
 80041bc:	f8c9 001c 	str.w	r0, [r9, #28]
 80041c0:	b920      	cbnz	r0, 80041cc <_dtoa_r+0x34>
 80041c2:	4ba9      	ldr	r3, [pc, #676]	@ (8004468 <_dtoa_r+0x2d0>)
 80041c4:	21ef      	movs	r1, #239	@ 0xef
 80041c6:	48a9      	ldr	r0, [pc, #676]	@ (800446c <_dtoa_r+0x2d4>)
 80041c8:	f002 fc3a 	bl	8006a40 <__assert_func>
 80041cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80041d0:	6007      	str	r7, [r0, #0]
 80041d2:	60c7      	str	r7, [r0, #12]
 80041d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80041d8:	6819      	ldr	r1, [r3, #0]
 80041da:	b159      	cbz	r1, 80041f4 <_dtoa_r+0x5c>
 80041dc:	685a      	ldr	r2, [r3, #4]
 80041de:	604a      	str	r2, [r1, #4]
 80041e0:	2301      	movs	r3, #1
 80041e2:	4093      	lsls	r3, r2
 80041e4:	608b      	str	r3, [r1, #8]
 80041e6:	4648      	mov	r0, r9
 80041e8:	f000 fee6 	bl	8004fb8 <_Bfree>
 80041ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	1e2b      	subs	r3, r5, #0
 80041f6:	bfb9      	ittee	lt
 80041f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80041fc:	9305      	strlt	r3, [sp, #20]
 80041fe:	2300      	movge	r3, #0
 8004200:	6033      	strge	r3, [r6, #0]
 8004202:	9f05      	ldr	r7, [sp, #20]
 8004204:	4b9a      	ldr	r3, [pc, #616]	@ (8004470 <_dtoa_r+0x2d8>)
 8004206:	bfbc      	itt	lt
 8004208:	2201      	movlt	r2, #1
 800420a:	6032      	strlt	r2, [r6, #0]
 800420c:	43bb      	bics	r3, r7
 800420e:	d112      	bne.n	8004236 <_dtoa_r+0x9e>
 8004210:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004212:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004216:	6013      	str	r3, [r2, #0]
 8004218:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800421c:	4323      	orrs	r3, r4
 800421e:	f000 855a 	beq.w	8004cd6 <_dtoa_r+0xb3e>
 8004222:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004224:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004484 <_dtoa_r+0x2ec>
 8004228:	2b00      	cmp	r3, #0
 800422a:	f000 855c 	beq.w	8004ce6 <_dtoa_r+0xb4e>
 800422e:	f10a 0303 	add.w	r3, sl, #3
 8004232:	f000 bd56 	b.w	8004ce2 <_dtoa_r+0xb4a>
 8004236:	ed9d 7b04 	vldr	d7, [sp, #16]
 800423a:	2200      	movs	r2, #0
 800423c:	ec51 0b17 	vmov	r0, r1, d7
 8004240:	2300      	movs	r3, #0
 8004242:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004246:	f7fc fc5f 	bl	8000b08 <__aeabi_dcmpeq>
 800424a:	4680      	mov	r8, r0
 800424c:	b158      	cbz	r0, 8004266 <_dtoa_r+0xce>
 800424e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004250:	2301      	movs	r3, #1
 8004252:	6013      	str	r3, [r2, #0]
 8004254:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004256:	b113      	cbz	r3, 800425e <_dtoa_r+0xc6>
 8004258:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800425a:	4b86      	ldr	r3, [pc, #536]	@ (8004474 <_dtoa_r+0x2dc>)
 800425c:	6013      	str	r3, [r2, #0]
 800425e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004488 <_dtoa_r+0x2f0>
 8004262:	f000 bd40 	b.w	8004ce6 <_dtoa_r+0xb4e>
 8004266:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800426a:	aa14      	add	r2, sp, #80	@ 0x50
 800426c:	a915      	add	r1, sp, #84	@ 0x54
 800426e:	4648      	mov	r0, r9
 8004270:	f001 fa3e 	bl	80056f0 <__d2b>
 8004274:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004278:	9002      	str	r0, [sp, #8]
 800427a:	2e00      	cmp	r6, #0
 800427c:	d078      	beq.n	8004370 <_dtoa_r+0x1d8>
 800427e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004280:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004284:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004288:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800428c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004290:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004294:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004298:	4619      	mov	r1, r3
 800429a:	2200      	movs	r2, #0
 800429c:	4b76      	ldr	r3, [pc, #472]	@ (8004478 <_dtoa_r+0x2e0>)
 800429e:	f7fc f813 	bl	80002c8 <__aeabi_dsub>
 80042a2:	a36b      	add	r3, pc, #428	@ (adr r3, 8004450 <_dtoa_r+0x2b8>)
 80042a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a8:	f7fc f9c6 	bl	8000638 <__aeabi_dmul>
 80042ac:	a36a      	add	r3, pc, #424	@ (adr r3, 8004458 <_dtoa_r+0x2c0>)
 80042ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b2:	f7fc f80b 	bl	80002cc <__adddf3>
 80042b6:	4604      	mov	r4, r0
 80042b8:	4630      	mov	r0, r6
 80042ba:	460d      	mov	r5, r1
 80042bc:	f7fc f952 	bl	8000564 <__aeabi_i2d>
 80042c0:	a367      	add	r3, pc, #412	@ (adr r3, 8004460 <_dtoa_r+0x2c8>)
 80042c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c6:	f7fc f9b7 	bl	8000638 <__aeabi_dmul>
 80042ca:	4602      	mov	r2, r0
 80042cc:	460b      	mov	r3, r1
 80042ce:	4620      	mov	r0, r4
 80042d0:	4629      	mov	r1, r5
 80042d2:	f7fb fffb 	bl	80002cc <__adddf3>
 80042d6:	4604      	mov	r4, r0
 80042d8:	460d      	mov	r5, r1
 80042da:	f7fc fc5d 	bl	8000b98 <__aeabi_d2iz>
 80042de:	2200      	movs	r2, #0
 80042e0:	4607      	mov	r7, r0
 80042e2:	2300      	movs	r3, #0
 80042e4:	4620      	mov	r0, r4
 80042e6:	4629      	mov	r1, r5
 80042e8:	f7fc fc18 	bl	8000b1c <__aeabi_dcmplt>
 80042ec:	b140      	cbz	r0, 8004300 <_dtoa_r+0x168>
 80042ee:	4638      	mov	r0, r7
 80042f0:	f7fc f938 	bl	8000564 <__aeabi_i2d>
 80042f4:	4622      	mov	r2, r4
 80042f6:	462b      	mov	r3, r5
 80042f8:	f7fc fc06 	bl	8000b08 <__aeabi_dcmpeq>
 80042fc:	b900      	cbnz	r0, 8004300 <_dtoa_r+0x168>
 80042fe:	3f01      	subs	r7, #1
 8004300:	2f16      	cmp	r7, #22
 8004302:	d852      	bhi.n	80043aa <_dtoa_r+0x212>
 8004304:	4b5d      	ldr	r3, [pc, #372]	@ (800447c <_dtoa_r+0x2e4>)
 8004306:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800430a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004312:	f7fc fc03 	bl	8000b1c <__aeabi_dcmplt>
 8004316:	2800      	cmp	r0, #0
 8004318:	d049      	beq.n	80043ae <_dtoa_r+0x216>
 800431a:	3f01      	subs	r7, #1
 800431c:	2300      	movs	r3, #0
 800431e:	9310      	str	r3, [sp, #64]	@ 0x40
 8004320:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004322:	1b9b      	subs	r3, r3, r6
 8004324:	1e5a      	subs	r2, r3, #1
 8004326:	bf45      	ittet	mi
 8004328:	f1c3 0301 	rsbmi	r3, r3, #1
 800432c:	9300      	strmi	r3, [sp, #0]
 800432e:	2300      	movpl	r3, #0
 8004330:	2300      	movmi	r3, #0
 8004332:	9206      	str	r2, [sp, #24]
 8004334:	bf54      	ite	pl
 8004336:	9300      	strpl	r3, [sp, #0]
 8004338:	9306      	strmi	r3, [sp, #24]
 800433a:	2f00      	cmp	r7, #0
 800433c:	db39      	blt.n	80043b2 <_dtoa_r+0x21a>
 800433e:	9b06      	ldr	r3, [sp, #24]
 8004340:	970d      	str	r7, [sp, #52]	@ 0x34
 8004342:	443b      	add	r3, r7
 8004344:	9306      	str	r3, [sp, #24]
 8004346:	2300      	movs	r3, #0
 8004348:	9308      	str	r3, [sp, #32]
 800434a:	9b07      	ldr	r3, [sp, #28]
 800434c:	2b09      	cmp	r3, #9
 800434e:	d863      	bhi.n	8004418 <_dtoa_r+0x280>
 8004350:	2b05      	cmp	r3, #5
 8004352:	bfc4      	itt	gt
 8004354:	3b04      	subgt	r3, #4
 8004356:	9307      	strgt	r3, [sp, #28]
 8004358:	9b07      	ldr	r3, [sp, #28]
 800435a:	f1a3 0302 	sub.w	r3, r3, #2
 800435e:	bfcc      	ite	gt
 8004360:	2400      	movgt	r4, #0
 8004362:	2401      	movle	r4, #1
 8004364:	2b03      	cmp	r3, #3
 8004366:	d863      	bhi.n	8004430 <_dtoa_r+0x298>
 8004368:	e8df f003 	tbb	[pc, r3]
 800436c:	2b375452 	.word	0x2b375452
 8004370:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004374:	441e      	add	r6, r3
 8004376:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800437a:	2b20      	cmp	r3, #32
 800437c:	bfc1      	itttt	gt
 800437e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004382:	409f      	lslgt	r7, r3
 8004384:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004388:	fa24 f303 	lsrgt.w	r3, r4, r3
 800438c:	bfd6      	itet	le
 800438e:	f1c3 0320 	rsble	r3, r3, #32
 8004392:	ea47 0003 	orrgt.w	r0, r7, r3
 8004396:	fa04 f003 	lslle.w	r0, r4, r3
 800439a:	f7fc f8d3 	bl	8000544 <__aeabi_ui2d>
 800439e:	2201      	movs	r2, #1
 80043a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80043a4:	3e01      	subs	r6, #1
 80043a6:	9212      	str	r2, [sp, #72]	@ 0x48
 80043a8:	e776      	b.n	8004298 <_dtoa_r+0x100>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e7b7      	b.n	800431e <_dtoa_r+0x186>
 80043ae:	9010      	str	r0, [sp, #64]	@ 0x40
 80043b0:	e7b6      	b.n	8004320 <_dtoa_r+0x188>
 80043b2:	9b00      	ldr	r3, [sp, #0]
 80043b4:	1bdb      	subs	r3, r3, r7
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	427b      	negs	r3, r7
 80043ba:	9308      	str	r3, [sp, #32]
 80043bc:	2300      	movs	r3, #0
 80043be:	930d      	str	r3, [sp, #52]	@ 0x34
 80043c0:	e7c3      	b.n	800434a <_dtoa_r+0x1b2>
 80043c2:	2301      	movs	r3, #1
 80043c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80043c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80043c8:	eb07 0b03 	add.w	fp, r7, r3
 80043cc:	f10b 0301 	add.w	r3, fp, #1
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	9303      	str	r3, [sp, #12]
 80043d4:	bfb8      	it	lt
 80043d6:	2301      	movlt	r3, #1
 80043d8:	e006      	b.n	80043e8 <_dtoa_r+0x250>
 80043da:	2301      	movs	r3, #1
 80043dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80043de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	dd28      	ble.n	8004436 <_dtoa_r+0x29e>
 80043e4:	469b      	mov	fp, r3
 80043e6:	9303      	str	r3, [sp, #12]
 80043e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80043ec:	2100      	movs	r1, #0
 80043ee:	2204      	movs	r2, #4
 80043f0:	f102 0514 	add.w	r5, r2, #20
 80043f4:	429d      	cmp	r5, r3
 80043f6:	d926      	bls.n	8004446 <_dtoa_r+0x2ae>
 80043f8:	6041      	str	r1, [r0, #4]
 80043fa:	4648      	mov	r0, r9
 80043fc:	f000 fd9c 	bl	8004f38 <_Balloc>
 8004400:	4682      	mov	sl, r0
 8004402:	2800      	cmp	r0, #0
 8004404:	d142      	bne.n	800448c <_dtoa_r+0x2f4>
 8004406:	4b1e      	ldr	r3, [pc, #120]	@ (8004480 <_dtoa_r+0x2e8>)
 8004408:	4602      	mov	r2, r0
 800440a:	f240 11af 	movw	r1, #431	@ 0x1af
 800440e:	e6da      	b.n	80041c6 <_dtoa_r+0x2e>
 8004410:	2300      	movs	r3, #0
 8004412:	e7e3      	b.n	80043dc <_dtoa_r+0x244>
 8004414:	2300      	movs	r3, #0
 8004416:	e7d5      	b.n	80043c4 <_dtoa_r+0x22c>
 8004418:	2401      	movs	r4, #1
 800441a:	2300      	movs	r3, #0
 800441c:	9307      	str	r3, [sp, #28]
 800441e:	9409      	str	r4, [sp, #36]	@ 0x24
 8004420:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8004424:	2200      	movs	r2, #0
 8004426:	f8cd b00c 	str.w	fp, [sp, #12]
 800442a:	2312      	movs	r3, #18
 800442c:	920c      	str	r2, [sp, #48]	@ 0x30
 800442e:	e7db      	b.n	80043e8 <_dtoa_r+0x250>
 8004430:	2301      	movs	r3, #1
 8004432:	9309      	str	r3, [sp, #36]	@ 0x24
 8004434:	e7f4      	b.n	8004420 <_dtoa_r+0x288>
 8004436:	f04f 0b01 	mov.w	fp, #1
 800443a:	f8cd b00c 	str.w	fp, [sp, #12]
 800443e:	465b      	mov	r3, fp
 8004440:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004444:	e7d0      	b.n	80043e8 <_dtoa_r+0x250>
 8004446:	3101      	adds	r1, #1
 8004448:	0052      	lsls	r2, r2, #1
 800444a:	e7d1      	b.n	80043f0 <_dtoa_r+0x258>
 800444c:	f3af 8000 	nop.w
 8004450:	636f4361 	.word	0x636f4361
 8004454:	3fd287a7 	.word	0x3fd287a7
 8004458:	8b60c8b3 	.word	0x8b60c8b3
 800445c:	3fc68a28 	.word	0x3fc68a28
 8004460:	509f79fb 	.word	0x509f79fb
 8004464:	3fd34413 	.word	0x3fd34413
 8004468:	080077d6 	.word	0x080077d6
 800446c:	080077ed 	.word	0x080077ed
 8004470:	7ff00000 	.word	0x7ff00000
 8004474:	080077a1 	.word	0x080077a1
 8004478:	3ff80000 	.word	0x3ff80000
 800447c:	080079a0 	.word	0x080079a0
 8004480:	08007845 	.word	0x08007845
 8004484:	080077d2 	.word	0x080077d2
 8004488:	080077a0 	.word	0x080077a0
 800448c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004490:	6018      	str	r0, [r3, #0]
 8004492:	9b03      	ldr	r3, [sp, #12]
 8004494:	2b0e      	cmp	r3, #14
 8004496:	f200 80a1 	bhi.w	80045dc <_dtoa_r+0x444>
 800449a:	2c00      	cmp	r4, #0
 800449c:	f000 809e 	beq.w	80045dc <_dtoa_r+0x444>
 80044a0:	2f00      	cmp	r7, #0
 80044a2:	dd33      	ble.n	800450c <_dtoa_r+0x374>
 80044a4:	4b9c      	ldr	r3, [pc, #624]	@ (8004718 <_dtoa_r+0x580>)
 80044a6:	f007 020f 	and.w	r2, r7, #15
 80044aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80044ae:	ed93 7b00 	vldr	d7, [r3]
 80044b2:	05f8      	lsls	r0, r7, #23
 80044b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80044b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80044bc:	d516      	bpl.n	80044ec <_dtoa_r+0x354>
 80044be:	4b97      	ldr	r3, [pc, #604]	@ (800471c <_dtoa_r+0x584>)
 80044c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80044c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80044c8:	f7fc f9e0 	bl	800088c <__aeabi_ddiv>
 80044cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80044d0:	f004 040f 	and.w	r4, r4, #15
 80044d4:	2603      	movs	r6, #3
 80044d6:	4d91      	ldr	r5, [pc, #580]	@ (800471c <_dtoa_r+0x584>)
 80044d8:	b954      	cbnz	r4, 80044f0 <_dtoa_r+0x358>
 80044da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80044de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80044e2:	f7fc f9d3 	bl	800088c <__aeabi_ddiv>
 80044e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80044ea:	e028      	b.n	800453e <_dtoa_r+0x3a6>
 80044ec:	2602      	movs	r6, #2
 80044ee:	e7f2      	b.n	80044d6 <_dtoa_r+0x33e>
 80044f0:	07e1      	lsls	r1, r4, #31
 80044f2:	d508      	bpl.n	8004506 <_dtoa_r+0x36e>
 80044f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80044f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80044fc:	f7fc f89c 	bl	8000638 <__aeabi_dmul>
 8004500:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004504:	3601      	adds	r6, #1
 8004506:	1064      	asrs	r4, r4, #1
 8004508:	3508      	adds	r5, #8
 800450a:	e7e5      	b.n	80044d8 <_dtoa_r+0x340>
 800450c:	f000 80af 	beq.w	800466e <_dtoa_r+0x4d6>
 8004510:	427c      	negs	r4, r7
 8004512:	4b81      	ldr	r3, [pc, #516]	@ (8004718 <_dtoa_r+0x580>)
 8004514:	4d81      	ldr	r5, [pc, #516]	@ (800471c <_dtoa_r+0x584>)
 8004516:	f004 020f 	and.w	r2, r4, #15
 800451a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800451e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004522:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004526:	f7fc f887 	bl	8000638 <__aeabi_dmul>
 800452a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800452e:	1124      	asrs	r4, r4, #4
 8004530:	2300      	movs	r3, #0
 8004532:	2602      	movs	r6, #2
 8004534:	2c00      	cmp	r4, #0
 8004536:	f040 808f 	bne.w	8004658 <_dtoa_r+0x4c0>
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1d3      	bne.n	80044e6 <_dtoa_r+0x34e>
 800453e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004540:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004544:	2b00      	cmp	r3, #0
 8004546:	f000 8094 	beq.w	8004672 <_dtoa_r+0x4da>
 800454a:	4b75      	ldr	r3, [pc, #468]	@ (8004720 <_dtoa_r+0x588>)
 800454c:	2200      	movs	r2, #0
 800454e:	4620      	mov	r0, r4
 8004550:	4629      	mov	r1, r5
 8004552:	f7fc fae3 	bl	8000b1c <__aeabi_dcmplt>
 8004556:	2800      	cmp	r0, #0
 8004558:	f000 808b 	beq.w	8004672 <_dtoa_r+0x4da>
 800455c:	9b03      	ldr	r3, [sp, #12]
 800455e:	2b00      	cmp	r3, #0
 8004560:	f000 8087 	beq.w	8004672 <_dtoa_r+0x4da>
 8004564:	f1bb 0f00 	cmp.w	fp, #0
 8004568:	dd34      	ble.n	80045d4 <_dtoa_r+0x43c>
 800456a:	4620      	mov	r0, r4
 800456c:	4b6d      	ldr	r3, [pc, #436]	@ (8004724 <_dtoa_r+0x58c>)
 800456e:	2200      	movs	r2, #0
 8004570:	4629      	mov	r1, r5
 8004572:	f7fc f861 	bl	8000638 <__aeabi_dmul>
 8004576:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800457a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800457e:	3601      	adds	r6, #1
 8004580:	465c      	mov	r4, fp
 8004582:	4630      	mov	r0, r6
 8004584:	f7fb ffee 	bl	8000564 <__aeabi_i2d>
 8004588:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800458c:	f7fc f854 	bl	8000638 <__aeabi_dmul>
 8004590:	4b65      	ldr	r3, [pc, #404]	@ (8004728 <_dtoa_r+0x590>)
 8004592:	2200      	movs	r2, #0
 8004594:	f7fb fe9a 	bl	80002cc <__adddf3>
 8004598:	4605      	mov	r5, r0
 800459a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800459e:	2c00      	cmp	r4, #0
 80045a0:	d16a      	bne.n	8004678 <_dtoa_r+0x4e0>
 80045a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045a6:	4b61      	ldr	r3, [pc, #388]	@ (800472c <_dtoa_r+0x594>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	f7fb fe8d 	bl	80002c8 <__aeabi_dsub>
 80045ae:	4602      	mov	r2, r0
 80045b0:	460b      	mov	r3, r1
 80045b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80045b6:	462a      	mov	r2, r5
 80045b8:	4633      	mov	r3, r6
 80045ba:	f7fc facd 	bl	8000b58 <__aeabi_dcmpgt>
 80045be:	2800      	cmp	r0, #0
 80045c0:	f040 8298 	bne.w	8004af4 <_dtoa_r+0x95c>
 80045c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045c8:	462a      	mov	r2, r5
 80045ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80045ce:	f7fc faa5 	bl	8000b1c <__aeabi_dcmplt>
 80045d2:	bb38      	cbnz	r0, 8004624 <_dtoa_r+0x48c>
 80045d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80045d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80045dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80045de:	2b00      	cmp	r3, #0
 80045e0:	f2c0 8157 	blt.w	8004892 <_dtoa_r+0x6fa>
 80045e4:	2f0e      	cmp	r7, #14
 80045e6:	f300 8154 	bgt.w	8004892 <_dtoa_r+0x6fa>
 80045ea:	4b4b      	ldr	r3, [pc, #300]	@ (8004718 <_dtoa_r+0x580>)
 80045ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80045f0:	ed93 7b00 	vldr	d7, [r3]
 80045f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	ed8d 7b00 	vstr	d7, [sp]
 80045fc:	f280 80e5 	bge.w	80047ca <_dtoa_r+0x632>
 8004600:	9b03      	ldr	r3, [sp, #12]
 8004602:	2b00      	cmp	r3, #0
 8004604:	f300 80e1 	bgt.w	80047ca <_dtoa_r+0x632>
 8004608:	d10c      	bne.n	8004624 <_dtoa_r+0x48c>
 800460a:	4b48      	ldr	r3, [pc, #288]	@ (800472c <_dtoa_r+0x594>)
 800460c:	2200      	movs	r2, #0
 800460e:	ec51 0b17 	vmov	r0, r1, d7
 8004612:	f7fc f811 	bl	8000638 <__aeabi_dmul>
 8004616:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800461a:	f7fc fa93 	bl	8000b44 <__aeabi_dcmpge>
 800461e:	2800      	cmp	r0, #0
 8004620:	f000 8266 	beq.w	8004af0 <_dtoa_r+0x958>
 8004624:	2400      	movs	r4, #0
 8004626:	4625      	mov	r5, r4
 8004628:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800462a:	4656      	mov	r6, sl
 800462c:	ea6f 0803 	mvn.w	r8, r3
 8004630:	2700      	movs	r7, #0
 8004632:	4621      	mov	r1, r4
 8004634:	4648      	mov	r0, r9
 8004636:	f000 fcbf 	bl	8004fb8 <_Bfree>
 800463a:	2d00      	cmp	r5, #0
 800463c:	f000 80bd 	beq.w	80047ba <_dtoa_r+0x622>
 8004640:	b12f      	cbz	r7, 800464e <_dtoa_r+0x4b6>
 8004642:	42af      	cmp	r7, r5
 8004644:	d003      	beq.n	800464e <_dtoa_r+0x4b6>
 8004646:	4639      	mov	r1, r7
 8004648:	4648      	mov	r0, r9
 800464a:	f000 fcb5 	bl	8004fb8 <_Bfree>
 800464e:	4629      	mov	r1, r5
 8004650:	4648      	mov	r0, r9
 8004652:	f000 fcb1 	bl	8004fb8 <_Bfree>
 8004656:	e0b0      	b.n	80047ba <_dtoa_r+0x622>
 8004658:	07e2      	lsls	r2, r4, #31
 800465a:	d505      	bpl.n	8004668 <_dtoa_r+0x4d0>
 800465c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004660:	f7fb ffea 	bl	8000638 <__aeabi_dmul>
 8004664:	3601      	adds	r6, #1
 8004666:	2301      	movs	r3, #1
 8004668:	1064      	asrs	r4, r4, #1
 800466a:	3508      	adds	r5, #8
 800466c:	e762      	b.n	8004534 <_dtoa_r+0x39c>
 800466e:	2602      	movs	r6, #2
 8004670:	e765      	b.n	800453e <_dtoa_r+0x3a6>
 8004672:	9c03      	ldr	r4, [sp, #12]
 8004674:	46b8      	mov	r8, r7
 8004676:	e784      	b.n	8004582 <_dtoa_r+0x3ea>
 8004678:	4b27      	ldr	r3, [pc, #156]	@ (8004718 <_dtoa_r+0x580>)
 800467a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800467c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004680:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004684:	4454      	add	r4, sl
 8004686:	2900      	cmp	r1, #0
 8004688:	d054      	beq.n	8004734 <_dtoa_r+0x59c>
 800468a:	4929      	ldr	r1, [pc, #164]	@ (8004730 <_dtoa_r+0x598>)
 800468c:	2000      	movs	r0, #0
 800468e:	f7fc f8fd 	bl	800088c <__aeabi_ddiv>
 8004692:	4633      	mov	r3, r6
 8004694:	462a      	mov	r2, r5
 8004696:	f7fb fe17 	bl	80002c8 <__aeabi_dsub>
 800469a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800469e:	4656      	mov	r6, sl
 80046a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046a4:	f7fc fa78 	bl	8000b98 <__aeabi_d2iz>
 80046a8:	4605      	mov	r5, r0
 80046aa:	f7fb ff5b 	bl	8000564 <__aeabi_i2d>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046b6:	f7fb fe07 	bl	80002c8 <__aeabi_dsub>
 80046ba:	3530      	adds	r5, #48	@ 0x30
 80046bc:	4602      	mov	r2, r0
 80046be:	460b      	mov	r3, r1
 80046c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80046c4:	f806 5b01 	strb.w	r5, [r6], #1
 80046c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80046cc:	f7fc fa26 	bl	8000b1c <__aeabi_dcmplt>
 80046d0:	2800      	cmp	r0, #0
 80046d2:	d172      	bne.n	80047ba <_dtoa_r+0x622>
 80046d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046d8:	4911      	ldr	r1, [pc, #68]	@ (8004720 <_dtoa_r+0x588>)
 80046da:	2000      	movs	r0, #0
 80046dc:	f7fb fdf4 	bl	80002c8 <__aeabi_dsub>
 80046e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80046e4:	f7fc fa1a 	bl	8000b1c <__aeabi_dcmplt>
 80046e8:	2800      	cmp	r0, #0
 80046ea:	f040 80b4 	bne.w	8004856 <_dtoa_r+0x6be>
 80046ee:	42a6      	cmp	r6, r4
 80046f0:	f43f af70 	beq.w	80045d4 <_dtoa_r+0x43c>
 80046f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80046f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004724 <_dtoa_r+0x58c>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	f7fb ff9c 	bl	8000638 <__aeabi_dmul>
 8004700:	4b08      	ldr	r3, [pc, #32]	@ (8004724 <_dtoa_r+0x58c>)
 8004702:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004706:	2200      	movs	r2, #0
 8004708:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800470c:	f7fb ff94 	bl	8000638 <__aeabi_dmul>
 8004710:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004714:	e7c4      	b.n	80046a0 <_dtoa_r+0x508>
 8004716:	bf00      	nop
 8004718:	080079a0 	.word	0x080079a0
 800471c:	08007978 	.word	0x08007978
 8004720:	3ff00000 	.word	0x3ff00000
 8004724:	40240000 	.word	0x40240000
 8004728:	401c0000 	.word	0x401c0000
 800472c:	40140000 	.word	0x40140000
 8004730:	3fe00000 	.word	0x3fe00000
 8004734:	4631      	mov	r1, r6
 8004736:	4628      	mov	r0, r5
 8004738:	f7fb ff7e 	bl	8000638 <__aeabi_dmul>
 800473c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004740:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004742:	4656      	mov	r6, sl
 8004744:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004748:	f7fc fa26 	bl	8000b98 <__aeabi_d2iz>
 800474c:	4605      	mov	r5, r0
 800474e:	f7fb ff09 	bl	8000564 <__aeabi_i2d>
 8004752:	4602      	mov	r2, r0
 8004754:	460b      	mov	r3, r1
 8004756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800475a:	f7fb fdb5 	bl	80002c8 <__aeabi_dsub>
 800475e:	3530      	adds	r5, #48	@ 0x30
 8004760:	f806 5b01 	strb.w	r5, [r6], #1
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	42a6      	cmp	r6, r4
 800476a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800476e:	f04f 0200 	mov.w	r2, #0
 8004772:	d124      	bne.n	80047be <_dtoa_r+0x626>
 8004774:	4baf      	ldr	r3, [pc, #700]	@ (8004a34 <_dtoa_r+0x89c>)
 8004776:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800477a:	f7fb fda7 	bl	80002cc <__adddf3>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004786:	f7fc f9e7 	bl	8000b58 <__aeabi_dcmpgt>
 800478a:	2800      	cmp	r0, #0
 800478c:	d163      	bne.n	8004856 <_dtoa_r+0x6be>
 800478e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004792:	49a8      	ldr	r1, [pc, #672]	@ (8004a34 <_dtoa_r+0x89c>)
 8004794:	2000      	movs	r0, #0
 8004796:	f7fb fd97 	bl	80002c8 <__aeabi_dsub>
 800479a:	4602      	mov	r2, r0
 800479c:	460b      	mov	r3, r1
 800479e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80047a2:	f7fc f9bb 	bl	8000b1c <__aeabi_dcmplt>
 80047a6:	2800      	cmp	r0, #0
 80047a8:	f43f af14 	beq.w	80045d4 <_dtoa_r+0x43c>
 80047ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80047ae:	1e73      	subs	r3, r6, #1
 80047b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80047b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80047b6:	2b30      	cmp	r3, #48	@ 0x30
 80047b8:	d0f8      	beq.n	80047ac <_dtoa_r+0x614>
 80047ba:	4647      	mov	r7, r8
 80047bc:	e03b      	b.n	8004836 <_dtoa_r+0x69e>
 80047be:	4b9e      	ldr	r3, [pc, #632]	@ (8004a38 <_dtoa_r+0x8a0>)
 80047c0:	f7fb ff3a 	bl	8000638 <__aeabi_dmul>
 80047c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047c8:	e7bc      	b.n	8004744 <_dtoa_r+0x5ac>
 80047ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80047ce:	4656      	mov	r6, sl
 80047d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047d4:	4620      	mov	r0, r4
 80047d6:	4629      	mov	r1, r5
 80047d8:	f7fc f858 	bl	800088c <__aeabi_ddiv>
 80047dc:	f7fc f9dc 	bl	8000b98 <__aeabi_d2iz>
 80047e0:	4680      	mov	r8, r0
 80047e2:	f7fb febf 	bl	8000564 <__aeabi_i2d>
 80047e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047ea:	f7fb ff25 	bl	8000638 <__aeabi_dmul>
 80047ee:	4602      	mov	r2, r0
 80047f0:	460b      	mov	r3, r1
 80047f2:	4620      	mov	r0, r4
 80047f4:	4629      	mov	r1, r5
 80047f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80047fa:	f7fb fd65 	bl	80002c8 <__aeabi_dsub>
 80047fe:	f806 4b01 	strb.w	r4, [r6], #1
 8004802:	9d03      	ldr	r5, [sp, #12]
 8004804:	eba6 040a 	sub.w	r4, r6, sl
 8004808:	42a5      	cmp	r5, r4
 800480a:	4602      	mov	r2, r0
 800480c:	460b      	mov	r3, r1
 800480e:	d133      	bne.n	8004878 <_dtoa_r+0x6e0>
 8004810:	f7fb fd5c 	bl	80002cc <__adddf3>
 8004814:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004818:	4604      	mov	r4, r0
 800481a:	460d      	mov	r5, r1
 800481c:	f7fc f99c 	bl	8000b58 <__aeabi_dcmpgt>
 8004820:	b9c0      	cbnz	r0, 8004854 <_dtoa_r+0x6bc>
 8004822:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004826:	4620      	mov	r0, r4
 8004828:	4629      	mov	r1, r5
 800482a:	f7fc f96d 	bl	8000b08 <__aeabi_dcmpeq>
 800482e:	b110      	cbz	r0, 8004836 <_dtoa_r+0x69e>
 8004830:	f018 0f01 	tst.w	r8, #1
 8004834:	d10e      	bne.n	8004854 <_dtoa_r+0x6bc>
 8004836:	9902      	ldr	r1, [sp, #8]
 8004838:	4648      	mov	r0, r9
 800483a:	f000 fbbd 	bl	8004fb8 <_Bfree>
 800483e:	2300      	movs	r3, #0
 8004840:	7033      	strb	r3, [r6, #0]
 8004842:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004844:	3701      	adds	r7, #1
 8004846:	601f      	str	r7, [r3, #0]
 8004848:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 824b 	beq.w	8004ce6 <_dtoa_r+0xb4e>
 8004850:	601e      	str	r6, [r3, #0]
 8004852:	e248      	b.n	8004ce6 <_dtoa_r+0xb4e>
 8004854:	46b8      	mov	r8, r7
 8004856:	4633      	mov	r3, r6
 8004858:	461e      	mov	r6, r3
 800485a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800485e:	2a39      	cmp	r2, #57	@ 0x39
 8004860:	d106      	bne.n	8004870 <_dtoa_r+0x6d8>
 8004862:	459a      	cmp	sl, r3
 8004864:	d1f8      	bne.n	8004858 <_dtoa_r+0x6c0>
 8004866:	2230      	movs	r2, #48	@ 0x30
 8004868:	f108 0801 	add.w	r8, r8, #1
 800486c:	f88a 2000 	strb.w	r2, [sl]
 8004870:	781a      	ldrb	r2, [r3, #0]
 8004872:	3201      	adds	r2, #1
 8004874:	701a      	strb	r2, [r3, #0]
 8004876:	e7a0      	b.n	80047ba <_dtoa_r+0x622>
 8004878:	4b6f      	ldr	r3, [pc, #444]	@ (8004a38 <_dtoa_r+0x8a0>)
 800487a:	2200      	movs	r2, #0
 800487c:	f7fb fedc 	bl	8000638 <__aeabi_dmul>
 8004880:	2200      	movs	r2, #0
 8004882:	2300      	movs	r3, #0
 8004884:	4604      	mov	r4, r0
 8004886:	460d      	mov	r5, r1
 8004888:	f7fc f93e 	bl	8000b08 <__aeabi_dcmpeq>
 800488c:	2800      	cmp	r0, #0
 800488e:	d09f      	beq.n	80047d0 <_dtoa_r+0x638>
 8004890:	e7d1      	b.n	8004836 <_dtoa_r+0x69e>
 8004892:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004894:	2a00      	cmp	r2, #0
 8004896:	f000 80ea 	beq.w	8004a6e <_dtoa_r+0x8d6>
 800489a:	9a07      	ldr	r2, [sp, #28]
 800489c:	2a01      	cmp	r2, #1
 800489e:	f300 80cd 	bgt.w	8004a3c <_dtoa_r+0x8a4>
 80048a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80048a4:	2a00      	cmp	r2, #0
 80048a6:	f000 80c1 	beq.w	8004a2c <_dtoa_r+0x894>
 80048aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80048ae:	9c08      	ldr	r4, [sp, #32]
 80048b0:	9e00      	ldr	r6, [sp, #0]
 80048b2:	9a00      	ldr	r2, [sp, #0]
 80048b4:	441a      	add	r2, r3
 80048b6:	9200      	str	r2, [sp, #0]
 80048b8:	9a06      	ldr	r2, [sp, #24]
 80048ba:	2101      	movs	r1, #1
 80048bc:	441a      	add	r2, r3
 80048be:	4648      	mov	r0, r9
 80048c0:	9206      	str	r2, [sp, #24]
 80048c2:	f000 fc77 	bl	80051b4 <__i2b>
 80048c6:	4605      	mov	r5, r0
 80048c8:	b166      	cbz	r6, 80048e4 <_dtoa_r+0x74c>
 80048ca:	9b06      	ldr	r3, [sp, #24]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	dd09      	ble.n	80048e4 <_dtoa_r+0x74c>
 80048d0:	42b3      	cmp	r3, r6
 80048d2:	9a00      	ldr	r2, [sp, #0]
 80048d4:	bfa8      	it	ge
 80048d6:	4633      	movge	r3, r6
 80048d8:	1ad2      	subs	r2, r2, r3
 80048da:	9200      	str	r2, [sp, #0]
 80048dc:	9a06      	ldr	r2, [sp, #24]
 80048de:	1af6      	subs	r6, r6, r3
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	9306      	str	r3, [sp, #24]
 80048e4:	9b08      	ldr	r3, [sp, #32]
 80048e6:	b30b      	cbz	r3, 800492c <_dtoa_r+0x794>
 80048e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	f000 80c6 	beq.w	8004a7c <_dtoa_r+0x8e4>
 80048f0:	2c00      	cmp	r4, #0
 80048f2:	f000 80c0 	beq.w	8004a76 <_dtoa_r+0x8de>
 80048f6:	4629      	mov	r1, r5
 80048f8:	4622      	mov	r2, r4
 80048fa:	4648      	mov	r0, r9
 80048fc:	f000 fd12 	bl	8005324 <__pow5mult>
 8004900:	9a02      	ldr	r2, [sp, #8]
 8004902:	4601      	mov	r1, r0
 8004904:	4605      	mov	r5, r0
 8004906:	4648      	mov	r0, r9
 8004908:	f000 fc6a 	bl	80051e0 <__multiply>
 800490c:	9902      	ldr	r1, [sp, #8]
 800490e:	4680      	mov	r8, r0
 8004910:	4648      	mov	r0, r9
 8004912:	f000 fb51 	bl	8004fb8 <_Bfree>
 8004916:	9b08      	ldr	r3, [sp, #32]
 8004918:	1b1b      	subs	r3, r3, r4
 800491a:	9308      	str	r3, [sp, #32]
 800491c:	f000 80b1 	beq.w	8004a82 <_dtoa_r+0x8ea>
 8004920:	9a08      	ldr	r2, [sp, #32]
 8004922:	4641      	mov	r1, r8
 8004924:	4648      	mov	r0, r9
 8004926:	f000 fcfd 	bl	8005324 <__pow5mult>
 800492a:	9002      	str	r0, [sp, #8]
 800492c:	2101      	movs	r1, #1
 800492e:	4648      	mov	r0, r9
 8004930:	f000 fc40 	bl	80051b4 <__i2b>
 8004934:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004936:	4604      	mov	r4, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 81d8 	beq.w	8004cee <_dtoa_r+0xb56>
 800493e:	461a      	mov	r2, r3
 8004940:	4601      	mov	r1, r0
 8004942:	4648      	mov	r0, r9
 8004944:	f000 fcee 	bl	8005324 <__pow5mult>
 8004948:	9b07      	ldr	r3, [sp, #28]
 800494a:	2b01      	cmp	r3, #1
 800494c:	4604      	mov	r4, r0
 800494e:	f300 809f 	bgt.w	8004a90 <_dtoa_r+0x8f8>
 8004952:	9b04      	ldr	r3, [sp, #16]
 8004954:	2b00      	cmp	r3, #0
 8004956:	f040 8097 	bne.w	8004a88 <_dtoa_r+0x8f0>
 800495a:	9b05      	ldr	r3, [sp, #20]
 800495c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004960:	2b00      	cmp	r3, #0
 8004962:	f040 8093 	bne.w	8004a8c <_dtoa_r+0x8f4>
 8004966:	9b05      	ldr	r3, [sp, #20]
 8004968:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800496c:	0d1b      	lsrs	r3, r3, #20
 800496e:	051b      	lsls	r3, r3, #20
 8004970:	b133      	cbz	r3, 8004980 <_dtoa_r+0x7e8>
 8004972:	9b00      	ldr	r3, [sp, #0]
 8004974:	3301      	adds	r3, #1
 8004976:	9300      	str	r3, [sp, #0]
 8004978:	9b06      	ldr	r3, [sp, #24]
 800497a:	3301      	adds	r3, #1
 800497c:	9306      	str	r3, [sp, #24]
 800497e:	2301      	movs	r3, #1
 8004980:	9308      	str	r3, [sp, #32]
 8004982:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004984:	2b00      	cmp	r3, #0
 8004986:	f000 81b8 	beq.w	8004cfa <_dtoa_r+0xb62>
 800498a:	6923      	ldr	r3, [r4, #16]
 800498c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004990:	6918      	ldr	r0, [r3, #16]
 8004992:	f000 fbc3 	bl	800511c <__hi0bits>
 8004996:	f1c0 0020 	rsb	r0, r0, #32
 800499a:	9b06      	ldr	r3, [sp, #24]
 800499c:	4418      	add	r0, r3
 800499e:	f010 001f 	ands.w	r0, r0, #31
 80049a2:	f000 8082 	beq.w	8004aaa <_dtoa_r+0x912>
 80049a6:	f1c0 0320 	rsb	r3, r0, #32
 80049aa:	2b04      	cmp	r3, #4
 80049ac:	dd73      	ble.n	8004a96 <_dtoa_r+0x8fe>
 80049ae:	9b00      	ldr	r3, [sp, #0]
 80049b0:	f1c0 001c 	rsb	r0, r0, #28
 80049b4:	4403      	add	r3, r0
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	9b06      	ldr	r3, [sp, #24]
 80049ba:	4403      	add	r3, r0
 80049bc:	4406      	add	r6, r0
 80049be:	9306      	str	r3, [sp, #24]
 80049c0:	9b00      	ldr	r3, [sp, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	dd05      	ble.n	80049d2 <_dtoa_r+0x83a>
 80049c6:	9902      	ldr	r1, [sp, #8]
 80049c8:	461a      	mov	r2, r3
 80049ca:	4648      	mov	r0, r9
 80049cc:	f000 fd04 	bl	80053d8 <__lshift>
 80049d0:	9002      	str	r0, [sp, #8]
 80049d2:	9b06      	ldr	r3, [sp, #24]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	dd05      	ble.n	80049e4 <_dtoa_r+0x84c>
 80049d8:	4621      	mov	r1, r4
 80049da:	461a      	mov	r2, r3
 80049dc:	4648      	mov	r0, r9
 80049de:	f000 fcfb 	bl	80053d8 <__lshift>
 80049e2:	4604      	mov	r4, r0
 80049e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d061      	beq.n	8004aae <_dtoa_r+0x916>
 80049ea:	9802      	ldr	r0, [sp, #8]
 80049ec:	4621      	mov	r1, r4
 80049ee:	f000 fd5f 	bl	80054b0 <__mcmp>
 80049f2:	2800      	cmp	r0, #0
 80049f4:	da5b      	bge.n	8004aae <_dtoa_r+0x916>
 80049f6:	2300      	movs	r3, #0
 80049f8:	9902      	ldr	r1, [sp, #8]
 80049fa:	220a      	movs	r2, #10
 80049fc:	4648      	mov	r0, r9
 80049fe:	f000 fafd 	bl	8004ffc <__multadd>
 8004a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a04:	9002      	str	r0, [sp, #8]
 8004a06:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	f000 8177 	beq.w	8004cfe <_dtoa_r+0xb66>
 8004a10:	4629      	mov	r1, r5
 8004a12:	2300      	movs	r3, #0
 8004a14:	220a      	movs	r2, #10
 8004a16:	4648      	mov	r0, r9
 8004a18:	f000 faf0 	bl	8004ffc <__multadd>
 8004a1c:	f1bb 0f00 	cmp.w	fp, #0
 8004a20:	4605      	mov	r5, r0
 8004a22:	dc6f      	bgt.n	8004b04 <_dtoa_r+0x96c>
 8004a24:	9b07      	ldr	r3, [sp, #28]
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	dc49      	bgt.n	8004abe <_dtoa_r+0x926>
 8004a2a:	e06b      	b.n	8004b04 <_dtoa_r+0x96c>
 8004a2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004a2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004a32:	e73c      	b.n	80048ae <_dtoa_r+0x716>
 8004a34:	3fe00000 	.word	0x3fe00000
 8004a38:	40240000 	.word	0x40240000
 8004a3c:	9b03      	ldr	r3, [sp, #12]
 8004a3e:	1e5c      	subs	r4, r3, #1
 8004a40:	9b08      	ldr	r3, [sp, #32]
 8004a42:	42a3      	cmp	r3, r4
 8004a44:	db09      	blt.n	8004a5a <_dtoa_r+0x8c2>
 8004a46:	1b1c      	subs	r4, r3, r4
 8004a48:	9b03      	ldr	r3, [sp, #12]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	f6bf af30 	bge.w	80048b0 <_dtoa_r+0x718>
 8004a50:	9b00      	ldr	r3, [sp, #0]
 8004a52:	9a03      	ldr	r2, [sp, #12]
 8004a54:	1a9e      	subs	r6, r3, r2
 8004a56:	2300      	movs	r3, #0
 8004a58:	e72b      	b.n	80048b2 <_dtoa_r+0x71a>
 8004a5a:	9b08      	ldr	r3, [sp, #32]
 8004a5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004a5e:	9408      	str	r4, [sp, #32]
 8004a60:	1ae3      	subs	r3, r4, r3
 8004a62:	441a      	add	r2, r3
 8004a64:	9e00      	ldr	r6, [sp, #0]
 8004a66:	9b03      	ldr	r3, [sp, #12]
 8004a68:	920d      	str	r2, [sp, #52]	@ 0x34
 8004a6a:	2400      	movs	r4, #0
 8004a6c:	e721      	b.n	80048b2 <_dtoa_r+0x71a>
 8004a6e:	9c08      	ldr	r4, [sp, #32]
 8004a70:	9e00      	ldr	r6, [sp, #0]
 8004a72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004a74:	e728      	b.n	80048c8 <_dtoa_r+0x730>
 8004a76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004a7a:	e751      	b.n	8004920 <_dtoa_r+0x788>
 8004a7c:	9a08      	ldr	r2, [sp, #32]
 8004a7e:	9902      	ldr	r1, [sp, #8]
 8004a80:	e750      	b.n	8004924 <_dtoa_r+0x78c>
 8004a82:	f8cd 8008 	str.w	r8, [sp, #8]
 8004a86:	e751      	b.n	800492c <_dtoa_r+0x794>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	e779      	b.n	8004980 <_dtoa_r+0x7e8>
 8004a8c:	9b04      	ldr	r3, [sp, #16]
 8004a8e:	e777      	b.n	8004980 <_dtoa_r+0x7e8>
 8004a90:	2300      	movs	r3, #0
 8004a92:	9308      	str	r3, [sp, #32]
 8004a94:	e779      	b.n	800498a <_dtoa_r+0x7f2>
 8004a96:	d093      	beq.n	80049c0 <_dtoa_r+0x828>
 8004a98:	9a00      	ldr	r2, [sp, #0]
 8004a9a:	331c      	adds	r3, #28
 8004a9c:	441a      	add	r2, r3
 8004a9e:	9200      	str	r2, [sp, #0]
 8004aa0:	9a06      	ldr	r2, [sp, #24]
 8004aa2:	441a      	add	r2, r3
 8004aa4:	441e      	add	r6, r3
 8004aa6:	9206      	str	r2, [sp, #24]
 8004aa8:	e78a      	b.n	80049c0 <_dtoa_r+0x828>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	e7f4      	b.n	8004a98 <_dtoa_r+0x900>
 8004aae:	9b03      	ldr	r3, [sp, #12]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	46b8      	mov	r8, r7
 8004ab4:	dc20      	bgt.n	8004af8 <_dtoa_r+0x960>
 8004ab6:	469b      	mov	fp, r3
 8004ab8:	9b07      	ldr	r3, [sp, #28]
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	dd1e      	ble.n	8004afc <_dtoa_r+0x964>
 8004abe:	f1bb 0f00 	cmp.w	fp, #0
 8004ac2:	f47f adb1 	bne.w	8004628 <_dtoa_r+0x490>
 8004ac6:	4621      	mov	r1, r4
 8004ac8:	465b      	mov	r3, fp
 8004aca:	2205      	movs	r2, #5
 8004acc:	4648      	mov	r0, r9
 8004ace:	f000 fa95 	bl	8004ffc <__multadd>
 8004ad2:	4601      	mov	r1, r0
 8004ad4:	4604      	mov	r4, r0
 8004ad6:	9802      	ldr	r0, [sp, #8]
 8004ad8:	f000 fcea 	bl	80054b0 <__mcmp>
 8004adc:	2800      	cmp	r0, #0
 8004ade:	f77f ada3 	ble.w	8004628 <_dtoa_r+0x490>
 8004ae2:	4656      	mov	r6, sl
 8004ae4:	2331      	movs	r3, #49	@ 0x31
 8004ae6:	f806 3b01 	strb.w	r3, [r6], #1
 8004aea:	f108 0801 	add.w	r8, r8, #1
 8004aee:	e59f      	b.n	8004630 <_dtoa_r+0x498>
 8004af0:	9c03      	ldr	r4, [sp, #12]
 8004af2:	46b8      	mov	r8, r7
 8004af4:	4625      	mov	r5, r4
 8004af6:	e7f4      	b.n	8004ae2 <_dtoa_r+0x94a>
 8004af8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f000 8101 	beq.w	8004d06 <_dtoa_r+0xb6e>
 8004b04:	2e00      	cmp	r6, #0
 8004b06:	dd05      	ble.n	8004b14 <_dtoa_r+0x97c>
 8004b08:	4629      	mov	r1, r5
 8004b0a:	4632      	mov	r2, r6
 8004b0c:	4648      	mov	r0, r9
 8004b0e:	f000 fc63 	bl	80053d8 <__lshift>
 8004b12:	4605      	mov	r5, r0
 8004b14:	9b08      	ldr	r3, [sp, #32]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d05c      	beq.n	8004bd4 <_dtoa_r+0xa3c>
 8004b1a:	6869      	ldr	r1, [r5, #4]
 8004b1c:	4648      	mov	r0, r9
 8004b1e:	f000 fa0b 	bl	8004f38 <_Balloc>
 8004b22:	4606      	mov	r6, r0
 8004b24:	b928      	cbnz	r0, 8004b32 <_dtoa_r+0x99a>
 8004b26:	4b82      	ldr	r3, [pc, #520]	@ (8004d30 <_dtoa_r+0xb98>)
 8004b28:	4602      	mov	r2, r0
 8004b2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004b2e:	f7ff bb4a 	b.w	80041c6 <_dtoa_r+0x2e>
 8004b32:	692a      	ldr	r2, [r5, #16]
 8004b34:	3202      	adds	r2, #2
 8004b36:	0092      	lsls	r2, r2, #2
 8004b38:	f105 010c 	add.w	r1, r5, #12
 8004b3c:	300c      	adds	r0, #12
 8004b3e:	f001 ff69 	bl	8006a14 <memcpy>
 8004b42:	2201      	movs	r2, #1
 8004b44:	4631      	mov	r1, r6
 8004b46:	4648      	mov	r0, r9
 8004b48:	f000 fc46 	bl	80053d8 <__lshift>
 8004b4c:	f10a 0301 	add.w	r3, sl, #1
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	eb0a 030b 	add.w	r3, sl, fp
 8004b56:	9308      	str	r3, [sp, #32]
 8004b58:	9b04      	ldr	r3, [sp, #16]
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	462f      	mov	r7, r5
 8004b60:	9306      	str	r3, [sp, #24]
 8004b62:	4605      	mov	r5, r0
 8004b64:	9b00      	ldr	r3, [sp, #0]
 8004b66:	9802      	ldr	r0, [sp, #8]
 8004b68:	4621      	mov	r1, r4
 8004b6a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8004b6e:	f7ff fa89 	bl	8004084 <quorem>
 8004b72:	4603      	mov	r3, r0
 8004b74:	3330      	adds	r3, #48	@ 0x30
 8004b76:	9003      	str	r0, [sp, #12]
 8004b78:	4639      	mov	r1, r7
 8004b7a:	9802      	ldr	r0, [sp, #8]
 8004b7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b7e:	f000 fc97 	bl	80054b0 <__mcmp>
 8004b82:	462a      	mov	r2, r5
 8004b84:	9004      	str	r0, [sp, #16]
 8004b86:	4621      	mov	r1, r4
 8004b88:	4648      	mov	r0, r9
 8004b8a:	f000 fcad 	bl	80054e8 <__mdiff>
 8004b8e:	68c2      	ldr	r2, [r0, #12]
 8004b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b92:	4606      	mov	r6, r0
 8004b94:	bb02      	cbnz	r2, 8004bd8 <_dtoa_r+0xa40>
 8004b96:	4601      	mov	r1, r0
 8004b98:	9802      	ldr	r0, [sp, #8]
 8004b9a:	f000 fc89 	bl	80054b0 <__mcmp>
 8004b9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	4631      	mov	r1, r6
 8004ba4:	4648      	mov	r0, r9
 8004ba6:	920c      	str	r2, [sp, #48]	@ 0x30
 8004ba8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004baa:	f000 fa05 	bl	8004fb8 <_Bfree>
 8004bae:	9b07      	ldr	r3, [sp, #28]
 8004bb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004bb2:	9e00      	ldr	r6, [sp, #0]
 8004bb4:	ea42 0103 	orr.w	r1, r2, r3
 8004bb8:	9b06      	ldr	r3, [sp, #24]
 8004bba:	4319      	orrs	r1, r3
 8004bbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bbe:	d10d      	bne.n	8004bdc <_dtoa_r+0xa44>
 8004bc0:	2b39      	cmp	r3, #57	@ 0x39
 8004bc2:	d027      	beq.n	8004c14 <_dtoa_r+0xa7c>
 8004bc4:	9a04      	ldr	r2, [sp, #16]
 8004bc6:	2a00      	cmp	r2, #0
 8004bc8:	dd01      	ble.n	8004bce <_dtoa_r+0xa36>
 8004bca:	9b03      	ldr	r3, [sp, #12]
 8004bcc:	3331      	adds	r3, #49	@ 0x31
 8004bce:	f88b 3000 	strb.w	r3, [fp]
 8004bd2:	e52e      	b.n	8004632 <_dtoa_r+0x49a>
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	e7b9      	b.n	8004b4c <_dtoa_r+0x9b4>
 8004bd8:	2201      	movs	r2, #1
 8004bda:	e7e2      	b.n	8004ba2 <_dtoa_r+0xa0a>
 8004bdc:	9904      	ldr	r1, [sp, #16]
 8004bde:	2900      	cmp	r1, #0
 8004be0:	db04      	blt.n	8004bec <_dtoa_r+0xa54>
 8004be2:	9807      	ldr	r0, [sp, #28]
 8004be4:	4301      	orrs	r1, r0
 8004be6:	9806      	ldr	r0, [sp, #24]
 8004be8:	4301      	orrs	r1, r0
 8004bea:	d120      	bne.n	8004c2e <_dtoa_r+0xa96>
 8004bec:	2a00      	cmp	r2, #0
 8004bee:	ddee      	ble.n	8004bce <_dtoa_r+0xa36>
 8004bf0:	9902      	ldr	r1, [sp, #8]
 8004bf2:	9300      	str	r3, [sp, #0]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	4648      	mov	r0, r9
 8004bf8:	f000 fbee 	bl	80053d8 <__lshift>
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	9002      	str	r0, [sp, #8]
 8004c00:	f000 fc56 	bl	80054b0 <__mcmp>
 8004c04:	2800      	cmp	r0, #0
 8004c06:	9b00      	ldr	r3, [sp, #0]
 8004c08:	dc02      	bgt.n	8004c10 <_dtoa_r+0xa78>
 8004c0a:	d1e0      	bne.n	8004bce <_dtoa_r+0xa36>
 8004c0c:	07da      	lsls	r2, r3, #31
 8004c0e:	d5de      	bpl.n	8004bce <_dtoa_r+0xa36>
 8004c10:	2b39      	cmp	r3, #57	@ 0x39
 8004c12:	d1da      	bne.n	8004bca <_dtoa_r+0xa32>
 8004c14:	2339      	movs	r3, #57	@ 0x39
 8004c16:	f88b 3000 	strb.w	r3, [fp]
 8004c1a:	4633      	mov	r3, r6
 8004c1c:	461e      	mov	r6, r3
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004c24:	2a39      	cmp	r2, #57	@ 0x39
 8004c26:	d04e      	beq.n	8004cc6 <_dtoa_r+0xb2e>
 8004c28:	3201      	adds	r2, #1
 8004c2a:	701a      	strb	r2, [r3, #0]
 8004c2c:	e501      	b.n	8004632 <_dtoa_r+0x49a>
 8004c2e:	2a00      	cmp	r2, #0
 8004c30:	dd03      	ble.n	8004c3a <_dtoa_r+0xaa2>
 8004c32:	2b39      	cmp	r3, #57	@ 0x39
 8004c34:	d0ee      	beq.n	8004c14 <_dtoa_r+0xa7c>
 8004c36:	3301      	adds	r3, #1
 8004c38:	e7c9      	b.n	8004bce <_dtoa_r+0xa36>
 8004c3a:	9a00      	ldr	r2, [sp, #0]
 8004c3c:	9908      	ldr	r1, [sp, #32]
 8004c3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004c42:	428a      	cmp	r2, r1
 8004c44:	d028      	beq.n	8004c98 <_dtoa_r+0xb00>
 8004c46:	9902      	ldr	r1, [sp, #8]
 8004c48:	2300      	movs	r3, #0
 8004c4a:	220a      	movs	r2, #10
 8004c4c:	4648      	mov	r0, r9
 8004c4e:	f000 f9d5 	bl	8004ffc <__multadd>
 8004c52:	42af      	cmp	r7, r5
 8004c54:	9002      	str	r0, [sp, #8]
 8004c56:	f04f 0300 	mov.w	r3, #0
 8004c5a:	f04f 020a 	mov.w	r2, #10
 8004c5e:	4639      	mov	r1, r7
 8004c60:	4648      	mov	r0, r9
 8004c62:	d107      	bne.n	8004c74 <_dtoa_r+0xadc>
 8004c64:	f000 f9ca 	bl	8004ffc <__multadd>
 8004c68:	4607      	mov	r7, r0
 8004c6a:	4605      	mov	r5, r0
 8004c6c:	9b00      	ldr	r3, [sp, #0]
 8004c6e:	3301      	adds	r3, #1
 8004c70:	9300      	str	r3, [sp, #0]
 8004c72:	e777      	b.n	8004b64 <_dtoa_r+0x9cc>
 8004c74:	f000 f9c2 	bl	8004ffc <__multadd>
 8004c78:	4629      	mov	r1, r5
 8004c7a:	4607      	mov	r7, r0
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	220a      	movs	r2, #10
 8004c80:	4648      	mov	r0, r9
 8004c82:	f000 f9bb 	bl	8004ffc <__multadd>
 8004c86:	4605      	mov	r5, r0
 8004c88:	e7f0      	b.n	8004c6c <_dtoa_r+0xad4>
 8004c8a:	f1bb 0f00 	cmp.w	fp, #0
 8004c8e:	bfcc      	ite	gt
 8004c90:	465e      	movgt	r6, fp
 8004c92:	2601      	movle	r6, #1
 8004c94:	4456      	add	r6, sl
 8004c96:	2700      	movs	r7, #0
 8004c98:	9902      	ldr	r1, [sp, #8]
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	4648      	mov	r0, r9
 8004ca0:	f000 fb9a 	bl	80053d8 <__lshift>
 8004ca4:	4621      	mov	r1, r4
 8004ca6:	9002      	str	r0, [sp, #8]
 8004ca8:	f000 fc02 	bl	80054b0 <__mcmp>
 8004cac:	2800      	cmp	r0, #0
 8004cae:	dcb4      	bgt.n	8004c1a <_dtoa_r+0xa82>
 8004cb0:	d102      	bne.n	8004cb8 <_dtoa_r+0xb20>
 8004cb2:	9b00      	ldr	r3, [sp, #0]
 8004cb4:	07db      	lsls	r3, r3, #31
 8004cb6:	d4b0      	bmi.n	8004c1a <_dtoa_r+0xa82>
 8004cb8:	4633      	mov	r3, r6
 8004cba:	461e      	mov	r6, r3
 8004cbc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004cc0:	2a30      	cmp	r2, #48	@ 0x30
 8004cc2:	d0fa      	beq.n	8004cba <_dtoa_r+0xb22>
 8004cc4:	e4b5      	b.n	8004632 <_dtoa_r+0x49a>
 8004cc6:	459a      	cmp	sl, r3
 8004cc8:	d1a8      	bne.n	8004c1c <_dtoa_r+0xa84>
 8004cca:	2331      	movs	r3, #49	@ 0x31
 8004ccc:	f108 0801 	add.w	r8, r8, #1
 8004cd0:	f88a 3000 	strb.w	r3, [sl]
 8004cd4:	e4ad      	b.n	8004632 <_dtoa_r+0x49a>
 8004cd6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004cd8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004d34 <_dtoa_r+0xb9c>
 8004cdc:	b11b      	cbz	r3, 8004ce6 <_dtoa_r+0xb4e>
 8004cde:	f10a 0308 	add.w	r3, sl, #8
 8004ce2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004ce4:	6013      	str	r3, [r2, #0]
 8004ce6:	4650      	mov	r0, sl
 8004ce8:	b017      	add	sp, #92	@ 0x5c
 8004cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cee:	9b07      	ldr	r3, [sp, #28]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	f77f ae2e 	ble.w	8004952 <_dtoa_r+0x7ba>
 8004cf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004cf8:	9308      	str	r3, [sp, #32]
 8004cfa:	2001      	movs	r0, #1
 8004cfc:	e64d      	b.n	800499a <_dtoa_r+0x802>
 8004cfe:	f1bb 0f00 	cmp.w	fp, #0
 8004d02:	f77f aed9 	ble.w	8004ab8 <_dtoa_r+0x920>
 8004d06:	4656      	mov	r6, sl
 8004d08:	9802      	ldr	r0, [sp, #8]
 8004d0a:	4621      	mov	r1, r4
 8004d0c:	f7ff f9ba 	bl	8004084 <quorem>
 8004d10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004d14:	f806 3b01 	strb.w	r3, [r6], #1
 8004d18:	eba6 020a 	sub.w	r2, r6, sl
 8004d1c:	4593      	cmp	fp, r2
 8004d1e:	ddb4      	ble.n	8004c8a <_dtoa_r+0xaf2>
 8004d20:	9902      	ldr	r1, [sp, #8]
 8004d22:	2300      	movs	r3, #0
 8004d24:	220a      	movs	r2, #10
 8004d26:	4648      	mov	r0, r9
 8004d28:	f000 f968 	bl	8004ffc <__multadd>
 8004d2c:	9002      	str	r0, [sp, #8]
 8004d2e:	e7eb      	b.n	8004d08 <_dtoa_r+0xb70>
 8004d30:	08007845 	.word	0x08007845
 8004d34:	080077c9 	.word	0x080077c9

08004d38 <_free_r>:
 8004d38:	b538      	push	{r3, r4, r5, lr}
 8004d3a:	4605      	mov	r5, r0
 8004d3c:	2900      	cmp	r1, #0
 8004d3e:	d041      	beq.n	8004dc4 <_free_r+0x8c>
 8004d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d44:	1f0c      	subs	r4, r1, #4
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	bfb8      	it	lt
 8004d4a:	18e4      	addlt	r4, r4, r3
 8004d4c:	f000 f8e8 	bl	8004f20 <__malloc_lock>
 8004d50:	4a1d      	ldr	r2, [pc, #116]	@ (8004dc8 <_free_r+0x90>)
 8004d52:	6813      	ldr	r3, [r2, #0]
 8004d54:	b933      	cbnz	r3, 8004d64 <_free_r+0x2c>
 8004d56:	6063      	str	r3, [r4, #4]
 8004d58:	6014      	str	r4, [r2, #0]
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d60:	f000 b8e4 	b.w	8004f2c <__malloc_unlock>
 8004d64:	42a3      	cmp	r3, r4
 8004d66:	d908      	bls.n	8004d7a <_free_r+0x42>
 8004d68:	6820      	ldr	r0, [r4, #0]
 8004d6a:	1821      	adds	r1, r4, r0
 8004d6c:	428b      	cmp	r3, r1
 8004d6e:	bf01      	itttt	eq
 8004d70:	6819      	ldreq	r1, [r3, #0]
 8004d72:	685b      	ldreq	r3, [r3, #4]
 8004d74:	1809      	addeq	r1, r1, r0
 8004d76:	6021      	streq	r1, [r4, #0]
 8004d78:	e7ed      	b.n	8004d56 <_free_r+0x1e>
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	b10b      	cbz	r3, 8004d84 <_free_r+0x4c>
 8004d80:	42a3      	cmp	r3, r4
 8004d82:	d9fa      	bls.n	8004d7a <_free_r+0x42>
 8004d84:	6811      	ldr	r1, [r2, #0]
 8004d86:	1850      	adds	r0, r2, r1
 8004d88:	42a0      	cmp	r0, r4
 8004d8a:	d10b      	bne.n	8004da4 <_free_r+0x6c>
 8004d8c:	6820      	ldr	r0, [r4, #0]
 8004d8e:	4401      	add	r1, r0
 8004d90:	1850      	adds	r0, r2, r1
 8004d92:	4283      	cmp	r3, r0
 8004d94:	6011      	str	r1, [r2, #0]
 8004d96:	d1e0      	bne.n	8004d5a <_free_r+0x22>
 8004d98:	6818      	ldr	r0, [r3, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	6053      	str	r3, [r2, #4]
 8004d9e:	4408      	add	r0, r1
 8004da0:	6010      	str	r0, [r2, #0]
 8004da2:	e7da      	b.n	8004d5a <_free_r+0x22>
 8004da4:	d902      	bls.n	8004dac <_free_r+0x74>
 8004da6:	230c      	movs	r3, #12
 8004da8:	602b      	str	r3, [r5, #0]
 8004daa:	e7d6      	b.n	8004d5a <_free_r+0x22>
 8004dac:	6820      	ldr	r0, [r4, #0]
 8004dae:	1821      	adds	r1, r4, r0
 8004db0:	428b      	cmp	r3, r1
 8004db2:	bf04      	itt	eq
 8004db4:	6819      	ldreq	r1, [r3, #0]
 8004db6:	685b      	ldreq	r3, [r3, #4]
 8004db8:	6063      	str	r3, [r4, #4]
 8004dba:	bf04      	itt	eq
 8004dbc:	1809      	addeq	r1, r1, r0
 8004dbe:	6021      	streq	r1, [r4, #0]
 8004dc0:	6054      	str	r4, [r2, #4]
 8004dc2:	e7ca      	b.n	8004d5a <_free_r+0x22>
 8004dc4:	bd38      	pop	{r3, r4, r5, pc}
 8004dc6:	bf00      	nop
 8004dc8:	200003c4 	.word	0x200003c4

08004dcc <malloc>:
 8004dcc:	4b02      	ldr	r3, [pc, #8]	@ (8004dd8 <malloc+0xc>)
 8004dce:	4601      	mov	r1, r0
 8004dd0:	6818      	ldr	r0, [r3, #0]
 8004dd2:	f000 b825 	b.w	8004e20 <_malloc_r>
 8004dd6:	bf00      	nop
 8004dd8:	20000018 	.word	0x20000018

08004ddc <sbrk_aligned>:
 8004ddc:	b570      	push	{r4, r5, r6, lr}
 8004dde:	4e0f      	ldr	r6, [pc, #60]	@ (8004e1c <sbrk_aligned+0x40>)
 8004de0:	460c      	mov	r4, r1
 8004de2:	6831      	ldr	r1, [r6, #0]
 8004de4:	4605      	mov	r5, r0
 8004de6:	b911      	cbnz	r1, 8004dee <sbrk_aligned+0x12>
 8004de8:	f001 fe04 	bl	80069f4 <_sbrk_r>
 8004dec:	6030      	str	r0, [r6, #0]
 8004dee:	4621      	mov	r1, r4
 8004df0:	4628      	mov	r0, r5
 8004df2:	f001 fdff 	bl	80069f4 <_sbrk_r>
 8004df6:	1c43      	adds	r3, r0, #1
 8004df8:	d103      	bne.n	8004e02 <sbrk_aligned+0x26>
 8004dfa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004dfe:	4620      	mov	r0, r4
 8004e00:	bd70      	pop	{r4, r5, r6, pc}
 8004e02:	1cc4      	adds	r4, r0, #3
 8004e04:	f024 0403 	bic.w	r4, r4, #3
 8004e08:	42a0      	cmp	r0, r4
 8004e0a:	d0f8      	beq.n	8004dfe <sbrk_aligned+0x22>
 8004e0c:	1a21      	subs	r1, r4, r0
 8004e0e:	4628      	mov	r0, r5
 8004e10:	f001 fdf0 	bl	80069f4 <_sbrk_r>
 8004e14:	3001      	adds	r0, #1
 8004e16:	d1f2      	bne.n	8004dfe <sbrk_aligned+0x22>
 8004e18:	e7ef      	b.n	8004dfa <sbrk_aligned+0x1e>
 8004e1a:	bf00      	nop
 8004e1c:	200003c0 	.word	0x200003c0

08004e20 <_malloc_r>:
 8004e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e24:	1ccd      	adds	r5, r1, #3
 8004e26:	f025 0503 	bic.w	r5, r5, #3
 8004e2a:	3508      	adds	r5, #8
 8004e2c:	2d0c      	cmp	r5, #12
 8004e2e:	bf38      	it	cc
 8004e30:	250c      	movcc	r5, #12
 8004e32:	2d00      	cmp	r5, #0
 8004e34:	4606      	mov	r6, r0
 8004e36:	db01      	blt.n	8004e3c <_malloc_r+0x1c>
 8004e38:	42a9      	cmp	r1, r5
 8004e3a:	d904      	bls.n	8004e46 <_malloc_r+0x26>
 8004e3c:	230c      	movs	r3, #12
 8004e3e:	6033      	str	r3, [r6, #0]
 8004e40:	2000      	movs	r0, #0
 8004e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004f1c <_malloc_r+0xfc>
 8004e4a:	f000 f869 	bl	8004f20 <__malloc_lock>
 8004e4e:	f8d8 3000 	ldr.w	r3, [r8]
 8004e52:	461c      	mov	r4, r3
 8004e54:	bb44      	cbnz	r4, 8004ea8 <_malloc_r+0x88>
 8004e56:	4629      	mov	r1, r5
 8004e58:	4630      	mov	r0, r6
 8004e5a:	f7ff ffbf 	bl	8004ddc <sbrk_aligned>
 8004e5e:	1c43      	adds	r3, r0, #1
 8004e60:	4604      	mov	r4, r0
 8004e62:	d158      	bne.n	8004f16 <_malloc_r+0xf6>
 8004e64:	f8d8 4000 	ldr.w	r4, [r8]
 8004e68:	4627      	mov	r7, r4
 8004e6a:	2f00      	cmp	r7, #0
 8004e6c:	d143      	bne.n	8004ef6 <_malloc_r+0xd6>
 8004e6e:	2c00      	cmp	r4, #0
 8004e70:	d04b      	beq.n	8004f0a <_malloc_r+0xea>
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	4639      	mov	r1, r7
 8004e76:	4630      	mov	r0, r6
 8004e78:	eb04 0903 	add.w	r9, r4, r3
 8004e7c:	f001 fdba 	bl	80069f4 <_sbrk_r>
 8004e80:	4581      	cmp	r9, r0
 8004e82:	d142      	bne.n	8004f0a <_malloc_r+0xea>
 8004e84:	6821      	ldr	r1, [r4, #0]
 8004e86:	1a6d      	subs	r5, r5, r1
 8004e88:	4629      	mov	r1, r5
 8004e8a:	4630      	mov	r0, r6
 8004e8c:	f7ff ffa6 	bl	8004ddc <sbrk_aligned>
 8004e90:	3001      	adds	r0, #1
 8004e92:	d03a      	beq.n	8004f0a <_malloc_r+0xea>
 8004e94:	6823      	ldr	r3, [r4, #0]
 8004e96:	442b      	add	r3, r5
 8004e98:	6023      	str	r3, [r4, #0]
 8004e9a:	f8d8 3000 	ldr.w	r3, [r8]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	bb62      	cbnz	r2, 8004efc <_malloc_r+0xdc>
 8004ea2:	f8c8 7000 	str.w	r7, [r8]
 8004ea6:	e00f      	b.n	8004ec8 <_malloc_r+0xa8>
 8004ea8:	6822      	ldr	r2, [r4, #0]
 8004eaa:	1b52      	subs	r2, r2, r5
 8004eac:	d420      	bmi.n	8004ef0 <_malloc_r+0xd0>
 8004eae:	2a0b      	cmp	r2, #11
 8004eb0:	d917      	bls.n	8004ee2 <_malloc_r+0xc2>
 8004eb2:	1961      	adds	r1, r4, r5
 8004eb4:	42a3      	cmp	r3, r4
 8004eb6:	6025      	str	r5, [r4, #0]
 8004eb8:	bf18      	it	ne
 8004eba:	6059      	strne	r1, [r3, #4]
 8004ebc:	6863      	ldr	r3, [r4, #4]
 8004ebe:	bf08      	it	eq
 8004ec0:	f8c8 1000 	streq.w	r1, [r8]
 8004ec4:	5162      	str	r2, [r4, r5]
 8004ec6:	604b      	str	r3, [r1, #4]
 8004ec8:	4630      	mov	r0, r6
 8004eca:	f000 f82f 	bl	8004f2c <__malloc_unlock>
 8004ece:	f104 000b 	add.w	r0, r4, #11
 8004ed2:	1d23      	adds	r3, r4, #4
 8004ed4:	f020 0007 	bic.w	r0, r0, #7
 8004ed8:	1ac2      	subs	r2, r0, r3
 8004eda:	bf1c      	itt	ne
 8004edc:	1a1b      	subne	r3, r3, r0
 8004ede:	50a3      	strne	r3, [r4, r2]
 8004ee0:	e7af      	b.n	8004e42 <_malloc_r+0x22>
 8004ee2:	6862      	ldr	r2, [r4, #4]
 8004ee4:	42a3      	cmp	r3, r4
 8004ee6:	bf0c      	ite	eq
 8004ee8:	f8c8 2000 	streq.w	r2, [r8]
 8004eec:	605a      	strne	r2, [r3, #4]
 8004eee:	e7eb      	b.n	8004ec8 <_malloc_r+0xa8>
 8004ef0:	4623      	mov	r3, r4
 8004ef2:	6864      	ldr	r4, [r4, #4]
 8004ef4:	e7ae      	b.n	8004e54 <_malloc_r+0x34>
 8004ef6:	463c      	mov	r4, r7
 8004ef8:	687f      	ldr	r7, [r7, #4]
 8004efa:	e7b6      	b.n	8004e6a <_malloc_r+0x4a>
 8004efc:	461a      	mov	r2, r3
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	42a3      	cmp	r3, r4
 8004f02:	d1fb      	bne.n	8004efc <_malloc_r+0xdc>
 8004f04:	2300      	movs	r3, #0
 8004f06:	6053      	str	r3, [r2, #4]
 8004f08:	e7de      	b.n	8004ec8 <_malloc_r+0xa8>
 8004f0a:	230c      	movs	r3, #12
 8004f0c:	6033      	str	r3, [r6, #0]
 8004f0e:	4630      	mov	r0, r6
 8004f10:	f000 f80c 	bl	8004f2c <__malloc_unlock>
 8004f14:	e794      	b.n	8004e40 <_malloc_r+0x20>
 8004f16:	6005      	str	r5, [r0, #0]
 8004f18:	e7d6      	b.n	8004ec8 <_malloc_r+0xa8>
 8004f1a:	bf00      	nop
 8004f1c:	200003c4 	.word	0x200003c4

08004f20 <__malloc_lock>:
 8004f20:	4801      	ldr	r0, [pc, #4]	@ (8004f28 <__malloc_lock+0x8>)
 8004f22:	f7ff b8a6 	b.w	8004072 <__retarget_lock_acquire_recursive>
 8004f26:	bf00      	nop
 8004f28:	200003bc 	.word	0x200003bc

08004f2c <__malloc_unlock>:
 8004f2c:	4801      	ldr	r0, [pc, #4]	@ (8004f34 <__malloc_unlock+0x8>)
 8004f2e:	f7ff b8a1 	b.w	8004074 <__retarget_lock_release_recursive>
 8004f32:	bf00      	nop
 8004f34:	200003bc 	.word	0x200003bc

08004f38 <_Balloc>:
 8004f38:	b570      	push	{r4, r5, r6, lr}
 8004f3a:	69c6      	ldr	r6, [r0, #28]
 8004f3c:	4604      	mov	r4, r0
 8004f3e:	460d      	mov	r5, r1
 8004f40:	b976      	cbnz	r6, 8004f60 <_Balloc+0x28>
 8004f42:	2010      	movs	r0, #16
 8004f44:	f7ff ff42 	bl	8004dcc <malloc>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	61e0      	str	r0, [r4, #28]
 8004f4c:	b920      	cbnz	r0, 8004f58 <_Balloc+0x20>
 8004f4e:	4b18      	ldr	r3, [pc, #96]	@ (8004fb0 <_Balloc+0x78>)
 8004f50:	4818      	ldr	r0, [pc, #96]	@ (8004fb4 <_Balloc+0x7c>)
 8004f52:	216b      	movs	r1, #107	@ 0x6b
 8004f54:	f001 fd74 	bl	8006a40 <__assert_func>
 8004f58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004f5c:	6006      	str	r6, [r0, #0]
 8004f5e:	60c6      	str	r6, [r0, #12]
 8004f60:	69e6      	ldr	r6, [r4, #28]
 8004f62:	68f3      	ldr	r3, [r6, #12]
 8004f64:	b183      	cbz	r3, 8004f88 <_Balloc+0x50>
 8004f66:	69e3      	ldr	r3, [r4, #28]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004f6e:	b9b8      	cbnz	r0, 8004fa0 <_Balloc+0x68>
 8004f70:	2101      	movs	r1, #1
 8004f72:	fa01 f605 	lsl.w	r6, r1, r5
 8004f76:	1d72      	adds	r2, r6, #5
 8004f78:	0092      	lsls	r2, r2, #2
 8004f7a:	4620      	mov	r0, r4
 8004f7c:	f001 fd7e 	bl	8006a7c <_calloc_r>
 8004f80:	b160      	cbz	r0, 8004f9c <_Balloc+0x64>
 8004f82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004f86:	e00e      	b.n	8004fa6 <_Balloc+0x6e>
 8004f88:	2221      	movs	r2, #33	@ 0x21
 8004f8a:	2104      	movs	r1, #4
 8004f8c:	4620      	mov	r0, r4
 8004f8e:	f001 fd75 	bl	8006a7c <_calloc_r>
 8004f92:	69e3      	ldr	r3, [r4, #28]
 8004f94:	60f0      	str	r0, [r6, #12]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1e4      	bne.n	8004f66 <_Balloc+0x2e>
 8004f9c:	2000      	movs	r0, #0
 8004f9e:	bd70      	pop	{r4, r5, r6, pc}
 8004fa0:	6802      	ldr	r2, [r0, #0]
 8004fa2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004fac:	e7f7      	b.n	8004f9e <_Balloc+0x66>
 8004fae:	bf00      	nop
 8004fb0:	080077d6 	.word	0x080077d6
 8004fb4:	08007856 	.word	0x08007856

08004fb8 <_Bfree>:
 8004fb8:	b570      	push	{r4, r5, r6, lr}
 8004fba:	69c6      	ldr	r6, [r0, #28]
 8004fbc:	4605      	mov	r5, r0
 8004fbe:	460c      	mov	r4, r1
 8004fc0:	b976      	cbnz	r6, 8004fe0 <_Bfree+0x28>
 8004fc2:	2010      	movs	r0, #16
 8004fc4:	f7ff ff02 	bl	8004dcc <malloc>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	61e8      	str	r0, [r5, #28]
 8004fcc:	b920      	cbnz	r0, 8004fd8 <_Bfree+0x20>
 8004fce:	4b09      	ldr	r3, [pc, #36]	@ (8004ff4 <_Bfree+0x3c>)
 8004fd0:	4809      	ldr	r0, [pc, #36]	@ (8004ff8 <_Bfree+0x40>)
 8004fd2:	218f      	movs	r1, #143	@ 0x8f
 8004fd4:	f001 fd34 	bl	8006a40 <__assert_func>
 8004fd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004fdc:	6006      	str	r6, [r0, #0]
 8004fde:	60c6      	str	r6, [r0, #12]
 8004fe0:	b13c      	cbz	r4, 8004ff2 <_Bfree+0x3a>
 8004fe2:	69eb      	ldr	r3, [r5, #28]
 8004fe4:	6862      	ldr	r2, [r4, #4]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004fec:	6021      	str	r1, [r4, #0]
 8004fee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004ff2:	bd70      	pop	{r4, r5, r6, pc}
 8004ff4:	080077d6 	.word	0x080077d6
 8004ff8:	08007856 	.word	0x08007856

08004ffc <__multadd>:
 8004ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005000:	690d      	ldr	r5, [r1, #16]
 8005002:	4607      	mov	r7, r0
 8005004:	460c      	mov	r4, r1
 8005006:	461e      	mov	r6, r3
 8005008:	f101 0c14 	add.w	ip, r1, #20
 800500c:	2000      	movs	r0, #0
 800500e:	f8dc 3000 	ldr.w	r3, [ip]
 8005012:	b299      	uxth	r1, r3
 8005014:	fb02 6101 	mla	r1, r2, r1, r6
 8005018:	0c1e      	lsrs	r6, r3, #16
 800501a:	0c0b      	lsrs	r3, r1, #16
 800501c:	fb02 3306 	mla	r3, r2, r6, r3
 8005020:	b289      	uxth	r1, r1
 8005022:	3001      	adds	r0, #1
 8005024:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005028:	4285      	cmp	r5, r0
 800502a:	f84c 1b04 	str.w	r1, [ip], #4
 800502e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005032:	dcec      	bgt.n	800500e <__multadd+0x12>
 8005034:	b30e      	cbz	r6, 800507a <__multadd+0x7e>
 8005036:	68a3      	ldr	r3, [r4, #8]
 8005038:	42ab      	cmp	r3, r5
 800503a:	dc19      	bgt.n	8005070 <__multadd+0x74>
 800503c:	6861      	ldr	r1, [r4, #4]
 800503e:	4638      	mov	r0, r7
 8005040:	3101      	adds	r1, #1
 8005042:	f7ff ff79 	bl	8004f38 <_Balloc>
 8005046:	4680      	mov	r8, r0
 8005048:	b928      	cbnz	r0, 8005056 <__multadd+0x5a>
 800504a:	4602      	mov	r2, r0
 800504c:	4b0c      	ldr	r3, [pc, #48]	@ (8005080 <__multadd+0x84>)
 800504e:	480d      	ldr	r0, [pc, #52]	@ (8005084 <__multadd+0x88>)
 8005050:	21ba      	movs	r1, #186	@ 0xba
 8005052:	f001 fcf5 	bl	8006a40 <__assert_func>
 8005056:	6922      	ldr	r2, [r4, #16]
 8005058:	3202      	adds	r2, #2
 800505a:	f104 010c 	add.w	r1, r4, #12
 800505e:	0092      	lsls	r2, r2, #2
 8005060:	300c      	adds	r0, #12
 8005062:	f001 fcd7 	bl	8006a14 <memcpy>
 8005066:	4621      	mov	r1, r4
 8005068:	4638      	mov	r0, r7
 800506a:	f7ff ffa5 	bl	8004fb8 <_Bfree>
 800506e:	4644      	mov	r4, r8
 8005070:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005074:	3501      	adds	r5, #1
 8005076:	615e      	str	r6, [r3, #20]
 8005078:	6125      	str	r5, [r4, #16]
 800507a:	4620      	mov	r0, r4
 800507c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005080:	08007845 	.word	0x08007845
 8005084:	08007856 	.word	0x08007856

08005088 <__s2b>:
 8005088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800508c:	460c      	mov	r4, r1
 800508e:	4615      	mov	r5, r2
 8005090:	461f      	mov	r7, r3
 8005092:	2209      	movs	r2, #9
 8005094:	3308      	adds	r3, #8
 8005096:	4606      	mov	r6, r0
 8005098:	fb93 f3f2 	sdiv	r3, r3, r2
 800509c:	2100      	movs	r1, #0
 800509e:	2201      	movs	r2, #1
 80050a0:	429a      	cmp	r2, r3
 80050a2:	db09      	blt.n	80050b8 <__s2b+0x30>
 80050a4:	4630      	mov	r0, r6
 80050a6:	f7ff ff47 	bl	8004f38 <_Balloc>
 80050aa:	b940      	cbnz	r0, 80050be <__s2b+0x36>
 80050ac:	4602      	mov	r2, r0
 80050ae:	4b19      	ldr	r3, [pc, #100]	@ (8005114 <__s2b+0x8c>)
 80050b0:	4819      	ldr	r0, [pc, #100]	@ (8005118 <__s2b+0x90>)
 80050b2:	21d3      	movs	r1, #211	@ 0xd3
 80050b4:	f001 fcc4 	bl	8006a40 <__assert_func>
 80050b8:	0052      	lsls	r2, r2, #1
 80050ba:	3101      	adds	r1, #1
 80050bc:	e7f0      	b.n	80050a0 <__s2b+0x18>
 80050be:	9b08      	ldr	r3, [sp, #32]
 80050c0:	6143      	str	r3, [r0, #20]
 80050c2:	2d09      	cmp	r5, #9
 80050c4:	f04f 0301 	mov.w	r3, #1
 80050c8:	6103      	str	r3, [r0, #16]
 80050ca:	dd16      	ble.n	80050fa <__s2b+0x72>
 80050cc:	f104 0909 	add.w	r9, r4, #9
 80050d0:	46c8      	mov	r8, r9
 80050d2:	442c      	add	r4, r5
 80050d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80050d8:	4601      	mov	r1, r0
 80050da:	3b30      	subs	r3, #48	@ 0x30
 80050dc:	220a      	movs	r2, #10
 80050de:	4630      	mov	r0, r6
 80050e0:	f7ff ff8c 	bl	8004ffc <__multadd>
 80050e4:	45a0      	cmp	r8, r4
 80050e6:	d1f5      	bne.n	80050d4 <__s2b+0x4c>
 80050e8:	f1a5 0408 	sub.w	r4, r5, #8
 80050ec:	444c      	add	r4, r9
 80050ee:	1b2d      	subs	r5, r5, r4
 80050f0:	1963      	adds	r3, r4, r5
 80050f2:	42bb      	cmp	r3, r7
 80050f4:	db04      	blt.n	8005100 <__s2b+0x78>
 80050f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050fa:	340a      	adds	r4, #10
 80050fc:	2509      	movs	r5, #9
 80050fe:	e7f6      	b.n	80050ee <__s2b+0x66>
 8005100:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005104:	4601      	mov	r1, r0
 8005106:	3b30      	subs	r3, #48	@ 0x30
 8005108:	220a      	movs	r2, #10
 800510a:	4630      	mov	r0, r6
 800510c:	f7ff ff76 	bl	8004ffc <__multadd>
 8005110:	e7ee      	b.n	80050f0 <__s2b+0x68>
 8005112:	bf00      	nop
 8005114:	08007845 	.word	0x08007845
 8005118:	08007856 	.word	0x08007856

0800511c <__hi0bits>:
 800511c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005120:	4603      	mov	r3, r0
 8005122:	bf36      	itet	cc
 8005124:	0403      	lslcc	r3, r0, #16
 8005126:	2000      	movcs	r0, #0
 8005128:	2010      	movcc	r0, #16
 800512a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800512e:	bf3c      	itt	cc
 8005130:	021b      	lslcc	r3, r3, #8
 8005132:	3008      	addcc	r0, #8
 8005134:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005138:	bf3c      	itt	cc
 800513a:	011b      	lslcc	r3, r3, #4
 800513c:	3004      	addcc	r0, #4
 800513e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005142:	bf3c      	itt	cc
 8005144:	009b      	lslcc	r3, r3, #2
 8005146:	3002      	addcc	r0, #2
 8005148:	2b00      	cmp	r3, #0
 800514a:	db05      	blt.n	8005158 <__hi0bits+0x3c>
 800514c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005150:	f100 0001 	add.w	r0, r0, #1
 8005154:	bf08      	it	eq
 8005156:	2020      	moveq	r0, #32
 8005158:	4770      	bx	lr

0800515a <__lo0bits>:
 800515a:	6803      	ldr	r3, [r0, #0]
 800515c:	4602      	mov	r2, r0
 800515e:	f013 0007 	ands.w	r0, r3, #7
 8005162:	d00b      	beq.n	800517c <__lo0bits+0x22>
 8005164:	07d9      	lsls	r1, r3, #31
 8005166:	d421      	bmi.n	80051ac <__lo0bits+0x52>
 8005168:	0798      	lsls	r0, r3, #30
 800516a:	bf49      	itett	mi
 800516c:	085b      	lsrmi	r3, r3, #1
 800516e:	089b      	lsrpl	r3, r3, #2
 8005170:	2001      	movmi	r0, #1
 8005172:	6013      	strmi	r3, [r2, #0]
 8005174:	bf5c      	itt	pl
 8005176:	6013      	strpl	r3, [r2, #0]
 8005178:	2002      	movpl	r0, #2
 800517a:	4770      	bx	lr
 800517c:	b299      	uxth	r1, r3
 800517e:	b909      	cbnz	r1, 8005184 <__lo0bits+0x2a>
 8005180:	0c1b      	lsrs	r3, r3, #16
 8005182:	2010      	movs	r0, #16
 8005184:	b2d9      	uxtb	r1, r3
 8005186:	b909      	cbnz	r1, 800518c <__lo0bits+0x32>
 8005188:	3008      	adds	r0, #8
 800518a:	0a1b      	lsrs	r3, r3, #8
 800518c:	0719      	lsls	r1, r3, #28
 800518e:	bf04      	itt	eq
 8005190:	091b      	lsreq	r3, r3, #4
 8005192:	3004      	addeq	r0, #4
 8005194:	0799      	lsls	r1, r3, #30
 8005196:	bf04      	itt	eq
 8005198:	089b      	lsreq	r3, r3, #2
 800519a:	3002      	addeq	r0, #2
 800519c:	07d9      	lsls	r1, r3, #31
 800519e:	d403      	bmi.n	80051a8 <__lo0bits+0x4e>
 80051a0:	085b      	lsrs	r3, r3, #1
 80051a2:	f100 0001 	add.w	r0, r0, #1
 80051a6:	d003      	beq.n	80051b0 <__lo0bits+0x56>
 80051a8:	6013      	str	r3, [r2, #0]
 80051aa:	4770      	bx	lr
 80051ac:	2000      	movs	r0, #0
 80051ae:	4770      	bx	lr
 80051b0:	2020      	movs	r0, #32
 80051b2:	4770      	bx	lr

080051b4 <__i2b>:
 80051b4:	b510      	push	{r4, lr}
 80051b6:	460c      	mov	r4, r1
 80051b8:	2101      	movs	r1, #1
 80051ba:	f7ff febd 	bl	8004f38 <_Balloc>
 80051be:	4602      	mov	r2, r0
 80051c0:	b928      	cbnz	r0, 80051ce <__i2b+0x1a>
 80051c2:	4b05      	ldr	r3, [pc, #20]	@ (80051d8 <__i2b+0x24>)
 80051c4:	4805      	ldr	r0, [pc, #20]	@ (80051dc <__i2b+0x28>)
 80051c6:	f240 1145 	movw	r1, #325	@ 0x145
 80051ca:	f001 fc39 	bl	8006a40 <__assert_func>
 80051ce:	2301      	movs	r3, #1
 80051d0:	6144      	str	r4, [r0, #20]
 80051d2:	6103      	str	r3, [r0, #16]
 80051d4:	bd10      	pop	{r4, pc}
 80051d6:	bf00      	nop
 80051d8:	08007845 	.word	0x08007845
 80051dc:	08007856 	.word	0x08007856

080051e0 <__multiply>:
 80051e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051e4:	4617      	mov	r7, r2
 80051e6:	690a      	ldr	r2, [r1, #16]
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	bfa8      	it	ge
 80051ee:	463b      	movge	r3, r7
 80051f0:	4689      	mov	r9, r1
 80051f2:	bfa4      	itt	ge
 80051f4:	460f      	movge	r7, r1
 80051f6:	4699      	movge	r9, r3
 80051f8:	693d      	ldr	r5, [r7, #16]
 80051fa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	6879      	ldr	r1, [r7, #4]
 8005202:	eb05 060a 	add.w	r6, r5, sl
 8005206:	42b3      	cmp	r3, r6
 8005208:	b085      	sub	sp, #20
 800520a:	bfb8      	it	lt
 800520c:	3101      	addlt	r1, #1
 800520e:	f7ff fe93 	bl	8004f38 <_Balloc>
 8005212:	b930      	cbnz	r0, 8005222 <__multiply+0x42>
 8005214:	4602      	mov	r2, r0
 8005216:	4b41      	ldr	r3, [pc, #260]	@ (800531c <__multiply+0x13c>)
 8005218:	4841      	ldr	r0, [pc, #260]	@ (8005320 <__multiply+0x140>)
 800521a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800521e:	f001 fc0f 	bl	8006a40 <__assert_func>
 8005222:	f100 0414 	add.w	r4, r0, #20
 8005226:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800522a:	4623      	mov	r3, r4
 800522c:	2200      	movs	r2, #0
 800522e:	4573      	cmp	r3, lr
 8005230:	d320      	bcc.n	8005274 <__multiply+0x94>
 8005232:	f107 0814 	add.w	r8, r7, #20
 8005236:	f109 0114 	add.w	r1, r9, #20
 800523a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800523e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005242:	9302      	str	r3, [sp, #8]
 8005244:	1beb      	subs	r3, r5, r7
 8005246:	3b15      	subs	r3, #21
 8005248:	f023 0303 	bic.w	r3, r3, #3
 800524c:	3304      	adds	r3, #4
 800524e:	3715      	adds	r7, #21
 8005250:	42bd      	cmp	r5, r7
 8005252:	bf38      	it	cc
 8005254:	2304      	movcc	r3, #4
 8005256:	9301      	str	r3, [sp, #4]
 8005258:	9b02      	ldr	r3, [sp, #8]
 800525a:	9103      	str	r1, [sp, #12]
 800525c:	428b      	cmp	r3, r1
 800525e:	d80c      	bhi.n	800527a <__multiply+0x9a>
 8005260:	2e00      	cmp	r6, #0
 8005262:	dd03      	ble.n	800526c <__multiply+0x8c>
 8005264:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005268:	2b00      	cmp	r3, #0
 800526a:	d055      	beq.n	8005318 <__multiply+0x138>
 800526c:	6106      	str	r6, [r0, #16]
 800526e:	b005      	add	sp, #20
 8005270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005274:	f843 2b04 	str.w	r2, [r3], #4
 8005278:	e7d9      	b.n	800522e <__multiply+0x4e>
 800527a:	f8b1 a000 	ldrh.w	sl, [r1]
 800527e:	f1ba 0f00 	cmp.w	sl, #0
 8005282:	d01f      	beq.n	80052c4 <__multiply+0xe4>
 8005284:	46c4      	mov	ip, r8
 8005286:	46a1      	mov	r9, r4
 8005288:	2700      	movs	r7, #0
 800528a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800528e:	f8d9 3000 	ldr.w	r3, [r9]
 8005292:	fa1f fb82 	uxth.w	fp, r2
 8005296:	b29b      	uxth	r3, r3
 8005298:	fb0a 330b 	mla	r3, sl, fp, r3
 800529c:	443b      	add	r3, r7
 800529e:	f8d9 7000 	ldr.w	r7, [r9]
 80052a2:	0c12      	lsrs	r2, r2, #16
 80052a4:	0c3f      	lsrs	r7, r7, #16
 80052a6:	fb0a 7202 	mla	r2, sl, r2, r7
 80052aa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052b4:	4565      	cmp	r5, ip
 80052b6:	f849 3b04 	str.w	r3, [r9], #4
 80052ba:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80052be:	d8e4      	bhi.n	800528a <__multiply+0xaa>
 80052c0:	9b01      	ldr	r3, [sp, #4]
 80052c2:	50e7      	str	r7, [r4, r3]
 80052c4:	9b03      	ldr	r3, [sp, #12]
 80052c6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80052ca:	3104      	adds	r1, #4
 80052cc:	f1b9 0f00 	cmp.w	r9, #0
 80052d0:	d020      	beq.n	8005314 <__multiply+0x134>
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	4647      	mov	r7, r8
 80052d6:	46a4      	mov	ip, r4
 80052d8:	f04f 0a00 	mov.w	sl, #0
 80052dc:	f8b7 b000 	ldrh.w	fp, [r7]
 80052e0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80052e4:	fb09 220b 	mla	r2, r9, fp, r2
 80052e8:	4452      	add	r2, sl
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052f0:	f84c 3b04 	str.w	r3, [ip], #4
 80052f4:	f857 3b04 	ldr.w	r3, [r7], #4
 80052f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80052fc:	f8bc 3000 	ldrh.w	r3, [ip]
 8005300:	fb09 330a 	mla	r3, r9, sl, r3
 8005304:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005308:	42bd      	cmp	r5, r7
 800530a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800530e:	d8e5      	bhi.n	80052dc <__multiply+0xfc>
 8005310:	9a01      	ldr	r2, [sp, #4]
 8005312:	50a3      	str	r3, [r4, r2]
 8005314:	3404      	adds	r4, #4
 8005316:	e79f      	b.n	8005258 <__multiply+0x78>
 8005318:	3e01      	subs	r6, #1
 800531a:	e7a1      	b.n	8005260 <__multiply+0x80>
 800531c:	08007845 	.word	0x08007845
 8005320:	08007856 	.word	0x08007856

08005324 <__pow5mult>:
 8005324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005328:	4615      	mov	r5, r2
 800532a:	f012 0203 	ands.w	r2, r2, #3
 800532e:	4607      	mov	r7, r0
 8005330:	460e      	mov	r6, r1
 8005332:	d007      	beq.n	8005344 <__pow5mult+0x20>
 8005334:	4c25      	ldr	r4, [pc, #148]	@ (80053cc <__pow5mult+0xa8>)
 8005336:	3a01      	subs	r2, #1
 8005338:	2300      	movs	r3, #0
 800533a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800533e:	f7ff fe5d 	bl	8004ffc <__multadd>
 8005342:	4606      	mov	r6, r0
 8005344:	10ad      	asrs	r5, r5, #2
 8005346:	d03d      	beq.n	80053c4 <__pow5mult+0xa0>
 8005348:	69fc      	ldr	r4, [r7, #28]
 800534a:	b97c      	cbnz	r4, 800536c <__pow5mult+0x48>
 800534c:	2010      	movs	r0, #16
 800534e:	f7ff fd3d 	bl	8004dcc <malloc>
 8005352:	4602      	mov	r2, r0
 8005354:	61f8      	str	r0, [r7, #28]
 8005356:	b928      	cbnz	r0, 8005364 <__pow5mult+0x40>
 8005358:	4b1d      	ldr	r3, [pc, #116]	@ (80053d0 <__pow5mult+0xac>)
 800535a:	481e      	ldr	r0, [pc, #120]	@ (80053d4 <__pow5mult+0xb0>)
 800535c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005360:	f001 fb6e 	bl	8006a40 <__assert_func>
 8005364:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005368:	6004      	str	r4, [r0, #0]
 800536a:	60c4      	str	r4, [r0, #12]
 800536c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005370:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005374:	b94c      	cbnz	r4, 800538a <__pow5mult+0x66>
 8005376:	f240 2171 	movw	r1, #625	@ 0x271
 800537a:	4638      	mov	r0, r7
 800537c:	f7ff ff1a 	bl	80051b4 <__i2b>
 8005380:	2300      	movs	r3, #0
 8005382:	f8c8 0008 	str.w	r0, [r8, #8]
 8005386:	4604      	mov	r4, r0
 8005388:	6003      	str	r3, [r0, #0]
 800538a:	f04f 0900 	mov.w	r9, #0
 800538e:	07eb      	lsls	r3, r5, #31
 8005390:	d50a      	bpl.n	80053a8 <__pow5mult+0x84>
 8005392:	4631      	mov	r1, r6
 8005394:	4622      	mov	r2, r4
 8005396:	4638      	mov	r0, r7
 8005398:	f7ff ff22 	bl	80051e0 <__multiply>
 800539c:	4631      	mov	r1, r6
 800539e:	4680      	mov	r8, r0
 80053a0:	4638      	mov	r0, r7
 80053a2:	f7ff fe09 	bl	8004fb8 <_Bfree>
 80053a6:	4646      	mov	r6, r8
 80053a8:	106d      	asrs	r5, r5, #1
 80053aa:	d00b      	beq.n	80053c4 <__pow5mult+0xa0>
 80053ac:	6820      	ldr	r0, [r4, #0]
 80053ae:	b938      	cbnz	r0, 80053c0 <__pow5mult+0x9c>
 80053b0:	4622      	mov	r2, r4
 80053b2:	4621      	mov	r1, r4
 80053b4:	4638      	mov	r0, r7
 80053b6:	f7ff ff13 	bl	80051e0 <__multiply>
 80053ba:	6020      	str	r0, [r4, #0]
 80053bc:	f8c0 9000 	str.w	r9, [r0]
 80053c0:	4604      	mov	r4, r0
 80053c2:	e7e4      	b.n	800538e <__pow5mult+0x6a>
 80053c4:	4630      	mov	r0, r6
 80053c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053ca:	bf00      	nop
 80053cc:	08007968 	.word	0x08007968
 80053d0:	080077d6 	.word	0x080077d6
 80053d4:	08007856 	.word	0x08007856

080053d8 <__lshift>:
 80053d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053dc:	460c      	mov	r4, r1
 80053de:	6849      	ldr	r1, [r1, #4]
 80053e0:	6923      	ldr	r3, [r4, #16]
 80053e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80053e6:	68a3      	ldr	r3, [r4, #8]
 80053e8:	4607      	mov	r7, r0
 80053ea:	4691      	mov	r9, r2
 80053ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80053f0:	f108 0601 	add.w	r6, r8, #1
 80053f4:	42b3      	cmp	r3, r6
 80053f6:	db0b      	blt.n	8005410 <__lshift+0x38>
 80053f8:	4638      	mov	r0, r7
 80053fa:	f7ff fd9d 	bl	8004f38 <_Balloc>
 80053fe:	4605      	mov	r5, r0
 8005400:	b948      	cbnz	r0, 8005416 <__lshift+0x3e>
 8005402:	4602      	mov	r2, r0
 8005404:	4b28      	ldr	r3, [pc, #160]	@ (80054a8 <__lshift+0xd0>)
 8005406:	4829      	ldr	r0, [pc, #164]	@ (80054ac <__lshift+0xd4>)
 8005408:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800540c:	f001 fb18 	bl	8006a40 <__assert_func>
 8005410:	3101      	adds	r1, #1
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	e7ee      	b.n	80053f4 <__lshift+0x1c>
 8005416:	2300      	movs	r3, #0
 8005418:	f100 0114 	add.w	r1, r0, #20
 800541c:	f100 0210 	add.w	r2, r0, #16
 8005420:	4618      	mov	r0, r3
 8005422:	4553      	cmp	r3, sl
 8005424:	db33      	blt.n	800548e <__lshift+0xb6>
 8005426:	6920      	ldr	r0, [r4, #16]
 8005428:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800542c:	f104 0314 	add.w	r3, r4, #20
 8005430:	f019 091f 	ands.w	r9, r9, #31
 8005434:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005438:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800543c:	d02b      	beq.n	8005496 <__lshift+0xbe>
 800543e:	f1c9 0e20 	rsb	lr, r9, #32
 8005442:	468a      	mov	sl, r1
 8005444:	2200      	movs	r2, #0
 8005446:	6818      	ldr	r0, [r3, #0]
 8005448:	fa00 f009 	lsl.w	r0, r0, r9
 800544c:	4310      	orrs	r0, r2
 800544e:	f84a 0b04 	str.w	r0, [sl], #4
 8005452:	f853 2b04 	ldr.w	r2, [r3], #4
 8005456:	459c      	cmp	ip, r3
 8005458:	fa22 f20e 	lsr.w	r2, r2, lr
 800545c:	d8f3      	bhi.n	8005446 <__lshift+0x6e>
 800545e:	ebac 0304 	sub.w	r3, ip, r4
 8005462:	3b15      	subs	r3, #21
 8005464:	f023 0303 	bic.w	r3, r3, #3
 8005468:	3304      	adds	r3, #4
 800546a:	f104 0015 	add.w	r0, r4, #21
 800546e:	4560      	cmp	r0, ip
 8005470:	bf88      	it	hi
 8005472:	2304      	movhi	r3, #4
 8005474:	50ca      	str	r2, [r1, r3]
 8005476:	b10a      	cbz	r2, 800547c <__lshift+0xa4>
 8005478:	f108 0602 	add.w	r6, r8, #2
 800547c:	3e01      	subs	r6, #1
 800547e:	4638      	mov	r0, r7
 8005480:	612e      	str	r6, [r5, #16]
 8005482:	4621      	mov	r1, r4
 8005484:	f7ff fd98 	bl	8004fb8 <_Bfree>
 8005488:	4628      	mov	r0, r5
 800548a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800548e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005492:	3301      	adds	r3, #1
 8005494:	e7c5      	b.n	8005422 <__lshift+0x4a>
 8005496:	3904      	subs	r1, #4
 8005498:	f853 2b04 	ldr.w	r2, [r3], #4
 800549c:	f841 2f04 	str.w	r2, [r1, #4]!
 80054a0:	459c      	cmp	ip, r3
 80054a2:	d8f9      	bhi.n	8005498 <__lshift+0xc0>
 80054a4:	e7ea      	b.n	800547c <__lshift+0xa4>
 80054a6:	bf00      	nop
 80054a8:	08007845 	.word	0x08007845
 80054ac:	08007856 	.word	0x08007856

080054b0 <__mcmp>:
 80054b0:	690a      	ldr	r2, [r1, #16]
 80054b2:	4603      	mov	r3, r0
 80054b4:	6900      	ldr	r0, [r0, #16]
 80054b6:	1a80      	subs	r0, r0, r2
 80054b8:	b530      	push	{r4, r5, lr}
 80054ba:	d10e      	bne.n	80054da <__mcmp+0x2a>
 80054bc:	3314      	adds	r3, #20
 80054be:	3114      	adds	r1, #20
 80054c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80054c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80054c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80054cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80054d0:	4295      	cmp	r5, r2
 80054d2:	d003      	beq.n	80054dc <__mcmp+0x2c>
 80054d4:	d205      	bcs.n	80054e2 <__mcmp+0x32>
 80054d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80054da:	bd30      	pop	{r4, r5, pc}
 80054dc:	42a3      	cmp	r3, r4
 80054de:	d3f3      	bcc.n	80054c8 <__mcmp+0x18>
 80054e0:	e7fb      	b.n	80054da <__mcmp+0x2a>
 80054e2:	2001      	movs	r0, #1
 80054e4:	e7f9      	b.n	80054da <__mcmp+0x2a>
	...

080054e8 <__mdiff>:
 80054e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ec:	4689      	mov	r9, r1
 80054ee:	4606      	mov	r6, r0
 80054f0:	4611      	mov	r1, r2
 80054f2:	4648      	mov	r0, r9
 80054f4:	4614      	mov	r4, r2
 80054f6:	f7ff ffdb 	bl	80054b0 <__mcmp>
 80054fa:	1e05      	subs	r5, r0, #0
 80054fc:	d112      	bne.n	8005524 <__mdiff+0x3c>
 80054fe:	4629      	mov	r1, r5
 8005500:	4630      	mov	r0, r6
 8005502:	f7ff fd19 	bl	8004f38 <_Balloc>
 8005506:	4602      	mov	r2, r0
 8005508:	b928      	cbnz	r0, 8005516 <__mdiff+0x2e>
 800550a:	4b3f      	ldr	r3, [pc, #252]	@ (8005608 <__mdiff+0x120>)
 800550c:	f240 2137 	movw	r1, #567	@ 0x237
 8005510:	483e      	ldr	r0, [pc, #248]	@ (800560c <__mdiff+0x124>)
 8005512:	f001 fa95 	bl	8006a40 <__assert_func>
 8005516:	2301      	movs	r3, #1
 8005518:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800551c:	4610      	mov	r0, r2
 800551e:	b003      	add	sp, #12
 8005520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005524:	bfbc      	itt	lt
 8005526:	464b      	movlt	r3, r9
 8005528:	46a1      	movlt	r9, r4
 800552a:	4630      	mov	r0, r6
 800552c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005530:	bfba      	itte	lt
 8005532:	461c      	movlt	r4, r3
 8005534:	2501      	movlt	r5, #1
 8005536:	2500      	movge	r5, #0
 8005538:	f7ff fcfe 	bl	8004f38 <_Balloc>
 800553c:	4602      	mov	r2, r0
 800553e:	b918      	cbnz	r0, 8005548 <__mdiff+0x60>
 8005540:	4b31      	ldr	r3, [pc, #196]	@ (8005608 <__mdiff+0x120>)
 8005542:	f240 2145 	movw	r1, #581	@ 0x245
 8005546:	e7e3      	b.n	8005510 <__mdiff+0x28>
 8005548:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800554c:	6926      	ldr	r6, [r4, #16]
 800554e:	60c5      	str	r5, [r0, #12]
 8005550:	f109 0310 	add.w	r3, r9, #16
 8005554:	f109 0514 	add.w	r5, r9, #20
 8005558:	f104 0e14 	add.w	lr, r4, #20
 800555c:	f100 0b14 	add.w	fp, r0, #20
 8005560:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005564:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005568:	9301      	str	r3, [sp, #4]
 800556a:	46d9      	mov	r9, fp
 800556c:	f04f 0c00 	mov.w	ip, #0
 8005570:	9b01      	ldr	r3, [sp, #4]
 8005572:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005576:	f853 af04 	ldr.w	sl, [r3, #4]!
 800557a:	9301      	str	r3, [sp, #4]
 800557c:	fa1f f38a 	uxth.w	r3, sl
 8005580:	4619      	mov	r1, r3
 8005582:	b283      	uxth	r3, r0
 8005584:	1acb      	subs	r3, r1, r3
 8005586:	0c00      	lsrs	r0, r0, #16
 8005588:	4463      	add	r3, ip
 800558a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800558e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005592:	b29b      	uxth	r3, r3
 8005594:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005598:	4576      	cmp	r6, lr
 800559a:	f849 3b04 	str.w	r3, [r9], #4
 800559e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80055a2:	d8e5      	bhi.n	8005570 <__mdiff+0x88>
 80055a4:	1b33      	subs	r3, r6, r4
 80055a6:	3b15      	subs	r3, #21
 80055a8:	f023 0303 	bic.w	r3, r3, #3
 80055ac:	3415      	adds	r4, #21
 80055ae:	3304      	adds	r3, #4
 80055b0:	42a6      	cmp	r6, r4
 80055b2:	bf38      	it	cc
 80055b4:	2304      	movcc	r3, #4
 80055b6:	441d      	add	r5, r3
 80055b8:	445b      	add	r3, fp
 80055ba:	461e      	mov	r6, r3
 80055bc:	462c      	mov	r4, r5
 80055be:	4544      	cmp	r4, r8
 80055c0:	d30e      	bcc.n	80055e0 <__mdiff+0xf8>
 80055c2:	f108 0103 	add.w	r1, r8, #3
 80055c6:	1b49      	subs	r1, r1, r5
 80055c8:	f021 0103 	bic.w	r1, r1, #3
 80055cc:	3d03      	subs	r5, #3
 80055ce:	45a8      	cmp	r8, r5
 80055d0:	bf38      	it	cc
 80055d2:	2100      	movcc	r1, #0
 80055d4:	440b      	add	r3, r1
 80055d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80055da:	b191      	cbz	r1, 8005602 <__mdiff+0x11a>
 80055dc:	6117      	str	r7, [r2, #16]
 80055de:	e79d      	b.n	800551c <__mdiff+0x34>
 80055e0:	f854 1b04 	ldr.w	r1, [r4], #4
 80055e4:	46e6      	mov	lr, ip
 80055e6:	0c08      	lsrs	r0, r1, #16
 80055e8:	fa1c fc81 	uxtah	ip, ip, r1
 80055ec:	4471      	add	r1, lr
 80055ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80055f2:	b289      	uxth	r1, r1
 80055f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80055f8:	f846 1b04 	str.w	r1, [r6], #4
 80055fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005600:	e7dd      	b.n	80055be <__mdiff+0xd6>
 8005602:	3f01      	subs	r7, #1
 8005604:	e7e7      	b.n	80055d6 <__mdiff+0xee>
 8005606:	bf00      	nop
 8005608:	08007845 	.word	0x08007845
 800560c:	08007856 	.word	0x08007856

08005610 <__ulp>:
 8005610:	b082      	sub	sp, #8
 8005612:	ed8d 0b00 	vstr	d0, [sp]
 8005616:	9a01      	ldr	r2, [sp, #4]
 8005618:	4b0f      	ldr	r3, [pc, #60]	@ (8005658 <__ulp+0x48>)
 800561a:	4013      	ands	r3, r2
 800561c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005620:	2b00      	cmp	r3, #0
 8005622:	dc08      	bgt.n	8005636 <__ulp+0x26>
 8005624:	425b      	negs	r3, r3
 8005626:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800562a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800562e:	da04      	bge.n	800563a <__ulp+0x2a>
 8005630:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005634:	4113      	asrs	r3, r2
 8005636:	2200      	movs	r2, #0
 8005638:	e008      	b.n	800564c <__ulp+0x3c>
 800563a:	f1a2 0314 	sub.w	r3, r2, #20
 800563e:	2b1e      	cmp	r3, #30
 8005640:	bfda      	itte	le
 8005642:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8005646:	40da      	lsrle	r2, r3
 8005648:	2201      	movgt	r2, #1
 800564a:	2300      	movs	r3, #0
 800564c:	4619      	mov	r1, r3
 800564e:	4610      	mov	r0, r2
 8005650:	ec41 0b10 	vmov	d0, r0, r1
 8005654:	b002      	add	sp, #8
 8005656:	4770      	bx	lr
 8005658:	7ff00000 	.word	0x7ff00000

0800565c <__b2d>:
 800565c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005660:	6906      	ldr	r6, [r0, #16]
 8005662:	f100 0814 	add.w	r8, r0, #20
 8005666:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800566a:	1f37      	subs	r7, r6, #4
 800566c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005670:	4610      	mov	r0, r2
 8005672:	f7ff fd53 	bl	800511c <__hi0bits>
 8005676:	f1c0 0320 	rsb	r3, r0, #32
 800567a:	280a      	cmp	r0, #10
 800567c:	600b      	str	r3, [r1, #0]
 800567e:	491b      	ldr	r1, [pc, #108]	@ (80056ec <__b2d+0x90>)
 8005680:	dc15      	bgt.n	80056ae <__b2d+0x52>
 8005682:	f1c0 0c0b 	rsb	ip, r0, #11
 8005686:	fa22 f30c 	lsr.w	r3, r2, ip
 800568a:	45b8      	cmp	r8, r7
 800568c:	ea43 0501 	orr.w	r5, r3, r1
 8005690:	bf34      	ite	cc
 8005692:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8005696:	2300      	movcs	r3, #0
 8005698:	3015      	adds	r0, #21
 800569a:	fa02 f000 	lsl.w	r0, r2, r0
 800569e:	fa23 f30c 	lsr.w	r3, r3, ip
 80056a2:	4303      	orrs	r3, r0
 80056a4:	461c      	mov	r4, r3
 80056a6:	ec45 4b10 	vmov	d0, r4, r5
 80056aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056ae:	45b8      	cmp	r8, r7
 80056b0:	bf3a      	itte	cc
 80056b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80056b6:	f1a6 0708 	subcc.w	r7, r6, #8
 80056ba:	2300      	movcs	r3, #0
 80056bc:	380b      	subs	r0, #11
 80056be:	d012      	beq.n	80056e6 <__b2d+0x8a>
 80056c0:	f1c0 0120 	rsb	r1, r0, #32
 80056c4:	fa23 f401 	lsr.w	r4, r3, r1
 80056c8:	4082      	lsls	r2, r0
 80056ca:	4322      	orrs	r2, r4
 80056cc:	4547      	cmp	r7, r8
 80056ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80056d2:	bf8c      	ite	hi
 80056d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80056d8:	2200      	movls	r2, #0
 80056da:	4083      	lsls	r3, r0
 80056dc:	40ca      	lsrs	r2, r1
 80056de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80056e2:	4313      	orrs	r3, r2
 80056e4:	e7de      	b.n	80056a4 <__b2d+0x48>
 80056e6:	ea42 0501 	orr.w	r5, r2, r1
 80056ea:	e7db      	b.n	80056a4 <__b2d+0x48>
 80056ec:	3ff00000 	.word	0x3ff00000

080056f0 <__d2b>:
 80056f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80056f4:	460f      	mov	r7, r1
 80056f6:	2101      	movs	r1, #1
 80056f8:	ec59 8b10 	vmov	r8, r9, d0
 80056fc:	4616      	mov	r6, r2
 80056fe:	f7ff fc1b 	bl	8004f38 <_Balloc>
 8005702:	4604      	mov	r4, r0
 8005704:	b930      	cbnz	r0, 8005714 <__d2b+0x24>
 8005706:	4602      	mov	r2, r0
 8005708:	4b23      	ldr	r3, [pc, #140]	@ (8005798 <__d2b+0xa8>)
 800570a:	4824      	ldr	r0, [pc, #144]	@ (800579c <__d2b+0xac>)
 800570c:	f240 310f 	movw	r1, #783	@ 0x30f
 8005710:	f001 f996 	bl	8006a40 <__assert_func>
 8005714:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005718:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800571c:	b10d      	cbz	r5, 8005722 <__d2b+0x32>
 800571e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005722:	9301      	str	r3, [sp, #4]
 8005724:	f1b8 0300 	subs.w	r3, r8, #0
 8005728:	d023      	beq.n	8005772 <__d2b+0x82>
 800572a:	4668      	mov	r0, sp
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	f7ff fd14 	bl	800515a <__lo0bits>
 8005732:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005736:	b1d0      	cbz	r0, 800576e <__d2b+0x7e>
 8005738:	f1c0 0320 	rsb	r3, r0, #32
 800573c:	fa02 f303 	lsl.w	r3, r2, r3
 8005740:	430b      	orrs	r3, r1
 8005742:	40c2      	lsrs	r2, r0
 8005744:	6163      	str	r3, [r4, #20]
 8005746:	9201      	str	r2, [sp, #4]
 8005748:	9b01      	ldr	r3, [sp, #4]
 800574a:	61a3      	str	r3, [r4, #24]
 800574c:	2b00      	cmp	r3, #0
 800574e:	bf0c      	ite	eq
 8005750:	2201      	moveq	r2, #1
 8005752:	2202      	movne	r2, #2
 8005754:	6122      	str	r2, [r4, #16]
 8005756:	b1a5      	cbz	r5, 8005782 <__d2b+0x92>
 8005758:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800575c:	4405      	add	r5, r0
 800575e:	603d      	str	r5, [r7, #0]
 8005760:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005764:	6030      	str	r0, [r6, #0]
 8005766:	4620      	mov	r0, r4
 8005768:	b003      	add	sp, #12
 800576a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800576e:	6161      	str	r1, [r4, #20]
 8005770:	e7ea      	b.n	8005748 <__d2b+0x58>
 8005772:	a801      	add	r0, sp, #4
 8005774:	f7ff fcf1 	bl	800515a <__lo0bits>
 8005778:	9b01      	ldr	r3, [sp, #4]
 800577a:	6163      	str	r3, [r4, #20]
 800577c:	3020      	adds	r0, #32
 800577e:	2201      	movs	r2, #1
 8005780:	e7e8      	b.n	8005754 <__d2b+0x64>
 8005782:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005786:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800578a:	6038      	str	r0, [r7, #0]
 800578c:	6918      	ldr	r0, [r3, #16]
 800578e:	f7ff fcc5 	bl	800511c <__hi0bits>
 8005792:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005796:	e7e5      	b.n	8005764 <__d2b+0x74>
 8005798:	08007845 	.word	0x08007845
 800579c:	08007856 	.word	0x08007856

080057a0 <__ratio>:
 80057a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a4:	b085      	sub	sp, #20
 80057a6:	e9cd 1000 	strd	r1, r0, [sp]
 80057aa:	a902      	add	r1, sp, #8
 80057ac:	f7ff ff56 	bl	800565c <__b2d>
 80057b0:	9800      	ldr	r0, [sp, #0]
 80057b2:	a903      	add	r1, sp, #12
 80057b4:	ec55 4b10 	vmov	r4, r5, d0
 80057b8:	f7ff ff50 	bl	800565c <__b2d>
 80057bc:	9b01      	ldr	r3, [sp, #4]
 80057be:	6919      	ldr	r1, [r3, #16]
 80057c0:	9b00      	ldr	r3, [sp, #0]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	1ac9      	subs	r1, r1, r3
 80057c6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80057ca:	1a9b      	subs	r3, r3, r2
 80057cc:	ec5b ab10 	vmov	sl, fp, d0
 80057d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	bfce      	itee	gt
 80057d8:	462a      	movgt	r2, r5
 80057da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80057de:	465a      	movle	r2, fp
 80057e0:	462f      	mov	r7, r5
 80057e2:	46d9      	mov	r9, fp
 80057e4:	bfcc      	ite	gt
 80057e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80057ea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80057ee:	464b      	mov	r3, r9
 80057f0:	4652      	mov	r2, sl
 80057f2:	4620      	mov	r0, r4
 80057f4:	4639      	mov	r1, r7
 80057f6:	f7fb f849 	bl	800088c <__aeabi_ddiv>
 80057fa:	ec41 0b10 	vmov	d0, r0, r1
 80057fe:	b005      	add	sp, #20
 8005800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005804 <__copybits>:
 8005804:	3901      	subs	r1, #1
 8005806:	b570      	push	{r4, r5, r6, lr}
 8005808:	1149      	asrs	r1, r1, #5
 800580a:	6914      	ldr	r4, [r2, #16]
 800580c:	3101      	adds	r1, #1
 800580e:	f102 0314 	add.w	r3, r2, #20
 8005812:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005816:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800581a:	1f05      	subs	r5, r0, #4
 800581c:	42a3      	cmp	r3, r4
 800581e:	d30c      	bcc.n	800583a <__copybits+0x36>
 8005820:	1aa3      	subs	r3, r4, r2
 8005822:	3b11      	subs	r3, #17
 8005824:	f023 0303 	bic.w	r3, r3, #3
 8005828:	3211      	adds	r2, #17
 800582a:	42a2      	cmp	r2, r4
 800582c:	bf88      	it	hi
 800582e:	2300      	movhi	r3, #0
 8005830:	4418      	add	r0, r3
 8005832:	2300      	movs	r3, #0
 8005834:	4288      	cmp	r0, r1
 8005836:	d305      	bcc.n	8005844 <__copybits+0x40>
 8005838:	bd70      	pop	{r4, r5, r6, pc}
 800583a:	f853 6b04 	ldr.w	r6, [r3], #4
 800583e:	f845 6f04 	str.w	r6, [r5, #4]!
 8005842:	e7eb      	b.n	800581c <__copybits+0x18>
 8005844:	f840 3b04 	str.w	r3, [r0], #4
 8005848:	e7f4      	b.n	8005834 <__copybits+0x30>

0800584a <__any_on>:
 800584a:	f100 0214 	add.w	r2, r0, #20
 800584e:	6900      	ldr	r0, [r0, #16]
 8005850:	114b      	asrs	r3, r1, #5
 8005852:	4298      	cmp	r0, r3
 8005854:	b510      	push	{r4, lr}
 8005856:	db11      	blt.n	800587c <__any_on+0x32>
 8005858:	dd0a      	ble.n	8005870 <__any_on+0x26>
 800585a:	f011 011f 	ands.w	r1, r1, #31
 800585e:	d007      	beq.n	8005870 <__any_on+0x26>
 8005860:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005864:	fa24 f001 	lsr.w	r0, r4, r1
 8005868:	fa00 f101 	lsl.w	r1, r0, r1
 800586c:	428c      	cmp	r4, r1
 800586e:	d10b      	bne.n	8005888 <__any_on+0x3e>
 8005870:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005874:	4293      	cmp	r3, r2
 8005876:	d803      	bhi.n	8005880 <__any_on+0x36>
 8005878:	2000      	movs	r0, #0
 800587a:	bd10      	pop	{r4, pc}
 800587c:	4603      	mov	r3, r0
 800587e:	e7f7      	b.n	8005870 <__any_on+0x26>
 8005880:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005884:	2900      	cmp	r1, #0
 8005886:	d0f5      	beq.n	8005874 <__any_on+0x2a>
 8005888:	2001      	movs	r0, #1
 800588a:	e7f6      	b.n	800587a <__any_on+0x30>

0800588c <sulp>:
 800588c:	b570      	push	{r4, r5, r6, lr}
 800588e:	4604      	mov	r4, r0
 8005890:	460d      	mov	r5, r1
 8005892:	ec45 4b10 	vmov	d0, r4, r5
 8005896:	4616      	mov	r6, r2
 8005898:	f7ff feba 	bl	8005610 <__ulp>
 800589c:	ec51 0b10 	vmov	r0, r1, d0
 80058a0:	b17e      	cbz	r6, 80058c2 <sulp+0x36>
 80058a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80058a6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	dd09      	ble.n	80058c2 <sulp+0x36>
 80058ae:	051b      	lsls	r3, r3, #20
 80058b0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80058b4:	2400      	movs	r4, #0
 80058b6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80058ba:	4622      	mov	r2, r4
 80058bc:	462b      	mov	r3, r5
 80058be:	f7fa febb 	bl	8000638 <__aeabi_dmul>
 80058c2:	ec41 0b10 	vmov	d0, r0, r1
 80058c6:	bd70      	pop	{r4, r5, r6, pc}

080058c8 <_strtod_l>:
 80058c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058cc:	b09f      	sub	sp, #124	@ 0x7c
 80058ce:	460c      	mov	r4, r1
 80058d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80058d2:	2200      	movs	r2, #0
 80058d4:	921a      	str	r2, [sp, #104]	@ 0x68
 80058d6:	9005      	str	r0, [sp, #20]
 80058d8:	f04f 0a00 	mov.w	sl, #0
 80058dc:	f04f 0b00 	mov.w	fp, #0
 80058e0:	460a      	mov	r2, r1
 80058e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80058e4:	7811      	ldrb	r1, [r2, #0]
 80058e6:	292b      	cmp	r1, #43	@ 0x2b
 80058e8:	d04a      	beq.n	8005980 <_strtod_l+0xb8>
 80058ea:	d838      	bhi.n	800595e <_strtod_l+0x96>
 80058ec:	290d      	cmp	r1, #13
 80058ee:	d832      	bhi.n	8005956 <_strtod_l+0x8e>
 80058f0:	2908      	cmp	r1, #8
 80058f2:	d832      	bhi.n	800595a <_strtod_l+0x92>
 80058f4:	2900      	cmp	r1, #0
 80058f6:	d03b      	beq.n	8005970 <_strtod_l+0xa8>
 80058f8:	2200      	movs	r2, #0
 80058fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80058fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80058fe:	782a      	ldrb	r2, [r5, #0]
 8005900:	2a30      	cmp	r2, #48	@ 0x30
 8005902:	f040 80b2 	bne.w	8005a6a <_strtod_l+0x1a2>
 8005906:	786a      	ldrb	r2, [r5, #1]
 8005908:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800590c:	2a58      	cmp	r2, #88	@ 0x58
 800590e:	d16e      	bne.n	80059ee <_strtod_l+0x126>
 8005910:	9302      	str	r3, [sp, #8]
 8005912:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005914:	9301      	str	r3, [sp, #4]
 8005916:	ab1a      	add	r3, sp, #104	@ 0x68
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	4a8f      	ldr	r2, [pc, #572]	@ (8005b58 <_strtod_l+0x290>)
 800591c:	9805      	ldr	r0, [sp, #20]
 800591e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005920:	a919      	add	r1, sp, #100	@ 0x64
 8005922:	f001 f927 	bl	8006b74 <__gethex>
 8005926:	f010 060f 	ands.w	r6, r0, #15
 800592a:	4604      	mov	r4, r0
 800592c:	d005      	beq.n	800593a <_strtod_l+0x72>
 800592e:	2e06      	cmp	r6, #6
 8005930:	d128      	bne.n	8005984 <_strtod_l+0xbc>
 8005932:	3501      	adds	r5, #1
 8005934:	2300      	movs	r3, #0
 8005936:	9519      	str	r5, [sp, #100]	@ 0x64
 8005938:	930e      	str	r3, [sp, #56]	@ 0x38
 800593a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800593c:	2b00      	cmp	r3, #0
 800593e:	f040 858e 	bne.w	800645e <_strtod_l+0xb96>
 8005942:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005944:	b1cb      	cbz	r3, 800597a <_strtod_l+0xb2>
 8005946:	4652      	mov	r2, sl
 8005948:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800594c:	ec43 2b10 	vmov	d0, r2, r3
 8005950:	b01f      	add	sp, #124	@ 0x7c
 8005952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005956:	2920      	cmp	r1, #32
 8005958:	d1ce      	bne.n	80058f8 <_strtod_l+0x30>
 800595a:	3201      	adds	r2, #1
 800595c:	e7c1      	b.n	80058e2 <_strtod_l+0x1a>
 800595e:	292d      	cmp	r1, #45	@ 0x2d
 8005960:	d1ca      	bne.n	80058f8 <_strtod_l+0x30>
 8005962:	2101      	movs	r1, #1
 8005964:	910e      	str	r1, [sp, #56]	@ 0x38
 8005966:	1c51      	adds	r1, r2, #1
 8005968:	9119      	str	r1, [sp, #100]	@ 0x64
 800596a:	7852      	ldrb	r2, [r2, #1]
 800596c:	2a00      	cmp	r2, #0
 800596e:	d1c5      	bne.n	80058fc <_strtod_l+0x34>
 8005970:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005972:	9419      	str	r4, [sp, #100]	@ 0x64
 8005974:	2b00      	cmp	r3, #0
 8005976:	f040 8570 	bne.w	800645a <_strtod_l+0xb92>
 800597a:	4652      	mov	r2, sl
 800597c:	465b      	mov	r3, fp
 800597e:	e7e5      	b.n	800594c <_strtod_l+0x84>
 8005980:	2100      	movs	r1, #0
 8005982:	e7ef      	b.n	8005964 <_strtod_l+0x9c>
 8005984:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005986:	b13a      	cbz	r2, 8005998 <_strtod_l+0xd0>
 8005988:	2135      	movs	r1, #53	@ 0x35
 800598a:	a81c      	add	r0, sp, #112	@ 0x70
 800598c:	f7ff ff3a 	bl	8005804 <__copybits>
 8005990:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005992:	9805      	ldr	r0, [sp, #20]
 8005994:	f7ff fb10 	bl	8004fb8 <_Bfree>
 8005998:	3e01      	subs	r6, #1
 800599a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800599c:	2e04      	cmp	r6, #4
 800599e:	d806      	bhi.n	80059ae <_strtod_l+0xe6>
 80059a0:	e8df f006 	tbb	[pc, r6]
 80059a4:	201d0314 	.word	0x201d0314
 80059a8:	14          	.byte	0x14
 80059a9:	00          	.byte	0x00
 80059aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80059ae:	05e1      	lsls	r1, r4, #23
 80059b0:	bf48      	it	mi
 80059b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80059b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80059ba:	0d1b      	lsrs	r3, r3, #20
 80059bc:	051b      	lsls	r3, r3, #20
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1bb      	bne.n	800593a <_strtod_l+0x72>
 80059c2:	f7fe fb2b 	bl	800401c <__errno>
 80059c6:	2322      	movs	r3, #34	@ 0x22
 80059c8:	6003      	str	r3, [r0, #0]
 80059ca:	e7b6      	b.n	800593a <_strtod_l+0x72>
 80059cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80059d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80059d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80059d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80059dc:	e7e7      	b.n	80059ae <_strtod_l+0xe6>
 80059de:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8005b60 <_strtod_l+0x298>
 80059e2:	e7e4      	b.n	80059ae <_strtod_l+0xe6>
 80059e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80059e8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80059ec:	e7df      	b.n	80059ae <_strtod_l+0xe6>
 80059ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80059f0:	1c5a      	adds	r2, r3, #1
 80059f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80059f4:	785b      	ldrb	r3, [r3, #1]
 80059f6:	2b30      	cmp	r3, #48	@ 0x30
 80059f8:	d0f9      	beq.n	80059ee <_strtod_l+0x126>
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d09d      	beq.n	800593a <_strtod_l+0x72>
 80059fe:	2301      	movs	r3, #1
 8005a00:	2700      	movs	r7, #0
 8005a02:	9308      	str	r3, [sp, #32]
 8005a04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005a06:	930c      	str	r3, [sp, #48]	@ 0x30
 8005a08:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005a0a:	46b9      	mov	r9, r7
 8005a0c:	220a      	movs	r2, #10
 8005a0e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005a10:	7805      	ldrb	r5, [r0, #0]
 8005a12:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005a16:	b2d9      	uxtb	r1, r3
 8005a18:	2909      	cmp	r1, #9
 8005a1a:	d928      	bls.n	8005a6e <_strtod_l+0x1a6>
 8005a1c:	494f      	ldr	r1, [pc, #316]	@ (8005b5c <_strtod_l+0x294>)
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f000 ffd6 	bl	80069d0 <strncmp>
 8005a24:	2800      	cmp	r0, #0
 8005a26:	d032      	beq.n	8005a8e <_strtod_l+0x1c6>
 8005a28:	2000      	movs	r0, #0
 8005a2a:	462a      	mov	r2, r5
 8005a2c:	900a      	str	r0, [sp, #40]	@ 0x28
 8005a2e:	464d      	mov	r5, r9
 8005a30:	4603      	mov	r3, r0
 8005a32:	2a65      	cmp	r2, #101	@ 0x65
 8005a34:	d001      	beq.n	8005a3a <_strtod_l+0x172>
 8005a36:	2a45      	cmp	r2, #69	@ 0x45
 8005a38:	d114      	bne.n	8005a64 <_strtod_l+0x19c>
 8005a3a:	b91d      	cbnz	r5, 8005a44 <_strtod_l+0x17c>
 8005a3c:	9a08      	ldr	r2, [sp, #32]
 8005a3e:	4302      	orrs	r2, r0
 8005a40:	d096      	beq.n	8005970 <_strtod_l+0xa8>
 8005a42:	2500      	movs	r5, #0
 8005a44:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005a46:	1c62      	adds	r2, r4, #1
 8005a48:	9219      	str	r2, [sp, #100]	@ 0x64
 8005a4a:	7862      	ldrb	r2, [r4, #1]
 8005a4c:	2a2b      	cmp	r2, #43	@ 0x2b
 8005a4e:	d07a      	beq.n	8005b46 <_strtod_l+0x27e>
 8005a50:	2a2d      	cmp	r2, #45	@ 0x2d
 8005a52:	d07e      	beq.n	8005b52 <_strtod_l+0x28a>
 8005a54:	f04f 0c00 	mov.w	ip, #0
 8005a58:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005a5c:	2909      	cmp	r1, #9
 8005a5e:	f240 8085 	bls.w	8005b6c <_strtod_l+0x2a4>
 8005a62:	9419      	str	r4, [sp, #100]	@ 0x64
 8005a64:	f04f 0800 	mov.w	r8, #0
 8005a68:	e0a5      	b.n	8005bb6 <_strtod_l+0x2ee>
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	e7c8      	b.n	8005a00 <_strtod_l+0x138>
 8005a6e:	f1b9 0f08 	cmp.w	r9, #8
 8005a72:	bfd8      	it	le
 8005a74:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8005a76:	f100 0001 	add.w	r0, r0, #1
 8005a7a:	bfda      	itte	le
 8005a7c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005a80:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8005a82:	fb02 3707 	mlagt	r7, r2, r7, r3
 8005a86:	f109 0901 	add.w	r9, r9, #1
 8005a8a:	9019      	str	r0, [sp, #100]	@ 0x64
 8005a8c:	e7bf      	b.n	8005a0e <_strtod_l+0x146>
 8005a8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005a90:	1c5a      	adds	r2, r3, #1
 8005a92:	9219      	str	r2, [sp, #100]	@ 0x64
 8005a94:	785a      	ldrb	r2, [r3, #1]
 8005a96:	f1b9 0f00 	cmp.w	r9, #0
 8005a9a:	d03b      	beq.n	8005b14 <_strtod_l+0x24c>
 8005a9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8005a9e:	464d      	mov	r5, r9
 8005aa0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005aa4:	2b09      	cmp	r3, #9
 8005aa6:	d912      	bls.n	8005ace <_strtod_l+0x206>
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e7c2      	b.n	8005a32 <_strtod_l+0x16a>
 8005aac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005aae:	1c5a      	adds	r2, r3, #1
 8005ab0:	9219      	str	r2, [sp, #100]	@ 0x64
 8005ab2:	785a      	ldrb	r2, [r3, #1]
 8005ab4:	3001      	adds	r0, #1
 8005ab6:	2a30      	cmp	r2, #48	@ 0x30
 8005ab8:	d0f8      	beq.n	8005aac <_strtod_l+0x1e4>
 8005aba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005abe:	2b08      	cmp	r3, #8
 8005ac0:	f200 84d2 	bhi.w	8006468 <_strtod_l+0xba0>
 8005ac4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005ac6:	900a      	str	r0, [sp, #40]	@ 0x28
 8005ac8:	2000      	movs	r0, #0
 8005aca:	930c      	str	r3, [sp, #48]	@ 0x30
 8005acc:	4605      	mov	r5, r0
 8005ace:	3a30      	subs	r2, #48	@ 0x30
 8005ad0:	f100 0301 	add.w	r3, r0, #1
 8005ad4:	d018      	beq.n	8005b08 <_strtod_l+0x240>
 8005ad6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ad8:	4419      	add	r1, r3
 8005ada:	910a      	str	r1, [sp, #40]	@ 0x28
 8005adc:	462e      	mov	r6, r5
 8005ade:	f04f 0e0a 	mov.w	lr, #10
 8005ae2:	1c71      	adds	r1, r6, #1
 8005ae4:	eba1 0c05 	sub.w	ip, r1, r5
 8005ae8:	4563      	cmp	r3, ip
 8005aea:	dc15      	bgt.n	8005b18 <_strtod_l+0x250>
 8005aec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8005af0:	182b      	adds	r3, r5, r0
 8005af2:	2b08      	cmp	r3, #8
 8005af4:	f105 0501 	add.w	r5, r5, #1
 8005af8:	4405      	add	r5, r0
 8005afa:	dc1a      	bgt.n	8005b32 <_strtod_l+0x26a>
 8005afc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005afe:	230a      	movs	r3, #10
 8005b00:	fb03 2301 	mla	r3, r3, r1, r2
 8005b04:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b06:	2300      	movs	r3, #0
 8005b08:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005b0a:	1c51      	adds	r1, r2, #1
 8005b0c:	9119      	str	r1, [sp, #100]	@ 0x64
 8005b0e:	7852      	ldrb	r2, [r2, #1]
 8005b10:	4618      	mov	r0, r3
 8005b12:	e7c5      	b.n	8005aa0 <_strtod_l+0x1d8>
 8005b14:	4648      	mov	r0, r9
 8005b16:	e7ce      	b.n	8005ab6 <_strtod_l+0x1ee>
 8005b18:	2e08      	cmp	r6, #8
 8005b1a:	dc05      	bgt.n	8005b28 <_strtod_l+0x260>
 8005b1c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005b1e:	fb0e f606 	mul.w	r6, lr, r6
 8005b22:	960b      	str	r6, [sp, #44]	@ 0x2c
 8005b24:	460e      	mov	r6, r1
 8005b26:	e7dc      	b.n	8005ae2 <_strtod_l+0x21a>
 8005b28:	2910      	cmp	r1, #16
 8005b2a:	bfd8      	it	le
 8005b2c:	fb0e f707 	mulle.w	r7, lr, r7
 8005b30:	e7f8      	b.n	8005b24 <_strtod_l+0x25c>
 8005b32:	2b0f      	cmp	r3, #15
 8005b34:	bfdc      	itt	le
 8005b36:	230a      	movle	r3, #10
 8005b38:	fb03 2707 	mlale	r7, r3, r7, r2
 8005b3c:	e7e3      	b.n	8005b06 <_strtod_l+0x23e>
 8005b3e:	2300      	movs	r3, #0
 8005b40:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b42:	2301      	movs	r3, #1
 8005b44:	e77a      	b.n	8005a3c <_strtod_l+0x174>
 8005b46:	f04f 0c00 	mov.w	ip, #0
 8005b4a:	1ca2      	adds	r2, r4, #2
 8005b4c:	9219      	str	r2, [sp, #100]	@ 0x64
 8005b4e:	78a2      	ldrb	r2, [r4, #2]
 8005b50:	e782      	b.n	8005a58 <_strtod_l+0x190>
 8005b52:	f04f 0c01 	mov.w	ip, #1
 8005b56:	e7f8      	b.n	8005b4a <_strtod_l+0x282>
 8005b58:	08007a7c 	.word	0x08007a7c
 8005b5c:	080078af 	.word	0x080078af
 8005b60:	7ff00000 	.word	0x7ff00000
 8005b64:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005b66:	1c51      	adds	r1, r2, #1
 8005b68:	9119      	str	r1, [sp, #100]	@ 0x64
 8005b6a:	7852      	ldrb	r2, [r2, #1]
 8005b6c:	2a30      	cmp	r2, #48	@ 0x30
 8005b6e:	d0f9      	beq.n	8005b64 <_strtod_l+0x29c>
 8005b70:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005b74:	2908      	cmp	r1, #8
 8005b76:	f63f af75 	bhi.w	8005a64 <_strtod_l+0x19c>
 8005b7a:	3a30      	subs	r2, #48	@ 0x30
 8005b7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b7e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005b80:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005b82:	f04f 080a 	mov.w	r8, #10
 8005b86:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005b88:	1c56      	adds	r6, r2, #1
 8005b8a:	9619      	str	r6, [sp, #100]	@ 0x64
 8005b8c:	7852      	ldrb	r2, [r2, #1]
 8005b8e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005b92:	f1be 0f09 	cmp.w	lr, #9
 8005b96:	d939      	bls.n	8005c0c <_strtod_l+0x344>
 8005b98:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005b9a:	1a76      	subs	r6, r6, r1
 8005b9c:	2e08      	cmp	r6, #8
 8005b9e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005ba2:	dc03      	bgt.n	8005bac <_strtod_l+0x2e4>
 8005ba4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ba6:	4588      	cmp	r8, r1
 8005ba8:	bfa8      	it	ge
 8005baa:	4688      	movge	r8, r1
 8005bac:	f1bc 0f00 	cmp.w	ip, #0
 8005bb0:	d001      	beq.n	8005bb6 <_strtod_l+0x2ee>
 8005bb2:	f1c8 0800 	rsb	r8, r8, #0
 8005bb6:	2d00      	cmp	r5, #0
 8005bb8:	d14e      	bne.n	8005c58 <_strtod_l+0x390>
 8005bba:	9908      	ldr	r1, [sp, #32]
 8005bbc:	4308      	orrs	r0, r1
 8005bbe:	f47f aebc 	bne.w	800593a <_strtod_l+0x72>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f47f aed4 	bne.w	8005970 <_strtod_l+0xa8>
 8005bc8:	2a69      	cmp	r2, #105	@ 0x69
 8005bca:	d028      	beq.n	8005c1e <_strtod_l+0x356>
 8005bcc:	dc25      	bgt.n	8005c1a <_strtod_l+0x352>
 8005bce:	2a49      	cmp	r2, #73	@ 0x49
 8005bd0:	d025      	beq.n	8005c1e <_strtod_l+0x356>
 8005bd2:	2a4e      	cmp	r2, #78	@ 0x4e
 8005bd4:	f47f aecc 	bne.w	8005970 <_strtod_l+0xa8>
 8005bd8:	499a      	ldr	r1, [pc, #616]	@ (8005e44 <_strtod_l+0x57c>)
 8005bda:	a819      	add	r0, sp, #100	@ 0x64
 8005bdc:	f001 f9ec 	bl	8006fb8 <__match>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	f43f aec5 	beq.w	8005970 <_strtod_l+0xa8>
 8005be6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	2b28      	cmp	r3, #40	@ 0x28
 8005bec:	d12e      	bne.n	8005c4c <_strtod_l+0x384>
 8005bee:	4996      	ldr	r1, [pc, #600]	@ (8005e48 <_strtod_l+0x580>)
 8005bf0:	aa1c      	add	r2, sp, #112	@ 0x70
 8005bf2:	a819      	add	r0, sp, #100	@ 0x64
 8005bf4:	f001 f9f4 	bl	8006fe0 <__hexnan>
 8005bf8:	2805      	cmp	r0, #5
 8005bfa:	d127      	bne.n	8005c4c <_strtod_l+0x384>
 8005bfc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005bfe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005c02:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005c06:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005c0a:	e696      	b.n	800593a <_strtod_l+0x72>
 8005c0c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c0e:	fb08 2101 	mla	r1, r8, r1, r2
 8005c12:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005c16:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c18:	e7b5      	b.n	8005b86 <_strtod_l+0x2be>
 8005c1a:	2a6e      	cmp	r2, #110	@ 0x6e
 8005c1c:	e7da      	b.n	8005bd4 <_strtod_l+0x30c>
 8005c1e:	498b      	ldr	r1, [pc, #556]	@ (8005e4c <_strtod_l+0x584>)
 8005c20:	a819      	add	r0, sp, #100	@ 0x64
 8005c22:	f001 f9c9 	bl	8006fb8 <__match>
 8005c26:	2800      	cmp	r0, #0
 8005c28:	f43f aea2 	beq.w	8005970 <_strtod_l+0xa8>
 8005c2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c2e:	4988      	ldr	r1, [pc, #544]	@ (8005e50 <_strtod_l+0x588>)
 8005c30:	3b01      	subs	r3, #1
 8005c32:	a819      	add	r0, sp, #100	@ 0x64
 8005c34:	9319      	str	r3, [sp, #100]	@ 0x64
 8005c36:	f001 f9bf 	bl	8006fb8 <__match>
 8005c3a:	b910      	cbnz	r0, 8005c42 <_strtod_l+0x37a>
 8005c3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c3e:	3301      	adds	r3, #1
 8005c40:	9319      	str	r3, [sp, #100]	@ 0x64
 8005c42:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8005e60 <_strtod_l+0x598>
 8005c46:	f04f 0a00 	mov.w	sl, #0
 8005c4a:	e676      	b.n	800593a <_strtod_l+0x72>
 8005c4c:	4881      	ldr	r0, [pc, #516]	@ (8005e54 <_strtod_l+0x58c>)
 8005c4e:	f000 feef 	bl	8006a30 <nan>
 8005c52:	ec5b ab10 	vmov	sl, fp, d0
 8005c56:	e670      	b.n	800593a <_strtod_l+0x72>
 8005c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c5a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005c5c:	eba8 0303 	sub.w	r3, r8, r3
 8005c60:	f1b9 0f00 	cmp.w	r9, #0
 8005c64:	bf08      	it	eq
 8005c66:	46a9      	moveq	r9, r5
 8005c68:	2d10      	cmp	r5, #16
 8005c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c6c:	462c      	mov	r4, r5
 8005c6e:	bfa8      	it	ge
 8005c70:	2410      	movge	r4, #16
 8005c72:	f7fa fc67 	bl	8000544 <__aeabi_ui2d>
 8005c76:	2d09      	cmp	r5, #9
 8005c78:	4682      	mov	sl, r0
 8005c7a:	468b      	mov	fp, r1
 8005c7c:	dc13      	bgt.n	8005ca6 <_strtod_l+0x3de>
 8005c7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f43f ae5a 	beq.w	800593a <_strtod_l+0x72>
 8005c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c88:	dd78      	ble.n	8005d7c <_strtod_l+0x4b4>
 8005c8a:	2b16      	cmp	r3, #22
 8005c8c:	dc5f      	bgt.n	8005d4e <_strtod_l+0x486>
 8005c8e:	4972      	ldr	r1, [pc, #456]	@ (8005e58 <_strtod_l+0x590>)
 8005c90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005c94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c98:	4652      	mov	r2, sl
 8005c9a:	465b      	mov	r3, fp
 8005c9c:	f7fa fccc 	bl	8000638 <__aeabi_dmul>
 8005ca0:	4682      	mov	sl, r0
 8005ca2:	468b      	mov	fp, r1
 8005ca4:	e649      	b.n	800593a <_strtod_l+0x72>
 8005ca6:	4b6c      	ldr	r3, [pc, #432]	@ (8005e58 <_strtod_l+0x590>)
 8005ca8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005cac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005cb0:	f7fa fcc2 	bl	8000638 <__aeabi_dmul>
 8005cb4:	4682      	mov	sl, r0
 8005cb6:	4638      	mov	r0, r7
 8005cb8:	468b      	mov	fp, r1
 8005cba:	f7fa fc43 	bl	8000544 <__aeabi_ui2d>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	4650      	mov	r0, sl
 8005cc4:	4659      	mov	r1, fp
 8005cc6:	f7fa fb01 	bl	80002cc <__adddf3>
 8005cca:	2d0f      	cmp	r5, #15
 8005ccc:	4682      	mov	sl, r0
 8005cce:	468b      	mov	fp, r1
 8005cd0:	ddd5      	ble.n	8005c7e <_strtod_l+0x3b6>
 8005cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cd4:	1b2c      	subs	r4, r5, r4
 8005cd6:	441c      	add	r4, r3
 8005cd8:	2c00      	cmp	r4, #0
 8005cda:	f340 8093 	ble.w	8005e04 <_strtod_l+0x53c>
 8005cde:	f014 030f 	ands.w	r3, r4, #15
 8005ce2:	d00a      	beq.n	8005cfa <_strtod_l+0x432>
 8005ce4:	495c      	ldr	r1, [pc, #368]	@ (8005e58 <_strtod_l+0x590>)
 8005ce6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005cea:	4652      	mov	r2, sl
 8005cec:	465b      	mov	r3, fp
 8005cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005cf2:	f7fa fca1 	bl	8000638 <__aeabi_dmul>
 8005cf6:	4682      	mov	sl, r0
 8005cf8:	468b      	mov	fp, r1
 8005cfa:	f034 040f 	bics.w	r4, r4, #15
 8005cfe:	d073      	beq.n	8005de8 <_strtod_l+0x520>
 8005d00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005d04:	dd49      	ble.n	8005d9a <_strtod_l+0x4d2>
 8005d06:	2400      	movs	r4, #0
 8005d08:	46a0      	mov	r8, r4
 8005d0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005d0c:	46a1      	mov	r9, r4
 8005d0e:	9a05      	ldr	r2, [sp, #20]
 8005d10:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8005e60 <_strtod_l+0x598>
 8005d14:	2322      	movs	r3, #34	@ 0x22
 8005d16:	6013      	str	r3, [r2, #0]
 8005d18:	f04f 0a00 	mov.w	sl, #0
 8005d1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f43f ae0b 	beq.w	800593a <_strtod_l+0x72>
 8005d24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d26:	9805      	ldr	r0, [sp, #20]
 8005d28:	f7ff f946 	bl	8004fb8 <_Bfree>
 8005d2c:	9805      	ldr	r0, [sp, #20]
 8005d2e:	4649      	mov	r1, r9
 8005d30:	f7ff f942 	bl	8004fb8 <_Bfree>
 8005d34:	9805      	ldr	r0, [sp, #20]
 8005d36:	4641      	mov	r1, r8
 8005d38:	f7ff f93e 	bl	8004fb8 <_Bfree>
 8005d3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d3e:	9805      	ldr	r0, [sp, #20]
 8005d40:	f7ff f93a 	bl	8004fb8 <_Bfree>
 8005d44:	9805      	ldr	r0, [sp, #20]
 8005d46:	4621      	mov	r1, r4
 8005d48:	f7ff f936 	bl	8004fb8 <_Bfree>
 8005d4c:	e5f5      	b.n	800593a <_strtod_l+0x72>
 8005d4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005d54:	4293      	cmp	r3, r2
 8005d56:	dbbc      	blt.n	8005cd2 <_strtod_l+0x40a>
 8005d58:	4c3f      	ldr	r4, [pc, #252]	@ (8005e58 <_strtod_l+0x590>)
 8005d5a:	f1c5 050f 	rsb	r5, r5, #15
 8005d5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005d62:	4652      	mov	r2, sl
 8005d64:	465b      	mov	r3, fp
 8005d66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d6a:	f7fa fc65 	bl	8000638 <__aeabi_dmul>
 8005d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d70:	1b5d      	subs	r5, r3, r5
 8005d72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005d76:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005d7a:	e78f      	b.n	8005c9c <_strtod_l+0x3d4>
 8005d7c:	3316      	adds	r3, #22
 8005d7e:	dba8      	blt.n	8005cd2 <_strtod_l+0x40a>
 8005d80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d82:	eba3 0808 	sub.w	r8, r3, r8
 8005d86:	4b34      	ldr	r3, [pc, #208]	@ (8005e58 <_strtod_l+0x590>)
 8005d88:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005d8c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005d90:	4650      	mov	r0, sl
 8005d92:	4659      	mov	r1, fp
 8005d94:	f7fa fd7a 	bl	800088c <__aeabi_ddiv>
 8005d98:	e782      	b.n	8005ca0 <_strtod_l+0x3d8>
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	4f2f      	ldr	r7, [pc, #188]	@ (8005e5c <_strtod_l+0x594>)
 8005d9e:	1124      	asrs	r4, r4, #4
 8005da0:	4650      	mov	r0, sl
 8005da2:	4659      	mov	r1, fp
 8005da4:	461e      	mov	r6, r3
 8005da6:	2c01      	cmp	r4, #1
 8005da8:	dc21      	bgt.n	8005dee <_strtod_l+0x526>
 8005daa:	b10b      	cbz	r3, 8005db0 <_strtod_l+0x4e8>
 8005dac:	4682      	mov	sl, r0
 8005dae:	468b      	mov	fp, r1
 8005db0:	492a      	ldr	r1, [pc, #168]	@ (8005e5c <_strtod_l+0x594>)
 8005db2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005db6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005dba:	4652      	mov	r2, sl
 8005dbc:	465b      	mov	r3, fp
 8005dbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dc2:	f7fa fc39 	bl	8000638 <__aeabi_dmul>
 8005dc6:	4b26      	ldr	r3, [pc, #152]	@ (8005e60 <_strtod_l+0x598>)
 8005dc8:	460a      	mov	r2, r1
 8005dca:	400b      	ands	r3, r1
 8005dcc:	4925      	ldr	r1, [pc, #148]	@ (8005e64 <_strtod_l+0x59c>)
 8005dce:	428b      	cmp	r3, r1
 8005dd0:	4682      	mov	sl, r0
 8005dd2:	d898      	bhi.n	8005d06 <_strtod_l+0x43e>
 8005dd4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005dd8:	428b      	cmp	r3, r1
 8005dda:	bf86      	itte	hi
 8005ddc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8005e68 <_strtod_l+0x5a0>
 8005de0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8005de4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005de8:	2300      	movs	r3, #0
 8005dea:	9308      	str	r3, [sp, #32]
 8005dec:	e076      	b.n	8005edc <_strtod_l+0x614>
 8005dee:	07e2      	lsls	r2, r4, #31
 8005df0:	d504      	bpl.n	8005dfc <_strtod_l+0x534>
 8005df2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005df6:	f7fa fc1f 	bl	8000638 <__aeabi_dmul>
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	3601      	adds	r6, #1
 8005dfe:	1064      	asrs	r4, r4, #1
 8005e00:	3708      	adds	r7, #8
 8005e02:	e7d0      	b.n	8005da6 <_strtod_l+0x4de>
 8005e04:	d0f0      	beq.n	8005de8 <_strtod_l+0x520>
 8005e06:	4264      	negs	r4, r4
 8005e08:	f014 020f 	ands.w	r2, r4, #15
 8005e0c:	d00a      	beq.n	8005e24 <_strtod_l+0x55c>
 8005e0e:	4b12      	ldr	r3, [pc, #72]	@ (8005e58 <_strtod_l+0x590>)
 8005e10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e14:	4650      	mov	r0, sl
 8005e16:	4659      	mov	r1, fp
 8005e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1c:	f7fa fd36 	bl	800088c <__aeabi_ddiv>
 8005e20:	4682      	mov	sl, r0
 8005e22:	468b      	mov	fp, r1
 8005e24:	1124      	asrs	r4, r4, #4
 8005e26:	d0df      	beq.n	8005de8 <_strtod_l+0x520>
 8005e28:	2c1f      	cmp	r4, #31
 8005e2a:	dd1f      	ble.n	8005e6c <_strtod_l+0x5a4>
 8005e2c:	2400      	movs	r4, #0
 8005e2e:	46a0      	mov	r8, r4
 8005e30:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005e32:	46a1      	mov	r9, r4
 8005e34:	9a05      	ldr	r2, [sp, #20]
 8005e36:	2322      	movs	r3, #34	@ 0x22
 8005e38:	f04f 0a00 	mov.w	sl, #0
 8005e3c:	f04f 0b00 	mov.w	fp, #0
 8005e40:	6013      	str	r3, [r2, #0]
 8005e42:	e76b      	b.n	8005d1c <_strtod_l+0x454>
 8005e44:	0800779d 	.word	0x0800779d
 8005e48:	08007a68 	.word	0x08007a68
 8005e4c:	08007795 	.word	0x08007795
 8005e50:	080077cc 	.word	0x080077cc
 8005e54:	08007905 	.word	0x08007905
 8005e58:	080079a0 	.word	0x080079a0
 8005e5c:	08007978 	.word	0x08007978
 8005e60:	7ff00000 	.word	0x7ff00000
 8005e64:	7ca00000 	.word	0x7ca00000
 8005e68:	7fefffff 	.word	0x7fefffff
 8005e6c:	f014 0310 	ands.w	r3, r4, #16
 8005e70:	bf18      	it	ne
 8005e72:	236a      	movne	r3, #106	@ 0x6a
 8005e74:	4ea9      	ldr	r6, [pc, #676]	@ (800611c <_strtod_l+0x854>)
 8005e76:	9308      	str	r3, [sp, #32]
 8005e78:	4650      	mov	r0, sl
 8005e7a:	4659      	mov	r1, fp
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	07e7      	lsls	r7, r4, #31
 8005e80:	d504      	bpl.n	8005e8c <_strtod_l+0x5c4>
 8005e82:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e86:	f7fa fbd7 	bl	8000638 <__aeabi_dmul>
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	1064      	asrs	r4, r4, #1
 8005e8e:	f106 0608 	add.w	r6, r6, #8
 8005e92:	d1f4      	bne.n	8005e7e <_strtod_l+0x5b6>
 8005e94:	b10b      	cbz	r3, 8005e9a <_strtod_l+0x5d2>
 8005e96:	4682      	mov	sl, r0
 8005e98:	468b      	mov	fp, r1
 8005e9a:	9b08      	ldr	r3, [sp, #32]
 8005e9c:	b1b3      	cbz	r3, 8005ecc <_strtod_l+0x604>
 8005e9e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005ea2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	4659      	mov	r1, fp
 8005eaa:	dd0f      	ble.n	8005ecc <_strtod_l+0x604>
 8005eac:	2b1f      	cmp	r3, #31
 8005eae:	dd56      	ble.n	8005f5e <_strtod_l+0x696>
 8005eb0:	2b34      	cmp	r3, #52	@ 0x34
 8005eb2:	bfde      	ittt	le
 8005eb4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8005eb8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005ebc:	4093      	lslle	r3, r2
 8005ebe:	f04f 0a00 	mov.w	sl, #0
 8005ec2:	bfcc      	ite	gt
 8005ec4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005ec8:	ea03 0b01 	andle.w	fp, r3, r1
 8005ecc:	2200      	movs	r2, #0
 8005ece:	2300      	movs	r3, #0
 8005ed0:	4650      	mov	r0, sl
 8005ed2:	4659      	mov	r1, fp
 8005ed4:	f7fa fe18 	bl	8000b08 <__aeabi_dcmpeq>
 8005ed8:	2800      	cmp	r0, #0
 8005eda:	d1a7      	bne.n	8005e2c <_strtod_l+0x564>
 8005edc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005ee2:	9805      	ldr	r0, [sp, #20]
 8005ee4:	462b      	mov	r3, r5
 8005ee6:	464a      	mov	r2, r9
 8005ee8:	f7ff f8ce 	bl	8005088 <__s2b>
 8005eec:	900b      	str	r0, [sp, #44]	@ 0x2c
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	f43f af09 	beq.w	8005d06 <_strtod_l+0x43e>
 8005ef4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ef6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ef8:	2a00      	cmp	r2, #0
 8005efa:	eba3 0308 	sub.w	r3, r3, r8
 8005efe:	bfa8      	it	ge
 8005f00:	2300      	movge	r3, #0
 8005f02:	9312      	str	r3, [sp, #72]	@ 0x48
 8005f04:	2400      	movs	r4, #0
 8005f06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005f0a:	9316      	str	r3, [sp, #88]	@ 0x58
 8005f0c:	46a0      	mov	r8, r4
 8005f0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f10:	9805      	ldr	r0, [sp, #20]
 8005f12:	6859      	ldr	r1, [r3, #4]
 8005f14:	f7ff f810 	bl	8004f38 <_Balloc>
 8005f18:	4681      	mov	r9, r0
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	f43f aef7 	beq.w	8005d0e <_strtod_l+0x446>
 8005f20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f22:	691a      	ldr	r2, [r3, #16]
 8005f24:	3202      	adds	r2, #2
 8005f26:	f103 010c 	add.w	r1, r3, #12
 8005f2a:	0092      	lsls	r2, r2, #2
 8005f2c:	300c      	adds	r0, #12
 8005f2e:	f000 fd71 	bl	8006a14 <memcpy>
 8005f32:	ec4b ab10 	vmov	d0, sl, fp
 8005f36:	9805      	ldr	r0, [sp, #20]
 8005f38:	aa1c      	add	r2, sp, #112	@ 0x70
 8005f3a:	a91b      	add	r1, sp, #108	@ 0x6c
 8005f3c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005f40:	f7ff fbd6 	bl	80056f0 <__d2b>
 8005f44:	901a      	str	r0, [sp, #104]	@ 0x68
 8005f46:	2800      	cmp	r0, #0
 8005f48:	f43f aee1 	beq.w	8005d0e <_strtod_l+0x446>
 8005f4c:	9805      	ldr	r0, [sp, #20]
 8005f4e:	2101      	movs	r1, #1
 8005f50:	f7ff f930 	bl	80051b4 <__i2b>
 8005f54:	4680      	mov	r8, r0
 8005f56:	b948      	cbnz	r0, 8005f6c <_strtod_l+0x6a4>
 8005f58:	f04f 0800 	mov.w	r8, #0
 8005f5c:	e6d7      	b.n	8005d0e <_strtod_l+0x446>
 8005f5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005f62:	fa02 f303 	lsl.w	r3, r2, r3
 8005f66:	ea03 0a0a 	and.w	sl, r3, sl
 8005f6a:	e7af      	b.n	8005ecc <_strtod_l+0x604>
 8005f6c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005f6e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005f70:	2d00      	cmp	r5, #0
 8005f72:	bfab      	itete	ge
 8005f74:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005f76:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005f78:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005f7a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005f7c:	bfac      	ite	ge
 8005f7e:	18ef      	addge	r7, r5, r3
 8005f80:	1b5e      	sublt	r6, r3, r5
 8005f82:	9b08      	ldr	r3, [sp, #32]
 8005f84:	1aed      	subs	r5, r5, r3
 8005f86:	4415      	add	r5, r2
 8005f88:	4b65      	ldr	r3, [pc, #404]	@ (8006120 <_strtod_l+0x858>)
 8005f8a:	3d01      	subs	r5, #1
 8005f8c:	429d      	cmp	r5, r3
 8005f8e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005f92:	da50      	bge.n	8006036 <_strtod_l+0x76e>
 8005f94:	1b5b      	subs	r3, r3, r5
 8005f96:	2b1f      	cmp	r3, #31
 8005f98:	eba2 0203 	sub.w	r2, r2, r3
 8005f9c:	f04f 0101 	mov.w	r1, #1
 8005fa0:	dc3d      	bgt.n	800601e <_strtod_l+0x756>
 8005fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005fa8:	2300      	movs	r3, #0
 8005faa:	9310      	str	r3, [sp, #64]	@ 0x40
 8005fac:	18bd      	adds	r5, r7, r2
 8005fae:	9b08      	ldr	r3, [sp, #32]
 8005fb0:	42af      	cmp	r7, r5
 8005fb2:	4416      	add	r6, r2
 8005fb4:	441e      	add	r6, r3
 8005fb6:	463b      	mov	r3, r7
 8005fb8:	bfa8      	it	ge
 8005fba:	462b      	movge	r3, r5
 8005fbc:	42b3      	cmp	r3, r6
 8005fbe:	bfa8      	it	ge
 8005fc0:	4633      	movge	r3, r6
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	bfc2      	ittt	gt
 8005fc6:	1aed      	subgt	r5, r5, r3
 8005fc8:	1af6      	subgt	r6, r6, r3
 8005fca:	1aff      	subgt	r7, r7, r3
 8005fcc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	dd16      	ble.n	8006000 <_strtod_l+0x738>
 8005fd2:	4641      	mov	r1, r8
 8005fd4:	9805      	ldr	r0, [sp, #20]
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	f7ff f9a4 	bl	8005324 <__pow5mult>
 8005fdc:	4680      	mov	r8, r0
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	d0ba      	beq.n	8005f58 <_strtod_l+0x690>
 8005fe2:	4601      	mov	r1, r0
 8005fe4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005fe6:	9805      	ldr	r0, [sp, #20]
 8005fe8:	f7ff f8fa 	bl	80051e0 <__multiply>
 8005fec:	900a      	str	r0, [sp, #40]	@ 0x28
 8005fee:	2800      	cmp	r0, #0
 8005ff0:	f43f ae8d 	beq.w	8005d0e <_strtod_l+0x446>
 8005ff4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005ff6:	9805      	ldr	r0, [sp, #20]
 8005ff8:	f7fe ffde 	bl	8004fb8 <_Bfree>
 8005ffc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ffe:	931a      	str	r3, [sp, #104]	@ 0x68
 8006000:	2d00      	cmp	r5, #0
 8006002:	dc1d      	bgt.n	8006040 <_strtod_l+0x778>
 8006004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006006:	2b00      	cmp	r3, #0
 8006008:	dd23      	ble.n	8006052 <_strtod_l+0x78a>
 800600a:	4649      	mov	r1, r9
 800600c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800600e:	9805      	ldr	r0, [sp, #20]
 8006010:	f7ff f988 	bl	8005324 <__pow5mult>
 8006014:	4681      	mov	r9, r0
 8006016:	b9e0      	cbnz	r0, 8006052 <_strtod_l+0x78a>
 8006018:	f04f 0900 	mov.w	r9, #0
 800601c:	e677      	b.n	8005d0e <_strtod_l+0x446>
 800601e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006022:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006026:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800602a:	35e2      	adds	r5, #226	@ 0xe2
 800602c:	fa01 f305 	lsl.w	r3, r1, r5
 8006030:	9310      	str	r3, [sp, #64]	@ 0x40
 8006032:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006034:	e7ba      	b.n	8005fac <_strtod_l+0x6e4>
 8006036:	2300      	movs	r3, #0
 8006038:	9310      	str	r3, [sp, #64]	@ 0x40
 800603a:	2301      	movs	r3, #1
 800603c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800603e:	e7b5      	b.n	8005fac <_strtod_l+0x6e4>
 8006040:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006042:	9805      	ldr	r0, [sp, #20]
 8006044:	462a      	mov	r2, r5
 8006046:	f7ff f9c7 	bl	80053d8 <__lshift>
 800604a:	901a      	str	r0, [sp, #104]	@ 0x68
 800604c:	2800      	cmp	r0, #0
 800604e:	d1d9      	bne.n	8006004 <_strtod_l+0x73c>
 8006050:	e65d      	b.n	8005d0e <_strtod_l+0x446>
 8006052:	2e00      	cmp	r6, #0
 8006054:	dd07      	ble.n	8006066 <_strtod_l+0x79e>
 8006056:	4649      	mov	r1, r9
 8006058:	9805      	ldr	r0, [sp, #20]
 800605a:	4632      	mov	r2, r6
 800605c:	f7ff f9bc 	bl	80053d8 <__lshift>
 8006060:	4681      	mov	r9, r0
 8006062:	2800      	cmp	r0, #0
 8006064:	d0d8      	beq.n	8006018 <_strtod_l+0x750>
 8006066:	2f00      	cmp	r7, #0
 8006068:	dd08      	ble.n	800607c <_strtod_l+0x7b4>
 800606a:	4641      	mov	r1, r8
 800606c:	9805      	ldr	r0, [sp, #20]
 800606e:	463a      	mov	r2, r7
 8006070:	f7ff f9b2 	bl	80053d8 <__lshift>
 8006074:	4680      	mov	r8, r0
 8006076:	2800      	cmp	r0, #0
 8006078:	f43f ae49 	beq.w	8005d0e <_strtod_l+0x446>
 800607c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800607e:	9805      	ldr	r0, [sp, #20]
 8006080:	464a      	mov	r2, r9
 8006082:	f7ff fa31 	bl	80054e8 <__mdiff>
 8006086:	4604      	mov	r4, r0
 8006088:	2800      	cmp	r0, #0
 800608a:	f43f ae40 	beq.w	8005d0e <_strtod_l+0x446>
 800608e:	68c3      	ldr	r3, [r0, #12]
 8006090:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006092:	2300      	movs	r3, #0
 8006094:	60c3      	str	r3, [r0, #12]
 8006096:	4641      	mov	r1, r8
 8006098:	f7ff fa0a 	bl	80054b0 <__mcmp>
 800609c:	2800      	cmp	r0, #0
 800609e:	da45      	bge.n	800612c <_strtod_l+0x864>
 80060a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80060a2:	ea53 030a 	orrs.w	r3, r3, sl
 80060a6:	d16b      	bne.n	8006180 <_strtod_l+0x8b8>
 80060a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d167      	bne.n	8006180 <_strtod_l+0x8b8>
 80060b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80060b4:	0d1b      	lsrs	r3, r3, #20
 80060b6:	051b      	lsls	r3, r3, #20
 80060b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80060bc:	d960      	bls.n	8006180 <_strtod_l+0x8b8>
 80060be:	6963      	ldr	r3, [r4, #20]
 80060c0:	b913      	cbnz	r3, 80060c8 <_strtod_l+0x800>
 80060c2:	6923      	ldr	r3, [r4, #16]
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	dd5b      	ble.n	8006180 <_strtod_l+0x8b8>
 80060c8:	4621      	mov	r1, r4
 80060ca:	2201      	movs	r2, #1
 80060cc:	9805      	ldr	r0, [sp, #20]
 80060ce:	f7ff f983 	bl	80053d8 <__lshift>
 80060d2:	4641      	mov	r1, r8
 80060d4:	4604      	mov	r4, r0
 80060d6:	f7ff f9eb 	bl	80054b0 <__mcmp>
 80060da:	2800      	cmp	r0, #0
 80060dc:	dd50      	ble.n	8006180 <_strtod_l+0x8b8>
 80060de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80060e2:	9a08      	ldr	r2, [sp, #32]
 80060e4:	0d1b      	lsrs	r3, r3, #20
 80060e6:	051b      	lsls	r3, r3, #20
 80060e8:	2a00      	cmp	r2, #0
 80060ea:	d06a      	beq.n	80061c2 <_strtod_l+0x8fa>
 80060ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80060f0:	d867      	bhi.n	80061c2 <_strtod_l+0x8fa>
 80060f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80060f6:	f67f ae9d 	bls.w	8005e34 <_strtod_l+0x56c>
 80060fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006124 <_strtod_l+0x85c>)
 80060fc:	4650      	mov	r0, sl
 80060fe:	4659      	mov	r1, fp
 8006100:	2200      	movs	r2, #0
 8006102:	f7fa fa99 	bl	8000638 <__aeabi_dmul>
 8006106:	4b08      	ldr	r3, [pc, #32]	@ (8006128 <_strtod_l+0x860>)
 8006108:	400b      	ands	r3, r1
 800610a:	4682      	mov	sl, r0
 800610c:	468b      	mov	fp, r1
 800610e:	2b00      	cmp	r3, #0
 8006110:	f47f ae08 	bne.w	8005d24 <_strtod_l+0x45c>
 8006114:	9a05      	ldr	r2, [sp, #20]
 8006116:	2322      	movs	r3, #34	@ 0x22
 8006118:	6013      	str	r3, [r2, #0]
 800611a:	e603      	b.n	8005d24 <_strtod_l+0x45c>
 800611c:	08007a90 	.word	0x08007a90
 8006120:	fffffc02 	.word	0xfffffc02
 8006124:	39500000 	.word	0x39500000
 8006128:	7ff00000 	.word	0x7ff00000
 800612c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006130:	d165      	bne.n	80061fe <_strtod_l+0x936>
 8006132:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006134:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006138:	b35a      	cbz	r2, 8006192 <_strtod_l+0x8ca>
 800613a:	4a9f      	ldr	r2, [pc, #636]	@ (80063b8 <_strtod_l+0xaf0>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d12b      	bne.n	8006198 <_strtod_l+0x8d0>
 8006140:	9b08      	ldr	r3, [sp, #32]
 8006142:	4651      	mov	r1, sl
 8006144:	b303      	cbz	r3, 8006188 <_strtod_l+0x8c0>
 8006146:	4b9d      	ldr	r3, [pc, #628]	@ (80063bc <_strtod_l+0xaf4>)
 8006148:	465a      	mov	r2, fp
 800614a:	4013      	ands	r3, r2
 800614c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006150:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006154:	d81b      	bhi.n	800618e <_strtod_l+0x8c6>
 8006156:	0d1b      	lsrs	r3, r3, #20
 8006158:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800615c:	fa02 f303 	lsl.w	r3, r2, r3
 8006160:	4299      	cmp	r1, r3
 8006162:	d119      	bne.n	8006198 <_strtod_l+0x8d0>
 8006164:	4b96      	ldr	r3, [pc, #600]	@ (80063c0 <_strtod_l+0xaf8>)
 8006166:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006168:	429a      	cmp	r2, r3
 800616a:	d102      	bne.n	8006172 <_strtod_l+0x8aa>
 800616c:	3101      	adds	r1, #1
 800616e:	f43f adce 	beq.w	8005d0e <_strtod_l+0x446>
 8006172:	4b92      	ldr	r3, [pc, #584]	@ (80063bc <_strtod_l+0xaf4>)
 8006174:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006176:	401a      	ands	r2, r3
 8006178:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800617c:	f04f 0a00 	mov.w	sl, #0
 8006180:	9b08      	ldr	r3, [sp, #32]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1b9      	bne.n	80060fa <_strtod_l+0x832>
 8006186:	e5cd      	b.n	8005d24 <_strtod_l+0x45c>
 8006188:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800618c:	e7e8      	b.n	8006160 <_strtod_l+0x898>
 800618e:	4613      	mov	r3, r2
 8006190:	e7e6      	b.n	8006160 <_strtod_l+0x898>
 8006192:	ea53 030a 	orrs.w	r3, r3, sl
 8006196:	d0a2      	beq.n	80060de <_strtod_l+0x816>
 8006198:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800619a:	b1db      	cbz	r3, 80061d4 <_strtod_l+0x90c>
 800619c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800619e:	4213      	tst	r3, r2
 80061a0:	d0ee      	beq.n	8006180 <_strtod_l+0x8b8>
 80061a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061a4:	9a08      	ldr	r2, [sp, #32]
 80061a6:	4650      	mov	r0, sl
 80061a8:	4659      	mov	r1, fp
 80061aa:	b1bb      	cbz	r3, 80061dc <_strtod_l+0x914>
 80061ac:	f7ff fb6e 	bl	800588c <sulp>
 80061b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061b4:	ec53 2b10 	vmov	r2, r3, d0
 80061b8:	f7fa f888 	bl	80002cc <__adddf3>
 80061bc:	4682      	mov	sl, r0
 80061be:	468b      	mov	fp, r1
 80061c0:	e7de      	b.n	8006180 <_strtod_l+0x8b8>
 80061c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80061c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80061ca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80061ce:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80061d2:	e7d5      	b.n	8006180 <_strtod_l+0x8b8>
 80061d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80061d6:	ea13 0f0a 	tst.w	r3, sl
 80061da:	e7e1      	b.n	80061a0 <_strtod_l+0x8d8>
 80061dc:	f7ff fb56 	bl	800588c <sulp>
 80061e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061e4:	ec53 2b10 	vmov	r2, r3, d0
 80061e8:	f7fa f86e 	bl	80002c8 <__aeabi_dsub>
 80061ec:	2200      	movs	r2, #0
 80061ee:	2300      	movs	r3, #0
 80061f0:	4682      	mov	sl, r0
 80061f2:	468b      	mov	fp, r1
 80061f4:	f7fa fc88 	bl	8000b08 <__aeabi_dcmpeq>
 80061f8:	2800      	cmp	r0, #0
 80061fa:	d0c1      	beq.n	8006180 <_strtod_l+0x8b8>
 80061fc:	e61a      	b.n	8005e34 <_strtod_l+0x56c>
 80061fe:	4641      	mov	r1, r8
 8006200:	4620      	mov	r0, r4
 8006202:	f7ff facd 	bl	80057a0 <__ratio>
 8006206:	ec57 6b10 	vmov	r6, r7, d0
 800620a:	2200      	movs	r2, #0
 800620c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006210:	4630      	mov	r0, r6
 8006212:	4639      	mov	r1, r7
 8006214:	f7fa fc8c 	bl	8000b30 <__aeabi_dcmple>
 8006218:	2800      	cmp	r0, #0
 800621a:	d06f      	beq.n	80062fc <_strtod_l+0xa34>
 800621c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800621e:	2b00      	cmp	r3, #0
 8006220:	d17a      	bne.n	8006318 <_strtod_l+0xa50>
 8006222:	f1ba 0f00 	cmp.w	sl, #0
 8006226:	d158      	bne.n	80062da <_strtod_l+0xa12>
 8006228:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800622a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800622e:	2b00      	cmp	r3, #0
 8006230:	d15a      	bne.n	80062e8 <_strtod_l+0xa20>
 8006232:	4b64      	ldr	r3, [pc, #400]	@ (80063c4 <_strtod_l+0xafc>)
 8006234:	2200      	movs	r2, #0
 8006236:	4630      	mov	r0, r6
 8006238:	4639      	mov	r1, r7
 800623a:	f7fa fc6f 	bl	8000b1c <__aeabi_dcmplt>
 800623e:	2800      	cmp	r0, #0
 8006240:	d159      	bne.n	80062f6 <_strtod_l+0xa2e>
 8006242:	4630      	mov	r0, r6
 8006244:	4639      	mov	r1, r7
 8006246:	4b60      	ldr	r3, [pc, #384]	@ (80063c8 <_strtod_l+0xb00>)
 8006248:	2200      	movs	r2, #0
 800624a:	f7fa f9f5 	bl	8000638 <__aeabi_dmul>
 800624e:	4606      	mov	r6, r0
 8006250:	460f      	mov	r7, r1
 8006252:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006256:	9606      	str	r6, [sp, #24]
 8006258:	9307      	str	r3, [sp, #28]
 800625a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800625e:	4d57      	ldr	r5, [pc, #348]	@ (80063bc <_strtod_l+0xaf4>)
 8006260:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006264:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006266:	401d      	ands	r5, r3
 8006268:	4b58      	ldr	r3, [pc, #352]	@ (80063cc <_strtod_l+0xb04>)
 800626a:	429d      	cmp	r5, r3
 800626c:	f040 80b2 	bne.w	80063d4 <_strtod_l+0xb0c>
 8006270:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006272:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006276:	ec4b ab10 	vmov	d0, sl, fp
 800627a:	f7ff f9c9 	bl	8005610 <__ulp>
 800627e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006282:	ec51 0b10 	vmov	r0, r1, d0
 8006286:	f7fa f9d7 	bl	8000638 <__aeabi_dmul>
 800628a:	4652      	mov	r2, sl
 800628c:	465b      	mov	r3, fp
 800628e:	f7fa f81d 	bl	80002cc <__adddf3>
 8006292:	460b      	mov	r3, r1
 8006294:	4949      	ldr	r1, [pc, #292]	@ (80063bc <_strtod_l+0xaf4>)
 8006296:	4a4e      	ldr	r2, [pc, #312]	@ (80063d0 <_strtod_l+0xb08>)
 8006298:	4019      	ands	r1, r3
 800629a:	4291      	cmp	r1, r2
 800629c:	4682      	mov	sl, r0
 800629e:	d942      	bls.n	8006326 <_strtod_l+0xa5e>
 80062a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80062a2:	4b47      	ldr	r3, [pc, #284]	@ (80063c0 <_strtod_l+0xaf8>)
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d103      	bne.n	80062b0 <_strtod_l+0x9e8>
 80062a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062aa:	3301      	adds	r3, #1
 80062ac:	f43f ad2f 	beq.w	8005d0e <_strtod_l+0x446>
 80062b0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80063c0 <_strtod_l+0xaf8>
 80062b4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80062b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80062ba:	9805      	ldr	r0, [sp, #20]
 80062bc:	f7fe fe7c 	bl	8004fb8 <_Bfree>
 80062c0:	9805      	ldr	r0, [sp, #20]
 80062c2:	4649      	mov	r1, r9
 80062c4:	f7fe fe78 	bl	8004fb8 <_Bfree>
 80062c8:	9805      	ldr	r0, [sp, #20]
 80062ca:	4641      	mov	r1, r8
 80062cc:	f7fe fe74 	bl	8004fb8 <_Bfree>
 80062d0:	9805      	ldr	r0, [sp, #20]
 80062d2:	4621      	mov	r1, r4
 80062d4:	f7fe fe70 	bl	8004fb8 <_Bfree>
 80062d8:	e619      	b.n	8005f0e <_strtod_l+0x646>
 80062da:	f1ba 0f01 	cmp.w	sl, #1
 80062de:	d103      	bne.n	80062e8 <_strtod_l+0xa20>
 80062e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	f43f ada6 	beq.w	8005e34 <_strtod_l+0x56c>
 80062e8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006398 <_strtod_l+0xad0>
 80062ec:	4f35      	ldr	r7, [pc, #212]	@ (80063c4 <_strtod_l+0xafc>)
 80062ee:	ed8d 7b06 	vstr	d7, [sp, #24]
 80062f2:	2600      	movs	r6, #0
 80062f4:	e7b1      	b.n	800625a <_strtod_l+0x992>
 80062f6:	4f34      	ldr	r7, [pc, #208]	@ (80063c8 <_strtod_l+0xb00>)
 80062f8:	2600      	movs	r6, #0
 80062fa:	e7aa      	b.n	8006252 <_strtod_l+0x98a>
 80062fc:	4b32      	ldr	r3, [pc, #200]	@ (80063c8 <_strtod_l+0xb00>)
 80062fe:	4630      	mov	r0, r6
 8006300:	4639      	mov	r1, r7
 8006302:	2200      	movs	r2, #0
 8006304:	f7fa f998 	bl	8000638 <__aeabi_dmul>
 8006308:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800630a:	4606      	mov	r6, r0
 800630c:	460f      	mov	r7, r1
 800630e:	2b00      	cmp	r3, #0
 8006310:	d09f      	beq.n	8006252 <_strtod_l+0x98a>
 8006312:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006316:	e7a0      	b.n	800625a <_strtod_l+0x992>
 8006318:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80063a0 <_strtod_l+0xad8>
 800631c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006320:	ec57 6b17 	vmov	r6, r7, d7
 8006324:	e799      	b.n	800625a <_strtod_l+0x992>
 8006326:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800632a:	9b08      	ldr	r3, [sp, #32]
 800632c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006330:	2b00      	cmp	r3, #0
 8006332:	d1c1      	bne.n	80062b8 <_strtod_l+0x9f0>
 8006334:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006338:	0d1b      	lsrs	r3, r3, #20
 800633a:	051b      	lsls	r3, r3, #20
 800633c:	429d      	cmp	r5, r3
 800633e:	d1bb      	bne.n	80062b8 <_strtod_l+0x9f0>
 8006340:	4630      	mov	r0, r6
 8006342:	4639      	mov	r1, r7
 8006344:	f7fa fcd8 	bl	8000cf8 <__aeabi_d2lz>
 8006348:	f7fa f948 	bl	80005dc <__aeabi_l2d>
 800634c:	4602      	mov	r2, r0
 800634e:	460b      	mov	r3, r1
 8006350:	4630      	mov	r0, r6
 8006352:	4639      	mov	r1, r7
 8006354:	f7f9 ffb8 	bl	80002c8 <__aeabi_dsub>
 8006358:	460b      	mov	r3, r1
 800635a:	4602      	mov	r2, r0
 800635c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006360:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006364:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006366:	ea46 060a 	orr.w	r6, r6, sl
 800636a:	431e      	orrs	r6, r3
 800636c:	d06f      	beq.n	800644e <_strtod_l+0xb86>
 800636e:	a30e      	add	r3, pc, #56	@ (adr r3, 80063a8 <_strtod_l+0xae0>)
 8006370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006374:	f7fa fbd2 	bl	8000b1c <__aeabi_dcmplt>
 8006378:	2800      	cmp	r0, #0
 800637a:	f47f acd3 	bne.w	8005d24 <_strtod_l+0x45c>
 800637e:	a30c      	add	r3, pc, #48	@ (adr r3, 80063b0 <_strtod_l+0xae8>)
 8006380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006384:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006388:	f7fa fbe6 	bl	8000b58 <__aeabi_dcmpgt>
 800638c:	2800      	cmp	r0, #0
 800638e:	d093      	beq.n	80062b8 <_strtod_l+0x9f0>
 8006390:	e4c8      	b.n	8005d24 <_strtod_l+0x45c>
 8006392:	bf00      	nop
 8006394:	f3af 8000 	nop.w
 8006398:	00000000 	.word	0x00000000
 800639c:	bff00000 	.word	0xbff00000
 80063a0:	00000000 	.word	0x00000000
 80063a4:	3ff00000 	.word	0x3ff00000
 80063a8:	94a03595 	.word	0x94a03595
 80063ac:	3fdfffff 	.word	0x3fdfffff
 80063b0:	35afe535 	.word	0x35afe535
 80063b4:	3fe00000 	.word	0x3fe00000
 80063b8:	000fffff 	.word	0x000fffff
 80063bc:	7ff00000 	.word	0x7ff00000
 80063c0:	7fefffff 	.word	0x7fefffff
 80063c4:	3ff00000 	.word	0x3ff00000
 80063c8:	3fe00000 	.word	0x3fe00000
 80063cc:	7fe00000 	.word	0x7fe00000
 80063d0:	7c9fffff 	.word	0x7c9fffff
 80063d4:	9b08      	ldr	r3, [sp, #32]
 80063d6:	b323      	cbz	r3, 8006422 <_strtod_l+0xb5a>
 80063d8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80063dc:	d821      	bhi.n	8006422 <_strtod_l+0xb5a>
 80063de:	a328      	add	r3, pc, #160	@ (adr r3, 8006480 <_strtod_l+0xbb8>)
 80063e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e4:	4630      	mov	r0, r6
 80063e6:	4639      	mov	r1, r7
 80063e8:	f7fa fba2 	bl	8000b30 <__aeabi_dcmple>
 80063ec:	b1a0      	cbz	r0, 8006418 <_strtod_l+0xb50>
 80063ee:	4639      	mov	r1, r7
 80063f0:	4630      	mov	r0, r6
 80063f2:	f7fa fbf9 	bl	8000be8 <__aeabi_d2uiz>
 80063f6:	2801      	cmp	r0, #1
 80063f8:	bf38      	it	cc
 80063fa:	2001      	movcc	r0, #1
 80063fc:	f7fa f8a2 	bl	8000544 <__aeabi_ui2d>
 8006400:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006402:	4606      	mov	r6, r0
 8006404:	460f      	mov	r7, r1
 8006406:	b9fb      	cbnz	r3, 8006448 <_strtod_l+0xb80>
 8006408:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800640c:	9014      	str	r0, [sp, #80]	@ 0x50
 800640e:	9315      	str	r3, [sp, #84]	@ 0x54
 8006410:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006414:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006418:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800641a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800641e:	1b5b      	subs	r3, r3, r5
 8006420:	9311      	str	r3, [sp, #68]	@ 0x44
 8006422:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006426:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800642a:	f7ff f8f1 	bl	8005610 <__ulp>
 800642e:	4650      	mov	r0, sl
 8006430:	ec53 2b10 	vmov	r2, r3, d0
 8006434:	4659      	mov	r1, fp
 8006436:	f7fa f8ff 	bl	8000638 <__aeabi_dmul>
 800643a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800643e:	f7f9 ff45 	bl	80002cc <__adddf3>
 8006442:	4682      	mov	sl, r0
 8006444:	468b      	mov	fp, r1
 8006446:	e770      	b.n	800632a <_strtod_l+0xa62>
 8006448:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800644c:	e7e0      	b.n	8006410 <_strtod_l+0xb48>
 800644e:	a30e      	add	r3, pc, #56	@ (adr r3, 8006488 <_strtod_l+0xbc0>)
 8006450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006454:	f7fa fb62 	bl	8000b1c <__aeabi_dcmplt>
 8006458:	e798      	b.n	800638c <_strtod_l+0xac4>
 800645a:	2300      	movs	r3, #0
 800645c:	930e      	str	r3, [sp, #56]	@ 0x38
 800645e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006460:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006462:	6013      	str	r3, [r2, #0]
 8006464:	f7ff ba6d 	b.w	8005942 <_strtod_l+0x7a>
 8006468:	2a65      	cmp	r2, #101	@ 0x65
 800646a:	f43f ab68 	beq.w	8005b3e <_strtod_l+0x276>
 800646e:	2a45      	cmp	r2, #69	@ 0x45
 8006470:	f43f ab65 	beq.w	8005b3e <_strtod_l+0x276>
 8006474:	2301      	movs	r3, #1
 8006476:	f7ff bba0 	b.w	8005bba <_strtod_l+0x2f2>
 800647a:	bf00      	nop
 800647c:	f3af 8000 	nop.w
 8006480:	ffc00000 	.word	0xffc00000
 8006484:	41dfffff 	.word	0x41dfffff
 8006488:	94a03595 	.word	0x94a03595
 800648c:	3fcfffff 	.word	0x3fcfffff

08006490 <_strtod_r>:
 8006490:	4b01      	ldr	r3, [pc, #4]	@ (8006498 <_strtod_r+0x8>)
 8006492:	f7ff ba19 	b.w	80058c8 <_strtod_l>
 8006496:	bf00      	nop
 8006498:	20000068 	.word	0x20000068

0800649c <_strtol_l.isra.0>:
 800649c:	2b24      	cmp	r3, #36	@ 0x24
 800649e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064a2:	4686      	mov	lr, r0
 80064a4:	4690      	mov	r8, r2
 80064a6:	d801      	bhi.n	80064ac <_strtol_l.isra.0+0x10>
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d106      	bne.n	80064ba <_strtol_l.isra.0+0x1e>
 80064ac:	f7fd fdb6 	bl	800401c <__errno>
 80064b0:	2316      	movs	r3, #22
 80064b2:	6003      	str	r3, [r0, #0]
 80064b4:	2000      	movs	r0, #0
 80064b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ba:	4834      	ldr	r0, [pc, #208]	@ (800658c <_strtol_l.isra.0+0xf0>)
 80064bc:	460d      	mov	r5, r1
 80064be:	462a      	mov	r2, r5
 80064c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80064c4:	5d06      	ldrb	r6, [r0, r4]
 80064c6:	f016 0608 	ands.w	r6, r6, #8
 80064ca:	d1f8      	bne.n	80064be <_strtol_l.isra.0+0x22>
 80064cc:	2c2d      	cmp	r4, #45	@ 0x2d
 80064ce:	d110      	bne.n	80064f2 <_strtol_l.isra.0+0x56>
 80064d0:	782c      	ldrb	r4, [r5, #0]
 80064d2:	2601      	movs	r6, #1
 80064d4:	1c95      	adds	r5, r2, #2
 80064d6:	f033 0210 	bics.w	r2, r3, #16
 80064da:	d115      	bne.n	8006508 <_strtol_l.isra.0+0x6c>
 80064dc:	2c30      	cmp	r4, #48	@ 0x30
 80064de:	d10d      	bne.n	80064fc <_strtol_l.isra.0+0x60>
 80064e0:	782a      	ldrb	r2, [r5, #0]
 80064e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80064e6:	2a58      	cmp	r2, #88	@ 0x58
 80064e8:	d108      	bne.n	80064fc <_strtol_l.isra.0+0x60>
 80064ea:	786c      	ldrb	r4, [r5, #1]
 80064ec:	3502      	adds	r5, #2
 80064ee:	2310      	movs	r3, #16
 80064f0:	e00a      	b.n	8006508 <_strtol_l.isra.0+0x6c>
 80064f2:	2c2b      	cmp	r4, #43	@ 0x2b
 80064f4:	bf04      	itt	eq
 80064f6:	782c      	ldrbeq	r4, [r5, #0]
 80064f8:	1c95      	addeq	r5, r2, #2
 80064fa:	e7ec      	b.n	80064d6 <_strtol_l.isra.0+0x3a>
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1f6      	bne.n	80064ee <_strtol_l.isra.0+0x52>
 8006500:	2c30      	cmp	r4, #48	@ 0x30
 8006502:	bf14      	ite	ne
 8006504:	230a      	movne	r3, #10
 8006506:	2308      	moveq	r3, #8
 8006508:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800650c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8006510:	2200      	movs	r2, #0
 8006512:	fbbc f9f3 	udiv	r9, ip, r3
 8006516:	4610      	mov	r0, r2
 8006518:	fb03 ca19 	mls	sl, r3, r9, ip
 800651c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006520:	2f09      	cmp	r7, #9
 8006522:	d80f      	bhi.n	8006544 <_strtol_l.isra.0+0xa8>
 8006524:	463c      	mov	r4, r7
 8006526:	42a3      	cmp	r3, r4
 8006528:	dd1b      	ble.n	8006562 <_strtol_l.isra.0+0xc6>
 800652a:	1c57      	adds	r7, r2, #1
 800652c:	d007      	beq.n	800653e <_strtol_l.isra.0+0xa2>
 800652e:	4581      	cmp	r9, r0
 8006530:	d314      	bcc.n	800655c <_strtol_l.isra.0+0xc0>
 8006532:	d101      	bne.n	8006538 <_strtol_l.isra.0+0x9c>
 8006534:	45a2      	cmp	sl, r4
 8006536:	db11      	blt.n	800655c <_strtol_l.isra.0+0xc0>
 8006538:	fb00 4003 	mla	r0, r0, r3, r4
 800653c:	2201      	movs	r2, #1
 800653e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006542:	e7eb      	b.n	800651c <_strtol_l.isra.0+0x80>
 8006544:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006548:	2f19      	cmp	r7, #25
 800654a:	d801      	bhi.n	8006550 <_strtol_l.isra.0+0xb4>
 800654c:	3c37      	subs	r4, #55	@ 0x37
 800654e:	e7ea      	b.n	8006526 <_strtol_l.isra.0+0x8a>
 8006550:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006554:	2f19      	cmp	r7, #25
 8006556:	d804      	bhi.n	8006562 <_strtol_l.isra.0+0xc6>
 8006558:	3c57      	subs	r4, #87	@ 0x57
 800655a:	e7e4      	b.n	8006526 <_strtol_l.isra.0+0x8a>
 800655c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006560:	e7ed      	b.n	800653e <_strtol_l.isra.0+0xa2>
 8006562:	1c53      	adds	r3, r2, #1
 8006564:	d108      	bne.n	8006578 <_strtol_l.isra.0+0xdc>
 8006566:	2322      	movs	r3, #34	@ 0x22
 8006568:	f8ce 3000 	str.w	r3, [lr]
 800656c:	4660      	mov	r0, ip
 800656e:	f1b8 0f00 	cmp.w	r8, #0
 8006572:	d0a0      	beq.n	80064b6 <_strtol_l.isra.0+0x1a>
 8006574:	1e69      	subs	r1, r5, #1
 8006576:	e006      	b.n	8006586 <_strtol_l.isra.0+0xea>
 8006578:	b106      	cbz	r6, 800657c <_strtol_l.isra.0+0xe0>
 800657a:	4240      	negs	r0, r0
 800657c:	f1b8 0f00 	cmp.w	r8, #0
 8006580:	d099      	beq.n	80064b6 <_strtol_l.isra.0+0x1a>
 8006582:	2a00      	cmp	r2, #0
 8006584:	d1f6      	bne.n	8006574 <_strtol_l.isra.0+0xd8>
 8006586:	f8c8 1000 	str.w	r1, [r8]
 800658a:	e794      	b.n	80064b6 <_strtol_l.isra.0+0x1a>
 800658c:	08007ab9 	.word	0x08007ab9

08006590 <_strtol_r>:
 8006590:	f7ff bf84 	b.w	800649c <_strtol_l.isra.0>

08006594 <__ssputs_r>:
 8006594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006598:	688e      	ldr	r6, [r1, #8]
 800659a:	461f      	mov	r7, r3
 800659c:	42be      	cmp	r6, r7
 800659e:	680b      	ldr	r3, [r1, #0]
 80065a0:	4682      	mov	sl, r0
 80065a2:	460c      	mov	r4, r1
 80065a4:	4690      	mov	r8, r2
 80065a6:	d82d      	bhi.n	8006604 <__ssputs_r+0x70>
 80065a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80065ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80065b0:	d026      	beq.n	8006600 <__ssputs_r+0x6c>
 80065b2:	6965      	ldr	r5, [r4, #20]
 80065b4:	6909      	ldr	r1, [r1, #16]
 80065b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80065ba:	eba3 0901 	sub.w	r9, r3, r1
 80065be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80065c2:	1c7b      	adds	r3, r7, #1
 80065c4:	444b      	add	r3, r9
 80065c6:	106d      	asrs	r5, r5, #1
 80065c8:	429d      	cmp	r5, r3
 80065ca:	bf38      	it	cc
 80065cc:	461d      	movcc	r5, r3
 80065ce:	0553      	lsls	r3, r2, #21
 80065d0:	d527      	bpl.n	8006622 <__ssputs_r+0x8e>
 80065d2:	4629      	mov	r1, r5
 80065d4:	f7fe fc24 	bl	8004e20 <_malloc_r>
 80065d8:	4606      	mov	r6, r0
 80065da:	b360      	cbz	r0, 8006636 <__ssputs_r+0xa2>
 80065dc:	6921      	ldr	r1, [r4, #16]
 80065de:	464a      	mov	r2, r9
 80065e0:	f000 fa18 	bl	8006a14 <memcpy>
 80065e4:	89a3      	ldrh	r3, [r4, #12]
 80065e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80065ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065ee:	81a3      	strh	r3, [r4, #12]
 80065f0:	6126      	str	r6, [r4, #16]
 80065f2:	6165      	str	r5, [r4, #20]
 80065f4:	444e      	add	r6, r9
 80065f6:	eba5 0509 	sub.w	r5, r5, r9
 80065fa:	6026      	str	r6, [r4, #0]
 80065fc:	60a5      	str	r5, [r4, #8]
 80065fe:	463e      	mov	r6, r7
 8006600:	42be      	cmp	r6, r7
 8006602:	d900      	bls.n	8006606 <__ssputs_r+0x72>
 8006604:	463e      	mov	r6, r7
 8006606:	6820      	ldr	r0, [r4, #0]
 8006608:	4632      	mov	r2, r6
 800660a:	4641      	mov	r1, r8
 800660c:	f000 f9c6 	bl	800699c <memmove>
 8006610:	68a3      	ldr	r3, [r4, #8]
 8006612:	1b9b      	subs	r3, r3, r6
 8006614:	60a3      	str	r3, [r4, #8]
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	4433      	add	r3, r6
 800661a:	6023      	str	r3, [r4, #0]
 800661c:	2000      	movs	r0, #0
 800661e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006622:	462a      	mov	r2, r5
 8006624:	f000 fd89 	bl	800713a <_realloc_r>
 8006628:	4606      	mov	r6, r0
 800662a:	2800      	cmp	r0, #0
 800662c:	d1e0      	bne.n	80065f0 <__ssputs_r+0x5c>
 800662e:	6921      	ldr	r1, [r4, #16]
 8006630:	4650      	mov	r0, sl
 8006632:	f7fe fb81 	bl	8004d38 <_free_r>
 8006636:	230c      	movs	r3, #12
 8006638:	f8ca 3000 	str.w	r3, [sl]
 800663c:	89a3      	ldrh	r3, [r4, #12]
 800663e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006642:	81a3      	strh	r3, [r4, #12]
 8006644:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006648:	e7e9      	b.n	800661e <__ssputs_r+0x8a>
	...

0800664c <_svfiprintf_r>:
 800664c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006650:	4698      	mov	r8, r3
 8006652:	898b      	ldrh	r3, [r1, #12]
 8006654:	061b      	lsls	r3, r3, #24
 8006656:	b09d      	sub	sp, #116	@ 0x74
 8006658:	4607      	mov	r7, r0
 800665a:	460d      	mov	r5, r1
 800665c:	4614      	mov	r4, r2
 800665e:	d510      	bpl.n	8006682 <_svfiprintf_r+0x36>
 8006660:	690b      	ldr	r3, [r1, #16]
 8006662:	b973      	cbnz	r3, 8006682 <_svfiprintf_r+0x36>
 8006664:	2140      	movs	r1, #64	@ 0x40
 8006666:	f7fe fbdb 	bl	8004e20 <_malloc_r>
 800666a:	6028      	str	r0, [r5, #0]
 800666c:	6128      	str	r0, [r5, #16]
 800666e:	b930      	cbnz	r0, 800667e <_svfiprintf_r+0x32>
 8006670:	230c      	movs	r3, #12
 8006672:	603b      	str	r3, [r7, #0]
 8006674:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006678:	b01d      	add	sp, #116	@ 0x74
 800667a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800667e:	2340      	movs	r3, #64	@ 0x40
 8006680:	616b      	str	r3, [r5, #20]
 8006682:	2300      	movs	r3, #0
 8006684:	9309      	str	r3, [sp, #36]	@ 0x24
 8006686:	2320      	movs	r3, #32
 8006688:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800668c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006690:	2330      	movs	r3, #48	@ 0x30
 8006692:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006830 <_svfiprintf_r+0x1e4>
 8006696:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800669a:	f04f 0901 	mov.w	r9, #1
 800669e:	4623      	mov	r3, r4
 80066a0:	469a      	mov	sl, r3
 80066a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066a6:	b10a      	cbz	r2, 80066ac <_svfiprintf_r+0x60>
 80066a8:	2a25      	cmp	r2, #37	@ 0x25
 80066aa:	d1f9      	bne.n	80066a0 <_svfiprintf_r+0x54>
 80066ac:	ebba 0b04 	subs.w	fp, sl, r4
 80066b0:	d00b      	beq.n	80066ca <_svfiprintf_r+0x7e>
 80066b2:	465b      	mov	r3, fp
 80066b4:	4622      	mov	r2, r4
 80066b6:	4629      	mov	r1, r5
 80066b8:	4638      	mov	r0, r7
 80066ba:	f7ff ff6b 	bl	8006594 <__ssputs_r>
 80066be:	3001      	adds	r0, #1
 80066c0:	f000 80a7 	beq.w	8006812 <_svfiprintf_r+0x1c6>
 80066c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066c6:	445a      	add	r2, fp
 80066c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80066ca:	f89a 3000 	ldrb.w	r3, [sl]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f000 809f 	beq.w	8006812 <_svfiprintf_r+0x1c6>
 80066d4:	2300      	movs	r3, #0
 80066d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80066da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066de:	f10a 0a01 	add.w	sl, sl, #1
 80066e2:	9304      	str	r3, [sp, #16]
 80066e4:	9307      	str	r3, [sp, #28]
 80066e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80066ec:	4654      	mov	r4, sl
 80066ee:	2205      	movs	r2, #5
 80066f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066f4:	484e      	ldr	r0, [pc, #312]	@ (8006830 <_svfiprintf_r+0x1e4>)
 80066f6:	f7f9 fd8b 	bl	8000210 <memchr>
 80066fa:	9a04      	ldr	r2, [sp, #16]
 80066fc:	b9d8      	cbnz	r0, 8006736 <_svfiprintf_r+0xea>
 80066fe:	06d0      	lsls	r0, r2, #27
 8006700:	bf44      	itt	mi
 8006702:	2320      	movmi	r3, #32
 8006704:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006708:	0711      	lsls	r1, r2, #28
 800670a:	bf44      	itt	mi
 800670c:	232b      	movmi	r3, #43	@ 0x2b
 800670e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006712:	f89a 3000 	ldrb.w	r3, [sl]
 8006716:	2b2a      	cmp	r3, #42	@ 0x2a
 8006718:	d015      	beq.n	8006746 <_svfiprintf_r+0xfa>
 800671a:	9a07      	ldr	r2, [sp, #28]
 800671c:	4654      	mov	r4, sl
 800671e:	2000      	movs	r0, #0
 8006720:	f04f 0c0a 	mov.w	ip, #10
 8006724:	4621      	mov	r1, r4
 8006726:	f811 3b01 	ldrb.w	r3, [r1], #1
 800672a:	3b30      	subs	r3, #48	@ 0x30
 800672c:	2b09      	cmp	r3, #9
 800672e:	d94b      	bls.n	80067c8 <_svfiprintf_r+0x17c>
 8006730:	b1b0      	cbz	r0, 8006760 <_svfiprintf_r+0x114>
 8006732:	9207      	str	r2, [sp, #28]
 8006734:	e014      	b.n	8006760 <_svfiprintf_r+0x114>
 8006736:	eba0 0308 	sub.w	r3, r0, r8
 800673a:	fa09 f303 	lsl.w	r3, r9, r3
 800673e:	4313      	orrs	r3, r2
 8006740:	9304      	str	r3, [sp, #16]
 8006742:	46a2      	mov	sl, r4
 8006744:	e7d2      	b.n	80066ec <_svfiprintf_r+0xa0>
 8006746:	9b03      	ldr	r3, [sp, #12]
 8006748:	1d19      	adds	r1, r3, #4
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	9103      	str	r1, [sp, #12]
 800674e:	2b00      	cmp	r3, #0
 8006750:	bfbb      	ittet	lt
 8006752:	425b      	neglt	r3, r3
 8006754:	f042 0202 	orrlt.w	r2, r2, #2
 8006758:	9307      	strge	r3, [sp, #28]
 800675a:	9307      	strlt	r3, [sp, #28]
 800675c:	bfb8      	it	lt
 800675e:	9204      	strlt	r2, [sp, #16]
 8006760:	7823      	ldrb	r3, [r4, #0]
 8006762:	2b2e      	cmp	r3, #46	@ 0x2e
 8006764:	d10a      	bne.n	800677c <_svfiprintf_r+0x130>
 8006766:	7863      	ldrb	r3, [r4, #1]
 8006768:	2b2a      	cmp	r3, #42	@ 0x2a
 800676a:	d132      	bne.n	80067d2 <_svfiprintf_r+0x186>
 800676c:	9b03      	ldr	r3, [sp, #12]
 800676e:	1d1a      	adds	r2, r3, #4
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	9203      	str	r2, [sp, #12]
 8006774:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006778:	3402      	adds	r4, #2
 800677a:	9305      	str	r3, [sp, #20]
 800677c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006840 <_svfiprintf_r+0x1f4>
 8006780:	7821      	ldrb	r1, [r4, #0]
 8006782:	2203      	movs	r2, #3
 8006784:	4650      	mov	r0, sl
 8006786:	f7f9 fd43 	bl	8000210 <memchr>
 800678a:	b138      	cbz	r0, 800679c <_svfiprintf_r+0x150>
 800678c:	9b04      	ldr	r3, [sp, #16]
 800678e:	eba0 000a 	sub.w	r0, r0, sl
 8006792:	2240      	movs	r2, #64	@ 0x40
 8006794:	4082      	lsls	r2, r0
 8006796:	4313      	orrs	r3, r2
 8006798:	3401      	adds	r4, #1
 800679a:	9304      	str	r3, [sp, #16]
 800679c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067a0:	4824      	ldr	r0, [pc, #144]	@ (8006834 <_svfiprintf_r+0x1e8>)
 80067a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80067a6:	2206      	movs	r2, #6
 80067a8:	f7f9 fd32 	bl	8000210 <memchr>
 80067ac:	2800      	cmp	r0, #0
 80067ae:	d036      	beq.n	800681e <_svfiprintf_r+0x1d2>
 80067b0:	4b21      	ldr	r3, [pc, #132]	@ (8006838 <_svfiprintf_r+0x1ec>)
 80067b2:	bb1b      	cbnz	r3, 80067fc <_svfiprintf_r+0x1b0>
 80067b4:	9b03      	ldr	r3, [sp, #12]
 80067b6:	3307      	adds	r3, #7
 80067b8:	f023 0307 	bic.w	r3, r3, #7
 80067bc:	3308      	adds	r3, #8
 80067be:	9303      	str	r3, [sp, #12]
 80067c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067c2:	4433      	add	r3, r6
 80067c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80067c6:	e76a      	b.n	800669e <_svfiprintf_r+0x52>
 80067c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80067cc:	460c      	mov	r4, r1
 80067ce:	2001      	movs	r0, #1
 80067d0:	e7a8      	b.n	8006724 <_svfiprintf_r+0xd8>
 80067d2:	2300      	movs	r3, #0
 80067d4:	3401      	adds	r4, #1
 80067d6:	9305      	str	r3, [sp, #20]
 80067d8:	4619      	mov	r1, r3
 80067da:	f04f 0c0a 	mov.w	ip, #10
 80067de:	4620      	mov	r0, r4
 80067e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067e4:	3a30      	subs	r2, #48	@ 0x30
 80067e6:	2a09      	cmp	r2, #9
 80067e8:	d903      	bls.n	80067f2 <_svfiprintf_r+0x1a6>
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0c6      	beq.n	800677c <_svfiprintf_r+0x130>
 80067ee:	9105      	str	r1, [sp, #20]
 80067f0:	e7c4      	b.n	800677c <_svfiprintf_r+0x130>
 80067f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80067f6:	4604      	mov	r4, r0
 80067f8:	2301      	movs	r3, #1
 80067fa:	e7f0      	b.n	80067de <_svfiprintf_r+0x192>
 80067fc:	ab03      	add	r3, sp, #12
 80067fe:	9300      	str	r3, [sp, #0]
 8006800:	462a      	mov	r2, r5
 8006802:	4b0e      	ldr	r3, [pc, #56]	@ (800683c <_svfiprintf_r+0x1f0>)
 8006804:	a904      	add	r1, sp, #16
 8006806:	4638      	mov	r0, r7
 8006808:	f7fc fc94 	bl	8003134 <_printf_float>
 800680c:	1c42      	adds	r2, r0, #1
 800680e:	4606      	mov	r6, r0
 8006810:	d1d6      	bne.n	80067c0 <_svfiprintf_r+0x174>
 8006812:	89ab      	ldrh	r3, [r5, #12]
 8006814:	065b      	lsls	r3, r3, #25
 8006816:	f53f af2d 	bmi.w	8006674 <_svfiprintf_r+0x28>
 800681a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800681c:	e72c      	b.n	8006678 <_svfiprintf_r+0x2c>
 800681e:	ab03      	add	r3, sp, #12
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	462a      	mov	r2, r5
 8006824:	4b05      	ldr	r3, [pc, #20]	@ (800683c <_svfiprintf_r+0x1f0>)
 8006826:	a904      	add	r1, sp, #16
 8006828:	4638      	mov	r0, r7
 800682a:	f7fc ff1b 	bl	8003664 <_printf_i>
 800682e:	e7ed      	b.n	800680c <_svfiprintf_r+0x1c0>
 8006830:	080078b1 	.word	0x080078b1
 8006834:	080078bb 	.word	0x080078bb
 8006838:	08003135 	.word	0x08003135
 800683c:	08006595 	.word	0x08006595
 8006840:	080078b7 	.word	0x080078b7

08006844 <__sflush_r>:
 8006844:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800684c:	0716      	lsls	r6, r2, #28
 800684e:	4605      	mov	r5, r0
 8006850:	460c      	mov	r4, r1
 8006852:	d454      	bmi.n	80068fe <__sflush_r+0xba>
 8006854:	684b      	ldr	r3, [r1, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	dc02      	bgt.n	8006860 <__sflush_r+0x1c>
 800685a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800685c:	2b00      	cmp	r3, #0
 800685e:	dd48      	ble.n	80068f2 <__sflush_r+0xae>
 8006860:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006862:	2e00      	cmp	r6, #0
 8006864:	d045      	beq.n	80068f2 <__sflush_r+0xae>
 8006866:	2300      	movs	r3, #0
 8006868:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800686c:	682f      	ldr	r7, [r5, #0]
 800686e:	6a21      	ldr	r1, [r4, #32]
 8006870:	602b      	str	r3, [r5, #0]
 8006872:	d030      	beq.n	80068d6 <__sflush_r+0x92>
 8006874:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006876:	89a3      	ldrh	r3, [r4, #12]
 8006878:	0759      	lsls	r1, r3, #29
 800687a:	d505      	bpl.n	8006888 <__sflush_r+0x44>
 800687c:	6863      	ldr	r3, [r4, #4]
 800687e:	1ad2      	subs	r2, r2, r3
 8006880:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006882:	b10b      	cbz	r3, 8006888 <__sflush_r+0x44>
 8006884:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006886:	1ad2      	subs	r2, r2, r3
 8006888:	2300      	movs	r3, #0
 800688a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800688c:	6a21      	ldr	r1, [r4, #32]
 800688e:	4628      	mov	r0, r5
 8006890:	47b0      	blx	r6
 8006892:	1c43      	adds	r3, r0, #1
 8006894:	89a3      	ldrh	r3, [r4, #12]
 8006896:	d106      	bne.n	80068a6 <__sflush_r+0x62>
 8006898:	6829      	ldr	r1, [r5, #0]
 800689a:	291d      	cmp	r1, #29
 800689c:	d82b      	bhi.n	80068f6 <__sflush_r+0xb2>
 800689e:	4a2a      	ldr	r2, [pc, #168]	@ (8006948 <__sflush_r+0x104>)
 80068a0:	40ca      	lsrs	r2, r1
 80068a2:	07d6      	lsls	r6, r2, #31
 80068a4:	d527      	bpl.n	80068f6 <__sflush_r+0xb2>
 80068a6:	2200      	movs	r2, #0
 80068a8:	6062      	str	r2, [r4, #4]
 80068aa:	04d9      	lsls	r1, r3, #19
 80068ac:	6922      	ldr	r2, [r4, #16]
 80068ae:	6022      	str	r2, [r4, #0]
 80068b0:	d504      	bpl.n	80068bc <__sflush_r+0x78>
 80068b2:	1c42      	adds	r2, r0, #1
 80068b4:	d101      	bne.n	80068ba <__sflush_r+0x76>
 80068b6:	682b      	ldr	r3, [r5, #0]
 80068b8:	b903      	cbnz	r3, 80068bc <__sflush_r+0x78>
 80068ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80068bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80068be:	602f      	str	r7, [r5, #0]
 80068c0:	b1b9      	cbz	r1, 80068f2 <__sflush_r+0xae>
 80068c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80068c6:	4299      	cmp	r1, r3
 80068c8:	d002      	beq.n	80068d0 <__sflush_r+0x8c>
 80068ca:	4628      	mov	r0, r5
 80068cc:	f7fe fa34 	bl	8004d38 <_free_r>
 80068d0:	2300      	movs	r3, #0
 80068d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80068d4:	e00d      	b.n	80068f2 <__sflush_r+0xae>
 80068d6:	2301      	movs	r3, #1
 80068d8:	4628      	mov	r0, r5
 80068da:	47b0      	blx	r6
 80068dc:	4602      	mov	r2, r0
 80068de:	1c50      	adds	r0, r2, #1
 80068e0:	d1c9      	bne.n	8006876 <__sflush_r+0x32>
 80068e2:	682b      	ldr	r3, [r5, #0]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d0c6      	beq.n	8006876 <__sflush_r+0x32>
 80068e8:	2b1d      	cmp	r3, #29
 80068ea:	d001      	beq.n	80068f0 <__sflush_r+0xac>
 80068ec:	2b16      	cmp	r3, #22
 80068ee:	d11e      	bne.n	800692e <__sflush_r+0xea>
 80068f0:	602f      	str	r7, [r5, #0]
 80068f2:	2000      	movs	r0, #0
 80068f4:	e022      	b.n	800693c <__sflush_r+0xf8>
 80068f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068fa:	b21b      	sxth	r3, r3
 80068fc:	e01b      	b.n	8006936 <__sflush_r+0xf2>
 80068fe:	690f      	ldr	r7, [r1, #16]
 8006900:	2f00      	cmp	r7, #0
 8006902:	d0f6      	beq.n	80068f2 <__sflush_r+0xae>
 8006904:	0793      	lsls	r3, r2, #30
 8006906:	680e      	ldr	r6, [r1, #0]
 8006908:	bf08      	it	eq
 800690a:	694b      	ldreq	r3, [r1, #20]
 800690c:	600f      	str	r7, [r1, #0]
 800690e:	bf18      	it	ne
 8006910:	2300      	movne	r3, #0
 8006912:	eba6 0807 	sub.w	r8, r6, r7
 8006916:	608b      	str	r3, [r1, #8]
 8006918:	f1b8 0f00 	cmp.w	r8, #0
 800691c:	dde9      	ble.n	80068f2 <__sflush_r+0xae>
 800691e:	6a21      	ldr	r1, [r4, #32]
 8006920:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006922:	4643      	mov	r3, r8
 8006924:	463a      	mov	r2, r7
 8006926:	4628      	mov	r0, r5
 8006928:	47b0      	blx	r6
 800692a:	2800      	cmp	r0, #0
 800692c:	dc08      	bgt.n	8006940 <__sflush_r+0xfc>
 800692e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006936:	81a3      	strh	r3, [r4, #12]
 8006938:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800693c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006940:	4407      	add	r7, r0
 8006942:	eba8 0800 	sub.w	r8, r8, r0
 8006946:	e7e7      	b.n	8006918 <__sflush_r+0xd4>
 8006948:	20400001 	.word	0x20400001

0800694c <_fflush_r>:
 800694c:	b538      	push	{r3, r4, r5, lr}
 800694e:	690b      	ldr	r3, [r1, #16]
 8006950:	4605      	mov	r5, r0
 8006952:	460c      	mov	r4, r1
 8006954:	b913      	cbnz	r3, 800695c <_fflush_r+0x10>
 8006956:	2500      	movs	r5, #0
 8006958:	4628      	mov	r0, r5
 800695a:	bd38      	pop	{r3, r4, r5, pc}
 800695c:	b118      	cbz	r0, 8006966 <_fflush_r+0x1a>
 800695e:	6a03      	ldr	r3, [r0, #32]
 8006960:	b90b      	cbnz	r3, 8006966 <_fflush_r+0x1a>
 8006962:	f7fd fa37 	bl	8003dd4 <__sinit>
 8006966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d0f3      	beq.n	8006956 <_fflush_r+0xa>
 800696e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006970:	07d0      	lsls	r0, r2, #31
 8006972:	d404      	bmi.n	800697e <_fflush_r+0x32>
 8006974:	0599      	lsls	r1, r3, #22
 8006976:	d402      	bmi.n	800697e <_fflush_r+0x32>
 8006978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800697a:	f7fd fb7a 	bl	8004072 <__retarget_lock_acquire_recursive>
 800697e:	4628      	mov	r0, r5
 8006980:	4621      	mov	r1, r4
 8006982:	f7ff ff5f 	bl	8006844 <__sflush_r>
 8006986:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006988:	07da      	lsls	r2, r3, #31
 800698a:	4605      	mov	r5, r0
 800698c:	d4e4      	bmi.n	8006958 <_fflush_r+0xc>
 800698e:	89a3      	ldrh	r3, [r4, #12]
 8006990:	059b      	lsls	r3, r3, #22
 8006992:	d4e1      	bmi.n	8006958 <_fflush_r+0xc>
 8006994:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006996:	f7fd fb6d 	bl	8004074 <__retarget_lock_release_recursive>
 800699a:	e7dd      	b.n	8006958 <_fflush_r+0xc>

0800699c <memmove>:
 800699c:	4288      	cmp	r0, r1
 800699e:	b510      	push	{r4, lr}
 80069a0:	eb01 0402 	add.w	r4, r1, r2
 80069a4:	d902      	bls.n	80069ac <memmove+0x10>
 80069a6:	4284      	cmp	r4, r0
 80069a8:	4623      	mov	r3, r4
 80069aa:	d807      	bhi.n	80069bc <memmove+0x20>
 80069ac:	1e43      	subs	r3, r0, #1
 80069ae:	42a1      	cmp	r1, r4
 80069b0:	d008      	beq.n	80069c4 <memmove+0x28>
 80069b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069ba:	e7f8      	b.n	80069ae <memmove+0x12>
 80069bc:	4402      	add	r2, r0
 80069be:	4601      	mov	r1, r0
 80069c0:	428a      	cmp	r2, r1
 80069c2:	d100      	bne.n	80069c6 <memmove+0x2a>
 80069c4:	bd10      	pop	{r4, pc}
 80069c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80069ce:	e7f7      	b.n	80069c0 <memmove+0x24>

080069d0 <strncmp>:
 80069d0:	b510      	push	{r4, lr}
 80069d2:	b16a      	cbz	r2, 80069f0 <strncmp+0x20>
 80069d4:	3901      	subs	r1, #1
 80069d6:	1884      	adds	r4, r0, r2
 80069d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d103      	bne.n	80069ec <strncmp+0x1c>
 80069e4:	42a0      	cmp	r0, r4
 80069e6:	d001      	beq.n	80069ec <strncmp+0x1c>
 80069e8:	2a00      	cmp	r2, #0
 80069ea:	d1f5      	bne.n	80069d8 <strncmp+0x8>
 80069ec:	1ad0      	subs	r0, r2, r3
 80069ee:	bd10      	pop	{r4, pc}
 80069f0:	4610      	mov	r0, r2
 80069f2:	e7fc      	b.n	80069ee <strncmp+0x1e>

080069f4 <_sbrk_r>:
 80069f4:	b538      	push	{r3, r4, r5, lr}
 80069f6:	4d06      	ldr	r5, [pc, #24]	@ (8006a10 <_sbrk_r+0x1c>)
 80069f8:	2300      	movs	r3, #0
 80069fa:	4604      	mov	r4, r0
 80069fc:	4608      	mov	r0, r1
 80069fe:	602b      	str	r3, [r5, #0]
 8006a00:	f7fa fe08 	bl	8001614 <_sbrk>
 8006a04:	1c43      	adds	r3, r0, #1
 8006a06:	d102      	bne.n	8006a0e <_sbrk_r+0x1a>
 8006a08:	682b      	ldr	r3, [r5, #0]
 8006a0a:	b103      	cbz	r3, 8006a0e <_sbrk_r+0x1a>
 8006a0c:	6023      	str	r3, [r4, #0]
 8006a0e:	bd38      	pop	{r3, r4, r5, pc}
 8006a10:	200003b8 	.word	0x200003b8

08006a14 <memcpy>:
 8006a14:	440a      	add	r2, r1
 8006a16:	4291      	cmp	r1, r2
 8006a18:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006a1c:	d100      	bne.n	8006a20 <memcpy+0xc>
 8006a1e:	4770      	bx	lr
 8006a20:	b510      	push	{r4, lr}
 8006a22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a2a:	4291      	cmp	r1, r2
 8006a2c:	d1f9      	bne.n	8006a22 <memcpy+0xe>
 8006a2e:	bd10      	pop	{r4, pc}

08006a30 <nan>:
 8006a30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006a38 <nan+0x8>
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	00000000 	.word	0x00000000
 8006a3c:	7ff80000 	.word	0x7ff80000

08006a40 <__assert_func>:
 8006a40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a42:	4614      	mov	r4, r2
 8006a44:	461a      	mov	r2, r3
 8006a46:	4b09      	ldr	r3, [pc, #36]	@ (8006a6c <__assert_func+0x2c>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4605      	mov	r5, r0
 8006a4c:	68d8      	ldr	r0, [r3, #12]
 8006a4e:	b14c      	cbz	r4, 8006a64 <__assert_func+0x24>
 8006a50:	4b07      	ldr	r3, [pc, #28]	@ (8006a70 <__assert_func+0x30>)
 8006a52:	9100      	str	r1, [sp, #0]
 8006a54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006a58:	4906      	ldr	r1, [pc, #24]	@ (8006a74 <__assert_func+0x34>)
 8006a5a:	462b      	mov	r3, r5
 8006a5c:	f000 fba8 	bl	80071b0 <fiprintf>
 8006a60:	f000 fbb8 	bl	80071d4 <abort>
 8006a64:	4b04      	ldr	r3, [pc, #16]	@ (8006a78 <__assert_func+0x38>)
 8006a66:	461c      	mov	r4, r3
 8006a68:	e7f3      	b.n	8006a52 <__assert_func+0x12>
 8006a6a:	bf00      	nop
 8006a6c:	20000018 	.word	0x20000018
 8006a70:	080078ca 	.word	0x080078ca
 8006a74:	080078d7 	.word	0x080078d7
 8006a78:	08007905 	.word	0x08007905

08006a7c <_calloc_r>:
 8006a7c:	b570      	push	{r4, r5, r6, lr}
 8006a7e:	fba1 5402 	umull	r5, r4, r1, r2
 8006a82:	b934      	cbnz	r4, 8006a92 <_calloc_r+0x16>
 8006a84:	4629      	mov	r1, r5
 8006a86:	f7fe f9cb 	bl	8004e20 <_malloc_r>
 8006a8a:	4606      	mov	r6, r0
 8006a8c:	b928      	cbnz	r0, 8006a9a <_calloc_r+0x1e>
 8006a8e:	4630      	mov	r0, r6
 8006a90:	bd70      	pop	{r4, r5, r6, pc}
 8006a92:	220c      	movs	r2, #12
 8006a94:	6002      	str	r2, [r0, #0]
 8006a96:	2600      	movs	r6, #0
 8006a98:	e7f9      	b.n	8006a8e <_calloc_r+0x12>
 8006a9a:	462a      	mov	r2, r5
 8006a9c:	4621      	mov	r1, r4
 8006a9e:	f7fd fa6a 	bl	8003f76 <memset>
 8006aa2:	e7f4      	b.n	8006a8e <_calloc_r+0x12>

08006aa4 <rshift>:
 8006aa4:	6903      	ldr	r3, [r0, #16]
 8006aa6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006aaa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006aae:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006ab2:	f100 0414 	add.w	r4, r0, #20
 8006ab6:	dd45      	ble.n	8006b44 <rshift+0xa0>
 8006ab8:	f011 011f 	ands.w	r1, r1, #31
 8006abc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006ac0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006ac4:	d10c      	bne.n	8006ae0 <rshift+0x3c>
 8006ac6:	f100 0710 	add.w	r7, r0, #16
 8006aca:	4629      	mov	r1, r5
 8006acc:	42b1      	cmp	r1, r6
 8006ace:	d334      	bcc.n	8006b3a <rshift+0x96>
 8006ad0:	1a9b      	subs	r3, r3, r2
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	1eea      	subs	r2, r5, #3
 8006ad6:	4296      	cmp	r6, r2
 8006ad8:	bf38      	it	cc
 8006ada:	2300      	movcc	r3, #0
 8006adc:	4423      	add	r3, r4
 8006ade:	e015      	b.n	8006b0c <rshift+0x68>
 8006ae0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006ae4:	f1c1 0820 	rsb	r8, r1, #32
 8006ae8:	40cf      	lsrs	r7, r1
 8006aea:	f105 0e04 	add.w	lr, r5, #4
 8006aee:	46a1      	mov	r9, r4
 8006af0:	4576      	cmp	r6, lr
 8006af2:	46f4      	mov	ip, lr
 8006af4:	d815      	bhi.n	8006b22 <rshift+0x7e>
 8006af6:	1a9a      	subs	r2, r3, r2
 8006af8:	0092      	lsls	r2, r2, #2
 8006afa:	3a04      	subs	r2, #4
 8006afc:	3501      	adds	r5, #1
 8006afe:	42ae      	cmp	r6, r5
 8006b00:	bf38      	it	cc
 8006b02:	2200      	movcc	r2, #0
 8006b04:	18a3      	adds	r3, r4, r2
 8006b06:	50a7      	str	r7, [r4, r2]
 8006b08:	b107      	cbz	r7, 8006b0c <rshift+0x68>
 8006b0a:	3304      	adds	r3, #4
 8006b0c:	1b1a      	subs	r2, r3, r4
 8006b0e:	42a3      	cmp	r3, r4
 8006b10:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006b14:	bf08      	it	eq
 8006b16:	2300      	moveq	r3, #0
 8006b18:	6102      	str	r2, [r0, #16]
 8006b1a:	bf08      	it	eq
 8006b1c:	6143      	streq	r3, [r0, #20]
 8006b1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b22:	f8dc c000 	ldr.w	ip, [ip]
 8006b26:	fa0c fc08 	lsl.w	ip, ip, r8
 8006b2a:	ea4c 0707 	orr.w	r7, ip, r7
 8006b2e:	f849 7b04 	str.w	r7, [r9], #4
 8006b32:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006b36:	40cf      	lsrs	r7, r1
 8006b38:	e7da      	b.n	8006af0 <rshift+0x4c>
 8006b3a:	f851 cb04 	ldr.w	ip, [r1], #4
 8006b3e:	f847 cf04 	str.w	ip, [r7, #4]!
 8006b42:	e7c3      	b.n	8006acc <rshift+0x28>
 8006b44:	4623      	mov	r3, r4
 8006b46:	e7e1      	b.n	8006b0c <rshift+0x68>

08006b48 <__hexdig_fun>:
 8006b48:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8006b4c:	2b09      	cmp	r3, #9
 8006b4e:	d802      	bhi.n	8006b56 <__hexdig_fun+0xe>
 8006b50:	3820      	subs	r0, #32
 8006b52:	b2c0      	uxtb	r0, r0
 8006b54:	4770      	bx	lr
 8006b56:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8006b5a:	2b05      	cmp	r3, #5
 8006b5c:	d801      	bhi.n	8006b62 <__hexdig_fun+0x1a>
 8006b5e:	3847      	subs	r0, #71	@ 0x47
 8006b60:	e7f7      	b.n	8006b52 <__hexdig_fun+0xa>
 8006b62:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8006b66:	2b05      	cmp	r3, #5
 8006b68:	d801      	bhi.n	8006b6e <__hexdig_fun+0x26>
 8006b6a:	3827      	subs	r0, #39	@ 0x27
 8006b6c:	e7f1      	b.n	8006b52 <__hexdig_fun+0xa>
 8006b6e:	2000      	movs	r0, #0
 8006b70:	4770      	bx	lr
	...

08006b74 <__gethex>:
 8006b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b78:	b085      	sub	sp, #20
 8006b7a:	468a      	mov	sl, r1
 8006b7c:	9302      	str	r3, [sp, #8]
 8006b7e:	680b      	ldr	r3, [r1, #0]
 8006b80:	9001      	str	r0, [sp, #4]
 8006b82:	4690      	mov	r8, r2
 8006b84:	1c9c      	adds	r4, r3, #2
 8006b86:	46a1      	mov	r9, r4
 8006b88:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006b8c:	2830      	cmp	r0, #48	@ 0x30
 8006b8e:	d0fa      	beq.n	8006b86 <__gethex+0x12>
 8006b90:	eba9 0303 	sub.w	r3, r9, r3
 8006b94:	f1a3 0b02 	sub.w	fp, r3, #2
 8006b98:	f7ff ffd6 	bl	8006b48 <__hexdig_fun>
 8006b9c:	4605      	mov	r5, r0
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	d168      	bne.n	8006c74 <__gethex+0x100>
 8006ba2:	49a0      	ldr	r1, [pc, #640]	@ (8006e24 <__gethex+0x2b0>)
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	4648      	mov	r0, r9
 8006ba8:	f7ff ff12 	bl	80069d0 <strncmp>
 8006bac:	4607      	mov	r7, r0
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	d167      	bne.n	8006c82 <__gethex+0x10e>
 8006bb2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8006bb6:	4626      	mov	r6, r4
 8006bb8:	f7ff ffc6 	bl	8006b48 <__hexdig_fun>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	d062      	beq.n	8006c86 <__gethex+0x112>
 8006bc0:	4623      	mov	r3, r4
 8006bc2:	7818      	ldrb	r0, [r3, #0]
 8006bc4:	2830      	cmp	r0, #48	@ 0x30
 8006bc6:	4699      	mov	r9, r3
 8006bc8:	f103 0301 	add.w	r3, r3, #1
 8006bcc:	d0f9      	beq.n	8006bc2 <__gethex+0x4e>
 8006bce:	f7ff ffbb 	bl	8006b48 <__hexdig_fun>
 8006bd2:	fab0 f580 	clz	r5, r0
 8006bd6:	096d      	lsrs	r5, r5, #5
 8006bd8:	f04f 0b01 	mov.w	fp, #1
 8006bdc:	464a      	mov	r2, r9
 8006bde:	4616      	mov	r6, r2
 8006be0:	3201      	adds	r2, #1
 8006be2:	7830      	ldrb	r0, [r6, #0]
 8006be4:	f7ff ffb0 	bl	8006b48 <__hexdig_fun>
 8006be8:	2800      	cmp	r0, #0
 8006bea:	d1f8      	bne.n	8006bde <__gethex+0x6a>
 8006bec:	498d      	ldr	r1, [pc, #564]	@ (8006e24 <__gethex+0x2b0>)
 8006bee:	2201      	movs	r2, #1
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	f7ff feed 	bl	80069d0 <strncmp>
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	d13f      	bne.n	8006c7a <__gethex+0x106>
 8006bfa:	b944      	cbnz	r4, 8006c0e <__gethex+0x9a>
 8006bfc:	1c74      	adds	r4, r6, #1
 8006bfe:	4622      	mov	r2, r4
 8006c00:	4616      	mov	r6, r2
 8006c02:	3201      	adds	r2, #1
 8006c04:	7830      	ldrb	r0, [r6, #0]
 8006c06:	f7ff ff9f 	bl	8006b48 <__hexdig_fun>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d1f8      	bne.n	8006c00 <__gethex+0x8c>
 8006c0e:	1ba4      	subs	r4, r4, r6
 8006c10:	00a7      	lsls	r7, r4, #2
 8006c12:	7833      	ldrb	r3, [r6, #0]
 8006c14:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006c18:	2b50      	cmp	r3, #80	@ 0x50
 8006c1a:	d13e      	bne.n	8006c9a <__gethex+0x126>
 8006c1c:	7873      	ldrb	r3, [r6, #1]
 8006c1e:	2b2b      	cmp	r3, #43	@ 0x2b
 8006c20:	d033      	beq.n	8006c8a <__gethex+0x116>
 8006c22:	2b2d      	cmp	r3, #45	@ 0x2d
 8006c24:	d034      	beq.n	8006c90 <__gethex+0x11c>
 8006c26:	1c71      	adds	r1, r6, #1
 8006c28:	2400      	movs	r4, #0
 8006c2a:	7808      	ldrb	r0, [r1, #0]
 8006c2c:	f7ff ff8c 	bl	8006b48 <__hexdig_fun>
 8006c30:	1e43      	subs	r3, r0, #1
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b18      	cmp	r3, #24
 8006c36:	d830      	bhi.n	8006c9a <__gethex+0x126>
 8006c38:	f1a0 0210 	sub.w	r2, r0, #16
 8006c3c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006c40:	f7ff ff82 	bl	8006b48 <__hexdig_fun>
 8006c44:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8006c48:	fa5f fc8c 	uxtb.w	ip, ip
 8006c4c:	f1bc 0f18 	cmp.w	ip, #24
 8006c50:	f04f 030a 	mov.w	r3, #10
 8006c54:	d91e      	bls.n	8006c94 <__gethex+0x120>
 8006c56:	b104      	cbz	r4, 8006c5a <__gethex+0xe6>
 8006c58:	4252      	negs	r2, r2
 8006c5a:	4417      	add	r7, r2
 8006c5c:	f8ca 1000 	str.w	r1, [sl]
 8006c60:	b1ed      	cbz	r5, 8006c9e <__gethex+0x12a>
 8006c62:	f1bb 0f00 	cmp.w	fp, #0
 8006c66:	bf0c      	ite	eq
 8006c68:	2506      	moveq	r5, #6
 8006c6a:	2500      	movne	r5, #0
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	b005      	add	sp, #20
 8006c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c74:	2500      	movs	r5, #0
 8006c76:	462c      	mov	r4, r5
 8006c78:	e7b0      	b.n	8006bdc <__gethex+0x68>
 8006c7a:	2c00      	cmp	r4, #0
 8006c7c:	d1c7      	bne.n	8006c0e <__gethex+0x9a>
 8006c7e:	4627      	mov	r7, r4
 8006c80:	e7c7      	b.n	8006c12 <__gethex+0x9e>
 8006c82:	464e      	mov	r6, r9
 8006c84:	462f      	mov	r7, r5
 8006c86:	2501      	movs	r5, #1
 8006c88:	e7c3      	b.n	8006c12 <__gethex+0x9e>
 8006c8a:	2400      	movs	r4, #0
 8006c8c:	1cb1      	adds	r1, r6, #2
 8006c8e:	e7cc      	b.n	8006c2a <__gethex+0xb6>
 8006c90:	2401      	movs	r4, #1
 8006c92:	e7fb      	b.n	8006c8c <__gethex+0x118>
 8006c94:	fb03 0002 	mla	r0, r3, r2, r0
 8006c98:	e7ce      	b.n	8006c38 <__gethex+0xc4>
 8006c9a:	4631      	mov	r1, r6
 8006c9c:	e7de      	b.n	8006c5c <__gethex+0xe8>
 8006c9e:	eba6 0309 	sub.w	r3, r6, r9
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	4629      	mov	r1, r5
 8006ca6:	2b07      	cmp	r3, #7
 8006ca8:	dc0a      	bgt.n	8006cc0 <__gethex+0x14c>
 8006caa:	9801      	ldr	r0, [sp, #4]
 8006cac:	f7fe f944 	bl	8004f38 <_Balloc>
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	b940      	cbnz	r0, 8006cc6 <__gethex+0x152>
 8006cb4:	4b5c      	ldr	r3, [pc, #368]	@ (8006e28 <__gethex+0x2b4>)
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	21e4      	movs	r1, #228	@ 0xe4
 8006cba:	485c      	ldr	r0, [pc, #368]	@ (8006e2c <__gethex+0x2b8>)
 8006cbc:	f7ff fec0 	bl	8006a40 <__assert_func>
 8006cc0:	3101      	adds	r1, #1
 8006cc2:	105b      	asrs	r3, r3, #1
 8006cc4:	e7ef      	b.n	8006ca6 <__gethex+0x132>
 8006cc6:	f100 0a14 	add.w	sl, r0, #20
 8006cca:	2300      	movs	r3, #0
 8006ccc:	4655      	mov	r5, sl
 8006cce:	469b      	mov	fp, r3
 8006cd0:	45b1      	cmp	r9, r6
 8006cd2:	d337      	bcc.n	8006d44 <__gethex+0x1d0>
 8006cd4:	f845 bb04 	str.w	fp, [r5], #4
 8006cd8:	eba5 050a 	sub.w	r5, r5, sl
 8006cdc:	10ad      	asrs	r5, r5, #2
 8006cde:	6125      	str	r5, [r4, #16]
 8006ce0:	4658      	mov	r0, fp
 8006ce2:	f7fe fa1b 	bl	800511c <__hi0bits>
 8006ce6:	016d      	lsls	r5, r5, #5
 8006ce8:	f8d8 6000 	ldr.w	r6, [r8]
 8006cec:	1a2d      	subs	r5, r5, r0
 8006cee:	42b5      	cmp	r5, r6
 8006cf0:	dd54      	ble.n	8006d9c <__gethex+0x228>
 8006cf2:	1bad      	subs	r5, r5, r6
 8006cf4:	4629      	mov	r1, r5
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	f7fe fda7 	bl	800584a <__any_on>
 8006cfc:	4681      	mov	r9, r0
 8006cfe:	b178      	cbz	r0, 8006d20 <__gethex+0x1ac>
 8006d00:	1e6b      	subs	r3, r5, #1
 8006d02:	1159      	asrs	r1, r3, #5
 8006d04:	f003 021f 	and.w	r2, r3, #31
 8006d08:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006d0c:	f04f 0901 	mov.w	r9, #1
 8006d10:	fa09 f202 	lsl.w	r2, r9, r2
 8006d14:	420a      	tst	r2, r1
 8006d16:	d003      	beq.n	8006d20 <__gethex+0x1ac>
 8006d18:	454b      	cmp	r3, r9
 8006d1a:	dc36      	bgt.n	8006d8a <__gethex+0x216>
 8006d1c:	f04f 0902 	mov.w	r9, #2
 8006d20:	4629      	mov	r1, r5
 8006d22:	4620      	mov	r0, r4
 8006d24:	f7ff febe 	bl	8006aa4 <rshift>
 8006d28:	442f      	add	r7, r5
 8006d2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006d2e:	42bb      	cmp	r3, r7
 8006d30:	da42      	bge.n	8006db8 <__gethex+0x244>
 8006d32:	9801      	ldr	r0, [sp, #4]
 8006d34:	4621      	mov	r1, r4
 8006d36:	f7fe f93f 	bl	8004fb8 <_Bfree>
 8006d3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	6013      	str	r3, [r2, #0]
 8006d40:	25a3      	movs	r5, #163	@ 0xa3
 8006d42:	e793      	b.n	8006c6c <__gethex+0xf8>
 8006d44:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8006d48:	2a2e      	cmp	r2, #46	@ 0x2e
 8006d4a:	d012      	beq.n	8006d72 <__gethex+0x1fe>
 8006d4c:	2b20      	cmp	r3, #32
 8006d4e:	d104      	bne.n	8006d5a <__gethex+0x1e6>
 8006d50:	f845 bb04 	str.w	fp, [r5], #4
 8006d54:	f04f 0b00 	mov.w	fp, #0
 8006d58:	465b      	mov	r3, fp
 8006d5a:	7830      	ldrb	r0, [r6, #0]
 8006d5c:	9303      	str	r3, [sp, #12]
 8006d5e:	f7ff fef3 	bl	8006b48 <__hexdig_fun>
 8006d62:	9b03      	ldr	r3, [sp, #12]
 8006d64:	f000 000f 	and.w	r0, r0, #15
 8006d68:	4098      	lsls	r0, r3
 8006d6a:	ea4b 0b00 	orr.w	fp, fp, r0
 8006d6e:	3304      	adds	r3, #4
 8006d70:	e7ae      	b.n	8006cd0 <__gethex+0x15c>
 8006d72:	45b1      	cmp	r9, r6
 8006d74:	d8ea      	bhi.n	8006d4c <__gethex+0x1d8>
 8006d76:	492b      	ldr	r1, [pc, #172]	@ (8006e24 <__gethex+0x2b0>)
 8006d78:	9303      	str	r3, [sp, #12]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	4630      	mov	r0, r6
 8006d7e:	f7ff fe27 	bl	80069d0 <strncmp>
 8006d82:	9b03      	ldr	r3, [sp, #12]
 8006d84:	2800      	cmp	r0, #0
 8006d86:	d1e1      	bne.n	8006d4c <__gethex+0x1d8>
 8006d88:	e7a2      	b.n	8006cd0 <__gethex+0x15c>
 8006d8a:	1ea9      	subs	r1, r5, #2
 8006d8c:	4620      	mov	r0, r4
 8006d8e:	f7fe fd5c 	bl	800584a <__any_on>
 8006d92:	2800      	cmp	r0, #0
 8006d94:	d0c2      	beq.n	8006d1c <__gethex+0x1a8>
 8006d96:	f04f 0903 	mov.w	r9, #3
 8006d9a:	e7c1      	b.n	8006d20 <__gethex+0x1ac>
 8006d9c:	da09      	bge.n	8006db2 <__gethex+0x23e>
 8006d9e:	1b75      	subs	r5, r6, r5
 8006da0:	4621      	mov	r1, r4
 8006da2:	9801      	ldr	r0, [sp, #4]
 8006da4:	462a      	mov	r2, r5
 8006da6:	f7fe fb17 	bl	80053d8 <__lshift>
 8006daa:	1b7f      	subs	r7, r7, r5
 8006dac:	4604      	mov	r4, r0
 8006dae:	f100 0a14 	add.w	sl, r0, #20
 8006db2:	f04f 0900 	mov.w	r9, #0
 8006db6:	e7b8      	b.n	8006d2a <__gethex+0x1b6>
 8006db8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006dbc:	42bd      	cmp	r5, r7
 8006dbe:	dd6f      	ble.n	8006ea0 <__gethex+0x32c>
 8006dc0:	1bed      	subs	r5, r5, r7
 8006dc2:	42ae      	cmp	r6, r5
 8006dc4:	dc34      	bgt.n	8006e30 <__gethex+0x2bc>
 8006dc6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d022      	beq.n	8006e14 <__gethex+0x2a0>
 8006dce:	2b03      	cmp	r3, #3
 8006dd0:	d024      	beq.n	8006e1c <__gethex+0x2a8>
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d115      	bne.n	8006e02 <__gethex+0x28e>
 8006dd6:	42ae      	cmp	r6, r5
 8006dd8:	d113      	bne.n	8006e02 <__gethex+0x28e>
 8006dda:	2e01      	cmp	r6, #1
 8006ddc:	d10b      	bne.n	8006df6 <__gethex+0x282>
 8006dde:	9a02      	ldr	r2, [sp, #8]
 8006de0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006de4:	6013      	str	r3, [r2, #0]
 8006de6:	2301      	movs	r3, #1
 8006de8:	6123      	str	r3, [r4, #16]
 8006dea:	f8ca 3000 	str.w	r3, [sl]
 8006dee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006df0:	2562      	movs	r5, #98	@ 0x62
 8006df2:	601c      	str	r4, [r3, #0]
 8006df4:	e73a      	b.n	8006c6c <__gethex+0xf8>
 8006df6:	1e71      	subs	r1, r6, #1
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f7fe fd26 	bl	800584a <__any_on>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	d1ed      	bne.n	8006dde <__gethex+0x26a>
 8006e02:	9801      	ldr	r0, [sp, #4]
 8006e04:	4621      	mov	r1, r4
 8006e06:	f7fe f8d7 	bl	8004fb8 <_Bfree>
 8006e0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	6013      	str	r3, [r2, #0]
 8006e10:	2550      	movs	r5, #80	@ 0x50
 8006e12:	e72b      	b.n	8006c6c <__gethex+0xf8>
 8006e14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d1f3      	bne.n	8006e02 <__gethex+0x28e>
 8006e1a:	e7e0      	b.n	8006dde <__gethex+0x26a>
 8006e1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1dd      	bne.n	8006dde <__gethex+0x26a>
 8006e22:	e7ee      	b.n	8006e02 <__gethex+0x28e>
 8006e24:	080078af 	.word	0x080078af
 8006e28:	08007845 	.word	0x08007845
 8006e2c:	08007906 	.word	0x08007906
 8006e30:	1e6f      	subs	r7, r5, #1
 8006e32:	f1b9 0f00 	cmp.w	r9, #0
 8006e36:	d130      	bne.n	8006e9a <__gethex+0x326>
 8006e38:	b127      	cbz	r7, 8006e44 <__gethex+0x2d0>
 8006e3a:	4639      	mov	r1, r7
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	f7fe fd04 	bl	800584a <__any_on>
 8006e42:	4681      	mov	r9, r0
 8006e44:	117a      	asrs	r2, r7, #5
 8006e46:	2301      	movs	r3, #1
 8006e48:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8006e4c:	f007 071f 	and.w	r7, r7, #31
 8006e50:	40bb      	lsls	r3, r7
 8006e52:	4213      	tst	r3, r2
 8006e54:	4629      	mov	r1, r5
 8006e56:	4620      	mov	r0, r4
 8006e58:	bf18      	it	ne
 8006e5a:	f049 0902 	orrne.w	r9, r9, #2
 8006e5e:	f7ff fe21 	bl	8006aa4 <rshift>
 8006e62:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8006e66:	1b76      	subs	r6, r6, r5
 8006e68:	2502      	movs	r5, #2
 8006e6a:	f1b9 0f00 	cmp.w	r9, #0
 8006e6e:	d047      	beq.n	8006f00 <__gethex+0x38c>
 8006e70:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d015      	beq.n	8006ea4 <__gethex+0x330>
 8006e78:	2b03      	cmp	r3, #3
 8006e7a:	d017      	beq.n	8006eac <__gethex+0x338>
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d109      	bne.n	8006e94 <__gethex+0x320>
 8006e80:	f019 0f02 	tst.w	r9, #2
 8006e84:	d006      	beq.n	8006e94 <__gethex+0x320>
 8006e86:	f8da 3000 	ldr.w	r3, [sl]
 8006e8a:	ea49 0903 	orr.w	r9, r9, r3
 8006e8e:	f019 0f01 	tst.w	r9, #1
 8006e92:	d10e      	bne.n	8006eb2 <__gethex+0x33e>
 8006e94:	f045 0510 	orr.w	r5, r5, #16
 8006e98:	e032      	b.n	8006f00 <__gethex+0x38c>
 8006e9a:	f04f 0901 	mov.w	r9, #1
 8006e9e:	e7d1      	b.n	8006e44 <__gethex+0x2d0>
 8006ea0:	2501      	movs	r5, #1
 8006ea2:	e7e2      	b.n	8006e6a <__gethex+0x2f6>
 8006ea4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ea6:	f1c3 0301 	rsb	r3, r3, #1
 8006eaa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006eac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d0f0      	beq.n	8006e94 <__gethex+0x320>
 8006eb2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006eb6:	f104 0314 	add.w	r3, r4, #20
 8006eba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006ebe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006ec2:	f04f 0c00 	mov.w	ip, #0
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ecc:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8006ed0:	d01b      	beq.n	8006f0a <__gethex+0x396>
 8006ed2:	3201      	adds	r2, #1
 8006ed4:	6002      	str	r2, [r0, #0]
 8006ed6:	2d02      	cmp	r5, #2
 8006ed8:	f104 0314 	add.w	r3, r4, #20
 8006edc:	d13c      	bne.n	8006f58 <__gethex+0x3e4>
 8006ede:	f8d8 2000 	ldr.w	r2, [r8]
 8006ee2:	3a01      	subs	r2, #1
 8006ee4:	42b2      	cmp	r2, r6
 8006ee6:	d109      	bne.n	8006efc <__gethex+0x388>
 8006ee8:	1171      	asrs	r1, r6, #5
 8006eea:	2201      	movs	r2, #1
 8006eec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ef0:	f006 061f 	and.w	r6, r6, #31
 8006ef4:	fa02 f606 	lsl.w	r6, r2, r6
 8006ef8:	421e      	tst	r6, r3
 8006efa:	d13a      	bne.n	8006f72 <__gethex+0x3fe>
 8006efc:	f045 0520 	orr.w	r5, r5, #32
 8006f00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f02:	601c      	str	r4, [r3, #0]
 8006f04:	9b02      	ldr	r3, [sp, #8]
 8006f06:	601f      	str	r7, [r3, #0]
 8006f08:	e6b0      	b.n	8006c6c <__gethex+0xf8>
 8006f0a:	4299      	cmp	r1, r3
 8006f0c:	f843 cc04 	str.w	ip, [r3, #-4]
 8006f10:	d8d9      	bhi.n	8006ec6 <__gethex+0x352>
 8006f12:	68a3      	ldr	r3, [r4, #8]
 8006f14:	459b      	cmp	fp, r3
 8006f16:	db17      	blt.n	8006f48 <__gethex+0x3d4>
 8006f18:	6861      	ldr	r1, [r4, #4]
 8006f1a:	9801      	ldr	r0, [sp, #4]
 8006f1c:	3101      	adds	r1, #1
 8006f1e:	f7fe f80b 	bl	8004f38 <_Balloc>
 8006f22:	4681      	mov	r9, r0
 8006f24:	b918      	cbnz	r0, 8006f2e <__gethex+0x3ba>
 8006f26:	4b1a      	ldr	r3, [pc, #104]	@ (8006f90 <__gethex+0x41c>)
 8006f28:	4602      	mov	r2, r0
 8006f2a:	2184      	movs	r1, #132	@ 0x84
 8006f2c:	e6c5      	b.n	8006cba <__gethex+0x146>
 8006f2e:	6922      	ldr	r2, [r4, #16]
 8006f30:	3202      	adds	r2, #2
 8006f32:	f104 010c 	add.w	r1, r4, #12
 8006f36:	0092      	lsls	r2, r2, #2
 8006f38:	300c      	adds	r0, #12
 8006f3a:	f7ff fd6b 	bl	8006a14 <memcpy>
 8006f3e:	4621      	mov	r1, r4
 8006f40:	9801      	ldr	r0, [sp, #4]
 8006f42:	f7fe f839 	bl	8004fb8 <_Bfree>
 8006f46:	464c      	mov	r4, r9
 8006f48:	6923      	ldr	r3, [r4, #16]
 8006f4a:	1c5a      	adds	r2, r3, #1
 8006f4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f50:	6122      	str	r2, [r4, #16]
 8006f52:	2201      	movs	r2, #1
 8006f54:	615a      	str	r2, [r3, #20]
 8006f56:	e7be      	b.n	8006ed6 <__gethex+0x362>
 8006f58:	6922      	ldr	r2, [r4, #16]
 8006f5a:	455a      	cmp	r2, fp
 8006f5c:	dd0b      	ble.n	8006f76 <__gethex+0x402>
 8006f5e:	2101      	movs	r1, #1
 8006f60:	4620      	mov	r0, r4
 8006f62:	f7ff fd9f 	bl	8006aa4 <rshift>
 8006f66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f6a:	3701      	adds	r7, #1
 8006f6c:	42bb      	cmp	r3, r7
 8006f6e:	f6ff aee0 	blt.w	8006d32 <__gethex+0x1be>
 8006f72:	2501      	movs	r5, #1
 8006f74:	e7c2      	b.n	8006efc <__gethex+0x388>
 8006f76:	f016 061f 	ands.w	r6, r6, #31
 8006f7a:	d0fa      	beq.n	8006f72 <__gethex+0x3fe>
 8006f7c:	4453      	add	r3, sl
 8006f7e:	f1c6 0620 	rsb	r6, r6, #32
 8006f82:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006f86:	f7fe f8c9 	bl	800511c <__hi0bits>
 8006f8a:	42b0      	cmp	r0, r6
 8006f8c:	dbe7      	blt.n	8006f5e <__gethex+0x3ea>
 8006f8e:	e7f0      	b.n	8006f72 <__gethex+0x3fe>
 8006f90:	08007845 	.word	0x08007845

08006f94 <L_shift>:
 8006f94:	f1c2 0208 	rsb	r2, r2, #8
 8006f98:	0092      	lsls	r2, r2, #2
 8006f9a:	b570      	push	{r4, r5, r6, lr}
 8006f9c:	f1c2 0620 	rsb	r6, r2, #32
 8006fa0:	6843      	ldr	r3, [r0, #4]
 8006fa2:	6804      	ldr	r4, [r0, #0]
 8006fa4:	fa03 f506 	lsl.w	r5, r3, r6
 8006fa8:	432c      	orrs	r4, r5
 8006faa:	40d3      	lsrs	r3, r2
 8006fac:	6004      	str	r4, [r0, #0]
 8006fae:	f840 3f04 	str.w	r3, [r0, #4]!
 8006fb2:	4288      	cmp	r0, r1
 8006fb4:	d3f4      	bcc.n	8006fa0 <L_shift+0xc>
 8006fb6:	bd70      	pop	{r4, r5, r6, pc}

08006fb8 <__match>:
 8006fb8:	b530      	push	{r4, r5, lr}
 8006fba:	6803      	ldr	r3, [r0, #0]
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fc2:	b914      	cbnz	r4, 8006fca <__match+0x12>
 8006fc4:	6003      	str	r3, [r0, #0]
 8006fc6:	2001      	movs	r0, #1
 8006fc8:	bd30      	pop	{r4, r5, pc}
 8006fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8006fd2:	2d19      	cmp	r5, #25
 8006fd4:	bf98      	it	ls
 8006fd6:	3220      	addls	r2, #32
 8006fd8:	42a2      	cmp	r2, r4
 8006fda:	d0f0      	beq.n	8006fbe <__match+0x6>
 8006fdc:	2000      	movs	r0, #0
 8006fde:	e7f3      	b.n	8006fc8 <__match+0x10>

08006fe0 <__hexnan>:
 8006fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe4:	680b      	ldr	r3, [r1, #0]
 8006fe6:	6801      	ldr	r1, [r0, #0]
 8006fe8:	115e      	asrs	r6, r3, #5
 8006fea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006fee:	f013 031f 	ands.w	r3, r3, #31
 8006ff2:	b087      	sub	sp, #28
 8006ff4:	bf18      	it	ne
 8006ff6:	3604      	addne	r6, #4
 8006ff8:	2500      	movs	r5, #0
 8006ffa:	1f37      	subs	r7, r6, #4
 8006ffc:	4682      	mov	sl, r0
 8006ffe:	4690      	mov	r8, r2
 8007000:	9301      	str	r3, [sp, #4]
 8007002:	f846 5c04 	str.w	r5, [r6, #-4]
 8007006:	46b9      	mov	r9, r7
 8007008:	463c      	mov	r4, r7
 800700a:	9502      	str	r5, [sp, #8]
 800700c:	46ab      	mov	fp, r5
 800700e:	784a      	ldrb	r2, [r1, #1]
 8007010:	1c4b      	adds	r3, r1, #1
 8007012:	9303      	str	r3, [sp, #12]
 8007014:	b342      	cbz	r2, 8007068 <__hexnan+0x88>
 8007016:	4610      	mov	r0, r2
 8007018:	9105      	str	r1, [sp, #20]
 800701a:	9204      	str	r2, [sp, #16]
 800701c:	f7ff fd94 	bl	8006b48 <__hexdig_fun>
 8007020:	2800      	cmp	r0, #0
 8007022:	d151      	bne.n	80070c8 <__hexnan+0xe8>
 8007024:	9a04      	ldr	r2, [sp, #16]
 8007026:	9905      	ldr	r1, [sp, #20]
 8007028:	2a20      	cmp	r2, #32
 800702a:	d818      	bhi.n	800705e <__hexnan+0x7e>
 800702c:	9b02      	ldr	r3, [sp, #8]
 800702e:	459b      	cmp	fp, r3
 8007030:	dd13      	ble.n	800705a <__hexnan+0x7a>
 8007032:	454c      	cmp	r4, r9
 8007034:	d206      	bcs.n	8007044 <__hexnan+0x64>
 8007036:	2d07      	cmp	r5, #7
 8007038:	dc04      	bgt.n	8007044 <__hexnan+0x64>
 800703a:	462a      	mov	r2, r5
 800703c:	4649      	mov	r1, r9
 800703e:	4620      	mov	r0, r4
 8007040:	f7ff ffa8 	bl	8006f94 <L_shift>
 8007044:	4544      	cmp	r4, r8
 8007046:	d952      	bls.n	80070ee <__hexnan+0x10e>
 8007048:	2300      	movs	r3, #0
 800704a:	f1a4 0904 	sub.w	r9, r4, #4
 800704e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007052:	f8cd b008 	str.w	fp, [sp, #8]
 8007056:	464c      	mov	r4, r9
 8007058:	461d      	mov	r5, r3
 800705a:	9903      	ldr	r1, [sp, #12]
 800705c:	e7d7      	b.n	800700e <__hexnan+0x2e>
 800705e:	2a29      	cmp	r2, #41	@ 0x29
 8007060:	d157      	bne.n	8007112 <__hexnan+0x132>
 8007062:	3102      	adds	r1, #2
 8007064:	f8ca 1000 	str.w	r1, [sl]
 8007068:	f1bb 0f00 	cmp.w	fp, #0
 800706c:	d051      	beq.n	8007112 <__hexnan+0x132>
 800706e:	454c      	cmp	r4, r9
 8007070:	d206      	bcs.n	8007080 <__hexnan+0xa0>
 8007072:	2d07      	cmp	r5, #7
 8007074:	dc04      	bgt.n	8007080 <__hexnan+0xa0>
 8007076:	462a      	mov	r2, r5
 8007078:	4649      	mov	r1, r9
 800707a:	4620      	mov	r0, r4
 800707c:	f7ff ff8a 	bl	8006f94 <L_shift>
 8007080:	4544      	cmp	r4, r8
 8007082:	d936      	bls.n	80070f2 <__hexnan+0x112>
 8007084:	f1a8 0204 	sub.w	r2, r8, #4
 8007088:	4623      	mov	r3, r4
 800708a:	f853 1b04 	ldr.w	r1, [r3], #4
 800708e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007092:	429f      	cmp	r7, r3
 8007094:	d2f9      	bcs.n	800708a <__hexnan+0xaa>
 8007096:	1b3b      	subs	r3, r7, r4
 8007098:	f023 0303 	bic.w	r3, r3, #3
 800709c:	3304      	adds	r3, #4
 800709e:	3401      	adds	r4, #1
 80070a0:	3e03      	subs	r6, #3
 80070a2:	42b4      	cmp	r4, r6
 80070a4:	bf88      	it	hi
 80070a6:	2304      	movhi	r3, #4
 80070a8:	4443      	add	r3, r8
 80070aa:	2200      	movs	r2, #0
 80070ac:	f843 2b04 	str.w	r2, [r3], #4
 80070b0:	429f      	cmp	r7, r3
 80070b2:	d2fb      	bcs.n	80070ac <__hexnan+0xcc>
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	b91b      	cbnz	r3, 80070c0 <__hexnan+0xe0>
 80070b8:	4547      	cmp	r7, r8
 80070ba:	d128      	bne.n	800710e <__hexnan+0x12e>
 80070bc:	2301      	movs	r3, #1
 80070be:	603b      	str	r3, [r7, #0]
 80070c0:	2005      	movs	r0, #5
 80070c2:	b007      	add	sp, #28
 80070c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c8:	3501      	adds	r5, #1
 80070ca:	2d08      	cmp	r5, #8
 80070cc:	f10b 0b01 	add.w	fp, fp, #1
 80070d0:	dd06      	ble.n	80070e0 <__hexnan+0x100>
 80070d2:	4544      	cmp	r4, r8
 80070d4:	d9c1      	bls.n	800705a <__hexnan+0x7a>
 80070d6:	2300      	movs	r3, #0
 80070d8:	f844 3c04 	str.w	r3, [r4, #-4]
 80070dc:	2501      	movs	r5, #1
 80070de:	3c04      	subs	r4, #4
 80070e0:	6822      	ldr	r2, [r4, #0]
 80070e2:	f000 000f 	and.w	r0, r0, #15
 80070e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80070ea:	6020      	str	r0, [r4, #0]
 80070ec:	e7b5      	b.n	800705a <__hexnan+0x7a>
 80070ee:	2508      	movs	r5, #8
 80070f0:	e7b3      	b.n	800705a <__hexnan+0x7a>
 80070f2:	9b01      	ldr	r3, [sp, #4]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d0dd      	beq.n	80070b4 <__hexnan+0xd4>
 80070f8:	f1c3 0320 	rsb	r3, r3, #32
 80070fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007100:	40da      	lsrs	r2, r3
 8007102:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007106:	4013      	ands	r3, r2
 8007108:	f846 3c04 	str.w	r3, [r6, #-4]
 800710c:	e7d2      	b.n	80070b4 <__hexnan+0xd4>
 800710e:	3f04      	subs	r7, #4
 8007110:	e7d0      	b.n	80070b4 <__hexnan+0xd4>
 8007112:	2004      	movs	r0, #4
 8007114:	e7d5      	b.n	80070c2 <__hexnan+0xe2>

08007116 <__ascii_mbtowc>:
 8007116:	b082      	sub	sp, #8
 8007118:	b901      	cbnz	r1, 800711c <__ascii_mbtowc+0x6>
 800711a:	a901      	add	r1, sp, #4
 800711c:	b142      	cbz	r2, 8007130 <__ascii_mbtowc+0x1a>
 800711e:	b14b      	cbz	r3, 8007134 <__ascii_mbtowc+0x1e>
 8007120:	7813      	ldrb	r3, [r2, #0]
 8007122:	600b      	str	r3, [r1, #0]
 8007124:	7812      	ldrb	r2, [r2, #0]
 8007126:	1e10      	subs	r0, r2, #0
 8007128:	bf18      	it	ne
 800712a:	2001      	movne	r0, #1
 800712c:	b002      	add	sp, #8
 800712e:	4770      	bx	lr
 8007130:	4610      	mov	r0, r2
 8007132:	e7fb      	b.n	800712c <__ascii_mbtowc+0x16>
 8007134:	f06f 0001 	mvn.w	r0, #1
 8007138:	e7f8      	b.n	800712c <__ascii_mbtowc+0x16>

0800713a <_realloc_r>:
 800713a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800713e:	4607      	mov	r7, r0
 8007140:	4614      	mov	r4, r2
 8007142:	460d      	mov	r5, r1
 8007144:	b921      	cbnz	r1, 8007150 <_realloc_r+0x16>
 8007146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800714a:	4611      	mov	r1, r2
 800714c:	f7fd be68 	b.w	8004e20 <_malloc_r>
 8007150:	b92a      	cbnz	r2, 800715e <_realloc_r+0x24>
 8007152:	f7fd fdf1 	bl	8004d38 <_free_r>
 8007156:	4625      	mov	r5, r4
 8007158:	4628      	mov	r0, r5
 800715a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800715e:	f000 f840 	bl	80071e2 <_malloc_usable_size_r>
 8007162:	4284      	cmp	r4, r0
 8007164:	4606      	mov	r6, r0
 8007166:	d802      	bhi.n	800716e <_realloc_r+0x34>
 8007168:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800716c:	d8f4      	bhi.n	8007158 <_realloc_r+0x1e>
 800716e:	4621      	mov	r1, r4
 8007170:	4638      	mov	r0, r7
 8007172:	f7fd fe55 	bl	8004e20 <_malloc_r>
 8007176:	4680      	mov	r8, r0
 8007178:	b908      	cbnz	r0, 800717e <_realloc_r+0x44>
 800717a:	4645      	mov	r5, r8
 800717c:	e7ec      	b.n	8007158 <_realloc_r+0x1e>
 800717e:	42b4      	cmp	r4, r6
 8007180:	4622      	mov	r2, r4
 8007182:	4629      	mov	r1, r5
 8007184:	bf28      	it	cs
 8007186:	4632      	movcs	r2, r6
 8007188:	f7ff fc44 	bl	8006a14 <memcpy>
 800718c:	4629      	mov	r1, r5
 800718e:	4638      	mov	r0, r7
 8007190:	f7fd fdd2 	bl	8004d38 <_free_r>
 8007194:	e7f1      	b.n	800717a <_realloc_r+0x40>

08007196 <__ascii_wctomb>:
 8007196:	4603      	mov	r3, r0
 8007198:	4608      	mov	r0, r1
 800719a:	b141      	cbz	r1, 80071ae <__ascii_wctomb+0x18>
 800719c:	2aff      	cmp	r2, #255	@ 0xff
 800719e:	d904      	bls.n	80071aa <__ascii_wctomb+0x14>
 80071a0:	228a      	movs	r2, #138	@ 0x8a
 80071a2:	601a      	str	r2, [r3, #0]
 80071a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071a8:	4770      	bx	lr
 80071aa:	700a      	strb	r2, [r1, #0]
 80071ac:	2001      	movs	r0, #1
 80071ae:	4770      	bx	lr

080071b0 <fiprintf>:
 80071b0:	b40e      	push	{r1, r2, r3}
 80071b2:	b503      	push	{r0, r1, lr}
 80071b4:	4601      	mov	r1, r0
 80071b6:	ab03      	add	r3, sp, #12
 80071b8:	4805      	ldr	r0, [pc, #20]	@ (80071d0 <fiprintf+0x20>)
 80071ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80071be:	6800      	ldr	r0, [r0, #0]
 80071c0:	9301      	str	r3, [sp, #4]
 80071c2:	f000 f83f 	bl	8007244 <_vfiprintf_r>
 80071c6:	b002      	add	sp, #8
 80071c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80071cc:	b003      	add	sp, #12
 80071ce:	4770      	bx	lr
 80071d0:	20000018 	.word	0x20000018

080071d4 <abort>:
 80071d4:	b508      	push	{r3, lr}
 80071d6:	2006      	movs	r0, #6
 80071d8:	f000 fa08 	bl	80075ec <raise>
 80071dc:	2001      	movs	r0, #1
 80071de:	f7fa f9a0 	bl	8001522 <_exit>

080071e2 <_malloc_usable_size_r>:
 80071e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071e6:	1f18      	subs	r0, r3, #4
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	bfbc      	itt	lt
 80071ec:	580b      	ldrlt	r3, [r1, r0]
 80071ee:	18c0      	addlt	r0, r0, r3
 80071f0:	4770      	bx	lr

080071f2 <__sfputc_r>:
 80071f2:	6893      	ldr	r3, [r2, #8]
 80071f4:	3b01      	subs	r3, #1
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	b410      	push	{r4}
 80071fa:	6093      	str	r3, [r2, #8]
 80071fc:	da08      	bge.n	8007210 <__sfputc_r+0x1e>
 80071fe:	6994      	ldr	r4, [r2, #24]
 8007200:	42a3      	cmp	r3, r4
 8007202:	db01      	blt.n	8007208 <__sfputc_r+0x16>
 8007204:	290a      	cmp	r1, #10
 8007206:	d103      	bne.n	8007210 <__sfputc_r+0x1e>
 8007208:	f85d 4b04 	ldr.w	r4, [sp], #4
 800720c:	f000 b932 	b.w	8007474 <__swbuf_r>
 8007210:	6813      	ldr	r3, [r2, #0]
 8007212:	1c58      	adds	r0, r3, #1
 8007214:	6010      	str	r0, [r2, #0]
 8007216:	7019      	strb	r1, [r3, #0]
 8007218:	4608      	mov	r0, r1
 800721a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800721e:	4770      	bx	lr

08007220 <__sfputs_r>:
 8007220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007222:	4606      	mov	r6, r0
 8007224:	460f      	mov	r7, r1
 8007226:	4614      	mov	r4, r2
 8007228:	18d5      	adds	r5, r2, r3
 800722a:	42ac      	cmp	r4, r5
 800722c:	d101      	bne.n	8007232 <__sfputs_r+0x12>
 800722e:	2000      	movs	r0, #0
 8007230:	e007      	b.n	8007242 <__sfputs_r+0x22>
 8007232:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007236:	463a      	mov	r2, r7
 8007238:	4630      	mov	r0, r6
 800723a:	f7ff ffda 	bl	80071f2 <__sfputc_r>
 800723e:	1c43      	adds	r3, r0, #1
 8007240:	d1f3      	bne.n	800722a <__sfputs_r+0xa>
 8007242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007244 <_vfiprintf_r>:
 8007244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007248:	460d      	mov	r5, r1
 800724a:	b09d      	sub	sp, #116	@ 0x74
 800724c:	4614      	mov	r4, r2
 800724e:	4698      	mov	r8, r3
 8007250:	4606      	mov	r6, r0
 8007252:	b118      	cbz	r0, 800725c <_vfiprintf_r+0x18>
 8007254:	6a03      	ldr	r3, [r0, #32]
 8007256:	b90b      	cbnz	r3, 800725c <_vfiprintf_r+0x18>
 8007258:	f7fc fdbc 	bl	8003dd4 <__sinit>
 800725c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800725e:	07d9      	lsls	r1, r3, #31
 8007260:	d405      	bmi.n	800726e <_vfiprintf_r+0x2a>
 8007262:	89ab      	ldrh	r3, [r5, #12]
 8007264:	059a      	lsls	r2, r3, #22
 8007266:	d402      	bmi.n	800726e <_vfiprintf_r+0x2a>
 8007268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800726a:	f7fc ff02 	bl	8004072 <__retarget_lock_acquire_recursive>
 800726e:	89ab      	ldrh	r3, [r5, #12]
 8007270:	071b      	lsls	r3, r3, #28
 8007272:	d501      	bpl.n	8007278 <_vfiprintf_r+0x34>
 8007274:	692b      	ldr	r3, [r5, #16]
 8007276:	b99b      	cbnz	r3, 80072a0 <_vfiprintf_r+0x5c>
 8007278:	4629      	mov	r1, r5
 800727a:	4630      	mov	r0, r6
 800727c:	f000 f938 	bl	80074f0 <__swsetup_r>
 8007280:	b170      	cbz	r0, 80072a0 <_vfiprintf_r+0x5c>
 8007282:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007284:	07dc      	lsls	r4, r3, #31
 8007286:	d504      	bpl.n	8007292 <_vfiprintf_r+0x4e>
 8007288:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800728c:	b01d      	add	sp, #116	@ 0x74
 800728e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007292:	89ab      	ldrh	r3, [r5, #12]
 8007294:	0598      	lsls	r0, r3, #22
 8007296:	d4f7      	bmi.n	8007288 <_vfiprintf_r+0x44>
 8007298:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800729a:	f7fc feeb 	bl	8004074 <__retarget_lock_release_recursive>
 800729e:	e7f3      	b.n	8007288 <_vfiprintf_r+0x44>
 80072a0:	2300      	movs	r3, #0
 80072a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80072a4:	2320      	movs	r3, #32
 80072a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80072ae:	2330      	movs	r3, #48	@ 0x30
 80072b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007460 <_vfiprintf_r+0x21c>
 80072b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072b8:	f04f 0901 	mov.w	r9, #1
 80072bc:	4623      	mov	r3, r4
 80072be:	469a      	mov	sl, r3
 80072c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072c4:	b10a      	cbz	r2, 80072ca <_vfiprintf_r+0x86>
 80072c6:	2a25      	cmp	r2, #37	@ 0x25
 80072c8:	d1f9      	bne.n	80072be <_vfiprintf_r+0x7a>
 80072ca:	ebba 0b04 	subs.w	fp, sl, r4
 80072ce:	d00b      	beq.n	80072e8 <_vfiprintf_r+0xa4>
 80072d0:	465b      	mov	r3, fp
 80072d2:	4622      	mov	r2, r4
 80072d4:	4629      	mov	r1, r5
 80072d6:	4630      	mov	r0, r6
 80072d8:	f7ff ffa2 	bl	8007220 <__sfputs_r>
 80072dc:	3001      	adds	r0, #1
 80072de:	f000 80a7 	beq.w	8007430 <_vfiprintf_r+0x1ec>
 80072e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072e4:	445a      	add	r2, fp
 80072e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80072e8:	f89a 3000 	ldrb.w	r3, [sl]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f000 809f 	beq.w	8007430 <_vfiprintf_r+0x1ec>
 80072f2:	2300      	movs	r3, #0
 80072f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072fc:	f10a 0a01 	add.w	sl, sl, #1
 8007300:	9304      	str	r3, [sp, #16]
 8007302:	9307      	str	r3, [sp, #28]
 8007304:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007308:	931a      	str	r3, [sp, #104]	@ 0x68
 800730a:	4654      	mov	r4, sl
 800730c:	2205      	movs	r2, #5
 800730e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007312:	4853      	ldr	r0, [pc, #332]	@ (8007460 <_vfiprintf_r+0x21c>)
 8007314:	f7f8 ff7c 	bl	8000210 <memchr>
 8007318:	9a04      	ldr	r2, [sp, #16]
 800731a:	b9d8      	cbnz	r0, 8007354 <_vfiprintf_r+0x110>
 800731c:	06d1      	lsls	r1, r2, #27
 800731e:	bf44      	itt	mi
 8007320:	2320      	movmi	r3, #32
 8007322:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007326:	0713      	lsls	r3, r2, #28
 8007328:	bf44      	itt	mi
 800732a:	232b      	movmi	r3, #43	@ 0x2b
 800732c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007330:	f89a 3000 	ldrb.w	r3, [sl]
 8007334:	2b2a      	cmp	r3, #42	@ 0x2a
 8007336:	d015      	beq.n	8007364 <_vfiprintf_r+0x120>
 8007338:	9a07      	ldr	r2, [sp, #28]
 800733a:	4654      	mov	r4, sl
 800733c:	2000      	movs	r0, #0
 800733e:	f04f 0c0a 	mov.w	ip, #10
 8007342:	4621      	mov	r1, r4
 8007344:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007348:	3b30      	subs	r3, #48	@ 0x30
 800734a:	2b09      	cmp	r3, #9
 800734c:	d94b      	bls.n	80073e6 <_vfiprintf_r+0x1a2>
 800734e:	b1b0      	cbz	r0, 800737e <_vfiprintf_r+0x13a>
 8007350:	9207      	str	r2, [sp, #28]
 8007352:	e014      	b.n	800737e <_vfiprintf_r+0x13a>
 8007354:	eba0 0308 	sub.w	r3, r0, r8
 8007358:	fa09 f303 	lsl.w	r3, r9, r3
 800735c:	4313      	orrs	r3, r2
 800735e:	9304      	str	r3, [sp, #16]
 8007360:	46a2      	mov	sl, r4
 8007362:	e7d2      	b.n	800730a <_vfiprintf_r+0xc6>
 8007364:	9b03      	ldr	r3, [sp, #12]
 8007366:	1d19      	adds	r1, r3, #4
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	9103      	str	r1, [sp, #12]
 800736c:	2b00      	cmp	r3, #0
 800736e:	bfbb      	ittet	lt
 8007370:	425b      	neglt	r3, r3
 8007372:	f042 0202 	orrlt.w	r2, r2, #2
 8007376:	9307      	strge	r3, [sp, #28]
 8007378:	9307      	strlt	r3, [sp, #28]
 800737a:	bfb8      	it	lt
 800737c:	9204      	strlt	r2, [sp, #16]
 800737e:	7823      	ldrb	r3, [r4, #0]
 8007380:	2b2e      	cmp	r3, #46	@ 0x2e
 8007382:	d10a      	bne.n	800739a <_vfiprintf_r+0x156>
 8007384:	7863      	ldrb	r3, [r4, #1]
 8007386:	2b2a      	cmp	r3, #42	@ 0x2a
 8007388:	d132      	bne.n	80073f0 <_vfiprintf_r+0x1ac>
 800738a:	9b03      	ldr	r3, [sp, #12]
 800738c:	1d1a      	adds	r2, r3, #4
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	9203      	str	r2, [sp, #12]
 8007392:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007396:	3402      	adds	r4, #2
 8007398:	9305      	str	r3, [sp, #20]
 800739a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007470 <_vfiprintf_r+0x22c>
 800739e:	7821      	ldrb	r1, [r4, #0]
 80073a0:	2203      	movs	r2, #3
 80073a2:	4650      	mov	r0, sl
 80073a4:	f7f8 ff34 	bl	8000210 <memchr>
 80073a8:	b138      	cbz	r0, 80073ba <_vfiprintf_r+0x176>
 80073aa:	9b04      	ldr	r3, [sp, #16]
 80073ac:	eba0 000a 	sub.w	r0, r0, sl
 80073b0:	2240      	movs	r2, #64	@ 0x40
 80073b2:	4082      	lsls	r2, r0
 80073b4:	4313      	orrs	r3, r2
 80073b6:	3401      	adds	r4, #1
 80073b8:	9304      	str	r3, [sp, #16]
 80073ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073be:	4829      	ldr	r0, [pc, #164]	@ (8007464 <_vfiprintf_r+0x220>)
 80073c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073c4:	2206      	movs	r2, #6
 80073c6:	f7f8 ff23 	bl	8000210 <memchr>
 80073ca:	2800      	cmp	r0, #0
 80073cc:	d03f      	beq.n	800744e <_vfiprintf_r+0x20a>
 80073ce:	4b26      	ldr	r3, [pc, #152]	@ (8007468 <_vfiprintf_r+0x224>)
 80073d0:	bb1b      	cbnz	r3, 800741a <_vfiprintf_r+0x1d6>
 80073d2:	9b03      	ldr	r3, [sp, #12]
 80073d4:	3307      	adds	r3, #7
 80073d6:	f023 0307 	bic.w	r3, r3, #7
 80073da:	3308      	adds	r3, #8
 80073dc:	9303      	str	r3, [sp, #12]
 80073de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e0:	443b      	add	r3, r7
 80073e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80073e4:	e76a      	b.n	80072bc <_vfiprintf_r+0x78>
 80073e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80073ea:	460c      	mov	r4, r1
 80073ec:	2001      	movs	r0, #1
 80073ee:	e7a8      	b.n	8007342 <_vfiprintf_r+0xfe>
 80073f0:	2300      	movs	r3, #0
 80073f2:	3401      	adds	r4, #1
 80073f4:	9305      	str	r3, [sp, #20]
 80073f6:	4619      	mov	r1, r3
 80073f8:	f04f 0c0a 	mov.w	ip, #10
 80073fc:	4620      	mov	r0, r4
 80073fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007402:	3a30      	subs	r2, #48	@ 0x30
 8007404:	2a09      	cmp	r2, #9
 8007406:	d903      	bls.n	8007410 <_vfiprintf_r+0x1cc>
 8007408:	2b00      	cmp	r3, #0
 800740a:	d0c6      	beq.n	800739a <_vfiprintf_r+0x156>
 800740c:	9105      	str	r1, [sp, #20]
 800740e:	e7c4      	b.n	800739a <_vfiprintf_r+0x156>
 8007410:	fb0c 2101 	mla	r1, ip, r1, r2
 8007414:	4604      	mov	r4, r0
 8007416:	2301      	movs	r3, #1
 8007418:	e7f0      	b.n	80073fc <_vfiprintf_r+0x1b8>
 800741a:	ab03      	add	r3, sp, #12
 800741c:	9300      	str	r3, [sp, #0]
 800741e:	462a      	mov	r2, r5
 8007420:	4b12      	ldr	r3, [pc, #72]	@ (800746c <_vfiprintf_r+0x228>)
 8007422:	a904      	add	r1, sp, #16
 8007424:	4630      	mov	r0, r6
 8007426:	f7fb fe85 	bl	8003134 <_printf_float>
 800742a:	4607      	mov	r7, r0
 800742c:	1c78      	adds	r0, r7, #1
 800742e:	d1d6      	bne.n	80073de <_vfiprintf_r+0x19a>
 8007430:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007432:	07d9      	lsls	r1, r3, #31
 8007434:	d405      	bmi.n	8007442 <_vfiprintf_r+0x1fe>
 8007436:	89ab      	ldrh	r3, [r5, #12]
 8007438:	059a      	lsls	r2, r3, #22
 800743a:	d402      	bmi.n	8007442 <_vfiprintf_r+0x1fe>
 800743c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800743e:	f7fc fe19 	bl	8004074 <__retarget_lock_release_recursive>
 8007442:	89ab      	ldrh	r3, [r5, #12]
 8007444:	065b      	lsls	r3, r3, #25
 8007446:	f53f af1f 	bmi.w	8007288 <_vfiprintf_r+0x44>
 800744a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800744c:	e71e      	b.n	800728c <_vfiprintf_r+0x48>
 800744e:	ab03      	add	r3, sp, #12
 8007450:	9300      	str	r3, [sp, #0]
 8007452:	462a      	mov	r2, r5
 8007454:	4b05      	ldr	r3, [pc, #20]	@ (800746c <_vfiprintf_r+0x228>)
 8007456:	a904      	add	r1, sp, #16
 8007458:	4630      	mov	r0, r6
 800745a:	f7fc f903 	bl	8003664 <_printf_i>
 800745e:	e7e4      	b.n	800742a <_vfiprintf_r+0x1e6>
 8007460:	080078b1 	.word	0x080078b1
 8007464:	080078bb 	.word	0x080078bb
 8007468:	08003135 	.word	0x08003135
 800746c:	08007221 	.word	0x08007221
 8007470:	080078b7 	.word	0x080078b7

08007474 <__swbuf_r>:
 8007474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007476:	460e      	mov	r6, r1
 8007478:	4614      	mov	r4, r2
 800747a:	4605      	mov	r5, r0
 800747c:	b118      	cbz	r0, 8007486 <__swbuf_r+0x12>
 800747e:	6a03      	ldr	r3, [r0, #32]
 8007480:	b90b      	cbnz	r3, 8007486 <__swbuf_r+0x12>
 8007482:	f7fc fca7 	bl	8003dd4 <__sinit>
 8007486:	69a3      	ldr	r3, [r4, #24]
 8007488:	60a3      	str	r3, [r4, #8]
 800748a:	89a3      	ldrh	r3, [r4, #12]
 800748c:	071a      	lsls	r2, r3, #28
 800748e:	d501      	bpl.n	8007494 <__swbuf_r+0x20>
 8007490:	6923      	ldr	r3, [r4, #16]
 8007492:	b943      	cbnz	r3, 80074a6 <__swbuf_r+0x32>
 8007494:	4621      	mov	r1, r4
 8007496:	4628      	mov	r0, r5
 8007498:	f000 f82a 	bl	80074f0 <__swsetup_r>
 800749c:	b118      	cbz	r0, 80074a6 <__swbuf_r+0x32>
 800749e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80074a2:	4638      	mov	r0, r7
 80074a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074a6:	6823      	ldr	r3, [r4, #0]
 80074a8:	6922      	ldr	r2, [r4, #16]
 80074aa:	1a98      	subs	r0, r3, r2
 80074ac:	6963      	ldr	r3, [r4, #20]
 80074ae:	b2f6      	uxtb	r6, r6
 80074b0:	4283      	cmp	r3, r0
 80074b2:	4637      	mov	r7, r6
 80074b4:	dc05      	bgt.n	80074c2 <__swbuf_r+0x4e>
 80074b6:	4621      	mov	r1, r4
 80074b8:	4628      	mov	r0, r5
 80074ba:	f7ff fa47 	bl	800694c <_fflush_r>
 80074be:	2800      	cmp	r0, #0
 80074c0:	d1ed      	bne.n	800749e <__swbuf_r+0x2a>
 80074c2:	68a3      	ldr	r3, [r4, #8]
 80074c4:	3b01      	subs	r3, #1
 80074c6:	60a3      	str	r3, [r4, #8]
 80074c8:	6823      	ldr	r3, [r4, #0]
 80074ca:	1c5a      	adds	r2, r3, #1
 80074cc:	6022      	str	r2, [r4, #0]
 80074ce:	701e      	strb	r6, [r3, #0]
 80074d0:	6962      	ldr	r2, [r4, #20]
 80074d2:	1c43      	adds	r3, r0, #1
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d004      	beq.n	80074e2 <__swbuf_r+0x6e>
 80074d8:	89a3      	ldrh	r3, [r4, #12]
 80074da:	07db      	lsls	r3, r3, #31
 80074dc:	d5e1      	bpl.n	80074a2 <__swbuf_r+0x2e>
 80074de:	2e0a      	cmp	r6, #10
 80074e0:	d1df      	bne.n	80074a2 <__swbuf_r+0x2e>
 80074e2:	4621      	mov	r1, r4
 80074e4:	4628      	mov	r0, r5
 80074e6:	f7ff fa31 	bl	800694c <_fflush_r>
 80074ea:	2800      	cmp	r0, #0
 80074ec:	d0d9      	beq.n	80074a2 <__swbuf_r+0x2e>
 80074ee:	e7d6      	b.n	800749e <__swbuf_r+0x2a>

080074f0 <__swsetup_r>:
 80074f0:	b538      	push	{r3, r4, r5, lr}
 80074f2:	4b29      	ldr	r3, [pc, #164]	@ (8007598 <__swsetup_r+0xa8>)
 80074f4:	4605      	mov	r5, r0
 80074f6:	6818      	ldr	r0, [r3, #0]
 80074f8:	460c      	mov	r4, r1
 80074fa:	b118      	cbz	r0, 8007504 <__swsetup_r+0x14>
 80074fc:	6a03      	ldr	r3, [r0, #32]
 80074fe:	b90b      	cbnz	r3, 8007504 <__swsetup_r+0x14>
 8007500:	f7fc fc68 	bl	8003dd4 <__sinit>
 8007504:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007508:	0719      	lsls	r1, r3, #28
 800750a:	d422      	bmi.n	8007552 <__swsetup_r+0x62>
 800750c:	06da      	lsls	r2, r3, #27
 800750e:	d407      	bmi.n	8007520 <__swsetup_r+0x30>
 8007510:	2209      	movs	r2, #9
 8007512:	602a      	str	r2, [r5, #0]
 8007514:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007518:	81a3      	strh	r3, [r4, #12]
 800751a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800751e:	e033      	b.n	8007588 <__swsetup_r+0x98>
 8007520:	0758      	lsls	r0, r3, #29
 8007522:	d512      	bpl.n	800754a <__swsetup_r+0x5a>
 8007524:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007526:	b141      	cbz	r1, 800753a <__swsetup_r+0x4a>
 8007528:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800752c:	4299      	cmp	r1, r3
 800752e:	d002      	beq.n	8007536 <__swsetup_r+0x46>
 8007530:	4628      	mov	r0, r5
 8007532:	f7fd fc01 	bl	8004d38 <_free_r>
 8007536:	2300      	movs	r3, #0
 8007538:	6363      	str	r3, [r4, #52]	@ 0x34
 800753a:	89a3      	ldrh	r3, [r4, #12]
 800753c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007540:	81a3      	strh	r3, [r4, #12]
 8007542:	2300      	movs	r3, #0
 8007544:	6063      	str	r3, [r4, #4]
 8007546:	6923      	ldr	r3, [r4, #16]
 8007548:	6023      	str	r3, [r4, #0]
 800754a:	89a3      	ldrh	r3, [r4, #12]
 800754c:	f043 0308 	orr.w	r3, r3, #8
 8007550:	81a3      	strh	r3, [r4, #12]
 8007552:	6923      	ldr	r3, [r4, #16]
 8007554:	b94b      	cbnz	r3, 800756a <__swsetup_r+0x7a>
 8007556:	89a3      	ldrh	r3, [r4, #12]
 8007558:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800755c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007560:	d003      	beq.n	800756a <__swsetup_r+0x7a>
 8007562:	4621      	mov	r1, r4
 8007564:	4628      	mov	r0, r5
 8007566:	f000 f883 	bl	8007670 <__smakebuf_r>
 800756a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800756e:	f013 0201 	ands.w	r2, r3, #1
 8007572:	d00a      	beq.n	800758a <__swsetup_r+0x9a>
 8007574:	2200      	movs	r2, #0
 8007576:	60a2      	str	r2, [r4, #8]
 8007578:	6962      	ldr	r2, [r4, #20]
 800757a:	4252      	negs	r2, r2
 800757c:	61a2      	str	r2, [r4, #24]
 800757e:	6922      	ldr	r2, [r4, #16]
 8007580:	b942      	cbnz	r2, 8007594 <__swsetup_r+0xa4>
 8007582:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007586:	d1c5      	bne.n	8007514 <__swsetup_r+0x24>
 8007588:	bd38      	pop	{r3, r4, r5, pc}
 800758a:	0799      	lsls	r1, r3, #30
 800758c:	bf58      	it	pl
 800758e:	6962      	ldrpl	r2, [r4, #20]
 8007590:	60a2      	str	r2, [r4, #8]
 8007592:	e7f4      	b.n	800757e <__swsetup_r+0x8e>
 8007594:	2000      	movs	r0, #0
 8007596:	e7f7      	b.n	8007588 <__swsetup_r+0x98>
 8007598:	20000018 	.word	0x20000018

0800759c <_raise_r>:
 800759c:	291f      	cmp	r1, #31
 800759e:	b538      	push	{r3, r4, r5, lr}
 80075a0:	4605      	mov	r5, r0
 80075a2:	460c      	mov	r4, r1
 80075a4:	d904      	bls.n	80075b0 <_raise_r+0x14>
 80075a6:	2316      	movs	r3, #22
 80075a8:	6003      	str	r3, [r0, #0]
 80075aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075ae:	bd38      	pop	{r3, r4, r5, pc}
 80075b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80075b2:	b112      	cbz	r2, 80075ba <_raise_r+0x1e>
 80075b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80075b8:	b94b      	cbnz	r3, 80075ce <_raise_r+0x32>
 80075ba:	4628      	mov	r0, r5
 80075bc:	f000 f830 	bl	8007620 <_getpid_r>
 80075c0:	4622      	mov	r2, r4
 80075c2:	4601      	mov	r1, r0
 80075c4:	4628      	mov	r0, r5
 80075c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075ca:	f000 b817 	b.w	80075fc <_kill_r>
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d00a      	beq.n	80075e8 <_raise_r+0x4c>
 80075d2:	1c59      	adds	r1, r3, #1
 80075d4:	d103      	bne.n	80075de <_raise_r+0x42>
 80075d6:	2316      	movs	r3, #22
 80075d8:	6003      	str	r3, [r0, #0]
 80075da:	2001      	movs	r0, #1
 80075dc:	e7e7      	b.n	80075ae <_raise_r+0x12>
 80075de:	2100      	movs	r1, #0
 80075e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80075e4:	4620      	mov	r0, r4
 80075e6:	4798      	blx	r3
 80075e8:	2000      	movs	r0, #0
 80075ea:	e7e0      	b.n	80075ae <_raise_r+0x12>

080075ec <raise>:
 80075ec:	4b02      	ldr	r3, [pc, #8]	@ (80075f8 <raise+0xc>)
 80075ee:	4601      	mov	r1, r0
 80075f0:	6818      	ldr	r0, [r3, #0]
 80075f2:	f7ff bfd3 	b.w	800759c <_raise_r>
 80075f6:	bf00      	nop
 80075f8:	20000018 	.word	0x20000018

080075fc <_kill_r>:
 80075fc:	b538      	push	{r3, r4, r5, lr}
 80075fe:	4d07      	ldr	r5, [pc, #28]	@ (800761c <_kill_r+0x20>)
 8007600:	2300      	movs	r3, #0
 8007602:	4604      	mov	r4, r0
 8007604:	4608      	mov	r0, r1
 8007606:	4611      	mov	r1, r2
 8007608:	602b      	str	r3, [r5, #0]
 800760a:	f7f9 ff7a 	bl	8001502 <_kill>
 800760e:	1c43      	adds	r3, r0, #1
 8007610:	d102      	bne.n	8007618 <_kill_r+0x1c>
 8007612:	682b      	ldr	r3, [r5, #0]
 8007614:	b103      	cbz	r3, 8007618 <_kill_r+0x1c>
 8007616:	6023      	str	r3, [r4, #0]
 8007618:	bd38      	pop	{r3, r4, r5, pc}
 800761a:	bf00      	nop
 800761c:	200003b8 	.word	0x200003b8

08007620 <_getpid_r>:
 8007620:	f7f9 bf67 	b.w	80014f2 <_getpid>

08007624 <__swhatbuf_r>:
 8007624:	b570      	push	{r4, r5, r6, lr}
 8007626:	460c      	mov	r4, r1
 8007628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800762c:	2900      	cmp	r1, #0
 800762e:	b096      	sub	sp, #88	@ 0x58
 8007630:	4615      	mov	r5, r2
 8007632:	461e      	mov	r6, r3
 8007634:	da0d      	bge.n	8007652 <__swhatbuf_r+0x2e>
 8007636:	89a3      	ldrh	r3, [r4, #12]
 8007638:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800763c:	f04f 0100 	mov.w	r1, #0
 8007640:	bf14      	ite	ne
 8007642:	2340      	movne	r3, #64	@ 0x40
 8007644:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007648:	2000      	movs	r0, #0
 800764a:	6031      	str	r1, [r6, #0]
 800764c:	602b      	str	r3, [r5, #0]
 800764e:	b016      	add	sp, #88	@ 0x58
 8007650:	bd70      	pop	{r4, r5, r6, pc}
 8007652:	466a      	mov	r2, sp
 8007654:	f000 f848 	bl	80076e8 <_fstat_r>
 8007658:	2800      	cmp	r0, #0
 800765a:	dbec      	blt.n	8007636 <__swhatbuf_r+0x12>
 800765c:	9901      	ldr	r1, [sp, #4]
 800765e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007662:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007666:	4259      	negs	r1, r3
 8007668:	4159      	adcs	r1, r3
 800766a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800766e:	e7eb      	b.n	8007648 <__swhatbuf_r+0x24>

08007670 <__smakebuf_r>:
 8007670:	898b      	ldrh	r3, [r1, #12]
 8007672:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007674:	079d      	lsls	r5, r3, #30
 8007676:	4606      	mov	r6, r0
 8007678:	460c      	mov	r4, r1
 800767a:	d507      	bpl.n	800768c <__smakebuf_r+0x1c>
 800767c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007680:	6023      	str	r3, [r4, #0]
 8007682:	6123      	str	r3, [r4, #16]
 8007684:	2301      	movs	r3, #1
 8007686:	6163      	str	r3, [r4, #20]
 8007688:	b003      	add	sp, #12
 800768a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800768c:	ab01      	add	r3, sp, #4
 800768e:	466a      	mov	r2, sp
 8007690:	f7ff ffc8 	bl	8007624 <__swhatbuf_r>
 8007694:	9f00      	ldr	r7, [sp, #0]
 8007696:	4605      	mov	r5, r0
 8007698:	4639      	mov	r1, r7
 800769a:	4630      	mov	r0, r6
 800769c:	f7fd fbc0 	bl	8004e20 <_malloc_r>
 80076a0:	b948      	cbnz	r0, 80076b6 <__smakebuf_r+0x46>
 80076a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076a6:	059a      	lsls	r2, r3, #22
 80076a8:	d4ee      	bmi.n	8007688 <__smakebuf_r+0x18>
 80076aa:	f023 0303 	bic.w	r3, r3, #3
 80076ae:	f043 0302 	orr.w	r3, r3, #2
 80076b2:	81a3      	strh	r3, [r4, #12]
 80076b4:	e7e2      	b.n	800767c <__smakebuf_r+0xc>
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	6020      	str	r0, [r4, #0]
 80076ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076be:	81a3      	strh	r3, [r4, #12]
 80076c0:	9b01      	ldr	r3, [sp, #4]
 80076c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80076c6:	b15b      	cbz	r3, 80076e0 <__smakebuf_r+0x70>
 80076c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076cc:	4630      	mov	r0, r6
 80076ce:	f000 f81d 	bl	800770c <_isatty_r>
 80076d2:	b128      	cbz	r0, 80076e0 <__smakebuf_r+0x70>
 80076d4:	89a3      	ldrh	r3, [r4, #12]
 80076d6:	f023 0303 	bic.w	r3, r3, #3
 80076da:	f043 0301 	orr.w	r3, r3, #1
 80076de:	81a3      	strh	r3, [r4, #12]
 80076e0:	89a3      	ldrh	r3, [r4, #12]
 80076e2:	431d      	orrs	r5, r3
 80076e4:	81a5      	strh	r5, [r4, #12]
 80076e6:	e7cf      	b.n	8007688 <__smakebuf_r+0x18>

080076e8 <_fstat_r>:
 80076e8:	b538      	push	{r3, r4, r5, lr}
 80076ea:	4d07      	ldr	r5, [pc, #28]	@ (8007708 <_fstat_r+0x20>)
 80076ec:	2300      	movs	r3, #0
 80076ee:	4604      	mov	r4, r0
 80076f0:	4608      	mov	r0, r1
 80076f2:	4611      	mov	r1, r2
 80076f4:	602b      	str	r3, [r5, #0]
 80076f6:	f7f9 ff64 	bl	80015c2 <_fstat>
 80076fa:	1c43      	adds	r3, r0, #1
 80076fc:	d102      	bne.n	8007704 <_fstat_r+0x1c>
 80076fe:	682b      	ldr	r3, [r5, #0]
 8007700:	b103      	cbz	r3, 8007704 <_fstat_r+0x1c>
 8007702:	6023      	str	r3, [r4, #0]
 8007704:	bd38      	pop	{r3, r4, r5, pc}
 8007706:	bf00      	nop
 8007708:	200003b8 	.word	0x200003b8

0800770c <_isatty_r>:
 800770c:	b538      	push	{r3, r4, r5, lr}
 800770e:	4d06      	ldr	r5, [pc, #24]	@ (8007728 <_isatty_r+0x1c>)
 8007710:	2300      	movs	r3, #0
 8007712:	4604      	mov	r4, r0
 8007714:	4608      	mov	r0, r1
 8007716:	602b      	str	r3, [r5, #0]
 8007718:	f7f9 ff63 	bl	80015e2 <_isatty>
 800771c:	1c43      	adds	r3, r0, #1
 800771e:	d102      	bne.n	8007726 <_isatty_r+0x1a>
 8007720:	682b      	ldr	r3, [r5, #0]
 8007722:	b103      	cbz	r3, 8007726 <_isatty_r+0x1a>
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	bd38      	pop	{r3, r4, r5, pc}
 8007728:	200003b8 	.word	0x200003b8

0800772c <_init>:
 800772c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800772e:	bf00      	nop
 8007730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007732:	bc08      	pop	{r3}
 8007734:	469e      	mov	lr, r3
 8007736:	4770      	bx	lr

08007738 <_fini>:
 8007738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800773a:	bf00      	nop
 800773c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800773e:	bc08      	pop	{r3}
 8007740:	469e      	mov	lr, r3
 8007742:	4770      	bx	lr
