// Seed: 372481728
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd19,
    parameter id_4 = 32'd99
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  output wire _id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic [id_4 : id_2] id_9;
  assign id_1#(
      .id_9(-1),
      .id_4(-1),
      .id_4(1),
      .id_3(-1'b0),
      .id_3(-1),
      .id_6(-1),
      .id_4(1)
  ) = 1;
  parameter id_10 = 1;
  assign id_1 = id_9;
endmodule
