Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\ssd4drpb.vf" into library work
Parsing module <M4_1E_HXILINX_ssd4drpb>.
Parsing module <D2_4E_HXILINX_ssd4drpb>.
Parsing module <CB2CE_HXILINX_ssd4drpb>.
Parsing module <ssd4drpb>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\ssd1d_0ztb.vf" into library work
Parsing module <ssd1d_0ztb>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\resize7x8x0l.vf" into library work
Parsing module <resize7x8x0l>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\fd6ce.vf" into library work
Parsing module <fd6ce>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\edetect.vf" into library work
Parsing module <edetect>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\clkdiv5.vf" into library work
Parsing module <FJKC_HXILINX_clkdiv5>.
Parsing module <clkdiv5>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\clkdiv2M.vf" into library work
Parsing module <CD4CE_HXILINX_clkdiv2M>.
Parsing module <clkdiv2M>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\clkdiv20k.vf" into library work
Parsing module <CD4CE_HXILINX_clkdiv20k>.
Parsing module <clkdiv20k>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" into library work
Parsing module <CD4CE_HXILINX_main>.
Parsing module <M4_1E_HXILINX_main>.
Parsing module <FJKC_HXILINX_main>.
Parsing module <D2_4E_HXILINX_main>.
Parsing module <CB2CE_HXILINX_main>.
Parsing module <FTPE_HXILINX_main>.
Parsing module <edetect_MUSER_main>.
Parsing module <clkdiv5_MUSER_main>.
Parsing module <clkdiv2M_MUSER_main>.
Parsing module <clkdiv20k_MUSER_main>.
Parsing module <ssd4drpb_MUSER_main>.
Parsing module <resize7x8x0l_MUSER_main>.
Parsing module <ssd1d_0ztb_MUSER_main>.
Parsing module <fd6ce_MUSER_main>.
Parsing module <main>.
Parsing VHDL file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\counter19.vhd" into library work
Parsing entity <counter19>.
Parsing architecture <Behavioral> of entity <counter19>.
Parsing VHDL file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\charrom.vhd" into library work
Parsing entity <rom>.
Parsing architecture <Behavioral> of entity <rom>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.
Going to vhdl side to elaborate module counter19

Elaborating entity <counter19> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module rom

Elaborating entity <rom> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\charrom.vhd" Line 50: rom_signal should be on the sensitivity list of the process
Back to verilog to continue elaboration

Elaborating module <fd6ce_MUSER_main>.

Elaborating module <FDCE>.

Elaborating module <ssd1d_0ztb_MUSER_main>.

Elaborating module <LUT6(INIT=64'b01110001101100001001111101111011111000)>.

Elaborating module <LUT6(INIT=64'b0101011111111011001111011111011100010)>.

Elaborating module <LUT6(INIT=64'b01000111010111111001011111101010001010)>.

Elaborating module <LUT6(INIT=64'b01101111100010010100101111011011011010)>.

Elaborating module <LUT6(INIT=64'b0110110101011100111100101111111110110)>.

Elaborating module <LUT6(INIT=64'b01111010001111000111100100111100111110)>.

Elaborating module <LUT6(INIT=64'b01000000111111100000111010111111011010)>.

Elaborating module <resize7x8x0l_MUSER_main>.

Elaborating module <BUF>.

Elaborating module <GND>.

Elaborating module <ssd4drpb_MUSER_main>.

Elaborating module <M4_1E_HXILINX_main>.

Elaborating module <VCC>.

Elaborating module <CB2CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" Line 196: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <D2_4E_HXILINX_main>.

Elaborating module <INV>.

Elaborating module <clkdiv20k_MUSER_main>.

Elaborating module <CD4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <FD_1(INIT=1'b0)>.

Elaborating module <clkdiv2M_MUSER_main>.

Elaborating module <clkdiv5_MUSER_main>.

Elaborating module <FJKC_HXILINX_main>.

Elaborating module <AND2B1>.

Elaborating module <OR2>.

Elaborating module <edetect_MUSER_main>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <FTPE_HXILINX_main>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Set property "HU_SET = XLXI_62_23" for instance <XLXI_62>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 759: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 759: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <counter19>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\counter19.vhd".
    Found 5-bit register for signal <count>.
    Found 5-bit adder for signal <count[4]_GND_7_o_add_1_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter19> synthesized.

Synthesizing Unit <rom>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\charrom.vhd".
WARNING:Xst:2999 - Signal 'rom_signal', unconnected in block 'rom', is tied to its initial value.
    Found 32x6-bit single-port Read Only RAM <Mram_rom_signal> for signal <rom_signal>.
    Summary:
	inferred   1 RAM(s).
Unit <rom> synthesized.

Synthesizing Unit <fd6ce_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Summary:
	no macro.
Unit <fd6ce_MUSER_main> synthesized.

Synthesizing Unit <ssd1d_0ztb_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Summary:
	no macro.
Unit <ssd1d_0ztb_MUSER_main> synthesized.

Synthesizing Unit <resize7x8x0l_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Summary:
	no macro.
Unit <resize7x8x0l_MUSER_main> synthesized.

Synthesizing Unit <ssd4drpb_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Set property "HU_SET = XLXI_1_13" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_14" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_15" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_16" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_17" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_18" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_19" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_9_20" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_162_21" for instance <XLXI_162>.
    Set property "HU_SET = XLXI_210_22" for instance <XLXI_210>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 566: Output port <CEO> of the instance <XLXI_162> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 566: Output port <TC> of the instance <XLXI_162> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ssd4drpb_MUSER_main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 91.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main> synthesized.

Synthesizing Unit <CB2CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_25_o_add_0_OUT> created at line 196.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_main> synthesized.

Synthesizing Unit <D2_4E_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_main> synthesized.

Synthesizing Unit <clkdiv20k_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Set property "HU_SET = XLXI_1_9" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_14_10" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_17_11" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_22_12" for instance <XLXI_22>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 413: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 413: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 413: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 413: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 413: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 430: Output port <Q0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 430: Output port <Q1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 430: Output port <Q2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 430: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 430: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 440: Output port <Q0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 440: Output port <Q1> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 440: Output port <Q2> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 440: Output port <Q3> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 440: Output port <TC> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 450: Output port <CEO> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 450: Output port <Q0> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 450: Output port <Q1> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 450: Output port <Q2> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 450: Output port <Q3> of the instance <XLXI_22> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <clkdiv20k_MUSER_main> synthesized.

Synthesizing Unit <CD4CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_29_o_add_4_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_main> synthesized.

Synthesizing Unit <clkdiv2M_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Set property "HU_SET = XLXI_1_3" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_14_4" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_17_5" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_22_6" for instance <XLXI_22>.
    Set property "HU_SET = XLXI_25_7" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_28_8" for instance <XLXI_28>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 324: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 324: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 324: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 324: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 324: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 341: Output port <Q0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 341: Output port <Q1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 341: Output port <Q2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 341: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 341: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 351: Output port <Q0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 351: Output port <Q1> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 351: Output port <Q2> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 351: Output port <Q3> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 351: Output port <TC> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 361: Output port <Q0> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 361: Output port <Q1> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 361: Output port <Q2> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 361: Output port <Q3> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 361: Output port <TC> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 371: Output port <Q0> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 371: Output port <Q1> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 371: Output port <Q2> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 371: Output port <Q3> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 371: Output port <TC> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 381: Output port <CEO> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 381: Output port <Q0> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 381: Output port <Q1> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 381: Output port <Q2> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf" line 381: Output port <Q3> of the instance <XLXI_28> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <clkdiv2M_MUSER_main> synthesized.

Synthesizing Unit <clkdiv5_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Set property "HU_SET = XLXI_6_2" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_0" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_1" for instance <XLXI_8>.
    Summary:
	no macro.
Unit <clkdiv5_MUSER_main> synthesized.

Synthesizing Unit <FJKC_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_main> synthesized.

Synthesizing Unit <edetect_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
    Summary:
	no macro.
Unit <edetect_MUSER_main> synthesized.

Synthesizing Unit <FTPE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b11-sliding-name\main.vf".
        INIT = 1'b1
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTPE_HXILINX_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x6-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 4-bit adder                                           : 10
 5-bit adder                                           : 1
# Registers                                            : 47
 1-bit register                                        : 46
 5-bit register                                        : 1
# Multiplexers                                         : 97
 1-bit 2-to-1 multiplexer                              : 88
 1-bit 4-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter19>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter19> synthesized (advanced).

Synthesizing (advanced) Unit <rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rom_signal> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x6-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 11
 2-bit adder                                           : 1
 4-bit adder                                           : 10
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 69
 Flip-Flops                                            : 69
# Multiplexers                                         : 96
 1-bit 2-to-1 multiplexer                              : 88
 1-bit 4-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ssd4drpb_MUSER_main> ...

Optimizing unit <main> ...

Optimizing unit <CD4CE_HXILINX_main> ...

Optimizing unit <FTPE_HXILINX_main> ...

Optimizing unit <CB2CE_HXILINX_main> ...

Optimizing unit <M4_1E_HXILINX_main> ...

Optimizing unit <D2_4E_HXILINX_main> ...

Optimizing unit <FJKC_HXILINX_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 149
#      AND2B1                      : 2
#      BUF                         : 28
#      GND                         : 2
#      INV                         : 21
#      LUT2                        : 8
#      LUT3                        : 22
#      LUT4                        : 15
#      LUT5                        : 14
#      LUT6                        : 35
#      OR2                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 74
#      FD                          : 2
#      FD_1                        : 3
#      FDC                         : 2
#      FDCE                        : 43
#      FDE                         : 23
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              74  out of  11440     0%  
 Number of Slice LUTs:                  115  out of   5720     2%  
    Number used as Logic:               115  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    189
   Number with an unused Flip Flop:     115  out of    189    60%  
   Number with an unused LUT:            74  out of    189    39%  
   Number of fully used LUT-FF pairs:     0  out of    189     0%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+--------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)    | Load  |
-----------------------------------------------+--------------------------+-------+
OSC                                            | BUFGP                    | 43    |
XLXI_43/XLXI_22/TC(XLXI_43/XLXI_22/Mmux_TC11:O)| NONE(*)(XLXI_43/XLXI_10) | 1     |
XLXI_44/XLXI_28/TC(XLXI_44/XLXI_28/Mmux_TC11:O)| NONE(*)(XLXI_44/XLXI_10) | 1     |
XLXN_47                                        | NONE(XLXI_46/XLXI_24)    | 4     |
XLXN_45                                        | NONE(XLXI_42/XLXI_162/Q0)| 2     |
XLXN_49(XLXI_46/XLXI_25:O)                     | BUFG(*)(XLXI_23/XLXI_7)  | 23    |
-----------------------------------------------+--------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.233ns (Maximum Frequency: 160.442MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 8.404ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 6.233ns (frequency: 160.442MHz)
  Total number of paths / destination ports: 450 / 75
-------------------------------------------------------------------------
Delay:               6.233ns (Levels of Logic = 10)
  Source:            XLXI_44/XLXI_1/Q3 (FF)
  Destination:       XLXI_44/XLXI_28/Q3 (FF)
  Source Clock:      OSC falling
  Destination Clock: OSC falling

  Data Path: XLXI_44/XLXI_1/Q3 to XLXI_44/XLXI_28/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  Q3 (Q3)
     LUT4:I0->O            5   0.203   0.715  Mmux_TC11 (TC)
     end scope: 'XLXI_44/XLXI_1:CEO'
     begin scope: 'XLXI_44/XLXI_14:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_44/XLXI_14:CEO'
     begin scope: 'XLXI_44/XLXI_17:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_44/XLXI_17:CEO'
     begin scope: 'XLXI_44/XLXI_22:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_44/XLXI_22:CEO'
     begin scope: 'XLXI_44/XLXI_25:CE'
     LUT5:I4->O            4   0.205   0.683  CEO1 (CEO)
     end scope: 'XLXI_44/XLXI_25:CEO'
     begin scope: 'XLXI_44/XLXI_28:CE'
     FDCE:CE                   0.322          Q3
    ----------------------------------------
    Total                      6.233ns (1.792ns logic, 4.441ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_43/XLXI_22/TC'
  Clock period: 2.346ns (frequency: 426.239MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.346ns (Levels of Logic = 1)
  Source:            XLXI_43/XLXI_10 (FF)
  Destination:       XLXI_43/XLXI_10 (FF)
  Source Clock:      XLXI_43/XLXI_22/TC falling
  Destination Clock: XLXI_43/XLXI_22/TC falling

  Data Path: XLXI_43/XLXI_10 to XLXI_43/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.447   0.650  XLXI_43/XLXI_10 (XLXN_45)
     INV:I->O              1   0.568   0.579  XLXI_43/XLXI_11 (XLXI_43/XLXN_11)
     FD_1:D                    0.102          XLXI_43/XLXI_10
    ----------------------------------------
    Total                      2.346ns (1.117ns logic, 1.229ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_44/XLXI_28/TC'
  Clock period: 2.410ns (frequency: 414.964MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.410ns (Levels of Logic = 1)
  Source:            XLXI_44/XLXI_10 (FF)
  Destination:       XLXI_44/XLXI_10 (FF)
  Source Clock:      XLXI_44/XLXI_28/TC falling
  Destination Clock: XLXI_44/XLXI_28/TC falling

  Data Path: XLXI_44/XLXI_10 to XLXI_44/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.447   0.714  XLXI_44/XLXI_10 (XLXN_47)
     INV:I->O              1   0.568   0.579  XLXI_44/XLXI_11 (XLXI_44/XLXN_9)
     FD_1:D                    0.102          XLXI_44/XLXI_10
    ----------------------------------------
    Total                      2.410ns (1.117ns logic, 1.293ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_47'
  Clock period: 2.584ns (frequency: 386.937MHz)
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Delay:               2.584ns (Levels of Logic = 3)
  Source:            XLXI_46/XLXI_7/Q (FF)
  Destination:       XLXI_46/XLXI_6/Q (FF)
  Source Clock:      XLXN_47 rising
  Destination Clock: XLXN_47 rising

  Data Path: XLXI_46/XLXI_7/Q to XLXI_46/XLXI_6/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  Q (Q)
     end scope: 'XLXI_46/XLXI_7:Q'
     INV:I->O              1   0.568   0.580  XLXI_46/XLXI_21 (XLXI_46/XLXN_29)
     begin scope: 'XLXI_46/XLXI_6:J'
     LUT2:I1->O            1   0.205   0.000  Mmux_Q_Q_MUX_39_o11 (Q_Q_MUX_39_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.584ns (1.322ns logic, 1.262ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_45'
  Clock period: 2.266ns (frequency: 441.248MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.266ns (Levels of Logic = 1)
  Source:            XLXI_42/XLXI_162/Q0 (FF)
  Destination:       XLXI_42/XLXI_162/Q0 (FF)
  Source Clock:      XLXN_45 rising
  Destination Clock: XLXN_45 rising

  Data Path: XLXI_42/XLXI_162/Q0 to XLXI_42/XLXI_162/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   0.932  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q1_GND_25_o_add_0_OUT_xor<0>11_INV_0 (Q1_GND_25_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.266ns (0.755ns logic, 1.511ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_49'
  Clock period: 1.953ns (frequency: 512.046MHz)
  Total number of paths / destination ports: 59 / 22
-------------------------------------------------------------------------
Delay:               1.953ns (Levels of Logic = 1)
  Source:            XLXI_1/count_0 (FF)
  Destination:       XLXI_21/XLXI_3 (FF)
  Source Clock:      XLXN_49 rising
  Destination Clock: XLXN_49 rising

  Data Path: XLXI_1/count_0 to XLXI_21/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   1.201  XLXI_1/count_0 (XLXI_1/count_0)
     LUT5:I0->O            8   0.203   0.000  XLXI_2/Mram_rom_signal21 (D<2>)
     FDE:D                     0.102          XLXI_21/XLXI_3
    ----------------------------------------
    Total                      1.953ns (0.752ns logic, 1.201ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OSC'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            BTN1 (PAD)
  Destination:       XLXI_58/XLXI_1 (FF)
  Destination Clock: OSC rising

  Data Path: BTN1 to XLXI_58/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  BTN1_IBUF (BTN1_IBUF)
     FD:D                      0.102          XLXI_58/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_45'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              5.984ns (Levels of Logic = 5)
  Source:            XLXI_42/XLXI_162/Q0 (FF)
  Destination:       SSD_COM<2> (PAD)
  Source Clock:      XLXN_45 rising

  Data Path: XLXI_42/XLXI_162/Q0 to SSD_COM<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.037  Q0 (Q0)
     end scope: 'XLXI_42/XLXI_162:Q0'
     begin scope: 'XLXI_42/XLXI_210:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_D211 (D2)
     end scope: 'XLXI_42/XLXI_210:D2'
     INV:I->O              1   0.568   0.579  XLXI_42/XLXI_213 (SSD_COM_2_OBUF)
     OBUF:I->O                 2.571          SSD_COM_2_OBUF (SSD_COM<2>)
    ----------------------------------------
    Total                      5.984ns (3.789ns logic, 2.195ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_49'
  Total number of paths / destination ports: 301 / 7
-------------------------------------------------------------------------
Offset:              8.404ns (Levels of Logic = 6)
  Source:            XLXI_1/count_0 (FF)
  Destination:       SSD_Segment<6> (PAD)
  Source Clock:      XLXN_49 rising

  Data Path: XLXI_1/count_0 to SSD_Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   1.201  XLXI_1/count_0 (XLXI_1/count_0)
     LUT5:I0->O            8   0.203   1.050  XLXI_2/Mram_rom_signal21 (D<2>)
     LUT6:I2->O            1   0.320   0.579  XLXI_28/XLXI_15 (XLXN_37<0>)
     BUF:I->O              1   0.568   0.684  XLXI_37/XLXI_1 (XLXN_41<0>)
     begin scope: 'XLXI_42/XLXI_1:D0'
     LUT6:I4->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_42/XLXI_1:O'
     OBUF:I->O                 2.571          SSD_Segment_0_OBUF (SSD_Segment<0>)
    ----------------------------------------
    Total                      8.404ns (4.312ns logic, 4.092ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    2.532|         |    6.233|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_43/XLXI_22/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_43/XLXI_22/TC|         |         |    2.346|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_44/XLXI_28/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_44/XLXI_28/TC|         |         |    2.410|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_45
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_45        |    2.266|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_47
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_47        |    2.584|         |    1.232|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_49
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    1.941|         |         |         |
XLXN_49        |    1.953|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.41 secs
 
--> 

Total memory usage is 4517968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   56 (   0 filtered)

