// Seed: 2170936631
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3,
    input id_4,
    output supply0 id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input id_9
);
  logic id_10;
  type_16(
      1, id_5[1] - 1
  );
  assign id_3 = 1;
endmodule
