

================================================================
== Vivado HLS Report for 'batch_norm'
================================================================
* Date:           Mon Sep 14 09:24:00 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.286 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%bias_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %bias_V)" [biconv.cc:73]   --->   Operation 4 'read' 'bias_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weight_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weight_V)" [biconv.cc:73]   --->   Operation 5 'read' 'weight_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %sum_V)" [biconv.cc:73]   --->   Operation 6 'read' 'sum_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V = zext i8 %sum_V_read to i19" [biconv.cc:75]   --->   Operation 7 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %weight_V_read to i19" [biconv.cc:75]   --->   Operation 8 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.84ns) (root node of the DSP)   --->   "%r_V_4 = mul i19 %r_V, %sext_ln1118" [biconv.cc:75]   --->   Operation 9 'mul' 'r_V_4' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_4, i32 18)" [biconv.cc:75]   --->   Operation 10 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i19 %r_V_4 to i13" [biconv.cc:75]   --->   Operation 11 'trunc' 'trunc_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_4, i32 12)" [biconv.cc:75]   --->   Operation 12 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s_52 = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %r_V_4, i32 13, i32 18)" [biconv.cc:75]   --->   Operation 13 'partselect' 'p_Result_s_52' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sw_V = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln731, i1 false)" [biconv.cc:75]   --->   Operation 14 'bitconcatenate' 'sw_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.87ns)   --->   "%icmp_ln785 = icmp ne i6 %p_Result_s_52, 0" [biconv.cc:75]   --->   Operation 15 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln785 = or i1 %p_Result_7, %icmp_ln785" [biconv.cc:75]   --->   Operation 16 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [biconv.cc:75]   --->   Operation 17 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.33ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln785, %xor_ln785" [biconv.cc:75]   --->   Operation 18 'and' 'overflow' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %p_Result_7, true" [biconv.cc:75]   --->   Operation 19 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "%icmp_ln786 = icmp ne i6 %p_Result_s_52, -1" [biconv.cc:75]   --->   Operation 20 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786" [biconv.cc:75]   --->   Operation 21 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.33ns) (out node of the LUT)   --->   "%underflow = and i1 %or_ln786, %p_Result_s" [biconv.cc:75]   --->   Operation 22 'and' 'underflow' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %underflow, %overflow" [biconv.cc:75]   --->   Operation 23 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%xor_ln340 = xor i1 %underflow, true" [biconv.cc:75]   --->   Operation 24 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln340_35 = or i1 %overflow, %xor_ln340" [biconv.cc:75]   --->   Operation 25 'or' 'or_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i14 8191, i14 %sw_V" [biconv.cc:75]   --->   Operation 26 'select' 'select_ln340' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%select_ln388 = select i1 %underflow, i14 -8192, i14 %sw_V" [biconv.cc:75]   --->   Operation 27 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.54ns) (out node of the LUT)   --->   "%p_Val2_18 = select i1 %or_ln340_35, i14 %select_ln340, i14 %select_ln388" [biconv.cc:75]   --->   Operation 28 'select' 'p_Val2_18' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_18 to i15" [biconv.cc:76]   --->   Operation 29 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rhs_V = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bias_V_read, i1 false)" [biconv.cc:76]   --->   Operation 30 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %rhs_V to i15" [biconv.cc:76]   --->   Operation 31 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %rhs_V to i14" [biconv.cc:76]   --->   Operation 32 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.98ns)   --->   "%ret_V = add nsw i15 %lhs_V, %sext_ln728" [biconv.cc:76]   --->   Operation 33 'add' 'ret_V' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [biconv.cc:76]   --->   Operation 34 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.98ns)   --->   "%ret_V_10 = add i14 %p_Val2_18, %sext_ln1192" [biconv.cc:76]   --->   Operation 35 'add' 'ret_V_10' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %ret_V_10, i32 13)" [biconv.cc:76]   --->   Operation 36 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_173)   --->   "%xor_ln786_9 = xor i1 %p_Result_9, true" [biconv.cc:76]   --->   Operation 37 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_173)   --->   "%underflow_3 = and i1 %p_Result_8, %xor_ln786_9" [biconv.cc:76]   --->   Operation 38 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_525)   --->   "%xor_ln340_316 = xor i1 %p_Result_8, %p_Result_9" [biconv.cc:76]   --->   Operation 39 'xor' 'xor_ln340_316' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_525)   --->   "%xor_ln340_174 = xor i1 %p_Result_8, true" [biconv.cc:76]   --->   Operation 40 'xor' 'xor_ln340_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_525)   --->   "%or_ln340_444 = or i1 %p_Result_9, %xor_ln340_174" [biconv.cc:76]   --->   Operation 41 'or' 'or_ln340_444' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_525)   --->   "%select_ln340_492 = select i1 %xor_ln340_316, i14 8191, i14 %ret_V_10" [biconv.cc:76]   --->   Operation 42 'select' 'select_ln340_492' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_173 = select i1 %underflow_3, i14 -8192, i14 %ret_V_10" [biconv.cc:76]   --->   Operation 43 'select' 'select_ln388_173' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_525 = select i1 %or_ln340_444, i14 %select_ln340_492, i14 %select_ln388_173" [biconv.cc:76]   --->   Operation 44 'select' 'select_ln340_525' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "ret i14 %select_ln340_525" [biconv.cc:77]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.85ns
The critical path consists of the following:
	wire read on port 'weight_V' (biconv.cc:73) [5]  (0 ns)
	'mul' operation of DSP[9] ('r.V', biconv.cc:75) [9]  (2.85 ns)

 <State 2>: 3.29ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln785', biconv.cc:75) [15]  (0.87 ns)
	'or' operation ('or_ln785', biconv.cc:75) [16]  (0 ns)
	'and' operation ('overflow', biconv.cc:75) [18]  (0.331 ns)
	'or' operation ('or_ln340', biconv.cc:75) [23]  (0 ns)
	'select' operation ('select_ln340', biconv.cc:75) [26]  (0.548 ns)
	'select' operation ('__Val2__', biconv.cc:75) [28]  (0.548 ns)
	'add' operation ('ret.V', biconv.cc:76) [33]  (0.989 ns)

 <State 3>: 1.1ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_9', biconv.cc:76) [37]  (0 ns)
	'and' operation ('underflow', biconv.cc:76) [38]  (0 ns)
	'select' operation ('select_ln388_173', biconv.cc:76) [43]  (0.548 ns)
	'select' operation ('select_ln340_525', biconv.cc:76) [44]  (0.548 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
