WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2508338 heartbeat IPC: 3.98671 cumulative IPC: 3.98671 (Simulation time: 0 hr 2 min 31 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2508339 cumulative IPC: 3.98671 (Simulation time: 0 hr 2 min 31 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2508339 (Simulation time: 0 hr 2 min 31 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5036714 heartbeat IPC: 3.95511 cumulative IPC: 3.95511 (Simulation time: 0 hr 5 min 34 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 7564717 heartbeat IPC: 3.9557 cumulative IPC: 3.95541 (Simulation time: 0 hr 8 min 41 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 10099625 heartbeat IPC: 3.94492 cumulative IPC: 3.9519 (Simulation time: 0 hr 11 min 41 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 12624461 heartbeat IPC: 3.96066 cumulative IPC: 3.95409 (Simulation time: 0 hr 14 min 42 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 15158452 heartbeat IPC: 3.94635 cumulative IPC: 3.95254 (Simulation time: 0 hr 17 min 28 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 12650115 cumulative IPC: 3.95254 (Simulation time: 0 hr 17 min 28 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 12650115 (Simulation time: 0 hr 17 min 28 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/657.xz_s-4994B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.95254 instructions: 50000002 cycles: 12650115
CPU 0 Branch Prediction Accuracy: 99.9894% MPKI: 0.01118 Average ROB Occupancy at Mispredict: 305.587
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.00102
BRANCH_CONDITIONAL: 0.01002
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

LLC TOTAL       ACCESS:      10230  HIT:       1153  MISS:       9077
LLC LOAD         ACCESS:       2748  HIT:         40  MISS:       2708
LLC RFO          ACCESS:       6357  HIT:          0  MISS:       6357
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1113  HIT:       1113  MISS:          0
LLC TRANSLATION  ACCESS:         12  HIT:          0  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 92.6377 cycles
cpu0_DTLB TOTAL       ACCESS:    5773968  HIT:    5766850  MISS:       7118
cpu0_DTLB LOAD         ACCESS:    5773968  HIT:    5766850  MISS:       7118
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.78983 cycles
cpu0_ITLB TOTAL       ACCESS:     607705  HIT:     607705  MISS:          0
cpu0_ITLB LOAD         ACCESS:     607705  HIT:     607705  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    6436237  HIT:    6325998  MISS:     110239
cpu0_L1D LOAD         ACCESS:    3300847  HIT:    3270239  MISS:      30608
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3135189  HIT:    3055688  MISS:      79501
cpu0_L1D TRANSLATION  ACCESS:        201  HIT:         71  MISS:        130
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.1797 cycles
cpu0_L1I TOTAL       ACCESS:     681221  HIT:     681214  MISS:          7
cpu0_L1I LOAD         ACCESS:     681221  HIT:     681214  MISS:          7
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 170.143 cycles
cpu0_L2C TOTAL       ACCESS:      25603  HIT:      16462  MISS:       9141
cpu0_L2C LOAD         ACCESS:       9289  HIT:       6541  MISS:       2748
cpu0_L2C RFO          ACCESS:       9303  HIT:       2946  MISS:       6357
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       6927  HIT:       6903  MISS:         24
cpu0_L2C TRANSLATION  ACCESS:         84  HIT:         72  MISS:         12
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.933 cycles
cpu0_STLB TOTAL       ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB LOAD         ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 248.936 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       8551
  ROW_BUFFER_MISS:        526
 AVG DBUS CONGESTED CYCLE:    3.89487
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

