/*
 * Copyright 2016-2023 Unisoc (Shanghai) Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef __DT_BINDINGS_SPRD_UIS8520_MASK_H
#define __DT_BINDINGS_SPRD_UIS8520_MASK_H

#define MASK_AON_APB_AON_MATRIX_AXI_REGU_EB                                         0x20000000
#define MASK_AON_APB_AUX6_EB                                                        0x4000000
#define MASK_AON_APB_AUX5_EB                                                        0x2000000
#define MASK_AON_APB_AUX4_EB                                                        0x1000000
#define MASK_AON_APB_RTM_ATB_CLK_EB                                                 0x800000
#define MASK_AON_APB_RTM_APB_CLK_EB                                                 0x400000
#define MASK_AON_APB_CSSYS_PUB_EB                                                   0x20000
#define MASK_AON_APB_CSSYS_APB_EB                                                   0x10000
#define MASK_AON_APB_CSSYS_EB                                                       0x8000
#define MASK_AON_APB_APCPU_DAP_EB                                                   0x4000
#define MASK_AON_APB_SP_AHB_CLK_SOFT_EB                                             0x0400
#define MASK_AON_APB_PROBE_EB                                                       0x0080
#define MASK_AON_APB_AUX2_EB                                                        0x0040
#define MASK_AON_APB_AUX1_EB                                                        0x0020
#define MASK_AON_APB_AUX0_EB                                                        0x0010
#define MASK_AON_APB_DJTAG_EB                                                       0x0008
#define MASK_AON_APB_RFTI_EB                                                        0x0002
#define MASK_AON_APB_RC100M_CAL_EB                                                  0x0001
#define MASK_AON_APB_BISR_EB                                                        0x80000000
#define MASK_AON_APB_AUX3_EB                                                        0x40000000
#define MASK_AON_APB_AON_SW_RFFE_EB                                                 0x20000000
#define MASK_AON_APB_APCPU_DVFS_TOP_EB                                              0x10000000
#define MASK_AON_APB_RC6M_CAL_EB                                                    0x4000000
#define MASK_AON_APB_RC60M_CAL_EB                                                   0x2000000
#define MASK_AON_APB_BB_SW_RFSPI_MST_EB                                             0x1000000
#define MASK_AON_APB_AON_SCC_EB                                                     0x100000
#define MASK_AON_APB_AON_IIS_MST_EB                                                 0x80000
#define MASK_AON_APB_APB_BUSMON_EB                                                  0x40000
#define MASK_AON_APB_APCPU_TS_EB                                                    0x20000
#define MASK_AON_APB_APCPU_BUSMON_ENABLE                                            0x4000
#define MASK_AON_APB_AON_CLK_TOP_EB                                                 0x2000
#define MASK_AON_APB_ANA_EB                                                         0x1000
#define MASK_AON_APB_PIN_REG_EB                                                     0x0800
#define MASK_AON_APB_AON_SPINLOCK_EB                                                0x0400
#define MASK_AON_APB_OTG_PHY_EB                                                     0x0200
#define MASK_AON_APB_AON_USB2_TOP_EB                                                0x0100
#define MASK_AON_APB_AON_DVFS_TOP_EB                                                0x0080
#define MASK_AON_APB_AON_TMR_EB                                                     0x0040
#define MASK_AON_APB_AP_SYST_EB                                                     0x0020
#define MASK_AON_APB_AON_SYST_EB                                                    0x0010
#define MASK_AON_APB_AON_KPD_EB                                                     0x0008
#define MASK_AON_APB_AON_MBOX_EB                                                    0x0004
#define MASK_AON_APB_AON_GPIO_EB                                                    0x0002
#define MASK_AON_APB_AON_EFUSE_EB                                                   0x0001
#define MASK_AON_APB_APCPU_WDG_EB                                                   0x40000000
#define MASK_AON_APB_AP_WDG_EB                                                      0x20000000
#define MASK_AON_APB_AP_UART_EB                                                     0x10000000
#define MASK_AON_APB_AP_TMR2_EB                                                     0x1000000
#define MASK_AON_APB_AP_TMR1_EB                                                     0x800000
#define MASK_AON_APB_AP_TMR0_EB                                                     0x400000
#define MASK_AON_APB_LP_PHYCP_INTC_EB                                               0x100000
#define MASK_AON_APB_LP_PSCP_INTC_EB                                                0x80000
#define MASK_AON_APB_LP_AP_INTC7_EB                                                 0x40000
#define MASK_AON_APB_LP_AP_INTC6_EB                                                 0x20000
#define MASK_AON_APB_LP_AP_INTC5_EB                                                 0x10000
#define MASK_AON_APB_LP_AP_INTC4_EB                                                 0x8000
#define MASK_AON_APB_LP_AP_INTC3_EB                                                 0x4000
#define MASK_AON_APB_LP_AP_INTC2_EB                                                 0x2000
#define MASK_AON_APB_LP_AP_INTC1_EB                                                 0x1000
#define MASK_AON_APB_LP_AP_INTC0_EB                                                 0x0800
#define MASK_AON_APB_AON_EIC_EB                                                     0x0400
#define MASK_AON_APB_AON_ADI_EB                                                     0x0200
#define MASK_AON_APB_PMU_TOP_EB                                                     0x0100
#define MASK_AON_APB_LP_AUDCP_INTC_EB                                               0x0080
#define MASK_AON_APB_AON_ASE_EB                                                     0x0040
#define MASK_AON_APB_PSCP_SIM1_AON_TOP_EB                                           0x0020
#define MASK_AON_APB_PSCP_SIM0_AON_TOP_EB                                           0x0010
#define MASK_AON_APB_AON_THM1_EB                                                    0x0002
#define MASK_AON_APB_AON_THM0_EB                                                    0x0001
#define MASK_AON_APB_LCM_RST                                                        0x10000
#define MASK_AON_APB_LVDS_PHY_SOFT_RST                                              0x8000
#define MASK_AON_APB_AON_SW_RFFE_SOFT_RST                                           0x4000
#define MASK_AON_APB_RC6M_CAL_SOFT_RST                                              0x2000
#define MASK_AON_APB_RC60M_CAL_SOFT_RST                                             0x1000
#define MASK_AON_APB_DAP_MTX_SOFT_RST                                               0x0040
#define MASK_AON_APB_DCXO_LC_SOFT_RST                                               0x0004
#define MASK_AON_APB_RC100M_CAL_SOFT_RST                                            0x0001
#define MASK_AON_APB_THM1_OVERHEAT_SOFT_RST                                         0x1000000
#define MASK_AON_APB_THM0_OVERHEAT_SOFT_RST                                         0x800000
#define MASK_AON_APB_SCC_SOFT_RST                                                   0x100000
#define MASK_AON_APB_AON_IIS_SOFT_RST                                               0x80000
#define MASK_AON_APB_DEBUG_FILTER_SOFT_RST                                          0x40000
#define MASK_AON_APB_APCPU_TS0_SOFT_RST                                             0x20000
#define MASK_AON_APB_CKG_SOFT_RST                                                   0x2000
#define MASK_AON_APB_ANA_SOFT_RST                                                   0x1000
#define MASK_AON_APB_PIN_SOFT_RST                                                   0x0800
#define MASK_AON_APB_SPLK_SOFT_RST                                                  0x0400
#define MASK_AON_APB_OTG_PHY_SOFT_RST                                               0x0200
#define MASK_AON_APB_OTG_UTMI_SOFT_RST                                              0x0100
#define MASK_AON_APB_DVFS_TOP_SOFT_RST                                              0x0080
#define MASK_AON_APB_AP_SYST_SOFT_RST                                               0x0020
#define MASK_AON_APB_AON_SYST_SOFT_RST                                              0x0010
#define MASK_AON_APB_KPD_SOFT_RST                                                   0x0008
#define MASK_AON_APB_MBOX_SOFT_RST                                                  0x0004
#define MASK_AON_APB_GPIO_SOFT_RST                                                  0x0002
#define MASK_AON_APB_EFUSE_SOFT_RST                                                 0x0001
#define MASK_AON_APB_AP_UART_SOFT_RST                                               0x80000000
#define MASK_AON_APB_APCPU_WDG_SOFT_RST                                             0x40000000
#define MASK_AON_APB_AP_WDG_SOFT_RST                                                0x20000000
#define MASK_AON_APB_LP_PHYCP_INTC_SOFT_RST                                         0x100000
#define MASK_AON_APB_LP_PSCP_INTC_SOFT_RST                                          0x80000
#define MASK_AON_APB_LP_AP_INTC7_SOFT_RST                                           0x40000
#define MASK_AON_APB_LP_AP_INTC6_SOFT_RST                                           0x20000
#define MASK_AON_APB_LP_AP_INTC5_SOFT_RST                                           0x10000
#define MASK_AON_APB_LP_AP_INTC4_SOFT_RST                                           0x8000
#define MASK_AON_APB_LP_AP_INTC3_SOFT_RST                                           0x4000
#define MASK_AON_APB_LP_AP_INTC2_SOFT_RST                                           0x2000
#define MASK_AON_APB_LP_AP_INTC1_SOFT_RST                                           0x1000
#define MASK_AON_APB_LP_AP_INTC0_SOFT_RST                                           0x0800
#define MASK_AON_APB_EIC_SOFT_RST                                                   0x0400
#define MASK_AON_APB_ADI_SOFT_RST                                                   0x0200
#define MASK_AON_APB_PMU_SOFT_RST                                                   0x0100
#define MASK_AON_APB_LP_AUDCP_INTC_SOFT_RST                                         0x0080
#define MASK_AON_APB_AON_ASE_SOFT_RST                                               0x0040
#define MASK_AON_APB_PSCP_SIM1_AON_TOP_SOFT_RST                                     0x0020
#define MASK_AON_APB_PSCP_SIM0_AON_TOP_SOFT_RST                                     0x0010
#define MASK_AON_APB_THM1_SOFT_RST                                                  0x0002
#define MASK_AON_APB_THM0_SOFT_RST                                                  0x0001
#define MASK_AON_APB_BB_CAL_RTC_EB                                                  0x2000
#define MASK_AON_APB_DCXO_LC_RTC_EB                                                 0x1000
#define MASK_AON_APB_AP_TMR2_RTC_EB                                                 0x0800
#define MASK_AON_APB_AP_TMR1_RTC_EB                                                 0x0400
#define MASK_AON_APB_AP_TMR0_RTC_EB                                                 0x0200
#define MASK_AON_APB_APCPU_WDG_RTC_EB                                               0x0100
#define MASK_AON_APB_AP_WDG_RTC_EB                                                  0x0080
#define MASK_AON_APB_EIC_RTCDV5_EB                                                  0x0040
#define MASK_AON_APB_EIC_RTC_EB                                                     0x0020
#define MASK_AON_APB_AON_TMR_RTC_EB                                                 0x0010
#define MASK_AON_APB_AP_SYST_RTC_EB                                                 0x0008
#define MASK_AON_APB_AON_SYST_RTC_EB                                                0x0004
#define MASK_AON_APB_KPD_RTC_EB                                                     0x0002
#define MASK_AON_APB_ARCH_RTC_EB                                                    0x0001
#define MASK_AON_APB_EFUSE_PWON_RD_END_FLAG                                         0x0004
#define MASK_AON_APB_DBG_TRACE_CTRL_EN                                              0x10000
#define MASK_AON_APB_EVENTACK_RESTARTREQ_TS01                                       0x0010
#define MASK_AON_APB_EVENT_RESTARTREQ_TS01                                          0x0002
#define MASK_AON_APB_EVENT_HALTREQ_TS01                                             0x0001
#define MASK_AON_APB_ARM_BOOT_MD4                                                   0x0800
#define MASK_AON_APB_USB_SW                                                         0x0400
#define MASK_AON_APB_USB_INSERT                                                     0x0200
#define MASK_AON_APB_PTEST_FUNC_ATSPEED_SEL                                         0x0100
#define MASK_AON_APB_PTEST_FUNC_MODE                                                0x0080
#define MASK_AON_APB_FUNCTST_DMA_EB                                                 0x0040
#define MASK_AON_APB_PTEST_BIST_MODE                                                0x0020
#define MASK_AON_APB_USB_DLOAD_EN                                                   0x0010
#define MASK_AON_APB_ARM_BOOT_MD3                                                   0x0008
#define MASK_AON_APB_ARM_BOOT_MD2                                                   0x0004
#define MASK_AON_APB_ARM_BOOT_MD1                                                   0x0002
#define MASK_AON_APB_ARM_BOOT_MD0                                                   0x0001
#define MASK_AON_APB_CP_ARM_JTAG_PIN_SEL                                            0x0007
#define MASK_AON_APB_DCXO_LC_FLAG                                                   0x0100
#define MASK_AON_APB_DCXO_LC_FLAG_CLR                                               0x0002
#define MASK_AON_APB_DCXO_LC_CNT_CLR                                                0x0001
#define MASK_AON_APB_DCXO_LC_CNT                                                    0xFFFFFFFF
#define MASK_AON_APB_PCIE1_MODE_SEL                                                 0x0004
#define MASK_AON_APB_PCIE0_MODE_SEL                                                 0x0001
#define MASK_AON_APB_AUDCP_BOOTCTRL_PROT                                            0x80000000
#define MASK_AON_APB_AUDCP_REG_PROT_VAL                                             0xFFFF
#define MASK_AON_APB_PCIE1_PHY_SOFT_RST_N                                           0x0004
#define MASK_AON_APB_PCIE0_PHY_SOFT_RST_N                                           0x0002
#define MASK_AON_APB_XGE_PHY_SOFT_RST_N                                             0x0001
#define MASK_AON_APB_DAP_DBGPWRUP_SOFT_EN                                           0x0004
#define MASK_AON_APB_DAP_DJTAG_EN                                                   0x0001
#define MASK_AON_APB_USER_RSV_FLAG1_B1                                              0x0002
#define MASK_AON_APB_USER_RSV_FLAG1_B0                                              0x0001
#define MASK_AON_APB_SP_SYS_SOFT_RST                                                0x0010
#define MASK_AON_APB_SP_CORE_SOFT_RST                                               0x0001
#define MASK_AON_APB_CGM_AON_APB_DIV_OVERRIDE                                       0x18000
#define MASK_AON_APB_AON_APB_MASTER_BUSY                                            0x7FE0
#define MASK_AON_APB_AON_APB_FREQ_CTRL_EN                                           0x0010
#define MASK_AON_APB_AON_APB_IDLE_EN                                                0x0008
#define MASK_AON_APB_CGM_AON_APB_DFS_OVERRIDE                                       0x0007
#define MASK_AON_APB_CGM_APCPU_PMU_AUTO_GATE_SEL                                    0x0004
#define MASK_AON_APB_CGM_APCPU_PMU_FORCE_EN                                         0x0002
#define MASK_AON_APB_CGM_DMC_REF_AUTO_GATE_SEL                                      0x0010
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_AUTO_GATE_SEL                                0x0008
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_FORCE_EN                                     0x0004
#define MASK_AON_APB_NIC400_M7_BRIDGE_DEBUG_SIGNAL_W                                0xFFFFFFFF
#define MASK_AON_APB_NIC400_M7_BRIDGE_DEBUG_SIGNAL_R                                0xFFFFFFFF
#define MASK_AON_APB_PLATFORM_ID_L                                                  0xFFFFFFFF
#define MASK_AON_APB_PLATFORM_ID_H                                                  0xFFFFFFFF
#define MASK_AON_APB_PROJECT_ID_L                                                   0xFFFFFFFF
#define MASK_AON_APB_PROJECT_ID_H                                                   0xFFFFFFFF
#define MASK_AON_APB_FULL_LAYER_ID                                                  0x00E0
#define MASK_AON_APB_METAL_FIX_ID                                                   0x001F
#define MASK_AON_APB_PROCESS_ID                                                     0xFF00
#define MASK_AON_APB_FOUNDRY_ID                                                     0x00FF
#define MASK_AON_APB_MEM_COMPILER                                                   0xFF00
#define MASK_AON_APB_STD_CELL                                                       0x00FF
#define MASK_AON_APB_CGM_PERIPH_AUTO_GATE_EN                                        0x2000
#define MASK_AON_APB_CGM_GIC_AUTO_GATE_EN                                           0x1000
#define MASK_AON_APB_CGM_ACE_AUTO_GATE_EN                                           0x0200
#define MASK_AON_APB_CGM_SCU_AUTO_GATE_EN                                           0x0100
#define MASK_AON_APB_CGM_CORE3_AUTO_GATE_EN                                         0x0008
#define MASK_AON_APB_CGM_CORE2_AUTO_GATE_EN                                         0x0004
#define MASK_AON_APB_CGM_CORE1_AUTO_GATE_EN                                         0x0002
#define MASK_AON_APB_CGM_CORE0_AUTO_GATE_EN                                         0x0001
#define MASK_AON_APB_APCPU_PERIPH_CO_SCLK                                           0x0008
#define MASK_AON_APB_APCPU_DEEP_CO_QACTIVE                                          0x0004
#define MASK_AON_APB_APCPU_CORE_WAKEUP_ACE_CLK_EN                                   0x0002
#define MASK_AON_APB_APCPU_CORE_WAKEUP_SCU_CLK_EN                                   0x0001
#define MASK_AON_APB_MMTX_SLEEP_SP_PUB_WR                                           0x0008
#define MASK_AON_APB_MMTX_SLEEP_SP_PUB_RD                                           0x0004
#define MASK_AON_APB_INT_REQ_SP_CORE_SOFT                                           0x0002
#define MASK_AON_APB_SP_CFG_BUS_SLEEP                                               0x0001
#define MASK_AON_APB_DJTAG_TS_SOFT_RST                                              0x200000
#define MASK_AON_APB_DJTAG_PCIE1_SOFT_RST                                           0x100000
#define MASK_AON_APB_DJTAG_ETH_SOFT_RST                                             0x80000
#define MASK_AON_APB_DJTAG_SOFT_RST                                                 0x8000
#define MASK_AON_APB_DJTAG_G3PHY_SOFT_RST                                           0x0200
#define MASK_AON_APB_DJTAG_IPA_SOFT_RST                                             0x0100
#define MASK_AON_APB_DJTAG_AON_SOFT_RST                                             0x0080
#define MASK_AON_APB_DJTAG_PUB0_SOFT_RST                                            0x0040
#define MASK_AON_APB_DJTAG_AUDCP_SOFT_RST                                           0x0020
#define MASK_AON_APB_DJTAG_PHYCP_SOFT_RST                                           0x0008
#define MASK_AON_APB_DJTAG_PSCP_SOFT_RST                                            0x0004
#define MASK_AON_APB_DJTAG_APCPU_SOFT_RST                                           0x0002
#define MASK_AON_APB_DJTAG_AP_SOFT_RST                                              0x0001
#define MASK_AON_APB_CAL100M_MODE_SEL                                               0x40000000
#define MASK_AON_APB_RTC100M_CAL_CTL                                                0x3FC00000
#define MASK_AON_APB_RTC100M_CAL_SEL                                                0x200000
#define MASK_AON_APB_RTC100M_CAL_PRECISION                                          0x1FE000
#define MASK_AON_APB_RC100M_CAL_DONE                                                0x0040
#define MASK_AON_APB_RC100M_CAL_START                                               0x0020
#define MASK_AON_APB_RC100M_ANA_SOFT_RST                                            0x0010
#define MASK_AON_APB_RF100M_CLK_DISABLE_TIME                                        0x000C
#define MASK_AON_APB_RC100M_FORCE_EN                                                0x0002
#define MASK_AON_APB_RC100M_AUTO_GATE_EN                                            0x0001
#define MASK_AON_APB_CGM_USB_SUSPEND_EN                                             0x400000
#define MASK_AON_APB_CGM_DBG2TS_EN                                                  0x200000
#define MASK_AON_APB_CGM_RC60M_FDK_EN                                               0x100000
#define MASK_AON_APB_CGM_RC60M_REF_EN                                               0x80000
#define MASK_AON_APB_DET_32K_EB                                                     0x40000
#define MASK_AON_APB_CGM_DEBOUNCE_EN                                                0x20000
#define MASK_AON_APB_CGM_RC100M_FDK_EN                                              0x10000
#define MASK_AON_APB_CGM_RC100M_REF_EN                                              0x8000
#define MASK_AON_APB_CGM_OTG_REF_EN                                                 0x1000
#define MASK_AON_APB_CGM_DMC_REF_EN                                                 0x0800
#define MASK_AON_APB_CGM_DJTAG_TCK_EN                                               0x0200
#define MASK_AON_APB_CGM_RFTI2_LTH_EN                                               0x0010
#define MASK_AON_APB_CGM_RFTI2_XO_EN                                                0x0008
#define MASK_AON_APB_CGM_RFTI1_LTH_EN                                               0x0004
#define MASK_AON_APB_CGM_RFTI1_XO_EN                                                0x0002
#define MASK_AON_APB_CGM_RFTI_SBI_EN                                                0x0001
#define MASK_AON_APB_CGM_SP_TMR2_EN                                                 0x1000000
#define MASK_AON_APB_CLK_DEBUG_TS_EB                                                0x40000
#define MASK_AON_APB_AAPC_CLK_TEST_EB                                               0x10000
#define MASK_AON_APB_CGM_RC6M_FDK_EN                                                0x0800
#define MASK_AON_APB_CGM_RC6M_REF_EN                                                0x0400
#define MASK_AON_APB_AUDCP_DSP_BOOT_VECTOR                                          0xFFFFFFFF
#define MASK_AON_APB_AUDCP_STDI_DSP                                                 0x0400
#define MASK_AON_APB_AUDCP_STRTCK_DSP                                               0x0200
#define MASK_AON_APB_AUDCP_SW_JTAG_ENA_DSP                                          0x0100
#define MASK_AON_APB_AUDCP_DSP_EXTERNAL_WAIT                                        0x0002
#define MASK_AON_APB_AUDCP_DSP_BOOT                                                 0x0001
#define MASK_AON_APB_TS_PCIE_2_AUD_ACCESS_EN                                        0x0080
#define MASK_AON_APB_SP_2_AUD_ACCESS_EN                                             0x0040
#define MASK_AON_APB_AP_2_AUD_ACCESS_EN                                             0x0020
#define MASK_AON_APB_PSCP_2_AUD_ACCESS_EN                                           0x0010
#define MASK_AON_APB_PHYCP_2_AUD_ACCESS_EN                                          0x0008
#define MASK_AON_APB_AUDCP_FRC_CLK_DSP_EN                                           0x0002
#define MASK_AON_APB_AON_2_AUD_ACCESS_EN                                            0x0001
#define MASK_AON_APB_ETH_RX_DLYLINE_SEL                                             0xFF00
#define MASK_AON_APB_ETH_TX_DLYLINE_SEL                                             0x00FF
#define MASK_AON_APB_PSCP_WDG_RTC_EB                                                0x2000
#define MASK_AON_APB_PSCP_SYST_RTC_EB                                               0x1000
#define MASK_AON_APB_PSCP_TMR_RTC_EB                                                0x0800
#define MASK_AON_APB_PSCP_TMR_EB                                                    0x0400
#define MASK_AON_APB_PSCP_SYST_EB                                                   0x0100
#define MASK_AON_APB_PSCP_WDG_EB                                                    0x0080
#define MASK_AON_APB_CPALL_EIC1                                                     0x0020
#define MASK_AON_APB_CPALL_EIC0                                                     0x0010
#define MASK_AON_APB_CPALL_EIC0_RTCDV5_EB                                           0x0008
#define MASK_AON_APB_CPALL_EIC0_RTC_EB                                              0x0004
#define MASK_AON_APB_CPALL_EIC1_RTCDV5_EB                                           0x0002
#define MASK_AON_APB_CPALL_EIC1_RTC_EB                                              0x0001
#define MASK_AON_APB_PSCP_CR8_BLK_SW_RST                                            0x4000
#define MASK_AON_APB_PSCP_CR8_PS_CORE_SW_RST                                        0x3000
#define MASK_AON_APB_PSCP_CR8_BLK_DBG_SW_RST                                        0x0800
#define MASK_AON_APB_PSCP_CR8_PS_CORE_DBG_SW_RST                                    0x0600
#define MASK_AON_APB_PSCP_SYST_SOFT_RST                                             0x0010
#define MASK_AON_APB_PSCP_WDG_SOFT_RST                                              0x0008
#define MASK_AON_APB_CPALL_EIC0_SOFT_RST                                            0x0004
#define MASK_AON_APB_CPALL_EIC1_SOFT_RST                                            0x0002
#define MASK_AON_APB_PSCP_CR8_FORCE_DIVN_ON                                         0x0200
#define MASK_AON_APB_PSCP_CR8_MFILTEREN                                             0x0100
#define MASK_AON_APB_PSCP_CR8_TEINIT                                                0x00C0
#define MASK_AON_APB_PSCP_CR8_VINITHI                                               0x0030
#define MASK_AON_APB_PSCP_CR8_NMFI                                                  0x000C
#define MASK_AON_APB_PSCP_CR8_CFG_ENDIAN                                            0x0003
#define MASK_AON_APB_USB20_ISO_SW_EN                                                0x0010
#define MASK_AON_APB_USB20_CTRL_MUX_REG                                             0x0008
#define MASK_AON_APB_USB_BUSCLK_SEL_SOC                                             0x0004
#define MASK_AON_APB_USB_DIVN_MUX_SEL                                               0x0002
#define MASK_AON_APB_AON_IIS_SEL                                                    0x0001
#define MASK_AON_APB_RFTI_RESETB_SOFT_RST                                           0x0200
#define MASK_AON_APB_RFTI_APB_SOFT_RST                                              0x0100
#define MASK_AON_APB_BSMTMR_SOFT_RST                                                0x0080
#define MASK_AON_APB_RFTI1_LTH_SOFT_RST                                             0x0020
#define MASK_AON_APB_CSSYS_SOFT_RST                                                 0x0010
#define MASK_AON_APB_DET_32K_SOFT_RST                                               0x0008
#define MASK_AON_APB_ARCH_RTC_SOFT_RSTY                                             0x0004
#define MASK_AON_APB_RFTI_SBI_SOFT_RST                                              0x0002
#define MASK_AON_APB_BUSMON_CSTMR_PUB2                                              0x0010
#define MASK_AON_APB_BUSMON_CSTMR_IPA                                               0x0008
#define MASK_AON_APB_BUSMON_CSTMR_PUB0                                              0x0004
#define MASK_AON_APB_BUSMON_CSTMR_PUB1                                              0x0002
#define MASK_AON_APB_DBGSYS_CSSYS_STM_NSGUAREN                                      0x10000
#define MASK_AON_APB_PAD_DBG_BUS_DATA_A                                             0xFFFFFFFF
#define MASK_AON_APB_PAD_DBG_BUS_DATA_B                                             0xFFFFFFFF
#define MASK_AON_APB_PAD_DBG_BUS_DATA_OUT                                           0xFFFFFFFF
#define MASK_AON_APB_FUSEBOX_SEL_CTRL                                               0x0002
#define MASK_AON_APB_FUSEBOX_SEL_BUF_SW                                             0x0001
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG                                          0x1000000
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG_SEL                                      0x800000
#define MASK_AON_APB_OTG_TESTDATAOUT                                                0xF0000
#define MASK_AON_APB_USB2_CON_TESTMODE                                              0x80000000
#define MASK_AON_APB_UTMI_WIDTH_SEL                                                 0x40000000
#define MASK_AON_APB_USB2_PHY_IDDIG                                                 0x0008
#define MASK_AON_APB_THM1_INT_ADIE_EN                                               0x0200
#define MASK_AON_APB_THM0_INT_ADIE_EN                                               0x0100
#define MASK_AON_APB_THM1_OVERHEAT_ALARM_ADIE_EN                                    0x0020
#define MASK_AON_APB_THM0_OVERHEAT_ALARM_ADIE_EN                                    0x0010
#define MASK_AON_APB_THM1_OVERHEAT_RST_DDIE_EN                                      0x0002
#define MASK_AON_APB_THM0_OVERHEAT_RST_DDIE_EN                                      0x0001
#define MASK_AON_APB_CP_SIM1_CLK_PL                                                 0x0020
#define MASK_AON_APB_CP_SIM1_DETECT_EN                                              0x0010
#define MASK_AON_APB_CP_BAT1_DETECT_EN                                              0x0008
#define MASK_AON_APB_CP_SIM1_DETECT_POL                                             0x0004
#define MASK_AON_APB_CP_BAT1_DETECT_POL                                             0x0002
#define MASK_AON_APB_CP_SIM1_OFF_PD_EN                                              0x0001
#define MASK_AON_APB_CP_SIM2_CLK_PL                                                 0x0020
#define MASK_AON_APB_CP_SIM2_DETECT_EN                                              0x0010
#define MASK_AON_APB_CP_BAT2_DETECT_EN                                              0x0008
#define MASK_AON_APB_CP_SIM2_DETECT_POL                                             0x0004
#define MASK_AON_APB_CP_BAT2_DETECT_POL                                             0x0002
#define MASK_AON_APB_CP_SIM2_OFF_PD_EN                                              0x0001
#define MASK_AON_APB_AUX0_MUX                                                       0x0FC0
#define MASK_AON_APB_AUX0_DIVN                                                      0x003F
#define MASK_AON_APB_AUX1_MUX                                                       0x0FC0
#define MASK_AON_APB_AUX1_DIVN                                                      0x003F
#define MASK_AON_APB_AUX2_MUX                                                       0x0FC0
#define MASK_AON_APB_AUX2_DIVN                                                      0x003F
#define MASK_AON_APB_PROBE_MUX                                                      0x0FC0
#define MASK_AON_APB_PROBE_DIVN                                                     0x003F
#define MASK_AON_APB_ALL_PLL_TEST_EN                                                0x0020
#define MASK_AON_APB_LVDSRF_RX_CLKDIG_TEST_SEL                                      0x001C
#define MASK_AON_APB_LVDSRF_TX_CLKDIG_TEST_SEL                                      0x0003
#define MASK_AON_APB_PWM_TIMER_SOFT_RST                                             0x0002
#define MASK_AON_APB_AON_PWM_TIMER_EB                                               0x0001
#define MASK_AON_APB_PHYCP_ACC_ACC_TS_EN                                            0x0010
#define MASK_AON_APB_PHYCP_CPU_ACC_TS_EN                                            0x0008
#define MASK_AON_APB_PSCP_ACC_ACC_TS_EN                                             0x0004
#define MASK_AON_APB_PSCP_CPU_ACC_TS_EN                                             0x0002
#define MASK_AON_APB_AUDCP_ACC_TS_EN                                                0x0001
#define MASK_AON_APB_AUX4_MUX                                                       0x0FC0
#define MASK_AON_APB_AUX4_DIVN                                                      0x003F
#define MASK_AON_APB_AUX5_MUX                                                       0x0FC0
#define MASK_AON_APB_AUX5_DIVN                                                      0x003F
#define MASK_AON_APB_AUX6_MUX                                                       0x0FC0
#define MASK_AON_APB_AUX6_DIVN                                                      0x003F
#define MASK_AON_APB_MONITOR_GATE_AUTO_EN_STATUS                                    0x0FC0
#define MASK_AON_APB_MONITOR_WAIT_EN_STATUS                                         0x003F
#define MASK_AON_APB_EARLY_WAKEUP_APCPU_TOP_MAIN_EN                                 0x2000
#define MASK_AON_APB_LPC_STAT_SYNC_SEL_S0                                           0x1000
#define MASK_AON_APB_EARLY_WAKEUP_EN_S0                                             0x0800
#define MASK_AON_APB_EARLY_WAKEUP_APCPU_TOP_S0_EN                                   0x0400
#define MASK_AON_APB_EARLY_WAKEUP_APCPU_TOP_S0_AB_EN                                0x0200
#define MASK_AON_APB_EARLY_WAKEUP_APCPU_TOP_S0_AON_MAIN_M8_EN                       0x0100
#define MASK_AON_APB_LPC_STAT_SYNC_SEL_S1                                           0x0080
#define MASK_AON_APB_EARLY_WAKEUP_EN_S1                                             0x0040
#define MASK_AON_APB_EARLY_WAKEUP_APCPU_TOP_S1_EN                                   0x0020
#define MASK_AON_APB_LPC_STAT_SYNC_SEL_S3                                           0x0010
#define MASK_AON_APB_EARLY_WAKEUP_EN_S3                                             0x0008
#define MASK_AON_APB_EARLY_WAKEUP_APCPU_TOP_S3_EN                                   0x0004
#define MASK_AON_APB_EARLY_WAKEUP_APCPU_TOP_S3_AB_EN                                0x0002
#define MASK_AON_APB_EARLY_WAKEUP_APCPU_TOP_S3_APCPU_1TO2_M0_EN                     0x0001
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_EB                                        0x0001
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_EB                                        0x0001
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_EB                                        0x0001
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_NUM                                        0x1FFFE
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_EB                                         0x0001
#define MASK_AON_APB_APCPU_DBG_BLK_LP_NUM                                           0x1FFFE
#define MASK_AON_APB_APCPU_DBG_BLK_LP_EB                                            0x0001
#define MASK_AON_APB_APCPU_MTX_MAIN_LP_NUM                                          0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_MAIN_LP_EB                                           0x0400
#define MASK_AON_APB_APCPU_MTX_S3_LP_EB                                             0x0200
#define MASK_AON_APB_APCPU_MTX_S2_LP_EB                                             0x0100
#define MASK_AON_APB_APCPU_MTX_S1_LP_EB                                             0x0080
#define MASK_AON_APB_APCPU_MTX_S0_LP_EB                                             0x0040
#define MASK_AON_APB_APCPU_MTX_M4_LP_EB                                             0x0010
#define MASK_AON_APB_APCPU_MTX_M3_LP_EB                                             0x0008
#define MASK_AON_APB_APCPU_MTX_M2_LP_EB                                             0x0004
#define MASK_AON_APB_APCPU_MTX_M1_LP_EB                                             0x0002
#define MASK_AON_APB_APCPU_MTX_M0_LP_EB                                             0x0001
#define MASK_AON_APB_APCPU_MTX_PU_NUM                                               0xFF00
#define MASK_AON_APB_APCPU_ACE_PU_NUM                                               0x00FF
#define MASK_AON_APB_APCPU_MTX_S1_LP_NUM                                            0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_S0_LP_NUM                                            0xFFFF
#define MASK_AON_APB_APCPU_MTX_S3_LP_NUM                                            0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_S2_LP_NUM                                            0xFFFF
#define MASK_AON_APB_APCPU_MTX_M2_LP_NUM                                            0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_M1_LP_NUM                                            0xFFFF
#define MASK_AON_APB_APCPU_MTX_M4_LP_NUM                                            0xFFFF0000
#define MASK_AON_APB_APCPU_MTX_M3_LP_NUM                                            0xFFFF
#define MASK_AON_APB_APCPU_AON_AB_LP_NUM                                            0x1FFFE
#define MASK_AON_APB_APCPU_AON_AB_LP_EB                                             0x0001
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_EB                                        0x0001
#define MASK_AON_APB_APCPU_DDR_AB_LP_NUM                                            0x1FFFE
#define MASK_AON_APB_APCPU_DDR_AB_LP_EB                                             0x0001
#define MASK_AON_APB_QOS_CPS_APCPU                                                  0xF000000
#define MASK_AON_APB_QOS_DAP_APCPU                                                  0xF00000
#define MASK_AON_APB_QOS_ETR_APCPU                                                  0xF0000
#define MASK_AON_APB_ARQOS_THRESHOLD_APCPU                                          0xF000
#define MASK_AON_APB_AWQOS_THRESHOLD_APCPU                                          0x0F00
#define MASK_AON_APB_ARQOS_APCPU                                                    0x00F0
#define MASK_AON_APB_AWQOS_APCPU                                                    0x000F
#define MASK_AON_APB_JITTER_MON_MPLL_LIT_SEL                                        0x60000
#define MASK_AON_APB_JITTER_MON_EN                                                  0x10000
#define MASK_AON_APB_CGM_MPLL_LIT_APCPU_FORCE_EN                                    0x0200
#define MASK_AON_APB_CGM_MPLL_LIT_APCPU_AUTO_GATE_SEL                               0x0100
#define MASK_AON_APB_MPLL_LIT_WAIT_FORCE_EN                                         0x0004
#define MASK_AON_APB_MPLL_LIT_WAIT_AUTO_GATE_SEL                                    0x0002
#define MASK_AON_APB_MPLL_LIT_SOFT_CNT_DONE                                         0x0001
#define MASK_AON_APB_CGM_MPLL_SCU_APCPU_FORCE_EN                                    0x0200
#define MASK_AON_APB_CGM_MPLL_SCU_APCPU_AUTO_GATE_SEL                               0x0100
#define MASK_AON_APB_MPLL_SCU_WAIT_FORCE_EN                                         0x0004
#define MASK_AON_APB_MPLL_SCU_WAIT_AUTO_GATE_SEL                                    0x0002
#define MASK_AON_APB_MPLL_SCU_SOFT_CNT_DONE                                         0x0001
#define MASK_AON_APB_ARURGENCY_M4                                                   0xC0000
#define MASK_AON_APB_AWURGENCY_M4                                                   0x30000
#define MASK_AON_APB_ARURGENCY_M3                                                   0xC000
#define MASK_AON_APB_AWURGENCY_M3                                                   0x3000
#define MASK_AON_APB_ARURGENCY_M2                                                   0x0C00
#define MASK_AON_APB_AWURGENCY_M2                                                   0x0300
#define MASK_AON_APB_ARURGENCY_M1                                                   0x00C0
#define MASK_AON_APB_AWURGENCY_M1                                                   0x0030
#define MASK_AON_APB_ARURGENCY_M0                                                   0x000C
#define MASK_AON_APB_AWURGENCY_M0                                                   0x0003
#define MASK_AON_APB_DPLL2_WAIT_AUTO_GATE_SEL                                       0x40000
#define MASK_AON_APB_DPLL2_SOFT_CNT_DONE                                            0x20000
#define MASK_AON_APB_DPLL2_WAIT_FORCE_EN                                            0x10000
#define MASK_AON_APB_CGM_DPLL0_PUB_AUTO_GATE_SEL                                    0x8000
#define MASK_AON_APB_CGM_DPLL1_PUB_AUTO_GATE_SEL                                    0x4000
#define MASK_AON_APB_CGM_DPLL2_PUB_AUTO_GATE_SEL                                    0x2000
#define MASK_AON_APB_CGM_DPLL0_PUB_FORCE_EN                                         0x1000
#define MASK_AON_APB_CGM_DPLL1_PUB_FORCE_EN                                         0x0800
#define MASK_AON_APB_CGM_DPLL2_PUB_FORCE_EN                                         0x0400
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_FORCE_EN                                   0x0200
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_FORCE_EN                                   0x0100
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_AUTO_GATE_SEL                              0x0080
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_AUTO_GATE_SEL                              0x0040
#define MASK_AON_APB_DPLL1_WAIT_FORCE_EN                                            0x0020
#define MASK_AON_APB_DPLL0_WAIT_FORCE_EN                                            0x0010
#define MASK_AON_APB_DPLL1_WAIT_AUTO_GATE_SEL                                       0x0008
#define MASK_AON_APB_DPLL0_WAIT_AUTO_GATE_SEL                                       0x0004
#define MASK_AON_APB_DPLL1_SOFT_CNT_DONE                                            0x0002
#define MASK_AON_APB_DPLL0_SOFT_CNT_DONE                                            0x0001
#define MASK_AON_APB_PUB_REG_EB                                                     0x10000
#define MASK_AON_APB_DMC_EB                                                         0x8000
#define MASK_AON_APB_C2G_IPA_ANALOG_USB20_USB20_PS_PD_S                             0x400000
#define MASK_AON_APB_C2G_IPA_ANALOG_USB20_USB20_PS_PD_L                             0x200000
#define MASK_AON_APB_C2G_IPA_ANALOG_USB20_USB20_ISO_SW_EN                           0x100000
#define MASK_AON_APB_ANALOG_BB_TOP_SINDRV_ENA_AUTO_EN                               0x0200
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_ADC                               0x0100
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_DVFS                              0x0080
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_CAL                               0x0040
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA                                   0x0020
#define MASK_AON_APB_M2G_ANALOG_BB_TOP_SINDRV_ENA                                   0x0010
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                            0x0008
#define MASK_AON_APB_C2G_ANALOG_BB_TOP_CLK26MHZ_AUD_EN                              0x0004
#define MASK_AON_APB_C2G_ANALOG_USB20_USB20_PS_PD_S                                 0x0002
#define MASK_AON_APB_C2G_ANALOG_USB20_USB20_PS_PD_L                                 0x0001
#define MASK_AON_APB_AON_MTX_M12_LP_SYNC_SEL                                        0x80000000
#define MASK_AON_APB_AON_MTX_M12_LP_NUM                                             0x1FFFE
#define MASK_AON_APB_AON_MTX_M12_LP_EB                                              0x0001
#define MASK_AON_APB_AON_MTX_MAIN_LP_SYNC_SEL                                       0x80000000
#define MASK_AON_APB_AON_MTX_MAIN_LP_NUM                                            0x1FFFE
#define MASK_AON_APB_AON_MTX_MAIN_LP_EB                                             0x0001
#define MASK_AON_APB_AON_MTX_M0_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M0_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M0_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M1_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M1_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M1_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M2_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M2_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M2_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M3_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M3_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M3_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M4_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M4_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M4_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M5_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M5_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M5_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M6_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M6_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M6_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M7_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M7_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M7_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M8_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M8_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M8_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M9_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_M9_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_M9_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_M10_LP_SYNC_SEL                                        0x80000000
#define MASK_AON_APB_AON_MTX_M10_LP_NUM                                             0x1FFFE
#define MASK_AON_APB_AON_MTX_M10_LP_EB                                              0x0001
#define MASK_AON_APB_AON_MTX_M11_LP_SYNC_SEL                                        0x80000000
#define MASK_AON_APB_AON_MTX_M11_LP_NUM                                             0x1FFFE
#define MASK_AON_APB_AON_MTX_M11_LP_EB                                              0x0001
#define MASK_AON_APB_AON_MTX_S0_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S0_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S0_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S1_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S1_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S1_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S2_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S2_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S2_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S3_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S3_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S3_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S4_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S4_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S4_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S5_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S5_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S5_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S6_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S6_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S6_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S7_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S7_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S7_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S8_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S8_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S8_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S9_LP_SYNC_SEL                                         0x80000000
#define MASK_AON_APB_AON_MTX_S9_LP_NUM                                              0x1FFFE
#define MASK_AON_APB_AON_MTX_S9_LP_EB                                               0x0001
#define MASK_AON_APB_AON_MTX_S10_LP_SYNC_SEL                                        0x80000000
#define MASK_AON_APB_AON_MTX_S10_LP_NUM                                             0x1FFFE
#define MASK_AON_APB_AON_MTX_S10_LP_EB                                              0x0001
#define MASK_AON_APB_AON_MTX_S11_LP_SYNC_SEL                                        0x80000000
#define MASK_AON_APB_AON_MTX_S11_LP_NUM                                             0x1FFFE
#define MASK_AON_APB_AON_MTX_S11_LP_EB                                              0x0001
#define MASK_AON_APB_AON_MTX_S12_LP_SYNC_SEL                                        0x80000000
#define MASK_AON_APB_AON_MTX_S12_LP_NUM                                             0x1FFFE
#define MASK_AON_APB_AON_MTX_S12_LP_EB                                              0x0001
#define MASK_AON_APB_AON_MTX_S14_LP_SYNC_SEL                                        0x80000000
#define MASK_AON_APB_AON_MTX_S14_LP_NUM                                             0x1FFFE
#define MASK_AON_APB_AON_MTX_S14_LP_EB                                              0x0001
#define MASK_AON_APB_AON_MTX_S16_LP_SYNC_SEL                                        0x80000000
#define MASK_AON_APB_AON_MTX_S16_LP_NUM                                             0x1FFFE
#define MASK_AON_APB_AON_MTX_S16_LP_EB                                              0x0001
#define MASK_AON_APB_AON_MTX_S17_LP_SYNC_SEL                                        0x80000000
#define MASK_AON_APB_AON_MTX_S17_LP_NUM                                             0x1FFFE
#define MASK_AON_APB_AON_MTX_S17_LP_EB                                              0x0001
#define MASK_AON_APB_SYNC_SEL_AUDCP2EMC_ASYNC_BRIDGE_W                              0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AUDCP2EMC_ASYNC_BRIDGE_W                     0x400000
#define MASK_AON_APB_RST_SUBSYS_AUDCP2EMC_ASYNC_BRIDGE_W                            0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AUDCP2EMC_ASYNC_BRIDGE_W                   0x100000
#define MASK_AON_APB_LP_NUM_AUDCP2EMC_ASYNC_BRIDGE_W                                0x1FFFE
#define MASK_AON_APB_LP_EB_AUDCP2EMC_ASYNC_BRIDGE_W                                 0x0001
#define MASK_AON_APB_SYNC_SEL_AUDCP2TS_ASYNC_BRIDGE_W                               0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AUDCP2TS_ASYNC_BRIDGE_W                      0x400000
#define MASK_AON_APB_RST_SUBSYS_AUDCP2TS_ASYNC_BRIDGE_W                             0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AUDCP2TS_ASYNC_BRIDGE_W                    0x100000
#define MASK_AON_APB_LP_NUM_AUDCP2TS_ASYNC_BRIDGE_W                                 0x1FFFE
#define MASK_AON_APB_LP_EB_AUDCP2TS_ASYNC_BRIDGE_W                                  0x0001
#define MASK_AON_APB_SYNC_SEL_AP2EMC_ASYNC_BRIDGE_W                                 0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AP2EMC_ASYNC_BRIDGE_W                        0x400000
#define MASK_AON_APB_RST_SUBSYS_AP2EMC_ASYNC_BRIDGE_W                               0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AP2EMC_ASYNC_BRIDGE_W                      0x100000
#define MASK_AON_APB_LP_NUM_AP2EMC_ASYNC_BRIDGE_W                                   0x1FFFE
#define MASK_AON_APB_LP_EB_AP2EMC_ASYNC_BRIDGE_W                                    0x0001
#define MASK_AON_APB_SYNC_SEL_APCPU2EMC_ASYNC_BRIDGE_W                              0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_APCPU2EMC_ASYNC_BRIDGE_W                     0x400000
#define MASK_AON_APB_RST_SUBSYS_APCPU2EMC_ASYNC_BRIDGE_W                            0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_APCPU2EMC_ASYNC_BRIDGE_W                   0x100000
#define MASK_AON_APB_LP_NUM_APCPU2EMC_ASYNC_BRIDGE_W                                0x1FFFE
#define MASK_AON_APB_LP_EB_APCPU2EMC_ASYNC_BRIDGE_W                                 0x0001
#define MASK_AON_APB_SYNC_SEL_AP2TS_ASYNC_BRIDGE_W                                  0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AP2TS_ASYNC_BRIDGE_W                         0x400000
#define MASK_AON_APB_RST_SUBSYS_AP2TS_ASYNC_BRIDGE_W                                0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AP2TS_ASYNC_BRIDGE_W                       0x100000
#define MASK_AON_APB_LP_NUM_AP2TS_ASYNC_BRIDGE_W                                    0x1FFFE
#define MASK_AON_APB_LP_EB_AP2TS_ASYNC_BRIDGE_W                                     0x0001
#define MASK_AON_APB_SYNC_SEL_APCPU2TS_ASYNC_BRIDGE_W                               0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_APCPU2TS_ASYNC_BRIDGE_W                      0x400000
#define MASK_AON_APB_RST_SUBSYS_APCPU2TS_ASYNC_BRIDGE_W                             0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_APCPU2TS_ASYNC_BRIDGE_W                    0x100000
#define MASK_AON_APB_LP_NUM_APCPU2TS_ASYNC_BRIDGE_W                                 0x1FFFE
#define MASK_AON_APB_LP_EB_APCPU2TS_ASYNC_BRIDGE_W                                  0x0001
#define MASK_AON_APB_SYNC_SEL_IPA2TS_ASYNC_BRIDGE_W                                 0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_IPA2TS_ASYNC_BRIDGE_W                        0x400000
#define MASK_AON_APB_RST_SUBSYS_IPA2TS_ASYNC_BRIDGE_W                               0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_IPA2TS_ASYNC_BRIDGE_W                      0x100000
#define MASK_AON_APB_LP_NUM_IPA2TS_ASYNC_BRIDGE_W                                   0x1FFFE
#define MASK_AON_APB_LP_EB_IPA2TS_ASYNC_BRIDGE_W                                    0x0001
#define MASK_AON_APB_SYNC_SEL_IPA2EMC_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_IPA2EMC_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_IPA2EMC_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_IPA2EMC_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_IPA2EMC_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_IPA2EMC_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_TS2EMC_ASYNC_BRIDGE_W                                 0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_TS2EMC_ASYNC_BRIDGE_W                        0x400000
#define MASK_AON_APB_RST_SUBSYS_TS2EMC_ASYNC_BRIDGE_W                               0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_TS2EMC_ASYNC_BRIDGE_W                      0x100000
#define MASK_AON_APB_LP_NUM_TS2EMC_ASYNC_BRIDGE_W                                   0x1FFFE
#define MASK_AON_APB_LP_EB_TS2EMC_ASYNC_BRIDGE_W                                    0x0001
#define MASK_AON_APB_SYNC_SEL_PCIE2TS_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PCIE2TS_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_PCIE2TS_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PCIE2TS_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_PCIE2TS_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_PCIE2TS_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_PCIE2EMC_ASYNC_BRIDGE_W                               0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PCIE2EMC_ASYNC_BRIDGE_W                      0x400000
#define MASK_AON_APB_RST_SUBSYS_PCIE2EMC_ASYNC_BRIDGE_W                             0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PCIE2EMC_ASYNC_BRIDGE_W                    0x100000
#define MASK_AON_APB_LP_NUM_PCIE2EMC_ASYNC_BRIDGE_W                                 0x1FFFE
#define MASK_AON_APB_LP_EB_PCIE2EMC_ASYNC_BRIDGE_W                                  0x0001
#define MASK_AON_APB_SYNC_SEL_PHYCP2EMC_ASYNC_BRIDGE_W                              0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PHYCP2EMC_ASYNC_BRIDGE_W                     0x400000
#define MASK_AON_APB_RST_SUBSYS_PHYCP2EMC_ASYNC_BRIDGE_W                            0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PHYCP2EMC_ASYNC_BRIDGE_W                   0x100000
#define MASK_AON_APB_LP_NUM_PHYCP2EMC_ASYNC_BRIDGE_W                                0x1FFFE
#define MASK_AON_APB_LP_EB_PHYCP2EMC_ASYNC_BRIDGE_W                                 0x0001
#define MASK_AON_APB_SYNC_SEL_PHYCP_ACC2EMC_ASYNC_BRIDGE_W                          0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PHYCP_ACC2EMC_ASYNC_BRIDGE_W                 0x400000
#define MASK_AON_APB_RST_SUBSYS_PHYCP_ACC2EMC_ASYNC_BRIDGE_W                        0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PHYCP_ACC2EMC_ASYNC_BRIDGE_W               0x100000
#define MASK_AON_APB_LP_NUM_PHYCP_ACC2EMC_ASYNC_BRIDGE_W                            0x1FFFE
#define MASK_AON_APB_LP_EB_PHYCP_ACC2EMC_ASYNC_BRIDGE_W                             0x0001
#define MASK_AON_APB_SYNC_SEL_PSCP2EMC_ASYNC_BRIDGE_W                               0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PSCP2EMC_ASYNC_BRIDGE_W                      0x400000
#define MASK_AON_APB_RST_SUBSYS_PSCP2EMC_ASYNC_BRIDGE_W                             0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PSCP2EMC_ASYNC_BRIDGE_W                    0x100000
#define MASK_AON_APB_LP_NUM_PSCP2EMC_ASYNC_BRIDGE_W                                 0x1FFFE
#define MASK_AON_APB_LP_EB_PSCP2EMC_ASYNC_BRIDGE_W                                  0x0001
#define MASK_AON_APB_SYNC_SEL_PSCP_ACC2EMC_ASYNC_BRIDGE_W                           0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PSCP_ACC2EMC_ASYNC_BRIDGE_W                  0x400000
#define MASK_AON_APB_RST_SUBSYS_PSCP_ACC2EMC_ASYNC_BRIDGE_W                         0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PSCP_ACC2EMC_ASYNC_BRIDGE_W                0x100000
#define MASK_AON_APB_LP_NUM_PSCP_ACC2EMC_ASYNC_BRIDGE_W                             0x1FFFE
#define MASK_AON_APB_LP_EB_PSCP_ACC2EMC_ASYNC_BRIDGE_W                              0x0001
#define MASK_AON_APB_SYNC_SEL_AON2TS_ASYNC_BRIDGE_W                                 0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2TS_ASYNC_BRIDGE_W                        0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2TS_ASYNC_BRIDGE_W                               0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2TS_ASYNC_BRIDGE_W                      0x100000
#define MASK_AON_APB_LP_NUM_AON2TS_ASYNC_BRIDGE_W                                   0x1FFFE
#define MASK_AON_APB_LP_EB_AON2TS_ASYNC_BRIDGE_W                                    0x0001
#define MASK_AON_APB_SYNC_SEL_AON2EMC_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2EMC_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2EMC_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2EMC_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_AON2EMC_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_AON2EMC_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_AON2TS_CFG_ASYNC_BRIDGE_W                             0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2TS_CFG_ASYNC_BRIDGE_W                    0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2TS_CFG_ASYNC_BRIDGE_W                           0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2TS_CFG_ASYNC_BRIDGE_W                  0x100000
#define MASK_AON_APB_LP_NUM_AON2TS_CFG_ASYNC_BRIDGE_W                               0x1FFFE
#define MASK_AON_APB_LP_EB_AON2TS_CFG_ASYNC_BRIDGE_W                                0x0001
#define MASK_AON_APB_SYNC_SEL_AON2AP_ASYNC_BRIDGE_W                                 0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2AP_ASYNC_BRIDGE_W                        0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2AP_ASYNC_BRIDGE_W                               0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2AP_ASYNC_BRIDGE_W                      0x100000
#define MASK_AON_APB_LP_NUM_AON2AP_ASYNC_BRIDGE_W                                   0x1FFFE
#define MASK_AON_APB_LP_EB_AON2AP_ASYNC_BRIDGE_W                                    0x0001
#define MASK_AON_APB_SYNC_SEL_AON2XGE_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2XGE_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2XGE_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2XGE_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_AON2XGE_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_AON2XGE_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_AON2IPA_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2IPA_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2IPA_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2IPA_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_AON2IPA_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_AON2IPA_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_AON2PCIE1_ASYNC_BRIDGE_W                              0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2PCIE1_ASYNC_BRIDGE_W                     0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2PCIE1_ASYNC_BRIDGE_W                            0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2PCIE1_ASYNC_BRIDGE_W                   0x100000
#define MASK_AON_APB_LP_NUM_AON2PCIE1_ASYNC_BRIDGE_W                                0x1FFFE
#define MASK_AON_APB_LP_EB_AON2PCIE1_ASYNC_BRIDGE_W                                 0x0001
#define MASK_AON_APB_SYNC_SEL_AON2PCIE_ASYNC_BRIDGE_W                               0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2PCIE_ASYNC_BRIDGE_W                      0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2PCIE_ASYNC_BRIDGE_W                             0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2PCIE_ASYNC_BRIDGE_W                    0x100000
#define MASK_AON_APB_LP_NUM_AON2PCIE_ASYNC_BRIDGE_W                                 0x1FFFE
#define MASK_AON_APB_LP_EB_AON2PCIE_ASYNC_BRIDGE_W                                  0x0001
#define MASK_AON_APB_SYNC_SEL_DBG2TS_ASYNC_BRIDGE_W                                 0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_DBG2TS_ASYNC_BRIDGE_W                        0x400000
#define MASK_AON_APB_RST_SUBSYS_DBG2TS_ASYNC_BRIDGE_W                               0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_DBG2TS_ASYNC_BRIDGE_W                      0x100000
#define MASK_AON_APB_LP_NUM_DBG2TS_ASYNC_BRIDGE_W                                   0x1FFFE
#define MASK_AON_APB_LP_EB_DBG2TS_ASYNC_BRIDGE_W                                    0x0001
#define MASK_AON_APB_SYNC_SEL_AON2AUD_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2AUD_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2AUD_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2AUD_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_AON2AUD_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_AON2AUD_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_AON2PUB_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_AON2PUB_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_AON2PUB_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_AON2PUB_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_AON2PUB_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_AON2PUB_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_IPA2PCIE_ASYNC_BRIDGE_W                               0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_IPA2PCIE_ASYNC_BRIDGE_W                      0x400000
#define MASK_AON_APB_RST_SUBSYS_IPA2PCIE_ASYNC_BRIDGE_W                             0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_IPA2PCIE_ASYNC_BRIDGE_W                    0x100000
#define MASK_AON_APB_LP_NUM_IPA2PCIE_ASYNC_BRIDGE_W                                 0x1FFFE
#define MASK_AON_APB_LP_EB_IPA2PCIE_ASYNC_BRIDGE_W                                  0x0001
#define MASK_AON_APB_SYNC_SEL_IPA2PCIE1_ASYNC_BRIDGE_W                              0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_IPA2PCIE1_ASYNC_BRIDGE_W                     0x400000
#define MASK_AON_APB_RST_SUBSYS_IPA2PCIE1_ASYNC_BRIDGE_W                            0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_IPA2PCIE1_ASYNC_BRIDGE_W                   0x100000
#define MASK_AON_APB_LP_NUM_IPA2PCIE1_ASYNC_BRIDGE_W                                0x1FFFE
#define MASK_AON_APB_LP_EB_IPA2PCIE1_ASYNC_BRIDGE_W                                 0x0001
#define MASK_AON_APB_SYNC_SEL_USB2AON_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_USB2AON_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_USB2AON_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_USB2AON_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_USB2AON_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_USB2AON_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_PHYCP2TS_ASYNC_BRIDGE_W                               0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PHYCP2TS_ASYNC_BRIDGE_W                      0x400000
#define MASK_AON_APB_RST_SUBSYS_PHYCP2TS_ASYNC_BRIDGE_W                             0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PHYCP2TS_ASYNC_BRIDGE_W                    0x100000
#define MASK_AON_APB_LP_NUM_PHYCP2TS_ASYNC_BRIDGE_W                                 0x1FFFE
#define MASK_AON_APB_LP_EB_PHYCP2TS_ASYNC_BRIDGE_W                                  0x0001
#define MASK_AON_APB_SYNC_SEL_PHYCP_ACC2TS_ASYNC_BRIDGE_W                           0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PHYCP_ACC2TS_ASYNC_BRIDGE_W                  0x400000
#define MASK_AON_APB_RST_SUBSYS_PHYCP_ACC2TS_ASYNC_BRIDGE_W                         0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PHYCP_ACC2TS_ASYNC_BRIDGE_W                0x100000
#define MASK_AON_APB_LP_NUM_PHYCP_ACC2TS_ASYNC_BRIDGE_W                             0x1FFFE
#define MASK_AON_APB_LP_EB_PHYCP_ACC2TS_ASYNC_BRIDGE_W                              0x0001
#define MASK_AON_APB_SYNC_SEL_PHYCP_DBUF2TS_ASYNC_BRIDGE_W                          0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PHYCP_DBUF2TS_ASYNC_BRIDGE_W                 0x400000
#define MASK_AON_APB_RST_SUBSYS_PHYCP_DBUF2TS_ASYNC_BRIDGE_W                        0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PHYCP_DBUF2TS_ASYNC_BRIDGE_W               0x100000
#define MASK_AON_APB_LP_NUM_PHYCP_DBUF2TS_ASYNC_BRIDGE_W                            0x1FFFE
#define MASK_AON_APB_LP_EB_PHYCP_DBUF2TS_ASYNC_BRIDGE_W                             0x0001
#define MASK_AON_APB_SYNC_SEL_PHYCP_DBUF2EMC_ASYNC_BRIDGE_W                         0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PHYCP_DBUF2EMC_ASYNC_BRIDGE_W                0x400000
#define MASK_AON_APB_RST_SUBSYS_PHYCP_DBUF2EMC_ASYNC_BRIDGE_W                       0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PHYCP_DBUF2EMC_ASYNC_BRIDGE_W              0x100000
#define MASK_AON_APB_LP_NUM_PHYCP_DBUF2EMC_ASYNC_BRIDGE_W                           0x1FFFE
#define MASK_AON_APB_LP_EB_PHYCP_DBUF2EMC_ASYNC_BRIDGE_W                            0x0001
#define MASK_AON_APB_SYNC_SEL_PSCP2TS_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PSCP2TS_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_PSCP2TS_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PSCP2TS_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_PSCP2TS_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_PSCP2TS_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_PSCP_ACC2TS_ASYNC_BRIDGE_W                            0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_PSCP_ACC2TS_ASYNC_BRIDGE_W                   0x400000
#define MASK_AON_APB_RST_SUBSYS_PSCP_ACC2TS_ASYNC_BRIDGE_W                          0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_PSCP_ACC2TS_ASYNC_BRIDGE_W                 0x100000
#define MASK_AON_APB_LP_NUM_PSCP_ACC2TS_ASYNC_BRIDGE_W                              0x1FFFE
#define MASK_AON_APB_LP_EB_PSCP_ACC2TS_ASYNC_BRIDGE_W                               0x0001
#define MASK_AON_APB_SYNC_SEL_IPA2ETH_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_IPA2ETH_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_IPA2ETH_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_IPA2ETH_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_IPA2ETH_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_IPA2ETH_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_ETH2TS_ASYNC_BRIDGE_W                                 0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_ETH2TS_ASYNC_BRIDGE_W                        0x400000
#define MASK_AON_APB_RST_SUBSYS_ETH2TS_ASYNC_BRIDGE_W                               0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_ETH2TS_ASYNC_BRIDGE_W                      0x100000
#define MASK_AON_APB_LP_NUM_ETH2TS_ASYNC_BRIDGE_W                                   0x1FFFE
#define MASK_AON_APB_LP_EB_ETH2TS_ASYNC_BRIDGE_W                                    0x0001
#define MASK_AON_APB_SYNC_SEL_ETH2EMC_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_ETH2EMC_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_ETH2EMC_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_ETH2EMC_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_ETH2EMC_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_ETH2EMC_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_SYNC_SEL_ETH2IPA_ASYNC_BRIDGE_W                                0x80000000
#define MASK_AON_APB_BRIDGE_TRANS_IDLE_ETH2IPA_ASYNC_BRIDGE_W                       0x400000
#define MASK_AON_APB_RST_SUBSYS_ETH2IPA_ASYNC_BRIDGE_W                              0x200000
#define MASK_AON_APB_AXI_DETECT_OVERFLOW_ETH2IPA_ASYNC_BRIDGE_W                     0x100000
#define MASK_AON_APB_LP_NUM_ETH2IPA_ASYNC_BRIDGE_W                                  0x1FFFE
#define MASK_AON_APB_LP_EB_ETH2IPA_ASYNC_BRIDGE_W                                   0x0001
#define MASK_AON_APB_AP2EMC_1TO2_M0_LP_SYNC_SEL                                     0x80000000
#define MASK_AON_APB_AP2EMC_1TO2_M0_LP_NUM                                          0x1FFFE
#define MASK_AON_APB_AP2EMC_1TO2_M0_LP_EB                                           0x0001
#define MASK_AON_APB_AP2EMC_1TO2_S0_LP_SYNC_SEL                                     0x80000000
#define MASK_AON_APB_AP2EMC_1TO2_S0_LP_NUM                                          0x1FFFE
#define MASK_AON_APB_AP2EMC_1TO2_S0_LP_EB                                           0x0001
#define MASK_AON_APB_AP2EMC_1TO2_S1_LP_SYNC_SEL                                     0x80000000
#define MASK_AON_APB_AP2EMC_1TO2_S1_LP_NUM                                          0x1FFFE
#define MASK_AON_APB_AP2EMC_1TO2_S1_LP_EB                                           0x0001
#define MASK_AON_APB_APCPU2EMC_1TO2_M0_LP_SYNC_SEL                                  0x80000000
#define MASK_AON_APB_APCPU2EMC_1TO2_M0_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_APCPU2EMC_1TO2_M0_LP_EB                                        0x0001
#define MASK_AON_APB_APCPU2EMC_1TO2_S0_LP_SYNC_SEL                                  0x80000000
#define MASK_AON_APB_APCPU2EMC_1TO2_S0_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_APCPU2EMC_1TO2_S0_LP_EB                                        0x0001
#define MASK_AON_APB_APCPU2EMC_1TO2_S1_LP_SYNC_SEL                                  0x80000000
#define MASK_AON_APB_APCPU2EMC_1TO2_S1_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_APCPU2EMC_1TO2_S1_LP_EB                                        0x0001
#define MASK_AON_APB_AUDCP2EMC_1TO2_M0_LP_SYNC_SEL                                  0x80000000
#define MASK_AON_APB_AUDCP2EMC_1TO2_M0_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_AUDCP2EMC_1TO2_M0_LP_EB                                        0x0001
#define MASK_AON_APB_AUDCP2EMC_1TO2_S0_LP_SYNC_SEL                                  0x80000000
#define MASK_AON_APB_AUDCP2EMC_1TO2_S0_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_AUDCP2EMC_1TO2_S0_LP_EB                                        0x0001
#define MASK_AON_APB_AUDCP2EMC_1TO2_S1_LP_SYNC_SEL                                  0x80000000
#define MASK_AON_APB_AUDCP2EMC_1TO2_S1_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_AUDCP2EMC_1TO2_S1_LP_EB                                        0x0001
#define MASK_AON_APB_PSCP2EMC_1TO2_M0_LP_SYNC_SEL                                   0x80000000
#define MASK_AON_APB_PSCP2EMC_1TO2_M0_LP_NUM                                        0x1FFFE
#define MASK_AON_APB_PSCP2EMC_1TO2_M0_LP_EB                                         0x0001
#define MASK_AON_APB_PSCP2EMC_1TO2_S0_LP_SYNC_SEL                                   0x80000000
#define MASK_AON_APB_PSCP2EMC_1TO2_S0_LP_NUM                                        0x1FFFE
#define MASK_AON_APB_PSCP2EMC_1TO2_S0_LP_EB                                         0x0001
#define MASK_AON_APB_PSCP2EMC_1TO2_S1_LP_SYNC_SEL                                   0x80000000
#define MASK_AON_APB_PSCP2EMC_1TO2_S1_LP_NUM                                        0x1FFFE
#define MASK_AON_APB_PSCP2EMC_1TO2_S1_LP_EB                                         0x0001
#define MASK_AON_APB_PSCP_ACC2EMC_1TO2_M0_LP_SYNC_SEL                               0x80000000
#define MASK_AON_APB_PSCP_ACC2EMC_1TO2_M0_LP_NUM                                    0x1FFFE
#define MASK_AON_APB_PSCP_ACC2EMC_1TO2_M0_LP_EB                                     0x0001
#define MASK_AON_APB_PSCP_ACC2EMC_1TO2_S0_LP_SYNC_SEL                               0x80000000
#define MASK_AON_APB_PSCP_ACC2EMC_1TO2_S0_LP_NUM                                    0x1FFFE
#define MASK_AON_APB_PSCP_ACC2EMC_1TO2_S0_LP_EB                                     0x0001
#define MASK_AON_APB_PSCP_ACC2EMC_1TO2_S1_LP_SYNC_SEL                               0x80000000
#define MASK_AON_APB_PSCP_ACC2EMC_1TO2_S1_LP_NUM                                    0x1FFFE
#define MASK_AON_APB_PSCP_ACC2EMC_1TO2_S1_LP_EB                                     0x0001
#define MASK_AON_APB_PHYCP2EMC_1TO2_M0_LP_SYNC_SEL                                  0x80000000
#define MASK_AON_APB_PHYCP2EMC_1TO2_M0_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_PHYCP2EMC_1TO2_M0_LP_EB                                        0x0001
#define MASK_AON_APB_PHYCP2EMC_1TO2_S0_LP_SYNC_SEL                                  0x80000000
#define MASK_AON_APB_PHYCP2EMC_1TO2_S0_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_PHYCP2EMC_1TO2_S0_LP_EB                                        0x0001
#define MASK_AON_APB_PHYCP2EMC_1TO2_S1_LP_SYNC_SEL                                  0x80000000
#define MASK_AON_APB_PHYCP2EMC_1TO2_S1_LP_NUM                                       0x1FFFE
#define MASK_AON_APB_PHYCP2EMC_1TO2_S1_LP_EB                                        0x0001
#define MASK_AON_APB_PHYCP_ACC2EMC_1TO2_M0_LP_SYNC_SEL                              0x80000000
#define MASK_AON_APB_PHYCP_ACC2EMC_1TO2_M0_LP_NUM                                   0x1FFFE
#define MASK_AON_APB_PHYCP_ACC2EMC_1TO2_M0_LP_EB                                    0x0001
#define MASK_AON_APB_PHYCP_ACC2EMC_1TO2_S0_LP_SYNC_SEL                              0x80000000
#define MASK_AON_APB_PHYCP_ACC2EMC_1TO2_S0_LP_NUM                                   0x1FFFE
#define MASK_AON_APB_PHYCP_ACC2EMC_1TO2_S0_LP_EB                                    0x0001
#define MASK_AON_APB_PHYCP_ACC2EMC_1TO2_S1_LP_SYNC_SEL                              0x80000000
#define MASK_AON_APB_PHYCP_ACC2EMC_1TO2_S1_LP_NUM                                   0x1FFFE
#define MASK_AON_APB_PHYCP_ACC2EMC_1TO2_S1_LP_EB                                    0x0001
#define MASK_AON_APB_PHYCP_DBUF2EMC_1TO2_M0_LP_SYNC_SEL                             0x80000000
#define MASK_AON_APB_PHYCP_DBUF2EMC_1TO2_M0_LP_NUM                                  0x1FFFE
#define MASK_AON_APB_PHYCP_DBUF2EMC_1TO2_M0_LP_EB                                   0x0001
#define MASK_AON_APB_PHYCP_DBUF2EMC_1TO2_S0_LP_SYNC_SEL                             0x80000000
#define MASK_AON_APB_PHYCP_DBUF2EMC_1TO2_S0_LP_NUM                                  0x1FFFE
#define MASK_AON_APB_PHYCP_DBUF2EMC_1TO2_S0_LP_EB                                   0x0001
#define MASK_AON_APB_PHYCP_DBUF2EMC_1TO2_S1_LP_SYNC_SEL                             0x80000000
#define MASK_AON_APB_PHYCP_DBUF2EMC_1TO2_S1_LP_NUM                                  0x1FFFE
#define MASK_AON_APB_PHYCP_DBUF2EMC_1TO2_S1_LP_EB                                   0x0001
#define MASK_AON_APB_ETH2EMC_1TO2_M0_LP_SYNC_SEL                                    0x80000000
#define MASK_AON_APB_ETH2EMC_1TO2_M0_LP_NUM                                         0x1FFFE
#define MASK_AON_APB_ETH2EMC_1TO2_M0_LP_EB                                          0x0001
#define MASK_AON_APB_ETH2EMC_1TO2_S0_LP_SYNC_SEL                                    0x80000000
#define MASK_AON_APB_ETH2EMC_1TO2_S0_LP_NUM                                         0x1FFFE
#define MASK_AON_APB_ETH2EMC_1TO2_S0_LP_EB                                          0x0001
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL0                                         0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL1                                         0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL2                                         0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL3                                         0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL4                                         0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL5                                         0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL6                                         0xFFFFFFFF
#define MASK_AON_APB_APCPU_INT_ENABLE_CTRL7                                         0xFFFFFFFF
#define MASK_AON_APB_SDIO0_EMMC_PROT_CLK_32K                                        0x400000
#define MASK_AON_APB_SDIO0_EMMC_CARD_PRESENT_32K                                    0x200000
#define MASK_AON_APB_SDIO0_EMMC_CARD_PROTECT_32K                                    0x100000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_PRESENT_32K                                 0x80000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DEB_EN_32K                                  0x40000
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DBNC_THD_32K                                0x3FC00
#define MASK_AON_APB_SDIO0_EMMC_BATTERY_DBNC_EN_32K                                 0x0200
#define MASK_AON_APB_SDIO0_EMMC_CARDDET_DBNC_THD_32K                                0x01FE
#define MASK_AON_APB_SDIO0_EMMC_CARDDET_DBNC_EN_32K                                 0x0001
#define MASK_AON_APB_SDIO1_EMMC_PROT_CLK_32K                                        0x400000
#define MASK_AON_APB_SDIO1_EMMC_CARD_PRESENT_32K                                    0x200000
#define MASK_AON_APB_SDIO1_EMMC_CARD_PROTECT_32K                                    0x100000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_PRESENT_32K                                 0x80000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DEB_EN_32K                                  0x40000
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DBNC_THD_32K                                0x3FC00
#define MASK_AON_APB_SDIO1_EMMC_BATTERY_DBNC_EN_32K                                 0x0200
#define MASK_AON_APB_SDIO1_EMMC_CARDDET_DBNC_THD_32K                                0x01FE
#define MASK_AON_APB_SDIO1_EMMC_CARDDET_DBNC_EN_32K                                 0x0001
#define MASK_AON_APB_EMMC_EMMC_PROT_CLR_32K                                         0x400000
#define MASK_AON_APB_EMMC_EMMC_CARD_PRESENT_32K                                     0x200000
#define MASK_AON_APB_EMMC_EMMC_CARD_PROTECT_32K                                     0x100000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_PRESENT_32K                                  0x80000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DEB_EN_32K                                   0x40000
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DBNC_THD_32K                                 0x3FC00
#define MASK_AON_APB_EMMC_EMMC_BATTERY_DBNC_EN_32K                                  0x0200
#define MASK_AON_APB_EMMC_EMMC_CARDDET_DBNC_THD_32K                                 0x01FE
#define MASK_AON_APB_EMMC_EMMC_CARDDET_DBNC_EN_32K                                  0x0001
#define MASK_AON_APB_ETH2EMC_1TO2_S1_LP_SYNC_SEL                                    0x80000000
#define MASK_AON_APB_ETH2EMC_1TO2_S1_LP_NUM                                         0x1FFFE
#define MASK_AON_APB_ETH2EMC_1TO2_S1_LP_EB                                          0x0001
#define MASK_AON_APB_IPA2EMC_1TO2_M0_LP_SYNC_SEL                                    0x80000000
#define MASK_AON_APB_IPA2EMC_1TO2_M0_LP_NUM                                         0x1FFFE
#define MASK_AON_APB_IPA2EMC_1TO2_M0_LP_EB                                          0x0001
#define MASK_AON_APB_IPA2EMC_1TO2_S0_LP_SYNC_SEL                                    0x80000000
#define MASK_AON_APB_IPA2EMC_1TO2_S0_LP_NUM                                         0x1FFFE
#define MASK_AON_APB_IPA2EMC_1TO2_S0_LP_EB                                          0x0001
#define MASK_AON_APB_IPA2EMC_1TO2_S1_LP_SYNC_SEL                                    0x80000000
#define MASK_AON_APB_IPA2EMC_1TO2_S1_LP_NUM                                         0x1FFFE
#define MASK_AON_APB_IPA2EMC_1TO2_S1_LP_EB                                          0x0001
#define MASK_AON_APB_PCIE2EMC_2TO2_M0_LP_SYNC_SEL                                   0x80000000
#define MASK_AON_APB_PCIE2EMC_2TO2_M0_LP_NUM                                        0x1FFFE
#define MASK_AON_APB_PCIE2EMC_2TO2_M0_LP_EB                                         0x0001
#define MASK_AON_APB_PCIE2EMC_2TO2_M1_LP_SYNC_SEL                                   0x80000000
#define MASK_AON_APB_PCIE2EMC_2TO2_M1_LP_NUM                                        0x1FFFE
#define MASK_AON_APB_PCIE2EMC_2TO2_M1_LP_EB                                         0x0001
#define MASK_AON_APB_PCIE2EMC_2TO2_S0_LP_SYNC_SEL                                   0x80000000
#define MASK_AON_APB_PCIE2EMC_2TO2_S0_LP_NUM                                        0x1FFFE
#define MASK_AON_APB_PCIE2EMC_2TO2_S0_LP_EB                                         0x0001
#define MASK_AON_APB_PCIE2EMC_2TO2_S1_LP_SYNC_SEL                                   0x80000000
#define MASK_AON_APB_PCIE2EMC_2TO2_S1_LP_NUM                                        0x1FFFE
#define MASK_AON_APB_PCIE2EMC_2TO2_S1_LP_EB                                         0x0001
#define MASK_AON_APB_PCIE2EMC_2TO2_MAIN_LP_SYNC_SEL                                 0x80000000
#define MASK_AON_APB_PCIE2EMC_2TO2_MAIN_LP_NUM                                      0x1FFFE
#define MASK_AON_APB_PCIE2EMC_2TO2_MAIN_LP_EB                                       0x0001
#define MASK_AON_APB_SIM1_DETECT_DBNC_SEL                                           0x0002
#define MASK_AON_APB_SIM0_DETECT_DBNC_SEL                                           0x0001
#define MASK_AON_APB_AP_WDG_RST_FLAG                                                0x0040
#define MASK_AON_APB_PSCP_WDG_RST_FLAG                                              0x0020
#define MASK_AON_APB_PHYCP_LTE_WDG_RST_FLAG                                         0x0010
#define MASK_AON_APB_AUDCP_WDG_RST_FLAG                                             0x0004
#define MASK_AON_APB_APCPU_WDG_RST_FLAG                                             0x0002
#define MASK_AON_APB_SEC_WDG_RST_FLAG                                               0x0001
#define MASK_AON_APB_BOND_OPTION0                                                   0xFFFFFFFF
#define MASK_AON_APB_BOND_OPTION1                                                   0xFFFFFFFF
#define MASK_AON_APB_RES_REG0                                                       0xFFFFFFFF
#define MASK_AON_APB_RES_REG1                                                       0xFFFFFFFF
#define MASK_AON_APB_ANA_INT_POL_SEL0                                               0x0001
#define MASK_AON_APB_REC_26MHZ_0_BUF_PD                                             0x0100
#define MASK_AON_APB_TSN_EN                                                         0x0001
#define MASK_AON_APB_ETH_PG_RESET                                                   0x0002
#define MASK_AON_APB_IPA_PG_RESET                                                   0x0001
#define MASK_AON_APB_LEAKAGE_MAGIC_WORD                                             0xFFFFFFFF
#define MASK_AON_APB_LEAKAGE_SWITCH                                                 0x0001
#define MASK_AON_APB_FUNC_TEST_BOOT_ADDR                                            0xFFFFFFFF
#define MASK_AON_APB_CGM_RESCUE                                                     0xFFFFFFFF
#define MASK_AON_APB_DPLL0_DATA_OUT_TOPHY_PD                                        0x80000000
#define MASK_AON_APB_DPLL1_DATA_OUT_TOPHY_PD                                        0x40000000
#define MASK_AON_APB_DPLL2_DATA_OUT_TOPHY_PD                                        0x20000000
#define MASK_AON_APB_HW_DESKEW_PLL_PD_DEFAULT                                       0x10000000
#define MASK_AON_APB_PCIE0_PHY_MPLLA_STATE                                          0x8000000
#define MASK_AON_APB_PCIE0_PHY_MPLLB_STATE                                          0x4000000
#define MASK_AON_APB_PCIE0_PHY_PCS_PWR_EN                                           0x2000000
#define MASK_AON_APB_PCIE0_PHY_UPCS_PWR_EN                                          0x1000000
#define MASK_AON_APB_PCIE0_PHY_PMA_PWR_EN                                           0x800000
#define MASK_AON_APB_PCIE0_PHY_ANA_PWR_EN_SOC                                       0x400000
#define MASK_AON_APB_PCIE0_PHY_TEST_POWERDOWN_SOC                                   0x200000
#define MASK_AON_APB_PCIE0_PHY_TEST_POWERDOWN                                       0x100000
#define MASK_AON_APB_PCIE0PLLV_PD                                                   0x80000
#define MASK_AON_APB_RG_PCIEPLLV0_PD                                                0x40000
#define MASK_AON_APB_PCIE1_PHY_MPLLA_STATE                                          0x20000
#define MASK_AON_APB_PCIE1_PHY_MPLLB_STATE                                          0x10000
#define MASK_AON_APB_PCIE1_PHY_PCS_PWR_EN                                           0x8000
#define MASK_AON_APB_PCIE1_PHY_UPCS_PWR_EN                                          0x4000
#define MASK_AON_APB_PCIE1_PHY_PMA_PWR_EN                                           0x2000
#define MASK_AON_APB_PCIE1_PHY_ANA_PWR_EN_SOC                                       0x1000
#define MASK_AON_APB_PCIE1_PHY_TEST_POWERDOWN_SOC                                   0x0800
#define MASK_AON_APB_PCIE1_PHY_TEST_POWERDOWN                                       0x0400
#define MASK_AON_APB_PCIE1PLLV_PD                                                   0x0200
#define MASK_AON_APB_RG_PCIEPLLV1_PD                                                0x0100
#define MASK_AON_APB_USB31_PHY_MPLLA_STATE                                          0x0080
#define MASK_AON_APB_USB31_PHY_MPLLB_STATE                                          0x0040
#define MASK_AON_APB_USB31_PHY_PCS_PWR_EN                                           0x0020
#define MASK_AON_APB_USB31_PHY_UPCS_PWR_EN                                          0x0010
#define MASK_AON_APB_USB31_PHY_PMA_PWR_EN                                           0x0008
#define MASK_AON_APB_USB31_PHY_ANA_PWR_EN_SOC                                       0x0004
#define MASK_AON_APB_USB3_PHY_TEST_POWERDOWN                                        0x0002
#define MASK_AON_APB_USB31PLLV_PD                                                   0x0001
#define MASK_AON_APB_XTLBUF1_PD                                                     0x100000
#define MASK_AON_APB_ANALOG_MPLL_LIT_SCU_THM_TOP_MPLLLIT_PD                         0x80000
#define MASK_AON_APB_ANALOG_MPLL_LIT_SCU_THM_TOP_MPLLSCU_PD                         0x40000
#define MASK_AON_APB_ANALOG_MPLL_LIT_SCU_THM_TOP_THM_PD                             0x20000
#define MASK_AON_APB_ANALOG_BB_TOP_AAPC_PD                                          0x10000
#define MASK_AON_APB_ANALOG_BB_TOP_RPLL_PD                                          0x8000
#define MASK_AON_APB_ANALOG_BB_TOP_REC_52MHZ_BUF_PD                                 0x4000
#define MASK_AON_APB_ANALOG_EFUSE8K_EFS_PD                                          0x2000
#define MASK_AON_APB_ANALOG_PLL_PAT_TOP_TGPLL_PD                                    0x1000
#define MASK_AON_APB_ANALOG_PLL_PAT_TOP_PSCPR8PLL_PD                                0x0800
#define MASK_AON_APB_ANALOG_PLL_PAT_TOP_V4NRPLL_PD                                  0x0400
#define MASK_AON_APB_ANALOG_PLL_TOP_GPLL_PD                                         0x0200
#define MASK_AON_APB_ANALOG_PLL_TOP_DFTPLL_PD                                       0x0100
#define MASK_AON_APB_ANALOG_PLL_TOP_TSNPLL_PD                                       0x0080
#define MASK_AON_APB_ANALOG_PLL_TOP_AUDPLL_PD                                       0x0040
#define MASK_AON_APB_ANALOG_PLL_TOP_PHYCPR8PLL_PD                                   0x0020
#define MASK_AON_APB_ANALOG_THM_THM_PD                                              0x0010
#define MASK_AON_APB_AON_ANALOG_USB20_USB20_PS_PD_S                                 0x0008
#define MASK_AON_APB_AON_ANALOG_USB20_USB20_PS_PD_L                                 0x0004
#define MASK_AON_APB_IPA_ANALOG_USB20_USB20_PS_PD_S                                 0x0002
#define MASK_AON_APB_IPA_ANALOG_USB20_USB20_PS_PD_L                                 0x0001
#define MASK_AON_APB_XGE2AON_STATE                                                  0xFFFF
#define MASK_AON_APB_SP_INT_REQ_WAKEUP_EN_31_0B                                     0xFFFFFFFF
#define MASK_AON_APB_SP_INT_REQ_WAKEUP_EN_63_32B                                    0xFFFFFFFF
#define MASK_AON_APB_SP_INT_REQ_WAKEUP_EN_95_64B                                    0xFFFFFFFF
#define MASK_AON_APB_SP_INT_REQ_WAKEUP_EN_NMI                                       0x80000000
#define MASK_AON_APB_SP_INT_REQ_WAKEUP_EN_126_96B                                   0x7FFFFFFF
#define MASK_AON_APB_EMMC_LDO_POWER_OFF_DELAY                                       0x0800
#define MASK_AON_APB_SDIO1_LDO_POWER_OFF_DELAY                                      0x0200
#define MASK_AON_APB_SDIO0_LDO_POWER_OFF_DELAY                                      0x0100
#define MASK_AON_APB_EMMC_LDO_POWER_OFF                                             0x0080
#define MASK_AON_APB_SDIO1_LDO_POWER_OFF                                            0x0020
#define MASK_AON_APB_SDIO0_LDO_POWER_OFF                                            0x0010
#define MASK_AON_APB_EMMC_IO_POWER_OFF                                              0x0008
#define MASK_AON_APB_SDIO1_IO_POWER_OFF                                             0x0002
#define MASK_AON_APB_SDIO0_IO_POWER_OFF                                             0x0001
#define MASK_AON_APB_EMMC_BATTERY_RMLDO_EN                                          0x0080
#define MASK_AON_APB_EMMC_CARD_RMLDO_EN                                             0x0040
#define MASK_AON_APB_SDIO1_BATTERY_RMLDO_EN                                         0x0008
#define MASK_AON_APB_SDIO1_CARD_RMLDO_EN                                            0x0004
#define MASK_AON_APB_SDIO0_BATTERY_RMLDO_EN                                         0x0002
#define MASK_AON_APB_SDIO0_CARD_RMLDO_EN                                            0x0001
#define MASK_AON_APB_SCC_DBG_BUS                                                    0xFFFFFFFF
#define MASK_AON_APB_RFSPI_SEL_AON_RFSPI                                            0x0001
#define MASK_AON_APB_PHYCP_FUNC_CTRL                                                0xFFFFFFFF
#define MASK_AON_APB_CLK_STABLE_TIME_RCO100M                                        0xFF0000
#define MASK_AON_APB_CLK_STABLE_TIME_RCO60M                                         0xFF00
#define MASK_AON_APB_CLK_STABLE_TIME_RCO6M                                          0x00FF
#define MASK_AON_APB_RPLL_CP_OFFSET_REG                                             0xE0000000
#define MASK_AON_APB_RPLL_LDO_TRIM_REG                                              0x1E000000
#define MASK_AON_APB_RPLL_ICP_REG                                                   0x1E00000
#define MASK_AON_APB_RPLL_REF_SEL_REG                                               0x180000
#define MASK_AON_APB_RPLL_LPF_REG                                                   0x70000
#define MASK_AON_APB_RPLL_RESERVED_REG                                              0xFFFF
#define MASK_AON_APB_RPLL_SSC_CTRL                                                  0x00FF
#define MASK_AON_APB_RPLL_POSTDIV_REG                                               0x600000
#define MASK_AON_APB_RPLL_26M_DIV_REG                                               0x1FC000
#define MASK_AON_APB_RPLL_N_REG                                                     0x3FF8
#define MASK_AON_APB_RPLL_DIV_S_REG                                                 0x0004
#define MASK_AON_APB_RPLL_MOD_EN_REG                                                0x0002
#define MASK_AON_APB_RPLL_SDM_EN_REG                                                0x0001
#define MASK_AON_APB_RPLL_KINT_REG                                                  0x7FFFFF00
#define MASK_AON_APB_RPLL_NINT_REG                                                  0x00FF
#define MASK_AON_APB_RPLL_CTRL_ARRARY_SEL_BB_SW                                     0x10000
#define MASK_AON_APB_RPLL_CTRL_ARRARY_SEL_AON_APB                                   0x0001
#define MASK_AON_APB_PSCP_CP_TW_CTL                                                 0x0002
#define MASK_AON_APB_PSCP_CP_TW_BUS_CTRL                                            0x0001
#define MASK_AON_APB_PSCP_BOOT_VECTOR_16_10                                         0x1FC00
#define MASK_AON_APB_CGM_APB_ADI_MST_AUTO_SEL                                       0x80000000
#define MASK_AON_APB_CGM_APB_ANA_REG_AUTO_SEL                                       0x40000000
#define MASK_AON_APB_CGM_APB_APCPU_TS_AUTO_SEL                                      0x20000000
#define MASK_AON_APB_CGM_APB_PIN_REG_AUTO_SEL                                       0x10000000
#define MASK_AON_APB_CGM_APB_SYS_FRT_AUTO_SEL                                       0x8000000
#define MASK_AON_APB_CGM_APB_AP_SYST_AUTO_SEL                                       0x4000000
#define MASK_AON_APB_CGM_APB_AP_TMR0_AUTO_SEL                                       0x2000000
#define MASK_AON_APB_CGM_APB_AP_TMR1_AUTO_SEL                                       0x1000000
#define MASK_AON_APB_CGM_APB_AP_TMR2_AUTO_SEL                                       0x800000
#define MASK_AON_APB_CGM_APB_BUSMON_AUTO_SEL                                        0x400000
#define MASK_AON_APB_CGM_APB_BSMTMR_PUB0_AUTO_SEL                                   0x200000
#define MASK_AON_APB_CGM_APB_BSMTMR_PUB1_AUTO_SEL                                   0x100000
#define MASK_AON_APB_CGM_APB_BSMTMR_PUB2_AUTO_SEL                                   0x80000
#define MASK_AON_APB_CGM_APB_BSMTMR_IPA_AUTO_SEL                                    0x40000
#define MASK_AON_APB_CGM_APB_CPALL_EIC0_AUTO_SEL                                    0x20000
#define MASK_AON_APB_CGM_APB_CPALL_EIC1_AUTO_SEL                                    0x10000
#define MASK_AON_APB_CGM_APB_EFUSE_AUTO_SEL                                         0x8000
#define MASK_AON_APB_CGM_APB_AON_EIC0_AUTO_SEL                                      0x4000
#define MASK_AON_APB_CGM_APB_AON_EIC1_AUTO_SEL                                      0x2000
#define MASK_AON_APB_CGM_APB_AON_EIC2_AUTO_SEL                                      0x1000
#define MASK_AON_APB_CGM_APB_AON_EIC3_AUTO_SEL                                      0x0800
#define MASK_AON_APB_CGM_APB_AON_EIC4_AUTO_SEL                                      0x0400
#define MASK_AON_APB_CGM_APB_AON_EIC5_AUTO_SEL                                      0x0200
#define MASK_AON_APB_CGM_APB_AON_EIC6_AUTO_SEL                                      0x0100
#define MASK_AON_APB_CGM_APB_GPIO_AUTO_SEL                                          0x0080
#define MASK_AON_APB_CGM_APB_IIS_MST_AUTO_SEL                                       0x0040
#define MASK_AON_APB_CGM_APB_AP_INTC0_AUTO_SEL                                      0x0020
#define MASK_AON_APB_CGM_APB_AP_INTC1_AUTO_SEL                                      0x0010
#define MASK_AON_APB_CGM_APB_AP_INTC2_AUTO_SEL                                      0x0008
#define MASK_AON_APB_CGM_APB_AP_INTC3_AUTO_SEL                                      0x0004
#define MASK_AON_APB_CGM_APB_AP_INTC4_AUTO_SEL                                      0x0002
#define MASK_AON_APB_CGM_APB_AP_INTC5_AUTO_SEL                                      0x0001
#define MASK_AON_APB_CGM_APB_AP_INTC6_AUTO_SEL                                      0x80000000
#define MASK_AON_APB_CGM_APB_AP_INTC7_AUTO_SEL                                      0x40000000
#define MASK_AON_APB_CGM_APB_PHYCP_INTC_AUTO_SEL                                    0x20000000
#define MASK_AON_APB_CGM_APB_PSCP_INTC_AUTO_SEL                                     0x10000000
#define MASK_AON_APB_CGM_APB_AUDCP_INTC_AUTO_SEL                                    0x8000000
#define MASK_AON_APB_CGM_APB_KPD_AUTO_SEL                                           0x4000000
#define MASK_AON_APB_CGM_APB_MAINBOX_AUTO_SEL                                       0x2000000
#define MASK_AON_APB_CGM_APB_PSCP_SYST_AUTO_SEL                                     0x1000000
#define MASK_AON_APB_CGM_APB_PSCP_TMR_AUTO_SEL                                      0x800000
#define MASK_AON_APB_CGM_APB_PSCP_WDG_AUTO_SEL                                      0x400000
#define MASK_AON_APB_CGM_APB_PWM_TIMER_AUTO_SEL                                     0x200000
#define MASK_AON_APB_CGM_APB_SCC_AUTO_SEL                                           0x100000
#define MASK_AON_APB_CGM_APB_THM0_AUTO_SEL                                          0x80000
#define MASK_AON_APB_CGM_APB_THM1_AUTO_SEL                                          0x40000
#define MASK_AON_APB_CGM_APB_AP_UART_AUTO_SEL                                       0x10000
#define MASK_AON_APB_CGM_APB_AON_TMR_AUTO_SEL                                       0x8000
#define MASK_AON_APB_CGM_APB_AP_WDG_AUTO_SEL                                        0x4000
#define MASK_AON_APB_CGM_APB_APCPU_WDG_AUTO_SEL                                     0x2000
#define MASK_AON_APB_CGM_APB_SEC_32K_DET_AUTO_SEL                                   0x1000
#define MASK_AON_APB_CGM_APB_SEC_CNT_AUTO_SEL                                       0x0800
#define MASK_AON_APB_CGM_APB_SEC_EIC_AUTO_SEL                                       0x0400
#define MASK_AON_APB_CGM_APB_SEC_GPIO_AUTO_SEL                                      0x0200
#define MASK_AON_APB_CGM_APB_SEC_TMR_AUTO_SEL                                       0x0100
#define MASK_AON_APB_CGM_APB_SEC_TZPC_AUTO_SEL                                      0x0080
#define MASK_AON_APB_CGM_APB_SEC_WDG_AUTO_SEL                                       0x0040
#define MASK_AON_APB_CGM_APB_SPINLK_AUTO_SEL                                        0x0020
#define MASK_AON_APB_CGM_APB_BB_SW_RFSPI_MST_AUTO_SEL                               0x0010
#define MASK_AON_APB_CGM_APB_AON_SW_RFFE_AUTO_SEL                                   0x0008
#define MASK_AON_APB_CGM_APB_PSCP_SIM0_AUTO_SEL                                     0x0004
#define MASK_AON_APB_CGM_APB_PSCP_SIM1_AUTO_SEL                                     0x0002
#define MASK_AON_APB_CGM_APB_ASE_AUTO_SEL                                           0x0001
#define MASK_AON_APB_CGM_APB_RFTI_AUTO_SEL                                          0x80000000
#define MASK_AON_APB_CGM_RTC_SYS_FRT_AUTO_SEL                                       0x40000000
#define MASK_AON_APB_CGM_RTC_AP_SYST_AUTO_SEL                                       0x20000000
#define MASK_AON_APB_CGM_RTC_AP_TMR0_AUTO_SEL                                       0x10000000
#define MASK_AON_APB_CGM_RTC_AP_TMR1_AUTO_SEL                                       0x8000000
#define MASK_AON_APB_CGM_RTC_AP_TMR2_AUTO_SEL                                       0x4000000
#define MASK_AON_APB_CGM_RTC_CPALL_EIC0_AUTO_SEL                                    0x2000000
#define MASK_AON_APB_CGM_RTC_CPALL_EIC1_AUTO_SEL                                    0x1000000
#define MASK_AON_APB_CGM_RTC_AON_EIC0_AUTO_SEL                                      0x800000
#define MASK_AON_APB_CGM_RTC_AON_EIC1_AUTO_SEL                                      0x400000
#define MASK_AON_APB_CGM_RTC_AON_EIC2_AUTO_SEL                                      0x200000
#define MASK_AON_APB_CGM_RTC_AON_EIC3_AUTO_SEL                                      0x100000
#define MASK_AON_APB_CGM_RTC_AON_EIC4_AUTO_SEL                                      0x80000
#define MASK_AON_APB_CGM_RTC_AON_EIC5_AUTO_SEL                                      0x40000
#define MASK_AON_APB_CGM_RTC_AON_EIC6_AUTO_SEL                                      0x20000
#define MASK_AON_APB_CGM_RTC_KPD_AUTO_SEL                                           0x10000
#define MASK_AON_APB_CGM_RTC_PSCP_SYST_AUTO_SEL                                     0x8000
#define MASK_AON_APB_CGM_RTC_PSCP_TMR_AUTO_SEL                                      0x4000
#define MASK_AON_APB_CGM_RTC_ARCH_AUTO_SEL                                          0x2000
#define MASK_AON_APB_CGM_RTC_PSCP_WDG_AUTO_SEL                                      0x1000
#define MASK_AON_APB_CGM_RTC_AON_TMR_AUTO_SEL                                       0x0800
#define MASK_AON_APB_CGM_RTC_AP_WDG_AUTO_SEL                                        0x0400
#define MASK_AON_APB_CGM_RTC_APCPU_WDG_AUTO_SEL                                     0x0200
#define MASK_AON_APB_CGM_RTC_SEC_CNT_AUTO_SEL                                       0x0100
#define MASK_AON_APB_CGM_RTC_SEC_EIC_AUTO_SEL                                       0x0080
#define MASK_AON_APB_CGM_RTC_SEC_TMR_AUTO_SEL                                       0x0040
#define MASK_AON_APB_CGM_RTC_SEC_WDG_AUTO_SEL                                       0x0020
#define MASK_AON_APB_CGM_RTCDV5_CPALL0_AUTO_SEL                                     0x0010
#define MASK_AON_APB_CGM_RTCDV5_CPALL1_AUTO_SEL                                     0x0008
#define MASK_AON_APB_CGM_RTCDV5_SEC_EIC_AUTO_SEL                                    0x0004
#define MASK_AON_APB_CGM_RTCDV5_EIC0_AUTO_SEL                                       0x0002
#define MASK_AON_APB_CGM_RTCDV5_EIC1_AUTO_SEL                                       0x0001
#define MASK_AON_APB_CGM_RTCDV5_EIC2_AUTO_SEL                                       0x8000
#define MASK_AON_APB_CGM_RTCDV5_EIC3_AUTO_SEL                                       0x4000
#define MASK_AON_APB_CGM_RTCDV5_EIC4_AUTO_SEL                                       0x2000
#define MASK_AON_APB_CGM_RTCDV5_EIC5_AUTO_SEL                                       0x1000
#define MASK_AON_APB_CGM_RTCDV5_EIC6_AUTO_SEL                                       0x0800
#define MASK_AON_APB_CGM_26M_AP_TMR0_AUTO_SEL                                       0x0400
#define MASK_AON_APB_CGM_26M_AP_TMR1_AUTO_SEL                                       0x0200
#define MASK_AON_APB_CGM_26M_AP_TMR2_AUTO_SEL                                       0x0100
#define MASK_AON_APB_CGM_26M_BSMTMR_PUB0_AUTO_SEL                                   0x0080
#define MASK_AON_APB_CGM_26M_BSMTMR_PUB1_AUTO_SEL                                   0x0040
#define MASK_AON_APB_CGM_26M_BSMTMR_PUB2_AUTO_SEL                                   0x0020
#define MASK_AON_APB_CGM_26M_BSMTMR_IPA_AUTO_SEL                                    0x0010
#define MASK_AON_APB_CGM_26M_PSCP_TMR_AUTO_SEL                                      0x0008
#define MASK_AON_APB_CGM_26M_AON_TMR_AUTO_SEL                                       0x0004
#define MASK_AON_APB_CGM_26M_SEC_TMR_AUTO_SEL                                       0x0002
#define MASK_AON_APB_CGM_26M_RTC100M_CAL_AUTO_SEL                                   0x0001
#define MASK_AON_APB_CGM_APB_ADI_MST_FORCE_OFF                                      0x80000000
#define MASK_AON_APB_CGM_APB_ANA_REG_FORCE_OFF                                      0x40000000
#define MASK_AON_APB_CGM_APB_APCPU_TS_FORCE_OFF                                     0x20000000
#define MASK_AON_APB_CGM_APB_PIN_REG_FORCE_OFF                                      0x10000000
#define MASK_AON_APB_CGM_APB_SYS_FRT_FORCE_OFF                                      0x8000000
#define MASK_AON_APB_CGM_APB_AP_SYST_FORCE_OFF                                      0x4000000
#define MASK_AON_APB_CGM_APB_AP_TMR0_FORCE_OFF                                      0x2000000
#define MASK_AON_APB_CGM_APB_AP_TMR1_FORCE_OFF                                      0x1000000
#define MASK_AON_APB_CGM_APB_AP_TMR2_FORCE_OFF                                      0x800000
#define MASK_AON_APB_CGM_APB_BUSMON_FORCE_OFF                                       0x400000
#define MASK_AON_APB_CGM_APB_BSMTMR_PUB0_FORCE_OFF                                  0x200000
#define MASK_AON_APB_CGM_APB_BSMTMR_PUB1_FORCE_OFF                                  0x100000
#define MASK_AON_APB_CGM_APB_BSMTMR_PUB2_FORCE_OFF                                  0x80000
#define MASK_AON_APB_CGM_APB_BSMTMR_IPA_FORCE_OFF                                   0x40000
#define MASK_AON_APB_CGM_APB_CPALL_EIC0_FORCE_OFF                                   0x20000
#define MASK_AON_APB_CGM_APB_CPALL_EIC1_FORCE_OFF                                   0x10000
#define MASK_AON_APB_CGM_APB_EFUSE_FORCE_OFF                                        0x8000
#define MASK_AON_APB_CGM_APB_AON_EIC0_FORCE_OFF                                     0x4000
#define MASK_AON_APB_CGM_APB_AON_EIC1_FORCE_OFF                                     0x2000
#define MASK_AON_APB_CGM_APB_AON_EIC2_FORCE_OFF                                     0x1000
#define MASK_AON_APB_CGM_APB_AON_EIC3_FORCE_OFF                                     0x0800
#define MASK_AON_APB_CGM_APB_AON_EIC4_FORCE_OFF                                     0x0400
#define MASK_AON_APB_CGM_APB_AON_EIC5_FORCE_OFF                                     0x0200
#define MASK_AON_APB_CGM_APB_AON_EIC6_FORCE_OFF                                     0x0100
#define MASK_AON_APB_CGM_APB_GPIO_FORCE_OFF                                         0x0080
#define MASK_AON_APB_CGM_APB_IIS_MST_FORCE_OFF                                      0x0040
#define MASK_AON_APB_CGM_APB_AP_INTC0_FORCE_OFF                                     0x0020
#define MASK_AON_APB_CGM_APB_AP_INTC1_FORCE_OFF                                     0x0010
#define MASK_AON_APB_CGM_APB_AP_INTC2_FORCE_OFF                                     0x0008
#define MASK_AON_APB_CGM_APB_AP_INTC3_FORCE_OFF                                     0x0004
#define MASK_AON_APB_CGM_APB_AP_INTC4_FORCE_OFF                                     0x0002
#define MASK_AON_APB_CGM_APB_AP_INTC5_FORCE_OFF                                     0x0001
#define MASK_AON_APB_CGM_APB_AP_INTC6_FORCE_OFF                                     0x80000000
#define MASK_AON_APB_CGM_APB_AP_INTC7_FORCE_OFF                                     0x40000000
#define MASK_AON_APB_CGM_APB_PHYCP_INTC_FORCE_OFF                                   0x20000000
#define MASK_AON_APB_CGM_APB_PSCP_INTC_FORCE_OFF                                    0x10000000
#define MASK_AON_APB_CGM_APB_AUDCP_INTC_FORCE_OFF                                   0x8000000
#define MASK_AON_APB_CGM_APB_KPD_FORCE_OFF                                          0x4000000
#define MASK_AON_APB_CGM_APB_MAINBOX_FORCE_OFF                                      0x2000000
#define MASK_AON_APB_CGM_APB_PSCP_SYST_FORCE_OFF                                    0x1000000
#define MASK_AON_APB_CGM_APB_PSCP_TMR_FORCE_OFF                                     0x800000
#define MASK_AON_APB_CGM_APB_PSCP_WDG_FORCE_OFF                                     0x400000
#define MASK_AON_APB_CGM_APB_PWM_TIMER_FORCE_OFF                                    0x200000
#define MASK_AON_APB_CGM_APB_SCC_FORCE_OFF                                          0x100000
#define MASK_AON_APB_CGM_APB_THM0_FORCE_OFF                                         0x80000
#define MASK_AON_APB_CGM_APB_THM1_FORCE_OFF                                         0x40000
#define MASK_AON_APB_CGM_APB_AP_UART_FORCE_OFF                                      0x10000
#define MASK_AON_APB_CGM_APB_AON_TMR_FORCE_OFF                                      0x8000
#define MASK_AON_APB_CGM_APB_AP_WDG_FORCE_OFF                                       0x4000
#define MASK_AON_APB_CGM_APB_APCPU_WDG_FORCE_OFF                                    0x2000
#define MASK_AON_APB_CGM_APB_SEC_32K_DET_FORCE_OFF                                  0x1000
#define MASK_AON_APB_CGM_APB_SEC_CNT_FORCE_OFF                                      0x0800
#define MASK_AON_APB_CGM_APB_SEC_EIC_FORCE_OFF                                      0x0400
#define MASK_AON_APB_CGM_APB_SEC_GPIO_FORCE_OFF                                     0x0200
#define MASK_AON_APB_CGM_APB_SEC_TMR_FORCE_OFF                                      0x0100
#define MASK_AON_APB_CGM_APB_SEC_TZPC_FORCE_OFF                                     0x0080
#define MASK_AON_APB_CGM_APB_SEC_WDG_FORCE_OFF                                      0x0040
#define MASK_AON_APB_CGM_APB_SPINLK_FORCE_OFF                                       0x0020
#define MASK_AON_APB_CGM_APB_BB_SW_RFSPI_MST_FORCE_OFF                              0x0010
#define MASK_AON_APB_CGM_APB_AON_SW_RFFE_FORCE_OFF                                  0x0008
#define MASK_AON_APB_CGM_APB_PSCP_SIM0_FORCE_OFF                                    0x0004
#define MASK_AON_APB_CGM_APB_PSCP_SIM1_FORCE_OFF                                    0x0002
#define MASK_AON_APB_CGM_APB_ASE_FORCE_OFF                                          0x0001
#define MASK_AON_APB_CGM_APB_RFTI_FORCE_OFF                                         0x80000000
#define MASK_AON_APB_CGM_RTC_SYS_FRT_FORCE_OFF                                      0x40000000
#define MASK_AON_APB_CGM_RTC_AP_SYST_FORCE_OFF                                      0x20000000
#define MASK_AON_APB_CGM_RTC_AP_TMR0_FORCE_OFF                                      0x10000000
#define MASK_AON_APB_CGM_RTC_AP_TMR1_FORCE_OFF                                      0x8000000
#define MASK_AON_APB_CGM_RTC_AP_TMR2_FORCE_OFF                                      0x4000000
#define MASK_AON_APB_CGM_RTC_CPALL_EIC0_FORCE_OFF                                   0x2000000
#define MASK_AON_APB_CGM_RTC_CPALL_EIC1_FORCE_OFF                                   0x1000000
#define MASK_AON_APB_CGM_RTC_AON_EIC0_FORCE_OFF                                     0x800000
#define MASK_AON_APB_CGM_RTC_AON_EIC1_FORCE_OFF                                     0x400000
#define MASK_AON_APB_CGM_RTC_AON_EIC2_FORCE_OFF                                     0x200000
#define MASK_AON_APB_CGM_RTC_AON_EIC3_FORCE_OFF                                     0x100000
#define MASK_AON_APB_CGM_RTC_AON_EIC4_FORCE_OFF                                     0x80000
#define MASK_AON_APB_CGM_RTC_AON_EIC5_FORCE_OFF                                     0x40000
#define MASK_AON_APB_CGM_RTC_AON_EIC6_FORCE_OFF                                     0x20000
#define MASK_AON_APB_CGM_RTC_KPD_FORCE_OFF                                          0x10000
#define MASK_AON_APB_CGM_RTC_PSCP_SYST_FORCE_OFF                                    0x8000
#define MASK_AON_APB_CGM_RTC_PSCP_TMR_FORCE_OFF                                     0x4000
#define MASK_AON_APB_CGM_RTC_ARCH_FORCE_OFF                                         0x2000
#define MASK_AON_APB_CGM_RTC_PSCP_WDG_FORCE_OFF                                     0x1000
#define MASK_AON_APB_CGM_RTC_AON_TMR_FORCE_OFF                                      0x0800
#define MASK_AON_APB_CGM_RTC_AP_WDG_FORCE_OFF                                       0x0400
#define MASK_AON_APB_CGM_RTC_APCPU_WDG_FORCE_OFF                                    0x0200
#define MASK_AON_APB_CGM_RTC_SEC_CNT_FORCE_OFF                                      0x0100
#define MASK_AON_APB_CGM_RTC_SEC_EIC_FORCE_OFF                                      0x0080
#define MASK_AON_APB_CGM_RTC_SEC_TMR_FORCE_OFF                                      0x0040
#define MASK_AON_APB_CGM_RTC_SEC_WDG_FORCE_OFF                                      0x0020
#define MASK_AON_APB_CGM_RTCDV5_CPALL0_FORCE_OFF                                    0x0010
#define MASK_AON_APB_CGM_RTCDV5_CPALL1_FORCE_OFF                                    0x0008
#define MASK_AON_APB_CGM_RTCDV5_SEC_EIC_FORCE_OFF                                   0x0004
#define MASK_AON_APB_CGM_RTCDV5_EIC0_FORCE_OFF                                      0x0002
#define MASK_AON_APB_CGM_RTCDV5_EIC1_FORCE_OFF                                      0x0001
#define MASK_AON_APB_CGM_RTCDV5_EIC2_FORCE_OFF                                      0x8000
#define MASK_AON_APB_CGM_RTCDV5_EIC3_FORCE_OFF                                      0x4000
#define MASK_AON_APB_CGM_RTCDV5_EIC4_FORCE_OFF                                      0x2000
#define MASK_AON_APB_CGM_RTCDV5_EIC5_FORCE_OFF                                      0x1000
#define MASK_AON_APB_CGM_RTCDV5_EIC6_FORCE_OFF                                      0x0800
#define MASK_AON_APB_CGM_26M_AP_TMR0_FORCE_OFF                                      0x0400
#define MASK_AON_APB_CGM_26M_AP_TMR1_FORCE_OFF                                      0x0200
#define MASK_AON_APB_CGM_26M_AP_TMR2_FORCE_OFF                                      0x0100
#define MASK_AON_APB_CGM_26M_BSMTMR_PUB0_FORCE_OFF                                  0x0080
#define MASK_AON_APB_CGM_26M_BSMTMR_PUB1_FORCE_OFF                                  0x0040
#define MASK_AON_APB_CGM_26M_BSMTMR_PUB2_FORCE_OFF                                  0x0020
#define MASK_AON_APB_CGM_26M_BSMTMR_IPA_FORCE_OFF                                   0x0010
#define MASK_AON_APB_CGM_26M_PSCP_TMR_FORCE_OFF                                     0x0008
#define MASK_AON_APB_CGM_26M_AON_TMR_FORCE_OFF                                      0x0004
#define MASK_AON_APB_CGM_26M_SEC_TMR_FORCE_OFF                                      0x0002
#define MASK_AON_APB_CGM_26M_RTC100M_CAL_FORCE_OFF                                  0x0001
#define MASK_AON_APB_GLB_BUS_CGM_GATE_AUTO_SEL                                      0xFFFFFFFF
#define MASK_AON_APB_GLB_BUS_CGM_GATE_FORCE_EN                                      0xFFFFFFFF
#define MASK_AON_APB_CAL6M_MODE_SEL                                                 0x40000000
#define MASK_AON_APB_RTC6M_CAL_CTL                                                  0x3FC00000
#define MASK_AON_APB_RTC6M_CAL_SEL                                                  0x200000
#define MASK_AON_APB_RTC6M_CAL_PRECISION                                            0x1FE000
#define MASK_AON_APB_RC6M_DIV                                                       0x0080
#define MASK_AON_APB_RC6M_CAL_DONE                                                  0x0040
#define MASK_AON_APB_RC6M_CAL_START                                                 0x0020
#define MASK_AON_APB_RC6M_ANA_SOFT_RST                                              0x0010
#define MASK_AON_APB_RF6M_CLK_DISABLE_TIME                                          0x000C
#define MASK_AON_APB_RC6M_FORCE_EN                                                  0x0002
#define MASK_AON_APB_RC6M_AUTO_GATE_EN                                              0x0001
#define MASK_AON_APB_RC6M_RTC_CTL                                                   0xFF00000
#define MASK_AON_APB_CAL_RCO6M_AUTO_GATE_EN                                         0x80000
#define MASK_AON_APB_RF6M_AUTO_CAL_INTERVAL                                         0x7FFFF
#define MASK_AON_APB_CAL60M_MODE_SEL                                                0x40000000
#define MASK_AON_APB_RTC60M_CAL_CTL                                                 0x3FC00000
#define MASK_AON_APB_RTC60M_CAL_SEL                                                 0x200000
#define MASK_AON_APB_RTC60M_CAL_PRECISION                                           0x1FE000
#define MASK_AON_APB_RC60M_DIV                                                      0x1F80
#define MASK_AON_APB_RC60M_CAL_DONE                                                 0x0040
#define MASK_AON_APB_RC60M_CAL_START                                                0x0020
#define MASK_AON_APB_RC60M_ANA_SOFT_RST                                             0x0010
#define MASK_AON_APB_RF60M_CLK_DISABLE_TIME                                         0x000C
#define MASK_AON_APB_RC60M_FORCE_EN                                                 0x0002
#define MASK_AON_APB_RC60M_AUTO_GATE_EN                                             0x0001
#define MASK_AON_APB_RC60M_RTC_CTL                                                  0x7F00000
#define MASK_AON_APB_RF60M_AUTO_CAL_INTERVAL                                        0x7FFFF
#define MASK_AON_APB_M6_ARURGENCY1                                                  0x8000
#define MASK_AON_APB_M6_AWURGENCY1                                                  0x4000
#define MASK_AON_APB_M6_ARURGENCY0                                                  0x2000
#define MASK_AON_APB_M6_AWURGENCY0                                                  0x1000
#define MASK_AON_APB_M7_ARURGENCY1                                                  0x0080
#define MASK_AON_APB_M7_AWURGENCY1                                                  0x0040
#define MASK_AON_APB_M7_ARURGENCY0                                                  0x0020
#define MASK_AON_APB_M7_AWURGENCY0                                                  0x0010
#define MASK_AON_APB_M5_ARURGENCY1                                                  0x0008
#define MASK_AON_APB_M5_AWURGENCY1                                                  0x0004
#define MASK_AON_APB_M5_ARURGENCY0                                                  0x0002
#define MASK_AON_APB_M5_AWURGENCY0                                                  0x0001
#define MASK_AON_APB_M6_AWQOS3                                                      0x80000000
#define MASK_AON_APB_M6_ARQOS3                                                      0x40000000
#define MASK_AON_APB_M6_AWQOS2                                                      0x20000000
#define MASK_AON_APB_M6_ARQOS2                                                      0x10000000
#define MASK_AON_APB_M6_AWQOS1                                                      0x8000000
#define MASK_AON_APB_M6_ARQOS1                                                      0x4000000
#define MASK_AON_APB_M6_AWQOS0                                                      0x2000000
#define MASK_AON_APB_M6_ARQOS0                                                      0x1000000
#define MASK_AON_APB_M7_AWQOS3                                                      0x8000
#define MASK_AON_APB_M7_ARQOS3                                                      0x4000
#define MASK_AON_APB_M7_AWQOS2                                                      0x2000
#define MASK_AON_APB_M7_ARQOS2                                                      0x1000
#define MASK_AON_APB_M7_AWQOS1                                                      0x0800
#define MASK_AON_APB_M7_ARQOS1                                                      0x0400
#define MASK_AON_APB_M7_AWQOS0                                                      0x0200
#define MASK_AON_APB_M7_ARQOS0                                                      0x0100
#define MASK_AON_APB_M5_AWQOS3                                                      0x0080
#define MASK_AON_APB_M5_ARQOS3                                                      0x0040
#define MASK_AON_APB_M5_AWQOS2                                                      0x0020
#define MASK_AON_APB_M5_ARQOS2                                                      0x0010
#define MASK_AON_APB_M5_AWQOS1                                                      0x0008
#define MASK_AON_APB_M5_ARQOS1                                                      0x0004
#define MASK_AON_APB_M5_AWQOS0                                                      0x0002
#define MASK_AON_APB_M5_ARQOS0                                                      0x0001
#define MASK_AON_APB_RC100M_RTC_CTL                                                 0x7F00000
#define MASK_AON_APB_RF100M_AUTO_CAL_INTERVAL                                       0x7FFFF
#define MASK_AON_APB_AFC_SPI_MODE                                                   0x0300
#define MASK_AON_APB_PHYD_SPI_MODE                                                  0x0030
#define MASK_AON_APB_RFTI_SPI_MODE                                                  0x0003
#define MASK_AON_APB_PHY_CR8_MFILTEREN                                              0x100000
#define MASK_AON_APB_PHY_CR8_CORE_SW_RST                                            0xE0000
#define MASK_AON_APB_PHY_CR8_BLK_SW_RST                                             0x10000
#define MASK_AON_APB_PHY_CR8_CORE_DBG_SW_RST                                        0xE000
#define MASK_AON_APB_PHY_CR8_BLK_DBG_SW_RST                                         0x1000
#define MASK_AON_APB_PHY_CR8_CFG_ENDIAN                                             0x0E00
#define MASK_AON_APB_PHY_CR8_CFG_NMFI                                               0x01C0
#define MASK_AON_APB_PHY_CR8_VINITHI                                                0x0038
#define MASK_AON_APB_PHY_CR8_TEINIT                                                 0x0007
#define MASK_AON_APB_FORCE_DIVN_ON                                                  0x0001
#define MASK_AON_APB_PHY_CP_TW_BUS_CTL                                              0x0002
#define MASK_AON_APB_PHY_CP_TW_CTL                                                  0x0001
#define MASK_AON_APB_PHY_CP_ROBU_CLK_PLUS_EB                                        0x20000
#define MASK_AON_APB_PHY_CP_ROBU_CLK_SET_EB                                         0x10000
#define MASK_AON_APB_PHY_CP_ROBU_CLK_CTRL_WIDTH                                     0xFFFF
#define MASK_AON_APB_PS_CP_ROBU_CLK_PLUS_EB                                         0x20000
#define MASK_AON_APB_PS_CP_ROBU_CLK_SET_EB                                          0x10000
#define MASK_AON_APB_PS_CP_ROBU_CLK_CTRL_WIDTH                                      0xFFFF
#define MASK_AON_APB_NIC400_DDR_1TO2_BUSMON_ENABLE                                  0x3FFF
#define MASK_AON_APB_PHYCP_CGM_XO_EB                                                0x0001
#define MASK_AON_APB_TS_TO_IPA_ACCESS_EN                                            0x8000
#define MASK_AON_APB_TS_PCIE_ACCESS_ETH_EN                                          0x4000
#define MASK_AON_APB_TS_PCIE_ACCESS_PCIE1_EN                                        0x2000
#define MASK_AON_APB_TS_PCIE_ACCESS_PCIE0_EN                                        0x1000
#define MASK_AON_APB_PSCP_TO_IPA_ACCESS_EN                                          0x0800
#define MASK_AON_APB_SP_ACCESS_XGE_EN                                               0x0400
#define MASK_AON_APB_PHYCP_ACCESS_XGE_EN                                            0x0200
#define MASK_AON_APB_AP_ACCESS_XGE_EN                                               0x0100
#define MASK_AON_APB_SP_TO_IPA_ACCESS_EN                                            0x0080
#define MASK_AON_APB_SP_ACCESS_PCIE1_EN                                             0x0040
#define MASK_AON_APB_SP_ACCESS_PCIE_EN                                              0x0020
#define MASK_AON_APB_PSCP_ACCESS_PCIE1_EN                                           0x0010
#define MASK_AON_APB_PSCP_ACCESS_PCIE_EN                                            0x0008
#define MASK_AON_APB_AP_ACCESS_PCIE1_EN                                             0x0004
#define MASK_AON_APB_AP_ACCESS_PCIE_EN                                              0x0002
#define MASK_AON_APB_AP_TO_IPA_ACCESS_EN                                            0x0001
#define MASK_AON_APB_DMA_AP_UART_ACK_SELECT_EN                                      0x0001
#define MASK_AON_APB_AP_TMR22_SOFT_RST                                              0x4000
#define MASK_AON_APB_AP_TMR21_SOFT_RST                                              0x2000
#define MASK_AON_APB_AP_TMR20_SOFT_RST                                              0x1000
#define MASK_AON_APB_AP_TMR12_SOFT_RST                                              0x0800
#define MASK_AON_APB_AP_TMR11_SOFT_RST                                              0x0400
#define MASK_AON_APB_AP_TMR10_SOFT_RST                                              0x0200
#define MASK_AON_APB_AP_TMR02_SOFT_RST                                              0x0100
#define MASK_AON_APB_AP_TMR01_SOFT_RST                                              0x0080
#define MASK_AON_APB_AP_TMR00_SOFT_RST                                              0x0040
#define MASK_AON_APB_PSCP_TMR2_SOFT_RST                                             0x0020
#define MASK_AON_APB_PSCP_TMR1_SOFT_RST                                             0x0010
#define MASK_AON_APB_PSCP_TMR0_SOFT_RST                                             0x0008
#define MASK_AON_APB_AON_TMR2_SOFT_RST                                              0x0004
#define MASK_AON_APB_AON_TMR1_SOFT_RST                                              0x0002
#define MASK_AON_APB_AON_TMR0_SOFT_RST                                              0x0001
#define MASK_AON_APB_BUSMON_EB_AON_MAIN_MTX                                         0x0001
#define MASK_AON_APB_REG_ANALOG_USB31PLLV_REFCLK_SEL                                0x0010
#define MASK_AON_APB_REG_ANALOG_USB31PLLV_REF2USB20_EN                              0x0008
#define MASK_AON_APB_REG_ANALOG_USB31PLLV_REF2USB3_EN                               0x0004
#define MASK_AON_APB_SEL_RFFE_SDA_OUT                                               0xFFFF0000
#define MASK_AON_APB_SEL_RFFE_SDA_OE                                                0xFFFF
#define MASK_AON_APB_SEL_RFFE_SDA_IE                                                0xFFFF0000
#define MASK_AON_APB_SEL_RFFE_SDA_IN                                                0xFFFF
#define MASK_AON_APB_LVDS_PHY_EN                                                    0x0001
#define MASK_AON_APB_USB31_CONNECT_STATE_U3PMU                                      0x0080
#define MASK_AON_APB_USB31_CONNECT_STATE_U2PMU                                      0x0040
#define MASK_AON_APB_U3PMU_DISABLE                                                  0x0020
#define MASK_AON_APB_U2PMU_DISABLE                                                  0x0010
#define MASK_AON_APB_HOST_U3_PORT_DISABLE                                           0x0008
#define MASK_AON_APB_POWERPRESET_VALID                                              0x0004
#define MASK_AON_APB_VBUSVALID_VALID                                                0x0002
#define MASK_AON_APB_HOST_U2_PORT_DISABLE                                           0x0001
#define MASK_AON_APB_SYS_VBUSVALID                                                  0x0004
#define MASK_AON_APB_PHY_TEST_POWERDOWN                                             0x0002
#define MASK_AON_APB_PG_MODE_EN                                                     0x0001
#define MASK_AON_APB_AXI_LP_CTRL_DISABLE                                            0x0001
#define MASK_AON_APB_AUX3_MUX                                                       0x0FC0
#define MASK_AON_APB_AUX3_DIVN                                                      0x003F
#define MASK_AON_APB_TS_PCIE_ACCESS_AP_EN                                           0x0004
#define MASK_AON_APB_APCPU_AP_ACCESS_EN                                             0x0002
#define MASK_AON_APB_SP_ACCESS_AP_EN                                                0x0001
#define MASK_AON_APB_INT_REQ_DO_SLP_EB                                              0x0002
#define MASK_AON_APB_INT_REQ_1X_SLP_EB                                              0x0001
#define MASK_AON_APB_AON2PUB_TRANS_IDLE                                             0x0002
#define MASK_AON_APB_PUB_CFG_EARLY_RESP_EN                                          0x0001
#define MASK_AON_APB_SEL_RFFE_SCK_OUT                                               0xFFFF
#define MASK_AON_APB_GLB_BUS_CGM_GATE_AUTO_SEL1                                     0xFFFFFFFF
#define MASK_AON_APB_GLB_BUS_CGM_GATE_FORCE_EN1                                     0xFFFFFFFF
#define MASK_AON_APB_UART_USB20_SEL                                                 0x0001
#define MASK_AON_APB_RESERVE_H                                                      0xFFFFFFFF
#define MASK_AON_APB_RESERVE_L                                                      0xFFFFFFFF
#define MASK_AON_CLK_CGM_AON_APB_DIV                                                0x0003
#define MASK_AON_CLK_CGM_AON_APB_SEL_DFS                                            0x0700
#define MASK_AON_CLK_CGM_AON_APB_SEL                                                0x0007
#define MASK_AON_CLK_CGM_ADI_SEL                                                    0x0007
#define MASK_AON_CLK_CGM_PWM_TIMER_SEL                                              0x0007
#define MASK_AON_CLK_CGM_EFUSE_SEL                                                  0x0001
#define MASK_AON_CLK_CGM_UART0_SEL                                                  0x0007
#define MASK_AON_CLK_CGM_UART1_SEL                                                  0x0007
#define MASK_AON_CLK_CGM_AP_UART_SEL                                                0x0007
#define MASK_AON_CLK_CGM_THM0_SEL                                                   0x0001
#define MASK_AON_CLK_CGM_THM1_SEL                                                   0x0001
#define MASK_AON_CLK_CGM_SP_I3C0_SEL                                                0x0007
#define MASK_AON_CLK_CGM_SP_I3C1_SEL                                                0x0007
#define MASK_AON_CLK_CGM_SP_I2C0_SLV_SEL                                            0x0001
#define MASK_AON_CLK_CGM_SP_I2C1_SLV_SEL                                            0x0001
#define MASK_AON_CLK_CGM_SP_I2C0_DIV                                                0x0007
#define MASK_AON_CLK_CGM_SP_I2C0_SEL                                                0x0003
#define MASK_AON_CLK_CGM_SP_I2C1_DIV                                                0x0007
#define MASK_AON_CLK_CGM_SP_I2C1_SEL                                                0x0003
#define MASK_AON_CLK_CGM_SP_SPI0_DIV                                                0x0007
#define MASK_AON_CLK_CGM_SP_SPI0_PAD_SEL                                            0x10000
#define MASK_AON_CLK_CGM_SP_SPI0_SEL                                                0x0007
#define MASK_AON_CLK_CGM_SP_SPI1_DIV                                                0x0007
#define MASK_AON_CLK_CGM_SP_SPI1_PAD_SEL                                            0x10000
#define MASK_AON_CLK_CGM_SP_SPI1_SEL                                                0x0007
#define MASK_AON_CLK_CGM_SCC_SEL                                                    0x0003
#define MASK_AON_CLK_CGM_APCPU_DAP_SEL                                              0x0007
#define MASK_AON_CLK_CGM_APCPU_TS_SEL                                               0x0003
#define MASK_AON_CLK_CGM_DEBUG_TS_SEL                                               0x0003
#define MASK_AON_CLK_CGM_RFFE_SEL                                                   0x0003
#define MASK_AON_CLK_CGM_PRI_SBI_SEL                                                0x0003
#define MASK_AON_CLK_CGM_XO_SEL                                                     0x0001
#define MASK_AON_CLK_CGM_RFTI_LTH_SEL                                               0x0001
#define MASK_AON_CLK_CGM_AFC_LTH_SEL                                                0x0001
#define MASK_AON_CLK_CGM_RCO100M_FDK_DIV                                            0x003F
#define MASK_AON_CLK_CGM_DJTAG_TCK_PAD_SEL                                          0x10000
#define MASK_AON_CLK_CGM_DJTAG_TCK_SEL                                              0x0001
#define MASK_AON_CLK_CGM_SP_AHB_DIV                                                 0x0003
#define MASK_AON_CLK_CGM_SP_AHB_SEL                                                 0x0007
#define MASK_AON_CLK_CGM_TMR_SEL                                                    0x0003
#define MASK_AON_CLK_CGM_PMU_SEL                                                    0x0003
#define MASK_AON_CLK_CGM_DEBOUNCE_SEL                                               0x0007
#define MASK_AON_CLK_CGM_APCPU_PMU_SEL                                              0x0007
#define MASK_AON_CLK_CGM_TOP_DVFS_SEL                                               0x0003
#define MASK_AON_CLK_CGM_PMU_26M_SEL                                                0x0003
#define MASK_AON_CLK_CGM_TZPC_DIV                                                   0x0003
#define MASK_AON_CLK_CGM_TZPC_SEL                                                   0x0007
#define MASK_AON_CLK_CGM_OTG_REF_SEL                                                0x0001
#define MASK_AON_CLK_CGM_CSSYS_DIV                                                  0x0003
#define MASK_AON_CLK_CGM_CSSYS_SEL                                                  0x0007
#define MASK_AON_CLK_CGM_CSSYS_APB_DIV                                              0x0003
#define MASK_AON_CLK_CGM_SDIO0_2X_DIV                                               0x07FF
#define MASK_AON_CLK_CGM_SDIO0_2X_SEL                                               0x0007
#define MASK_AON_CLK_CGM_SDIO0_1X_DIV                                               0x0001
#define MASK_AON_CLK_CGM_SDIO2_2X_DIV                                               0x07FF
#define MASK_AON_CLK_CGM_SDIO2_2X_SEL                                               0x0007
#define MASK_AON_CLK_CGM_SDIO2_1X_DIV                                               0x0001
#define MASK_AON_CLK_CGM_SPI0_DIV                                                   0x0007
#define MASK_AON_CLK_CGM_SPI0_PAD_SEL                                               0x10000
#define MASK_AON_CLK_CGM_SPI0_SEL                                                   0x0003
#define MASK_AON_CLK_CGM_SPI1_DIV                                                   0x0007
#define MASK_AON_CLK_CGM_SPI1_PAD_SEL                                               0x10000
#define MASK_AON_CLK_CGM_SPI1_SEL                                                   0x0003
#define MASK_AON_CLK_CGM_SPI2_DIV                                                   0x0007
#define MASK_AON_CLK_CGM_SPI2_PAD_SEL                                               0x10000
#define MASK_AON_CLK_CGM_SPI2_SEL                                                   0x0003
#define MASK_AON_CLK_CGM_SPI3_DIV                                                   0x0007
#define MASK_AON_CLK_CGM_SPI3_PAD_SEL                                               0x10000
#define MASK_AON_CLK_CGM_SPI3_SEL                                                   0x0003
#define MASK_AON_CLK_CGM_SPI4_DIV                                                   0x0007
#define MASK_AON_CLK_CGM_SPI4_PAD_SEL                                               0x10000
#define MASK_AON_CLK_CGM_SPI4_SEL                                                   0x0003
#define MASK_AON_CLK_CGM_SPI5_DIV                                                   0x0007
#define MASK_AON_CLK_CGM_SPI5_PAD_SEL                                               0x10000
#define MASK_AON_CLK_CGM_SPI5_SEL                                                   0x0003
#define MASK_AON_CLK_CGM_SPI_PSCP_DIV                                               0x0007
#define MASK_AON_CLK_CGM_SPI_PSCP_PAD_SEL                                           0x10000
#define MASK_AON_CLK_CGM_SPI_PSCP_SEL                                               0x0003
#define MASK_AON_CLK_CGM_ANALOG_IO_APB_DIV                                          0x0003
#define MASK_AON_CLK_CGM_ANALOG_IO_APB_SEL                                          0x0001
#define MASK_AON_CLK_CGM_DMC_REFR_SEL                                               0x0003
#define MASK_AON_CLK_CGM_USB_CFG_DIV                                                0x0003
#define MASK_AON_CLK_CGM_USB_CFG_PAD_SEL                                            0x10000
#define MASK_AON_CLK_CGM_USB_CFG_SEL                                                0x0007
#define MASK_AON_CLK_CGM_AAPC_TEST_DIV                                              0x000F
#define MASK_AON_CLK_CGM_USB_SUSPEND_SEL                                            0x0003
#define MASK_AON_CLK_CGM_AP2EMC_DIV                                                 0x0003
#define MASK_AON_CLK_CGM_AP2EMC_SEL_DFS                                             0x0300
#define MASK_AON_CLK_CGM_AP2EMC_SEL                                                 0x0003
#define MASK_AON_CLK_CGM_APCPU2EMC_DIV                                              0x0003
#define MASK_AON_CLK_CGM_APCPU2EMC_SEL_DFS                                          0x0700
#define MASK_AON_CLK_CGM_APCPU2EMC_SEL                                              0x0007
#define MASK_AON_CLK_CGM_APCPU2TS_DIV                                               0x0003
#define MASK_AON_CLK_CGM_APCPU2TS_SEL_DFS                                           0x0700
#define MASK_AON_CLK_CGM_APCPU2TS_SEL                                               0x0007
#define MASK_AON_CLK_CGM_AUDCP2EMC_DIV                                              0x0003
#define MASK_AON_CLK_CGM_AUDCP2EMC_SEL_DFS                                          0x0700
#define MASK_AON_CLK_CGM_AUDCP2EMC_SEL                                              0x0007
#define MASK_AON_CLK_CGM_IPA2EMC_DIV                                                0x0003
#define MASK_AON_CLK_CGM_IPA2EMC_SEL_DFS                                            0x0700
#define MASK_AON_CLK_CGM_IPA2EMC_SEL                                                0x0007
#define MASK_AON_CLK_CGM_PCIE2EMC_DIV                                               0x0003
#define MASK_AON_CLK_CGM_PCIE2EMC_SEL_DFS                                           0x0700
#define MASK_AON_CLK_CGM_PCIE2EMC_SEL                                               0x0007
#define MASK_AON_CLK_CGM_ETH2EMC_DIV                                                0x0003
#define MASK_AON_CLK_CGM_ETH2EMC_SEL_DFS                                            0x0700
#define MASK_AON_CLK_CGM_ETH2EMC_SEL                                                0x0007
#define MASK_AON_CLK_CGM_PHYCP2EMC_DIV                                              0x0003
#define MASK_AON_CLK_CGM_PHYCP2EMC_SEL_DFS                                          0x0700
#define MASK_AON_CLK_CGM_PHYCP2EMC_SEL                                              0x0007
#define MASK_AON_CLK_CGM_PHYCP2TS_DIV                                               0x0003
#define MASK_AON_CLK_CGM_PHYCP2TS_SEL_DFS                                           0x0700
#define MASK_AON_CLK_CGM_PHYCP2TS_SEL                                               0x0007
#define MASK_AON_CLK_CGM_PHYCP_ACC2EMC_DIV                                          0x0003
#define MASK_AON_CLK_CGM_PHYCP_ACC2EMC_SEL_DFS                                      0x0700
#define MASK_AON_CLK_CGM_PHYCP_ACC2EMC_SEL                                          0x0007
#define MASK_AON_CLK_CGM_PHYCP_ACC2TS_DIV                                           0x0003
#define MASK_AON_CLK_CGM_PHYCP_ACC2TS_SEL_DFS                                       0x0700
#define MASK_AON_CLK_CGM_PHYCP_ACC2TS_SEL                                           0x0007
#define MASK_AON_CLK_CGM_PHYCP_DBUF2EMC_DIV                                         0x0003
#define MASK_AON_CLK_CGM_PHYCP_DBUF2EMC_SEL_DFS                                     0x0700
#define MASK_AON_CLK_CGM_PHYCP_DBUF2EMC_SEL                                         0x0007
#define MASK_AON_CLK_CGM_PHYCP_DBUF2TS_DIV                                          0x0003
#define MASK_AON_CLK_CGM_PHYCP_DBUF2TS_SEL_DFS                                      0x0700
#define MASK_AON_CLK_CGM_PHYCP_DBUF2TS_SEL                                          0x0007
#define MASK_AON_CLK_CGM_PSCP2EMC_DIV                                               0x0003
#define MASK_AON_CLK_CGM_PSCP2EMC_SEL_DFS                                           0x0700
#define MASK_AON_CLK_CGM_PSCP2EMC_SEL                                               0x0007
#define MASK_AON_CLK_CGM_PSCP2TS_DIV                                                0x0003
#define MASK_AON_CLK_CGM_PSCP2TS_SEL_DFS                                            0x0700
#define MASK_AON_CLK_CGM_PSCP2TS_SEL                                                0x0007
#define MASK_AON_CLK_CGM_PSCP_ACC2EMC_DIV                                           0x0003
#define MASK_AON_CLK_CGM_PSCP_ACC2EMC_SEL_DFS                                       0x0700
#define MASK_AON_CLK_CGM_PSCP_ACC2EMC_SEL                                           0x0007
#define MASK_AON_CLK_CGM_TS2EMC_DIV                                                 0x0003
#define MASK_AON_CLK_CGM_TS2EMC_SEL_DFS                                             0x0300
#define MASK_AON_CLK_CGM_TS2EMC_SEL                                                 0x0003
#define MASK_AON_CLK_CGM_IPA2PCIE0_SEL                                              0x0007
#define MASK_AON_CLK_CGM_IPA2PCIE1_SEL                                              0x0007
#define MASK_AON_CLK_CGM_IPA2ETH_SEL_DFS                                            0x0700
#define MASK_AON_CLK_CGM_IPA2ETH_SEL                                                0x0007
#define MASK_AON_CLK_CGM_DBG2TS_SEL                                                 0x0003
#define MASK_AON_CLK_CGM_RCO60M_FDK_DIV                                             0x001F
#define MASK_AON_CLK_CGM_RCO6M_REF_DIV                                              0x001F
#define MASK_AON_CLK_CGM_RCO6M_REF_SEL                                              0x0001
#define MASK_AON_CLK_CGM_RCO6M_FDK_DIV                                              0x07FF
#define MASK_AON_CLK_CGM_RCO6M_CALI_SEL                                             0x0001
#define MASK_AON_CLK_CGM_RCO60M_AUX_DIV                                             0x0003
#define MASK_AON_CLK_CGM_AON_IIS_SEL                                                0x0003
#define MASK_AON_CLK_CGM_BISR_26M_SEL                                               0x0003
#define MASK_AON_CLK_CGM_RCO100M_AUX_DIV                                            0x0003
#define MASK_AON_CLK_CGM_TSN_TIMER_SEL                                              0x0003
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR0                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR1                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR2                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR3                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR4                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR5                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR6                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR7                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR8                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR9                                          0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR10                                         0xFFFFFFFF
#define MASK_AON_CLK_CGM_BUSY_SRC_MONITOR11                                         0x07FF
#define MASK_AP_CLK_CGM_AP_APB_SEL                                                  0x0003
#define MASK_AP_CLK_CGM_AP_AXI_SEL                                                  0x0003
#define MASK_AP_CLK_CGM_NANDC_ECC_DIV                                               0x0007
#define MASK_AP_CLK_CGM_NANDC_ECC_SEL                                               0x0003
#define MASK_AP_CLK_CGM_UART0_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART0_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART1_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART1_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART2_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART2_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART3_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART3_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART4_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART4_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART5_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART5_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART6_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART6_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART7_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART7_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART8_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART8_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART9_DIV                                                   0x0007
#define MASK_AP_CLK_CGM_UART9_SEL                                                   0x0003
#define MASK_AP_CLK_CGM_UART10_DIV                                                  0x0007
#define MASK_AP_CLK_CGM_UART10_SEL                                                  0x0003
#define MASK_AP_CLK_CGM_I2C0_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C0_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C1_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C1_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C2_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C2_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C3_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C3_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C4_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C4_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C5_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C5_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C6_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C6_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C7_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C7_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C8_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C8_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C9_DIV                                                    0x0007
#define MASK_AP_CLK_CGM_I2C9_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_I2C_SLV0_DIV                                                0x0003
#define MASK_AP_CLK_CGM_I2C_SLV0_SEL                                                0x0001
#define MASK_AP_CLK_CGM_I2C_SLV1_DIV                                                0x0003
#define MASK_AP_CLK_CGM_I2C_SLV1_SEL                                                0x0001
#define MASK_AP_CLK_CGM_IIS0_DIV                                                    0x003F
#define MASK_AP_CLK_CGM_IIS0_SEL                                                    0x0007
#define MASK_AP_CLK_CGM_IIS1_DIV                                                    0x003F
#define MASK_AP_CLK_CGM_IIS1_SEL                                                    0x0007
#define MASK_AP_CLK_CGM_IIS2_DIV                                                    0x003F
#define MASK_AP_CLK_CGM_IIS2_SEL                                                    0x0007
#define MASK_AP_CLK_CGM_CE_SEL                                                      0x0003
#define MASK_AP_CLK_CGM_EMMC_2X_DIV                                                 0x07FF
#define MASK_AP_CLK_CGM_EMMC_2X_SEL                                                 0x0007
#define MASK_AP_CLK_CGM_EMMC_1X_DIV                                                 0x0001
#define MASK_AP_CLK_CGM_NANDC_2X_DIV                                                0x000F
#define MASK_AP_CLK_CGM_NANDC_2X_SEL                                                0x000F
#define MASK_AP_CLK_CGM_NANDC_1X_DIV                                                0x0001
#define MASK_AP_CLK_CGM_DISP_DIV                                                    0x007F
#define MASK_AP_CLK_CGM_DISP_SEL                                                    0x0003
#define MASK_AP_CLK_CGM_BUSY_SRC_MONITOR0                                           0xFFFFFFFF
#define MASK_AP_CLK_CGM_BUSY_SRC_MONITOR1                                           0xFFFFFFFF
#define MASK_AP_CLK_CGM_BUSY_SRC_MONITOR2                                           0xFFFFFFFF
#define MASK_AP_CLK_CGM_BUSY_SRC_MONITOR3                                           0xFFFFFFFF
#define MASK_AP_CLK_CGM_BUSY_SRC_MONITOR4                                           0x1FFF
#define MASK_CH_AHB_EIC_GPIO_EB                                                     0x20000
#define MASK_CH_AHB_EIC_GPIO_RTC_EB                                                 0x10000
#define MASK_CH_AHB_EIC_GPIO_RTCDV5_EB                                              0x8000
#define MASK_CH_AHB_SPI_EB                                                          0x4000
#define MASK_CH_AHB_I3C1_EB                                                         0x2000
#define MASK_CH_AHB_I3C0_EB                                                         0x1000
#define MASK_CH_AHB_GPIO_EB                                                         0x0800
#define MASK_CH_AHB_UART2_EB                                                        0x0400
#define MASK_CH_AHB_UART1_EB                                                        0x0200
#define MASK_CH_AHB_UART0_EB                                                        0x0100
#define MASK_CH_AHB_TMR_EB                                                          0x0080
#define MASK_CH_AHB_SYST_EB                                                         0x0040
#define MASK_CH_AHB_SENSOR_TS_EB                                                    0x0001
#define MASK_CH_AHB_TMR2_SOFT_RST                                                   0x40000
#define MASK_CH_AHB_TMR1_SOFT_RST                                                   0x20000
#define MASK_CH_AHB_TMR0_SOFT_RST                                                   0x10000
#define MASK_CH_AHB_EIC_GPIO_SOFT_RST                                               0x8000
#define MASK_CH_AHB_SPI_SOFT_RST                                                    0x4000
#define MASK_CH_AHB_I3C1_SOFT_RST                                                   0x2000
#define MASK_CH_AHB_I3C0_SOFT_RST                                                   0x1000
#define MASK_CH_AHB_GPIO_SOFT_RST                                                   0x0800
#define MASK_CH_AHB_UART2_SOFT_RST                                                  0x0400
#define MASK_CH_AHB_UART1_SOFT_RST                                                  0x0200
#define MASK_CH_AHB_UART0_SOFT_RST                                                  0x0100
#define MASK_CH_AHB_SYST_SOFT_RST                                                   0x0040
#define MASK_CH_AHB_WDG_SOFT_RST                                                    0x0020
#define MASK_CH_AHB_SENSOR_TS_SOFT_RST                                              0x0010
#define MASK_CH_AHB_IMC_SOFT_RST                                                    0x0002
#define MASK_CH_AHB_ARCH_SOFT_RST                                                   0x0001
#define MASK_CH_AHB_CH_DMA_SOFT_RST                                                 0x0200
#define MASK_CH_AHB_CH_DMA_EB                                                       0x0100
#define MASK_CH_AHB_HPROT_CH_PUB_WR                                                 0x00F0
#define MASK_CH_AHB_HPROT_CH_PUB_RD                                                 0x000F
#define MASK_CH_AHB_SYS_AUTO_GATE_EN                                                0x0004
#define MASK_CH_AHB_CORE_AUTO_GATE_EN                                               0x0001
#define MASK_CH_AHB_CMSTAR_DBGRESTART                                               0x0020
#define MASK_CH_AHB_CMSTAR_EDBGRQ                                                   0x0010
#define MASK_CH_AHB_CMSTAR_SPNIDEN                                                  0x0008
#define MASK_CH_AHB_CMSTAR_NIDEN                                                    0x0004
#define MASK_CH_AHB_CMSTAR_SPIDEN                                                   0x0002
#define MASK_CH_AHB_CMSTAR_DBGEN                                                    0x0001
#define MASK_CH_AHB_SOFT_STCLKEN                                                    0x4000000
#define MASK_CH_AHB_SOFT_SYST_NO_REF                                                0x2000000
#define MASK_CH_AHB_SOFT_STCALIB                                                    0xFFFFFF
#define MASK_CH_AHB_SLEEPDEEP_STAT                                                  0x8000000
#define MASK_CH_AHB_SLEEPING_STAT                                                   0x4000000
#define MASK_CH_AHB_DBGRESTARTED_STAT                                               0x1000000
#define MASK_CH_AHB_CMSTAR_HALTED                                                   0x800000
#define MASK_CH_AHB_SOFT_HHINTS                                                     0x1C00
#define MASK_CH_AHB_SOFT_HMASTERS                                                   0x0200
#define MASK_CH_AHB_SOFT_HHINTC                                                     0x01C0
#define MASK_CH_AHB_SOFT_HMASTERC                                                   0x0020
#define MASK_CH_AHB_SOFT_CODEHINT                                                   0x001C
#define MASK_CH_AHB_SOFT_LOCKUP                                                     0x0002
#define MASK_CH_AHB_GATEHCLK_STAT                                                   0x0001
#define MASK_CH_AHB_SOFT_INTNUM                                                     0x1FF00
#define MASK_CH_AHB_SOFT_CURRPRI                                                    0x00FF
#define MASK_CH_AHB_WDG_EB                                                          0x0001
#define MASK_CH_AHB_SOFT_FPIXC                                                      0x0020
#define MASK_CH_AHB_SOFT_FPIDC                                                      0x0010
#define MASK_CH_AHB_SOFT_FPOFC                                                      0x0008
#define MASK_CH_AHB_SOFT_FPUFC                                                      0x0004
#define MASK_CH_AHB_SOFT_FPDZC                                                      0x0002
#define MASK_CH_AHB_SOFT_FPIOC                                                      0x0001
#define MASK_CH_AHB_PRI_M3TOS0_ADJ_EN                                               0x80000000
#define MASK_CH_AHB_PRI_M3TOS0_RND_THR                                              0x78000000
#define MASK_CH_AHB_PRI_M3TOS0_RND_EN                                               0x4000000
#define MASK_CH_AHB_PRI_M3TOS0_SEL                                                  0x3000000
#define MASK_CH_AHB_PRI_M2TOS0_ADJ_EN                                               0x800000
#define MASK_CH_AHB_PRI_M2TOS0_RND_THR                                              0x780000
#define MASK_CH_AHB_PRI_M2TOS0_RND_EN                                               0x40000
#define MASK_CH_AHB_PRI_M2TOS0_SEL                                                  0x30000
#define MASK_CH_AHB_PRI_M1TOS0_ADJ_EN                                               0x8000
#define MASK_CH_AHB_PRI_M1TOS0_RND_THR                                              0x7800
#define MASK_CH_AHB_PRI_M1TOS0_RND_EN                                               0x0400
#define MASK_CH_AHB_PRI_M1TOS0_SEL                                                  0x0300
#define MASK_CH_AHB_PRI_M0TOS0_ADJ_EN                                               0x0080
#define MASK_CH_AHB_PRI_M0TOS0_RND_THR                                              0x0078
#define MASK_CH_AHB_PRI_M0TOS0_RND_EN                                               0x0004
#define MASK_CH_AHB_PRI_M0TOS0_SEL                                                  0x0003
#define MASK_CH_AHB_PRI_M3TOS1_ADJ_EN                                               0x80000000
#define MASK_CH_AHB_PRI_M3TOS1_RND_THR                                              0x78000000
#define MASK_CH_AHB_PRI_M3TOS1_RND_EN                                               0x4000000
#define MASK_CH_AHB_PRI_M3TOS1_SEL                                                  0x3000000
#define MASK_CH_AHB_PRI_M2TOS1_ADJ_EN                                               0x800000
#define MASK_CH_AHB_PRI_M2TOS1_RND_THR                                              0x780000
#define MASK_CH_AHB_PRI_M2TOS1_RND_EN                                               0x40000
#define MASK_CH_AHB_PRI_M2TOS1_SEL                                                  0x30000
#define MASK_CH_AHB_PRI_M1TOS1_ADJ_EN                                               0x8000
#define MASK_CH_AHB_PRI_M1TOS1_RND_THR                                              0x7800
#define MASK_CH_AHB_PRI_M1TOS1_RND_EN                                               0x0400
#define MASK_CH_AHB_PRI_M1TOS1_SEL                                                  0x0300
#define MASK_CH_AHB_PRI_M4TOS0_ADJ_EN                                               0x0080
#define MASK_CH_AHB_PRI_M4TOS0_RND_THR                                              0x0078
#define MASK_CH_AHB_PRI_M4TOS0_RND_EN                                               0x0004
#define MASK_CH_AHB_PRI_M4TOS0_SEL                                                  0x0003
#define MASK_CH_AHB_PRI_M3TOS2_ADJ_EN                                               0x80000000
#define MASK_CH_AHB_PRI_M3TOS2_RND_THR                                              0x78000000
#define MASK_CH_AHB_PRI_M3TOS2_RND_EN                                               0x4000000
#define MASK_CH_AHB_PRI_M3TOS2_SEL                                                  0x3000000
#define MASK_CH_AHB_PRI_M2TOS2_ADJ_EN                                               0x800000
#define MASK_CH_AHB_PRI_M2TOS2_RND_THR                                              0x780000
#define MASK_CH_AHB_PRI_M2TOS2_RND_EN                                               0x40000
#define MASK_CH_AHB_PRI_M2TOS2_SEL                                                  0x30000
#define MASK_CH_AHB_PRI_M1TOS2_ADJ_EN                                               0x8000
#define MASK_CH_AHB_PRI_M1TOS2_RND_THR                                              0x7800
#define MASK_CH_AHB_PRI_M1TOS2_RND_EN                                               0x0400
#define MASK_CH_AHB_PRI_M1TOS2_SEL                                                  0x0300
#define MASK_CH_AHB_PRI_M4TOS1_ADJ_EN                                               0x0080
#define MASK_CH_AHB_PRI_M4TOS1_RND_THR                                              0x0078
#define MASK_CH_AHB_PRI_M4TOS1_RND_EN                                               0x0004
#define MASK_CH_AHB_PRI_M4TOS1_SEL                                                  0x0003
#define MASK_CH_AHB_REG_CH_AON_DDR_EXTEND                                           0xFFFF
#define MASK_CH_AHB_SENSOR_TS0_SOURCE_SEL                                           0x0100
#define MASK_CH_AHB_SENSOR_TS0_TRIGGER_EN                                           0x00FF
#define MASK_CH_AHB_SENSOR_TS1_SOURCE_SEL                                           0x0100
#define MASK_CH_AHB_SENSOR_TS1_TRIGGER_EN                                           0x00FF
#define MASK_CH_AHB_SENSOR_TS2_SOURCE_SEL                                           0x0100
#define MASK_CH_AHB_SENSOR_TS2_TRIGGER_EN                                           0x00FF
#define MASK_CH_AHB_SENSOR_TS3_SOURCE_SEL                                           0x0100
#define MASK_CH_AHB_SENSOR_TS3_TRIGGER_EN                                           0x00FF
#define MASK_CH_AHB_SENSOR_TS0_GVALUE_LOW32B                                        0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS0_GVALUE_HIGH32B                                       0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS0_SYSFRT_LOW32B                                        0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS0_SYSFRT_HIGH32B                                       0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS0_SOURCE_SEL_LATCH_VALUE                               0x0001
#define MASK_CH_AHB_SENSOR_TS1_GVALUE_LOW32B                                        0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS1_GVALUE_HIGH32B                                       0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS1_SYSFRT_LOW32B                                        0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS1_SYSFRT_HIGH32B                                       0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS1_SOURCE_SEL_LATCH_VALUE                               0x0001
#define MASK_CH_AHB_SENSOR_TS2_GVALUE_LOW32B                                        0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS2_GVALUE_HIGH32B                                       0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS2_SYSFRT_LOW32B                                        0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS2_SYSFRT_HIGH32B                                       0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS2_SOURCE_SEL_LATCH_VALUE                               0x0001
#define MASK_CH_AHB_SENSOR_TS3_GVALUE_LOW32B                                        0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS3_GVALUE_HIGH32B                                       0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS3_SYSFRT_LOW32B                                        0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS3_SYSFRT_HIGH32B                                       0xFFFFFFFF
#define MASK_CH_AHB_SENSOR_TS3_SOURCE_SEL_LATCH_VALUE                               0x0001
#define MASK_CH_AHB_RES_REG_H                                                       0xFF000000
#define MASK_CH_AHB_RES_REG_L                                                       0xFFFFFF
#define MASK_IPA_CLK_CGM_IPA_AXI_SEL_DFS                                            0x0300
#define MASK_IPA_CLK_CGM_IPA_AXI_SEL                                                0x0003
#define MASK_IPA_CLK_CGM_IPA_APB_SEL                                                0x0003
#define MASK_IPA_CLK_CGM_USB_REF_SEL                                                0x0001
#define MASK_IPA_CLK_CGM_OTG_REF_SEL                                                0x0001
#define MASK_IPA_CLK_CGM_BUSY_SRC_MONITOR0                                          0x0FFF
#define MASK_PCIE0_CLK_CGM_PCIE_AXI_SEL                                             0x0003
#define MASK_PCIE0_CLK_CGM_PCIE_APB_DIV                                             0x0007
#define MASK_PCIE0_CLK_CGM_PCIE_AUX_SEL                                             0x0001
#define MASK_PCIE0_CLK_CGM_BUSY_SRC_MONITOR0                                        0x003F
#define MASK_PCIE1_CLK_CGM_PCIE_AXI_SEL                                             0x0003
#define MASK_PCIE1_CLK_CGM_PCIE_APB_DIV                                             0x0007
#define MASK_PCIE1_CLK_CGM_PCIE_AUX_SEL                                             0x0001
#define MASK_PCIE1_CLK_CGM_BUSY_SRC_MONITOR0                                        0x003F
#define MASK_PMU_APB_SP_SYS_MEM_ALL_SEL                                             0x0400
#define MASK_PMU_APB_SP_ACCESS_AON_MEM_EN                                           0x0200
#define MASK_PMU_APB_TIANSHAN_CP_ACCESS_AON_MEM_EN                                  0x0100
#define MASK_PMU_APB_ETHER_XGE_ACCESS_AON_MEM_EN                                    0x0080
#define MASK_PMU_APB_PCIE_1_ACCESS_AON_MEM_EN                                       0x0040
#define MASK_PMU_APB_PCIE_0_ACCESS_AON_MEM_EN                                       0x0020
#define MASK_PMU_APB_IPA_ACCESS_AON_MEM_EN                                          0x0010
#define MASK_PMU_APB_AUDIO_ACCESS_AON_MEM_EN                                        0x0008
#define MASK_PMU_APB_PS_CP_ACCESS_AON_MEM_EN                                        0x0004
#define MASK_PMU_APB_PHY_CP_ACCESS_AON_MEM_EN                                       0x0002
#define MASK_PMU_APB_AP_ACCESS_AON_MEM_EN                                           0x0001
#define MASK_PMU_APB_MEM_AUTO_SD_EN                                                 0xFFFFFFFF
#define MASK_PMU_APB_MEM_AUTO_SLP_EN                                                0xFFFFFFFF
#define MASK_PMU_APB_MEM_SD_CFG                                                     0xFFFFFFFF
#define MASK_PMU_APB_MEM_SLP_CFG                                                    0xFFFFFFFF
#define MASK_PMU_APB_NR_PDS_DEMOD_DMD_RAM_PD_EN                                     0x20000
#define MASK_PMU_APB_TIANSHAN_CP_RAM_WITH_DS_RAM_PD_EN                              0x10000
#define MASK_PMU_APB_ETHER_XG_RAM_WITH_DS_RAM_PD_EN                                 0x8000
#define MASK_PMU_APB_PCIE3_1_PHY_RAM_WITH_DS_RAM_PD_EN                              0x4000
#define MASK_PMU_APB_PCIE3_0_PHY_RAM_WITH_DS_RAM_PD_EN                              0x2000
#define MASK_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_PD_EN                                  0x1000
#define MASK_PMU_APB_CR8_PS_TOP_LLRAM_RAM_PD_EN                                     0x0800
#define MASK_PMU_APB_NR_CST_CSM_RAM_PD_EN                                           0x0400
#define MASK_PMU_APB_NR_SPP_PARA_PDC_RAM_PD_EN                                      0x0200
#define MASK_PMU_APB_NR_DL_TOP_CSI_RAM_PD_EN                                        0x0100
#define MASK_PMU_APB_CR8_PHY_TOP_LLRAM_3_RAM_PD_EN                                  0x0080
#define MASK_PMU_APB_CR8_PHY_TOP_LLRAM_2_RAM_PD_EN                                  0x0040
#define MASK_PMU_APB_CR8_PHY_TOP_LLRAM_1_RAM_PD_EN                                  0x0020
#define MASK_PMU_APB_CR8_PHY_TOP_LLRAM_0_RAM_PD_EN                                  0x0010
#define MASK_PMU_APB_RFTI_RAM_PD_EN                                                 0x0008
#define MASK_PMU_APB_PHY_CP_UNI_RFT_RAM_PD_EN                                       0x0004
#define MASK_PMU_APB_APCPU_RAM_PD_EN                                                0x0002
#define MASK_PMU_APB_UFS_PHY_RAM_RAM_PD_EN                                          0x0001
#define MASK_PMU_APB_APCPU_CORE3_RAM_DSLP_EN                                        0x0100
#define MASK_PMU_APB_APCPU_CORE2_RAM_DSLP_EN                                        0x0080
#define MASK_PMU_APB_APCPU_CORE1_RAM_DSLP_EN                                        0x0040
#define MASK_PMU_APB_APCPU_CORE0_RAM_DSLP_EN                                        0x0020
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_DSLP_EN                                 0x0010
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_DSLP_EN                               0x0008
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_DSLP_EN                               0x0004
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_DSLP_EN                               0x0002
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_DSLP_EN                               0x0001
#define MASK_PMU_APB_RAM_PD_LCE_FRC                                                 0x80000000
#define MASK_PMU_APB_RAM_PD_LWPROC_FRC                                              0x40000000
#define MASK_PMU_APB_RAM_PD_UNI_TOP_FRC                                             0x20000000
#define MASK_PMU_APB_RAM_PD_NR_CST_CSM_FRC                                          0x10000000
#define MASK_PMU_APB_RAM_PD_NR_CST_FRC                                              0x8000000
#define MASK_PMU_APB_RAM_PD_NR_SPP_PARA_PDC_FRC                                     0x4000000
#define MASK_PMU_APB_RAM_PD_NR_SPP_FRC                                              0x2000000
#define MASK_PMU_APB_RAM_PD_NR_BRP_MIMO_CC1_FRC                                     0x1000000
#define MASK_PMU_APB_RAM_PD_NR_BRP_MIMO_CC0_FRC                                     0x800000
#define MASK_PMU_APB_RAM_PD_NR_PDS_DEMOD_FRC                                        0x400000
#define MASK_PMU_APB_RAM_PD_NR_DL_TOP_CSI_FRC                                       0x200000
#define MASK_PMU_APB_RAM_PD_NR_DL_TOP_FRC                                           0x100000
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_3_FRC                                 0x80000
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_2_FRC                                 0x40000
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_1_FRC                                 0x20000
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_LLRAM_0_FRC                                 0x10000
#define MASK_PMU_APB_RAM_PD_CR8_PHY_TOP_FRC                                         0x8000
#define MASK_PMU_APB_RAM_PD_RFTI_FRC                                                0x4000
#define MASK_PMU_APB_RAM_PD_PHY_CP_FRC                                              0x1000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_FRC                                         0x0800
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_FRC                                         0x0400
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_FRC                                         0x0200
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_FRC                                         0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_FRC                                  0x0080
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_FRC                                0x0040
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_FRC                                0x0020
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_FRC                                0x0010
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_FRC                                0x0008
#define MASK_PMU_APB_RAM_PD_APCPU_FRC                                               0x0004
#define MASK_PMU_APB_RAM_PD_UFS_PHY_RAM_FRC                                         0x0002
#define MASK_PMU_APB_RAM_PD_AP_FRC                                                  0x0001
#define MASK_PMU_APB_RAM_PD_NR_PDS_DEMOD_DMD_FRC                                    0x100000
#define MASK_PMU_APB_RAM_PD_TIANSHAN_CP_RAM_WITH_DS_FRC                             0x80000
#define MASK_PMU_APB_RAM_PD_TIANSHAN_CP_FRC                                         0x40000
#define MASK_PMU_APB_RAM_PD_PUB_FRC                                                 0x20000
#define MASK_PMU_APB_RAM_PD_ETHER_XG_RAM_WITH_DS_FRC                                0x10000
#define MASK_PMU_APB_RAM_PD_ETHER_XGE_FRC                                           0x8000
#define MASK_PMU_APB_RAM_PD_PCIE3_1_PHY_RAM_WITH_DS_FRC                             0x4000
#define MASK_PMU_APB_RAM_PD_PCIE_1_FRC                                              0x2000
#define MASK_PMU_APB_RAM_PD_PCIE3_0_PHY_RAM_WITH_DS_FRC                             0x1000
#define MASK_PMU_APB_RAM_PD_PCIE_0_FRC                                              0x0800
#define MASK_PMU_APB_RAM_PD_USB_PHY_RAM_WITH_DS_FRC                                 0x0400
#define MASK_PMU_APB_RAM_PD_IPA_FRC                                                 0x0200
#define MASK_PMU_APB_RAM_PD_AUD_CEVA_FRC                                            0x0100
#define MASK_PMU_APB_RAM_PD_AUDIO_FRC                                               0x0080
#define MASK_PMU_APB_RAM_PD_CR8_PS_TOP_LLRAM_FRC                                    0x0040
#define MASK_PMU_APB_RAM_PD_PS_CP_FRC                                               0x0020
#define MASK_PMU_APB_RAM_PD_LTEDPFEC_FRC                                            0x0010
#define MASK_PMU_APB_RAM_PD_LTECE_FRC                                               0x0008
#define MASK_PMU_APB_RAM_PD_LTEPROC_FRC                                             0x0004
#define MASK_PMU_APB_RAM_PD_WCE_FRC                                                 0x0002
#define MASK_PMU_APB_RAM_PD_DPFEC_FRC                                               0x0001
#define MASK_PMU_APB_RAM_RET_NR_PDS_DEMOD_DMD_FRC                                   0x1000000
#define MASK_PMU_APB_RAM_RET_TIANSHAN_CP_RAM_WITH_DS_FRC                            0x800000
#define MASK_PMU_APB_RAM_RET_ETHER_XG_RAM_WITH_DS_FRC                               0x400000
#define MASK_PMU_APB_RAM_RET_PCIE3_1_PHY_RAM_WITH_DS_FRC                            0x200000
#define MASK_PMU_APB_RAM_RET_PCIE3_0_PHY_RAM_WITH_DS_FRC                            0x100000
#define MASK_PMU_APB_RAM_RET_USB_PHY_RAM_WITH_DS_FRC                                0x80000
#define MASK_PMU_APB_RAM_RET_CR8_PS_TOP_LLRAM_FRC                                   0x40000
#define MASK_PMU_APB_RAM_RET_NR_CST_CSM_FRC                                         0x20000
#define MASK_PMU_APB_RAM_RET_NR_SPP_PARA_PDC_FRC                                    0x10000
#define MASK_PMU_APB_RAM_RET_NR_DL_TOP_CSI_FRC                                      0x8000
#define MASK_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_3_FRC                                0x4000
#define MASK_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_2_FRC                                0x2000
#define MASK_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_1_FRC                                0x1000
#define MASK_PMU_APB_RAM_RET_CR8_PHY_TOP_LLRAM_0_FRC                                0x0800
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_FRC                                        0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_FRC                                        0x0100
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_FRC                                        0x0080
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_FRC                                        0x0040
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_FRC                                 0x0020
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_FRC                               0x0010
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_FRC                               0x0008
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_FRC                               0x0004
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_FRC                               0x0002
#define MASK_PMU_APB_RAM_RET_APCPU_FRC                                              0x0001
#define MASK_PMU_APB_APCPU_CORE3_RAM_FRC_ON                                         0x0100
#define MASK_PMU_APB_APCPU_CORE2_RAM_FRC_ON                                         0x0080
#define MASK_PMU_APB_APCPU_CORE1_RAM_FRC_ON                                         0x0040
#define MASK_PMU_APB_APCPU_CORE0_RAM_FRC_ON                                         0x0020
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_FRC_ON                                  0x0010
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_FRC_ON                                0x0008
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_FRC_ON                                0x0004
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_FRC_ON                                0x0002
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_FRC_ON                                0x0001
#define MASK_PMU_APB_SP_SRAM_XTLBUF0_SYS_SEL                                        0x0008
#define MASK_PMU_APB_SP_SRAM_RCO100M_SYS_SEL                                        0x0004
#define MASK_PMU_APB_AON_SRAM_XTLBUF0_SYS_SEL                                       0x0002
#define MASK_PMU_APB_AON_SRAM_RCO100M_SYS_SEL                                       0x0001
#define MASK_PMU_APB_REG_RAM_PD_RFTI                                                0x0040
#define MASK_PMU_APB_REG_RAM_RET_RFTI                                               0x0020
#define MASK_PMU_APB_RFTI_RAM_AUTO_CTRL_EN                                          0x0010
#define MASK_PMU_APB_REG_RAM_PD_UFS_PHY_RAM                                         0x0004
#define MASK_PMU_APB_REG_RAM_RET_UFS_PHY_RAM                                        0x0002
#define MASK_PMU_APB_UFS_PHY_RAM_RAM_AUTO_CTRL_EN                                   0x0001
#define MASK_PMU_APB_REG_RAM_PD_PHY_CP_UNI_RFT                                      0x0004
#define MASK_PMU_APB_REG_RAM_RET_PHY_CP_UNI_RFT                                     0x0002
#define MASK_PMU_APB_PHY_CP_UNI_RFT_RAM_AUTO_CTRL_EN                                0x0001
#define MASK_PMU_APB_TIANSHAN_CP_ACCESS_SP_MEM_EN                                   0x0100
#define MASK_PMU_APB_ETHER_XGE_ACCESS_SP_MEM_EN                                     0x0080
#define MASK_PMU_APB_PCIE_1_ACCESS_SP_MEM_EN                                        0x0040
#define MASK_PMU_APB_PCIE_0_ACCESS_SP_MEM_EN                                        0x0020
#define MASK_PMU_APB_IPA_ACCESS_SP_MEM_EN                                           0x0010
#define MASK_PMU_APB_AUDIO_ACCESS_SP_MEM_EN                                         0x0008
#define MASK_PMU_APB_PS_CP_ACCESS_SP_MEM_EN                                         0x0004
#define MASK_PMU_APB_PHY_CP_ACCESS_SP_MEM_EN                                        0x0002
#define MASK_PMU_APB_AP_ACCESS_SP_MEM_EN                                            0x0001
#define MASK_PMU_APB_APCPU_CORE3_WAKEUP_EN                                          0x0008
#define MASK_PMU_APB_APCPU_CORE2_WAKEUP_EN                                          0x0004
#define MASK_PMU_APB_APCPU_CORE1_WAKEUP_EN                                          0x0002
#define MASK_PMU_APB_APCPU_CORE0_WAKEUP_EN                                          0x0001
#define MASK_PMU_APB_APCPU_CORE3_SOFT_INT                                           0x0008
#define MASK_PMU_APB_APCPU_CORE2_SOFT_INT                                           0x0004
#define MASK_PMU_APB_APCPU_CORE1_SOFT_INT                                           0x0002
#define MASK_PMU_APB_APCPU_CORE0_SOFT_INT                                           0x0001
#define MASK_PMU_APB_APCPU_TOP_FORCE_DEEP_STOP                                      0x10000
#define MASK_PMU_APB_APCPU_CORE3_FORCE_STOP                                         0x0008
#define MASK_PMU_APB_APCPU_CORE2_FORCE_STOP                                         0x0004
#define MASK_PMU_APB_APCPU_CORE1_FORCE_STOP                                         0x0002
#define MASK_PMU_APB_APCPU_CORE0_FORCE_STOP                                         0x0001
#define MASK_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN                                      0x000F
#define MASK_PMU_APB_PHY_PWR_DLY                                                    0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_SEL                                  0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_SEL                                  0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_SEL                                  0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_SEL                                  0x0008
#define MASK_PMU_APB_PD_APCPU_BISR_FORCE_SEL                                        0x0004
#define MASK_PMU_APB_PD_AP_BISR_FORCE_SEL                                           0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL                                      0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_SEL                                    0x80000000
#define MASK_PMU_APB_PD_LTEDPFEC_BISR_FORCE_SEL                                     0x40000000
#define MASK_PMU_APB_PD_LTECE_BISR_FORCE_SEL                                        0x20000000
#define MASK_PMU_APB_PD_LTEPROC_BISR_FORCE_SEL                                      0x10000000
#define MASK_PMU_APB_PD_WCE_BISR_FORCE_SEL                                          0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_FORCE_SEL                                        0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_FORCE_SEL                                          0x2000000
#define MASK_PMU_APB_PD_LWPROC_BISR_FORCE_SEL                                       0x1000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_SEL                                  0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_FORCE_SEL                                       0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_FORCE_SEL                                        0x4000
#define MASK_PMU_APB_PD_PCIE_1_BISR_FORCE_SEL                                       0x20000000
#define MASK_PMU_APB_PD_PCIE_0_BISR_FORCE_SEL                                       0x10000000
#define MASK_PMU_APB_PD_IPA_BISR_FORCE_SEL                                          0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_FORCE_SEL                                     0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_FORCE_SEL                                        0x400000
#define MASK_PMU_APB_PD_ETHER_XGE_BISR_FORCE_SEL                                    0x80000
#define MASK_PMU_APB_PD_UNI_TOP_BISR_FORCE_SEL                                      0x0080
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_BISR_FORCE_SEL                              0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_FORCE_SEL                                       0x0010
#define MASK_PMU_APB_PD_NR_SPP_BISR_FORCE_SEL                                       0x0008
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_BISR_FORCE_SEL                              0x0004
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_BISR_FORCE_SEL                                 0x0002
#define MASK_PMU_APB_PD_TIANSHAN_CP_BISR_FORCE_SEL                                  0x0020
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_BYP                                  0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_BYP                                  0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_BYP                                  0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_BYP                                  0x0008
#define MASK_PMU_APB_PD_APCPU_BISR_FORCE_BYP                                        0x0004
#define MASK_PMU_APB_PD_AP_BISR_FORCE_BYP                                           0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP                                      0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_BYP                                    0x80000000
#define MASK_PMU_APB_PD_LTEDPFEC_BISR_FORCE_BYP                                     0x40000000
#define MASK_PMU_APB_PD_LTECE_BISR_FORCE_BYP                                        0x20000000
#define MASK_PMU_APB_PD_LTEPROC_BISR_FORCE_BYP                                      0x10000000
#define MASK_PMU_APB_PD_WCE_BISR_FORCE_BYP                                          0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_FORCE_BYP                                        0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_FORCE_BYP                                          0x2000000
#define MASK_PMU_APB_PD_LWPROC_BISR_FORCE_BYP                                       0x1000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_BYP                                  0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_FORCE_BYP                                       0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_FORCE_BYP                                        0x4000
#define MASK_PMU_APB_PD_PCIE_1_BISR_FORCE_BYP                                       0x20000000
#define MASK_PMU_APB_PD_PCIE_0_BISR_FORCE_BYP                                       0x10000000
#define MASK_PMU_APB_PD_IPA_BISR_FORCE_BYP                                          0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_FORCE_BYP                                     0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_FORCE_BYP                                        0x400000
#define MASK_PMU_APB_PD_ETHER_XGE_BISR_FORCE_BYP                                    0x80000
#define MASK_PMU_APB_PD_UNI_TOP_BISR_FORCE_BYP                                      0x0080
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_BISR_FORCE_BYP                              0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_FORCE_BYP                                       0x0010
#define MASK_PMU_APB_PD_NR_SPP_BISR_FORCE_BYP                                       0x0008
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_BISR_FORCE_BYP                              0x0004
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_BISR_FORCE_BYP                                 0x0002
#define MASK_PMU_APB_PD_TIANSHAN_CP_BISR_FORCE_BYP                                  0x0020
#define MASK_PMU_APB_AP_PWR_PD_FORCE_APCPU_CORE_PD_EN                               0x0200
#define MASK_PMU_APB_AP_PWR_PD_FORCE_APCPU_TOP_PD_EN                                0x0100
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_FORCE_EN                                   0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_FORCE_EN                                   0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_FORCE_EN                                   0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_FORCE_EN                                   0x0008
#define MASK_PMU_APB_PD_APCPU_BISR_FORCE_EN                                         0x0004
#define MASK_PMU_APB_PD_AP_BISR_FORCE_EN                                            0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_EN                                       0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_FORCE_EN                                     0x80000000
#define MASK_PMU_APB_PD_LTEDPFEC_BISR_FORCE_EN                                      0x40000000
#define MASK_PMU_APB_PD_LTECE_BISR_FORCE_EN                                         0x20000000
#define MASK_PMU_APB_PD_LTEPROC_BISR_FORCE_EN                                       0x10000000
#define MASK_PMU_APB_PD_WCE_BISR_FORCE_EN                                           0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_FORCE_EN                                         0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_FORCE_EN                                           0x2000000
#define MASK_PMU_APB_PD_LWPROC_BISR_FORCE_EN                                        0x1000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_FORCE_EN                                   0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_FORCE_EN                                        0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_FORCE_EN                                         0x4000
#define MASK_PMU_APB_PD_PCIE_1_BISR_FORCE_EN                                        0x20000000
#define MASK_PMU_APB_PD_PCIE_0_BISR_FORCE_EN                                        0x10000000
#define MASK_PMU_APB_PD_IPA_BISR_FORCE_EN                                           0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_FORCE_EN                                      0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_FORCE_EN                                         0x400000
#define MASK_PMU_APB_PD_ETHER_XGE_BISR_FORCE_EN                                     0x80000
#define MASK_PMU_APB_PD_UNI_TOP_BISR_FORCE_EN                                       0x0080
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_BISR_FORCE_EN                               0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_FORCE_EN                                        0x0010
#define MASK_PMU_APB_PD_NR_SPP_BISR_FORCE_EN                                        0x0008
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_BISR_FORCE_EN                               0x0004
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_BISR_FORCE_EN                                  0x0002
#define MASK_PMU_APB_PD_TIANSHAN_CP_BISR_FORCE_EN                                   0x0020
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_DONE                                       0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_DONE                                       0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_DONE                                       0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_DONE                                       0x0008
#define MASK_PMU_APB_PD_APCPU_BISR_DONE                                             0x0004
#define MASK_PMU_APB_PD_AP_BISR_DONE                                                0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_DONE                                           0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_DONE                                         0x80000000
#define MASK_PMU_APB_PD_LTEDPFEC_BISR_DONE                                          0x40000000
#define MASK_PMU_APB_PD_LTECE_BISR_DONE                                             0x20000000
#define MASK_PMU_APB_PD_LTEPROC_BISR_DONE                                           0x10000000
#define MASK_PMU_APB_PD_WCE_BISR_DONE                                               0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_DONE                                             0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_DONE                                               0x2000000
#define MASK_PMU_APB_PD_LWPROC_BISR_DONE                                            0x1000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_DONE                                       0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_DONE                                            0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_DONE                                             0x4000
#define MASK_PMU_APB_PD_PCIE_1_BISR_DONE                                            0x20000000
#define MASK_PMU_APB_PD_PCIE_0_BISR_DONE                                            0x10000000
#define MASK_PMU_APB_PD_IPA_BISR_DONE                                               0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_DONE                                          0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_DONE                                             0x400000
#define MASK_PMU_APB_PD_ETHER_XGE_BISR_DONE                                         0x80000
#define MASK_PMU_APB_PD_UNI_TOP_BISR_DONE                                           0x0080
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_BISR_DONE                                   0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_DONE                                            0x0010
#define MASK_PMU_APB_PD_NR_SPP_BISR_DONE                                            0x0008
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_BISR_DONE                                   0x0004
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_BISR_DONE                                      0x0002
#define MASK_PMU_APB_PD_TIANSHAN_CP_BISR_DONE                                       0x0020
#define MASK_PMU_APB_PD_APCPU_CORE3_BISR_BUSY                                       0x0040
#define MASK_PMU_APB_PD_APCPU_CORE2_BISR_BUSY                                       0x0020
#define MASK_PMU_APB_PD_APCPU_CORE1_BISR_BUSY                                       0x0010
#define MASK_PMU_APB_PD_APCPU_CORE0_BISR_BUSY                                       0x0008
#define MASK_PMU_APB_PD_APCPU_BISR_BUSY                                             0x0004
#define MASK_PMU_APB_PD_AP_BISR_BUSY                                                0x0002
#define MASK_PMU_APB_PD_AON_MEM_BISR_BUSY                                           0x0001
#define MASK_PMU_APB_PD_NR_DL_TOP_BISR_BUSY                                         0x80000000
#define MASK_PMU_APB_PD_LTEDPFEC_BISR_BUSY                                          0x40000000
#define MASK_PMU_APB_PD_LTECE_BISR_BUSY                                             0x20000000
#define MASK_PMU_APB_PD_LTEPROC_BISR_BUSY                                           0x10000000
#define MASK_PMU_APB_PD_WCE_BISR_BUSY                                               0x8000000
#define MASK_PMU_APB_PD_DPFEC_BISR_BUSY                                             0x4000000
#define MASK_PMU_APB_PD_LCE_BISR_BUSY                                               0x2000000
#define MASK_PMU_APB_PD_LWPROC_BISR_BUSY                                            0x1000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_BISR_BUSY                                       0x100000
#define MASK_PMU_APB_PD_PHY_CP_BISR_BUSY                                            0x80000
#define MASK_PMU_APB_PD_PS_CP_BISR_BUSY                                             0x4000
#define MASK_PMU_APB_PD_PCIE_1_BISR_BUSY                                            0x20000000
#define MASK_PMU_APB_PD_PCIE_0_BISR_BUSY                                            0x10000000
#define MASK_PMU_APB_PD_IPA_BISR_BUSY                                               0x4000000
#define MASK_PMU_APB_PD_AUD_CEVA_BISR_BUSY                                          0x800000
#define MASK_PMU_APB_PD_AUDIO_BISR_BUSY                                             0x400000
#define MASK_PMU_APB_PD_ETHER_XGE_BISR_BUSY                                         0x80000
#define MASK_PMU_APB_PD_UNI_TOP_BISR_BUSY                                           0x0080
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_BISR_BUSY                                   0x0020
#define MASK_PMU_APB_PD_NR_CST_BISR_BUSY                                            0x0010
#define MASK_PMU_APB_PD_NR_SPP_BISR_BUSY                                            0x0008
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_BISR_BUSY                                   0x0004
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_BISR_BUSY                                      0x0002
#define MASK_PMU_APB_PD_TIANSHAN_CP_BISR_BUSY                                       0x0020
#define MASK_PMU_APB_AP_APCPU_COUPLE_EN                                             0x0001
#define MASK_PMU_APB_DCDC_CPU0_DVFS_BLOCK_SHUTDOWN_EN                               0x0001
#define MASK_PMU_APB_PD_DCDC_CPU0_PWR_ON_DLY                                        0xFF00
#define MASK_PMU_APB_PD_DCDC_CPU0_PWR_OFF_DLY                                       0x00FF
#define MASK_PMU_APB_REG_RAM_PD_USB_PHY_RAM_WITH_DS                                 0x0004
#define MASK_PMU_APB_REG_RAM_RET_USB_PHY_RAM_WITH_DS                                0x0002
#define MASK_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_AUTO_CTRL_EN                           0x0001
#define MASK_PMU_APB_REG_RAM_PD_PCIE3_0_PHY_RAM_WITH_DS                             0x0004
#define MASK_PMU_APB_REG_RAM_RET_PCIE3_0_PHY_RAM_WITH_DS                            0x0002
#define MASK_PMU_APB_PCIE3_0_PHY_RAM_WITH_DS_RAM_AUTO_CTRL_EN                       0x0001
#define MASK_PMU_APB_REG_RAM_PD_PCIE3_1_PHY_RAM_WITH_DS                             0x0004
#define MASK_PMU_APB_REG_RAM_RET_PCIE3_1_PHY_RAM_WITH_DS                            0x0002
#define MASK_PMU_APB_PCIE3_1_PHY_RAM_WITH_DS_RAM_AUTO_CTRL_EN                       0x0001
#define MASK_PMU_APB_REG_RAM_PD_ETHER_XG_RAM_WITH_DS                                0x0004
#define MASK_PMU_APB_REG_RAM_RET_ETHER_XG_RAM_WITH_DS                               0x0002
#define MASK_PMU_APB_ETHER_XG_RAM_WITH_DS_RAM_AUTO_CTRL_EN                          0x0001
#define MASK_PMU_APB_APCPU_CORE0_DSLP_ENA                                           0x0001
#define MASK_PMU_APB_APCPU_CORE1_DSLP_ENA                                           0x0001
#define MASK_PMU_APB_APCPU_CORE2_DSLP_ENA                                           0x0001
#define MASK_PMU_APB_APCPU_CORE3_DSLP_ENA                                           0x0001
#define MASK_PMU_APB_AUD_CEVA_DSLP_ENA                                              0x0001
#define MASK_PMU_APB_CR8_PHY_TOP_DSLP_ENA                                           0x0001
#define MASK_PMU_APB_APCPU_CORE0_INT_DISABLE                                        0x0001
#define MASK_PMU_APB_APCPU_CORE1_INT_DISABLE                                        0x0001
#define MASK_PMU_APB_APCPU_CORE2_INT_DISABLE                                        0x0001
#define MASK_PMU_APB_APCPU_CORE3_INT_DISABLE                                        0x0001
#define MASK_PMU_APB_AUD_CEVA_CORE_INT_DISABLE                                      0x0001
#define MASK_PMU_APB_CR8_PHY_TOP_CORE_INT_DISABLE                                   0x0001
#define MASK_PMU_APB_GICDISABLE                                                     0x0001
#define MASK_PMU_APB_PD_AP_DBG_SHUTDOWN_EN                                          0x10000000
#define MASK_PMU_APB_PD_AP_FORCE_SHUTDOWN                                           0x2000000
#define MASK_PMU_APB_PD_AP_AUTO_SHUTDOWN_EN                                         0x1000000
#define MASK_PMU_APB_PD_AP_PWR_ON_DLY                                               0xFF0000
#define MASK_PMU_APB_PD_AP_PWR_ON_SEQ_DLY                                           0xFF00
#define MASK_PMU_APB_PD_AP_ISO_ON_DLY                                               0x00FF
#define MASK_PMU_APB_PD_APCPU_DBG_SHUTDOWN_EN                                       0x10000000
#define MASK_PMU_APB_PD_APCPU_PD_SEL                                                0x8000000
#define MASK_PMU_APB_PD_APCPU_FORCE_SHUTDOWN                                        0x2000000
#define MASK_PMU_APB_PD_APCPU_AUTO_SHUTDOWN_EN                                      0x1000000
#define MASK_PMU_APB_PD_APCPU_PWR_ON_SEQ_DLY                                        0xFF00
#define MASK_PMU_APB_PD_APCPU_ISO_ON_DLY                                            0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE0_DBG_SHUTDOWN_EN                                 0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE0_PD_SEL                                          0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE0_FORCE_SHUTDOWN                                  0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE0_AUTO_SHUTDOWN_EN                                0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE0_PWR_ON_DLY                                      0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE0_PWR_ON_SEQ_DLY                                  0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE0_ISO_ON_DLY                                      0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE1_DBG_SHUTDOWN_EN                                 0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE1_PD_SEL                                          0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE1_FORCE_SHUTDOWN                                  0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE1_AUTO_SHUTDOWN_EN                                0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE1_PWR_ON_DLY                                      0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE1_PWR_ON_SEQ_DLY                                  0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE1_ISO_ON_DLY                                      0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE2_DBG_SHUTDOWN_EN                                 0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE2_PD_SEL                                          0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE2_FORCE_SHUTDOWN                                  0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE2_AUTO_SHUTDOWN_EN                                0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE2_PWR_ON_DLY                                      0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE2_PWR_ON_SEQ_DLY                                  0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE2_ISO_ON_DLY                                      0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE3_DBG_SHUTDOWN_EN                                 0x10000000
#define MASK_PMU_APB_PD_APCPU_CORE3_PD_SEL                                          0x8000000
#define MASK_PMU_APB_PD_APCPU_CORE3_FORCE_SHUTDOWN                                  0x2000000
#define MASK_PMU_APB_PD_APCPU_CORE3_AUTO_SHUTDOWN_EN                                0x1000000
#define MASK_PMU_APB_PD_APCPU_CORE3_PWR_ON_DLY                                      0xFF0000
#define MASK_PMU_APB_PD_APCPU_CORE3_PWR_ON_SEQ_DLY                                  0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE3_ISO_ON_DLY                                      0x00FF
#define MASK_PMU_APB_PD_PS_CP_DBG_SHUTDOWN_EN                                       0x10000000
#define MASK_PMU_APB_PD_PS_CP_FORCE_SHUTDOWN                                        0x2000000
#define MASK_PMU_APB_PD_PS_CP_AUTO_SHUTDOWN_EN                                      0x1000000
#define MASK_PMU_APB_PD_PS_CP_PWR_ON_DLY                                            0xFF0000
#define MASK_PMU_APB_PD_PS_CP_PWR_ON_SEQ_DLY                                        0xFF00
#define MASK_PMU_APB_PD_PS_CP_ISO_ON_DLY                                            0x00FF
#define MASK_PMU_APB_PD_PHY_CP_FORCE_SHUTDOWN                                       0x2000000
#define MASK_PMU_APB_PD_PHY_CP_AUTO_SHUTDOWN_EN                                     0x1000000
#define MASK_PMU_APB_PD_PHY_CP_PWR_ON_DLY                                           0xFF0000
#define MASK_PMU_APB_PD_PHY_CP_PWR_ON_SEQ_DLY                                       0xFF00
#define MASK_PMU_APB_PD_PHY_CP_ISO_ON_DLY                                           0x00FF
#define MASK_PMU_APB_PD_CR8_PHY_TOP_DBG_SHUTDOWN_EN                                 0x10000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_PD_SEL                                          0x8000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_FORCE_SHUTDOWN                                  0x2000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_AUTO_SHUTDOWN_EN                                0x1000000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_PWR_ON_DLY                                      0xFF0000
#define MASK_PMU_APB_PD_CR8_PHY_TOP_PWR_ON_SEQ_DLY                                  0xFF00
#define MASK_PMU_APB_PD_CR8_PHY_TOP_ISO_ON_DLY                                      0x00FF
#define MASK_PMU_APB_PD_LWPROC_FORCE_SHUTDOWN                                       0x2000000
#define MASK_PMU_APB_PD_LWPROC_AUTO_SHUTDOWN_EN                                     0x1000000
#define MASK_PMU_APB_PD_LWPROC_PWR_ON_DLY                                           0xFF0000
#define MASK_PMU_APB_PD_LWPROC_PWR_ON_SEQ_DLY                                       0xFF00
#define MASK_PMU_APB_PD_LWPROC_ISO_ON_DLY                                           0x00FF
#define MASK_PMU_APB_PD_LCE_FORCE_SHUTDOWN                                          0x2000000
#define MASK_PMU_APB_PD_LCE_AUTO_SHUTDOWN_EN                                        0x1000000
#define MASK_PMU_APB_PD_LCE_PWR_ON_DLY                                              0xFF0000
#define MASK_PMU_APB_PD_LCE_PWR_ON_SEQ_DLY                                          0xFF00
#define MASK_PMU_APB_PD_LCE_ISO_ON_DLY                                              0x00FF
#define MASK_PMU_APB_PD_DPFEC_FORCE_SHUTDOWN                                        0x2000000
#define MASK_PMU_APB_PD_DPFEC_AUTO_SHUTDOWN_EN                                      0x1000000
#define MASK_PMU_APB_PD_DPFEC_PWR_ON_DLY                                            0xFF0000
#define MASK_PMU_APB_PD_DPFEC_PWR_ON_SEQ_DLY                                        0xFF00
#define MASK_PMU_APB_PD_DPFEC_ISO_ON_DLY                                            0x00FF
#define MASK_PMU_APB_PD_WCE_FORCE_SHUTDOWN                                          0x2000000
#define MASK_PMU_APB_PD_WCE_AUTO_SHUTDOWN_EN                                        0x1000000
#define MASK_PMU_APB_PD_WCE_PWR_ON_DLY                                              0xFF0000
#define MASK_PMU_APB_PD_WCE_PWR_ON_SEQ_DLY                                          0xFF00
#define MASK_PMU_APB_PD_WCE_ISO_ON_DLY                                              0x00FF
#define MASK_PMU_APB_PD_LTEPROC_FORCE_SHUTDOWN                                      0x2000000
#define MASK_PMU_APB_PD_LTEPROC_AUTO_SHUTDOWN_EN                                    0x1000000
#define MASK_PMU_APB_PD_LTEPROC_PWR_ON_DLY                                          0xFF0000
#define MASK_PMU_APB_PD_LTEPROC_PWR_ON_SEQ_DLY                                      0xFF00
#define MASK_PMU_APB_PD_LTEPROC_ISO_ON_DLY                                          0x00FF
#define MASK_PMU_APB_PD_LTECE_FORCE_SHUTDOWN                                        0x2000000
#define MASK_PMU_APB_PD_LTECE_AUTO_SHUTDOWN_EN                                      0x1000000
#define MASK_PMU_APB_PD_LTECE_PWR_ON_DLY                                            0xFF0000
#define MASK_PMU_APB_PD_LTECE_PWR_ON_SEQ_DLY                                        0xFF00
#define MASK_PMU_APB_PD_LTECE_ISO_ON_DLY                                            0x00FF
#define MASK_PMU_APB_PD_LTEDPFEC_FORCE_SHUTDOWN                                     0x2000000
#define MASK_PMU_APB_PD_LTEDPFEC_AUTO_SHUTDOWN_EN                                   0x1000000
#define MASK_PMU_APB_PD_LTEDPFEC_PWR_ON_DLY                                         0xFF0000
#define MASK_PMU_APB_PD_LTEDPFEC_PWR_ON_SEQ_DLY                                     0xFF00
#define MASK_PMU_APB_PD_LTEDPFEC_ISO_ON_DLY                                         0x00FF
#define MASK_PMU_APB_PD_NR_DL_TOP_FORCE_SHUTDOWN                                    0x2000000
#define MASK_PMU_APB_PD_NR_DL_TOP_AUTO_SHUTDOWN_EN                                  0x1000000
#define MASK_PMU_APB_PD_NR_DL_TOP_PWR_ON_DLY                                        0xFF0000
#define MASK_PMU_APB_PD_NR_DL_TOP_PWR_ON_SEQ_DLY                                    0xFF00
#define MASK_PMU_APB_PD_NR_DL_TOP_ISO_ON_DLY                                        0x00FF
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_FORCE_SHUTDOWN                                 0x2000000
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_AUTO_SHUTDOWN_EN                               0x1000000
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_PWR_ON_DLY                                     0xFF0000
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_PWR_ON_SEQ_DLY                                 0xFF00
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_ISO_ON_DLY                                     0x00FF
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_FORCE_SHUTDOWN                              0x2000000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_AUTO_SHUTDOWN_EN                            0x1000000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_PWR_ON_DLY                                  0xFF0000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_PWR_ON_SEQ_DLY                              0xFF00
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_ISO_ON_DLY                                  0x00FF
#define MASK_PMU_APB_PD_NR_SPP_FORCE_SHUTDOWN                                       0x2000000
#define MASK_PMU_APB_PD_NR_SPP_AUTO_SHUTDOWN_EN                                     0x1000000
#define MASK_PMU_APB_PD_NR_SPP_PWR_ON_DLY                                           0xFF0000
#define MASK_PMU_APB_PD_NR_SPP_PWR_ON_SEQ_DLY                                       0xFF00
#define MASK_PMU_APB_PD_NR_SPP_ISO_ON_DLY                                           0x00FF
#define MASK_PMU_APB_PD_NR_CST_FORCE_SHUTDOWN                                       0x2000000
#define MASK_PMU_APB_PD_NR_CST_AUTO_SHUTDOWN_EN                                     0x1000000
#define MASK_PMU_APB_PD_NR_CST_PWR_ON_DLY                                           0xFF0000
#define MASK_PMU_APB_PD_NR_CST_PWR_ON_SEQ_DLY                                       0xFF00
#define MASK_PMU_APB_PD_NR_CST_ISO_ON_DLY                                           0x00FF
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_FORCE_SHUTDOWN                              0x2000000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_AUTO_SHUTDOWN_EN                            0x1000000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_PWR_ON_DLY                                  0xFF0000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_PWR_ON_SEQ_DLY                              0xFF00
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_ISO_ON_DLY                                  0x00FF
#define MASK_PMU_APB_PD_UNI_TOP_FORCE_SHUTDOWN                                      0x2000000
#define MASK_PMU_APB_PD_UNI_TOP_AUTO_SHUTDOWN_EN                                    0x1000000
#define MASK_PMU_APB_PD_UNI_TOP_PWR_ON_DLY                                          0xFF0000
#define MASK_PMU_APB_PD_UNI_TOP_PWR_ON_SEQ_DLY                                      0xFF00
#define MASK_PMU_APB_PD_UNI_TOP_ISO_ON_DLY                                          0x00FF
#define MASK_PMU_APB_PD_ETHER_XGE_FORCE_SHUTDOWN                                    0x2000000
#define MASK_PMU_APB_PD_ETHER_XGE_AUTO_SHUTDOWN_EN                                  0x1000000
#define MASK_PMU_APB_PD_ETHER_XGE_PWR_ON_DLY                                        0xFF0000
#define MASK_PMU_APB_PD_ETHER_XGE_PWR_ON_SEQ_DLY                                    0xFF00
#define MASK_PMU_APB_PD_ETHER_XGE_ISO_ON_DLY                                        0x00FF
#define MASK_PMU_APB_PD_AUDIO_FORCE_SHUTDOWN                                        0x2000000
#define MASK_PMU_APB_PD_AUDIO_AUTO_SHUTDOWN_EN                                      0x1000000
#define MASK_PMU_APB_PD_AUDIO_PWR_ON_DLY                                            0xFF0000
#define MASK_PMU_APB_PD_AUDIO_PWR_ON_SEQ_DLY                                        0xFF00
#define MASK_PMU_APB_PD_AUDIO_ISO_ON_DLY                                            0x00FF
#define MASK_PMU_APB_PD_AUD_CEVA_DBG_SHUTDOWN_EN                                    0x10000000
#define MASK_PMU_APB_PD_AUD_CEVA_PD_SEL                                             0x8000000
#define MASK_PMU_APB_PD_AUD_CEVA_FORCE_SHUTDOWN                                     0x2000000
#define MASK_PMU_APB_PD_AUD_CEVA_AUTO_SHUTDOWN_EN                                   0x1000000
#define MASK_PMU_APB_PD_AUD_CEVA_PWR_ON_DLY                                         0xFF0000
#define MASK_PMU_APB_PD_AUD_CEVA_PWR_ON_SEQ_DLY                                     0xFF00
#define MASK_PMU_APB_PD_AUD_CEVA_ISO_ON_DLY                                         0x00FF
#define MASK_PMU_APB_PD_IPA_FORCE_SHUTDOWN                                          0x2000000
#define MASK_PMU_APB_PD_IPA_AUTO_SHUTDOWN_EN                                        0x1000000
#define MASK_PMU_APB_PD_IPA_PWR_ON_DLY                                              0xFF0000
#define MASK_PMU_APB_PD_IPA_PWR_ON_SEQ_DLY                                          0xFF00
#define MASK_PMU_APB_PD_IPA_ISO_ON_DLY                                              0x00FF
#define MASK_PMU_APB_PD_PCIE_0_FORCE_SHUTDOWN                                       0x2000000
#define MASK_PMU_APB_PD_PCIE_0_AUTO_SHUTDOWN_EN                                     0x1000000
#define MASK_PMU_APB_PD_PCIE_0_PWR_ON_DLY                                           0xFF0000
#define MASK_PMU_APB_PD_PCIE_0_PWR_ON_SEQ_DLY                                       0xFF00
#define MASK_PMU_APB_PD_PCIE_0_ISO_ON_DLY                                           0x00FF
#define MASK_PMU_APB_PD_PCIE_1_FORCE_SHUTDOWN                                       0x2000000
#define MASK_PMU_APB_PD_PCIE_1_AUTO_SHUTDOWN_EN                                     0x1000000
#define MASK_PMU_APB_PD_PCIE_1_PWR_ON_DLY                                           0xFF0000
#define MASK_PMU_APB_PD_PCIE_1_PWR_ON_SEQ_DLY                                       0xFF00
#define MASK_PMU_APB_PD_PCIE_1_ISO_ON_DLY                                           0x00FF
#define MASK_PMU_APB_PD_PUB_FORCE_SHUTDOWN                                          0x2000000
#define MASK_PMU_APB_PD_PUB_AUTO_SHUTDOWN_EN                                        0x1000000
#define MASK_PMU_APB_PD_PUB_PWR_ON_DLY                                              0xFF0000
#define MASK_PMU_APB_PD_PUB_PWR_ON_SEQ_DLY                                          0xFF00
#define MASK_PMU_APB_PD_PUB_ISO_ON_DLY                                              0x00FF
#define MASK_PMU_APB_PD_TIANSHAN_CP_FORCE_SHUTDOWN                                  0x2000000
#define MASK_PMU_APB_PD_TIANSHAN_CP_AUTO_SHUTDOWN_EN                                0x1000000
#define MASK_PMU_APB_PD_TIANSHAN_CP_PWR_ON_DLY                                      0xFF0000
#define MASK_PMU_APB_PD_TIANSHAN_CP_PWR_ON_SEQ_DLY                                  0xFF00
#define MASK_PMU_APB_PD_TIANSHAN_CP_ISO_ON_DLY                                      0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE1_RAM_PWR_DLY                                     0xFF000000
#define MASK_PMU_APB_PD_APCPU_CORE0_RAM_PWR_DLY                                     0xFF0000
#define MASK_PMU_APB_PD_APCPU_RAM_PWR_DLY                                           0xFF00
#define MASK_PMU_APB_PD_AP_RAM_PWR_DLY                                              0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE3_RAM_PWR_DLY                                     0xFF00
#define MASK_PMU_APB_PD_APCPU_CORE2_RAM_PWR_DLY                                     0x00FF
#define MASK_PMU_APB_SNPS_USBC_HIBER_REQ                                            0x4000
#define MASK_PMU_APB_SNPS_USBC_HIBER_STAT_BYP                                       0x2000
#define MASK_PMU_APB_SNPS_USBC_HIBER_STAT                                           0x1000
#define MASK_PMU_APB_CURRENT_POWER_STATE_U3PMU                                      0x0C00
#define MASK_PMU_APB_CURRENT_POWER_STATE_U2PMU                                      0x0300
#define MASK_PMU_APB_REG_ETH_PHY_UPCS_PWR_STABLE                                    0x0080
#define MASK_PMU_APB_REG_ETH_PHY_PCS_PWR_STABLE                                     0x0040
#define MASK_PMU_APB_REG_PCIE1_PHY_UPCS_PWR_STABLE                                  0x0020
#define MASK_PMU_APB_REG_PCIE1_PHY_PCS_PWR_STABLE                                   0x0010
#define MASK_PMU_APB_REG_PCIE0_PHY_UPCS_PWR_STABLE                                  0x0008
#define MASK_PMU_APB_REG_PCIE0_PHY_PCS_PWR_STABLE                                   0x0004
#define MASK_PMU_APB_REG_USB31_PHY_UPCS_PWR_STABLE                                  0x0002
#define MASK_PMU_APB_REG_USB31_PHY_PCS_PWR_STABLE                                   0x0001
#define MASK_PMU_APB_PD_PS_CP_RAM_PWR_DLY                                           0xFF00
#define MASK_PMU_APB_PD_CR8_PHY_TOP_RAM_PWR_DLY                                     0xFF000000
#define MASK_PMU_APB_PD_PHY_CP_RAM_PWR_DLY                                          0xFF0000
#define MASK_PMU_APB_PD_LWPROC_RAM_PWR_DLY                                          0xFF000000
#define MASK_PMU_APB_PD_LTEPROC_RAM_PWR_DLY                                         0xFF000000
#define MASK_PMU_APB_PD_WCE_RAM_PWR_DLY                                             0xFF0000
#define MASK_PMU_APB_PD_DPFEC_RAM_PWR_DLY                                           0xFF00
#define MASK_PMU_APB_PD_LCE_RAM_PWR_DLY                                             0x00FF
#define MASK_PMU_APB_PD_NR_DL_TOP_RAM_PWR_DLY                                       0xFF0000
#define MASK_PMU_APB_PD_LTEDPFEC_RAM_PWR_DLY                                        0xFF00
#define MASK_PMU_APB_PD_LTECE_RAM_PWR_DLY                                           0x00FF
#define MASK_PMU_APB_PD_NR_CST_RAM_PWR_DLY                                          0xFF000000
#define MASK_PMU_APB_PD_NR_SPP_RAM_PWR_DLY                                          0xFF0000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_RAM_PWR_DLY                                 0xFF00
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_RAM_PWR_DLY                                    0x00FF
#define MASK_PMU_APB_PD_UNI_TOP_RAM_PWR_DLY                                         0xFF0000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_RAM_PWR_DLY                                 0x00FF
#define MASK_PMU_APB_PD_ETHER_XGE_RAM_PWR_DLY                                       0xFF0000
#define MASK_PMU_APB_PD_AUD_CEVA_RAM_PWR_DLY                                        0xFF0000
#define MASK_PMU_APB_PD_AUDIO_RAM_PWR_DLY                                           0xFF00
#define MASK_PMU_APB_PD_PCIE_0_RAM_PWR_DLY                                          0xFF000000
#define MASK_PMU_APB_PD_IPA_RAM_PWR_DLY                                             0xFF00
#define MASK_PMU_APB_PD_PUB_RAM_PWR_DLY                                             0xFF000000
#define MASK_PMU_APB_PD_PCIE_1_RAM_PWR_DLY                                          0x00FF
#define MASK_PMU_APB_PD_TIANSHAN_CP_RAM_PWR_DLY                                     0x00FF
#define MASK_PMU_APB_ISO_OFF_DLY                                                    0xFF0000
#define MASK_PMU_APB_CGM_ON_DLY                                                     0xFF00
#define MASK_PMU_APB_RST_ASSERT_DLY                                                 0x00FF
#define MASK_PMU_APB_PD_APCPU_CORE1_STATE                                           0x1F000000
#define MASK_PMU_APB_PD_APCPU_CORE0_STATE                                           0x1F0000
#define MASK_PMU_APB_PD_APCPU_STATE                                                 0x1F00
#define MASK_PMU_APB_PD_AP_STATE                                                    0x001F
#define MASK_PMU_APB_PD_APCPU_CORE3_STATE                                           0x1F00
#define MASK_PMU_APB_PD_APCPU_CORE2_STATE                                           0x001F
#define MASK_PMU_APB_PD_PS_CP_STATE                                                 0x1F00
#define MASK_PMU_APB_PD_CR8_PHY_TOP_STATE                                           0x1F000000
#define MASK_PMU_APB_PD_PHY_CP_STATE                                                0x1F0000
#define MASK_PMU_APB_PD_LWPROC_STATE                                                0x1F000000
#define MASK_PMU_APB_PD_LTEPROC_STATE                                               0x1F000000
#define MASK_PMU_APB_PD_WCE_STATE                                                   0x1F0000
#define MASK_PMU_APB_PD_DPFEC_STATE                                                 0x1F00
#define MASK_PMU_APB_PD_LCE_STATE                                                   0x001F
#define MASK_PMU_APB_PD_NR_DL_TOP_STATE                                             0x1F0000
#define MASK_PMU_APB_PD_LTEDPFEC_STATE                                              0x1F00
#define MASK_PMU_APB_PD_LTECE_STATE                                                 0x001F
#define MASK_PMU_APB_PD_NR_CST_STATE                                                0x1F000000
#define MASK_PMU_APB_PD_NR_SPP_STATE                                                0x1F0000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_STATE                                       0x1F00
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_STATE                                          0x001F
#define MASK_PMU_APB_PD_UNI_TOP_STATE                                               0x1F0000
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_STATE                                       0x001F
#define MASK_PMU_APB_PD_ETHER_XGE_STATE                                             0x1F0000
#define MASK_PMU_APB_PD_AUD_CEVA_STATE                                              0x1F0000
#define MASK_PMU_APB_PD_AUDIO_STATE                                                 0x1F00
#define MASK_PMU_APB_PD_PCIE_0_STATE                                                0x1F000000
#define MASK_PMU_APB_PD_IPA_STATE                                                   0x1F00
#define MASK_PMU_APB_PD_PUB_STATE                                                   0x1F000000
#define MASK_PMU_APB_PD_PCIE_1_STATE                                                0x001F
#define MASK_PMU_APB_PD_TIANSHAN_CP_STATE                                           0x001F
#define MASK_PMU_APB_APCPU_CORE0_SIMD_RET_MODE                                      0x0007
#define MASK_PMU_APB_APCPU_CORE1_SIMD_RET_MODE                                      0x0007
#define MASK_PMU_APB_APCPU_CORE2_SIMD_RET_MODE                                      0x0007
#define MASK_PMU_APB_APCPU_CORE3_SIMD_RET_MODE                                      0x0007
#define MASK_PMU_APB_PACTIVE_CORE0_SW                                               0x000F
#define MASK_PMU_APB_PACTIVE_CORE1_SW                                               0x000F
#define MASK_PMU_APB_PACTIVE_CORE2_SW                                               0x000F
#define MASK_PMU_APB_PACTIVE_CORE3_SW                                               0x000F
#define MASK_PMU_APB_PACTIVE_CLUSTER_SW                                             0x007F
#define MASK_PMU_APB_APCPU_CORE0_PACTIVE                                            0xF000
#define MASK_PMU_APB_APCPU_CORE0_PDENY                                              0x0800
#define MASK_PMU_APB_APCPU_CORE0_PACCEPT                                            0x0400
#define MASK_PMU_APB_MODE_ST_CORE0_CGM_EN_SW                                        0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_SW                                         0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_SW                                          0x0080
#define MASK_PMU_APB_RST_APCPU_CORE0_WARM_SW_N                                      0x0040
#define MASK_PMU_APB_RST_APCPU_CORE0_COLD_SW_N                                      0x0020
#define MASK_PMU_APB_APCPU_CORE0_PSTATE_SW                                          0x001E
#define MASK_PMU_APB_APCPU_CORE0_PREQ_SW                                            0x0001
#define MASK_PMU_APB_APCPU_CORE1_PACTIVE                                            0xF000
#define MASK_PMU_APB_APCPU_CORE1_PDENY                                              0x0800
#define MASK_PMU_APB_APCPU_CORE1_PACCEPT                                            0x0400
#define MASK_PMU_APB_MODE_ST_CORE1_CGM_EN_SW                                        0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_SW                                         0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_SW                                          0x0080
#define MASK_PMU_APB_RST_APCPU_CORE1_WARM_SW_N                                      0x0040
#define MASK_PMU_APB_RST_APCPU_CORE1_COLD_SW_N                                      0x0020
#define MASK_PMU_APB_APCPU_CORE1_PSTATE_SW                                          0x001E
#define MASK_PMU_APB_APCPU_CORE1_PREQ_SW                                            0x0001
#define MASK_PMU_APB_APCPU_CORE2_PACTIVE                                            0xF000
#define MASK_PMU_APB_APCPU_CORE2_PDENY                                              0x0800
#define MASK_PMU_APB_APCPU_CORE2_PACCEPT                                            0x0400
#define MASK_PMU_APB_MODE_ST_CORE2_CGM_EN_SW                                        0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_SW                                         0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_SW                                          0x0080
#define MASK_PMU_APB_RST_APCPU_CORE2_WARM_SW_N                                      0x0040
#define MASK_PMU_APB_RST_APCPU_CORE2_COLD_SW_N                                      0x0020
#define MASK_PMU_APB_APCPU_CORE2_PSTATE_SW                                          0x001E
#define MASK_PMU_APB_APCPU_CORE2_PREQ_SW                                            0x0001
#define MASK_PMU_APB_APCPU_CORE3_PACTIVE                                            0xF000
#define MASK_PMU_APB_APCPU_CORE3_PDENY                                              0x0800
#define MASK_PMU_APB_APCPU_CORE3_PACCEPT                                            0x0400
#define MASK_PMU_APB_MODE_ST_CORE3_CGM_EN_SW                                        0x0200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_SW                                         0x0100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_SW                                          0x0080
#define MASK_PMU_APB_RST_APCPU_CORE3_WARM_SW_N                                      0x0040
#define MASK_PMU_APB_RST_APCPU_CORE3_COLD_SW_N                                      0x0020
#define MASK_PMU_APB_APCPU_CORE3_PSTATE_SW                                          0x001E
#define MASK_PMU_APB_APCPU_CORE3_PREQ_SW                                            0x0001
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_SW                                  0x10000000
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_SW                                   0x8000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_SW                                0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_SW                                 0x2000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_SW                                0x1000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_SW                                 0x800000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_SW                                0x400000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_SW                                 0x200000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_SW                                0x100000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_SW                                 0x80000
#define MASK_PMU_APB_APCPU_CLUSTER_PACTIVE                                          0x7F000
#define MASK_PMU_APB_APCPU_CLUSTER_PDENY                                            0x0800
#define MASK_PMU_APB_APCPU_CLUSTER_PACCEPT                                          0x0400
#define MASK_PMU_APB_RST_APCPU_CLUSTER_WARM_SW_N                                    0x0200
#define MASK_PMU_APB_RST_APCPU_CLUSTER_COLD_SW_N                                    0x0100
#define MASK_PMU_APB_APCPU_CLUSTER_PSTATE_SW                                        0x00FE
#define MASK_PMU_APB_APCPU_CLUSTER_PREQ_SW                                          0x0001
#define MASK_PMU_APB_APCPU_CORE0_DENY_TAR_STATE                                     0x1F00
#define MASK_PMU_APB_APCPU_CORE0_DENY_PRE_STATE                                     0x001F
#define MASK_PMU_APB_APCPU_CORE1_DENY_TAR_STATE                                     0x1F00
#define MASK_PMU_APB_APCPU_CORE1_DENY_PRE_STATE                                     0x001F
#define MASK_PMU_APB_APCPU_CORE2_DENY_TAR_STATE                                     0x1F00
#define MASK_PMU_APB_APCPU_CORE2_DENY_PRE_STATE                                     0x001F
#define MASK_PMU_APB_APCPU_CORE3_DENY_TAR_STATE                                     0x1F00
#define MASK_PMU_APB_APCPU_CORE3_DENY_PRE_STATE                                     0x001F
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TAR_STATE                                   0x3F00
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_PRE_STATE                                   0x003F
#define MASK_PMU_APB_APCPU_CORINTH_RAM_PWR_DLY                                      0xFF000000
#define MASK_PMU_APB_APCPU_CORE_RAM_PWR_DLY                                         0xFF0000
#define MASK_PMU_APB_APCPU_CORE_INITIAL_DLY                                         0xFF00
#define MASK_PMU_APB_APCPU_CORINTH_INITIAL_DLY                                      0x00FF
#define MASK_PMU_APB_APCPU_CORE_RST_DEASSERT_DLY                                    0xFF000000
#define MASK_PMU_APB_APCPU_CORE_RST_ASSERT_DLY                                      0xFF0000
#define MASK_PMU_APB_APCPU_CORINTH_RST_DEASSERT_DLY                                 0xFF00
#define MASK_PMU_APB_APCPU_CORINTH_RST_ASSERT_DLY                                   0x00FF
#define MASK_PMU_APB_APCPU_CORE_CGM_OFF_DLY                                         0xFF00
#define MASK_PMU_APB_APCPU_CORE_CGM_ON_DLY                                          0x00FF
#define MASK_PMU_APB_APCPU_CLUSTER_INITIAL_STATE                                    0x0001
#define MASK_PMU_APB_APCPU_CORINTH_FUNC_RET_GATE_CLK_EN                             0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TIME_THRESHOLD                              0x0FC0
#define MASK_PMU_APB_APCPU_CORE_DENY_TIME_THRESHOLD                                 0x003F
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_CGM_EN_DISABLE                             0x0008
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_CGM_EN_DISABLE                             0x0004
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_CGM_EN_DISABLE                             0x0002
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_CGM_EN_DISABLE                             0x0001
#define MASK_PMU_APB_PD_APCPU_CORE3_FRC_ON_EN                                       0x0008
#define MASK_PMU_APB_PD_APCPU_CORE2_FRC_ON_EN                                       0x0004
#define MASK_PMU_APB_PD_APCPU_CORE1_FRC_ON_EN                                       0x0002
#define MASK_PMU_APB_PD_APCPU_CORE0_FRC_ON_EN                                       0x0001
#define MASK_PMU_APB_APCPU_CORE_SOFT_RST_BYPASS                                     0x0020
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_BYPASS                                  0x0010
#define MASK_PMU_APB_APCPU_TOP_SRST_RST_BYPASS                                      0x0008
#define MASK_PMU_APB_CLUSTER_DBGRSTREQ_EN                                           0x0004
#define MASK_PMU_APB_APCPU_SOFT_RST_TYPE_SEL                                        0x0002
#define MASK_PMU_APB_DBGRSTREQ_RST_TYPE_SEL                                         0x0001
#define MASK_PMU_APB_DBG_RECOV_WAIT_BUS_IDLE_EN                                     0x0080
#define MASK_PMU_APB_DBGRSTREQ_TRIG_DBG_RECOV_EN                                    0x0040
#define MASK_PMU_APB_APCPU_SOFT_RST_TRIG_DBG_RECOV_EN                               0x0020
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_TRIG_DBG_RECOV_EN                       0x0010
#define MASK_PMU_APB_DEBUG_RECOV_FORCE_TRIG                                         0x0004
#define MASK_PMU_APB_DEBUG_RECOV_AUTO_TRIG_EN                                       0x0002
#define MASK_PMU_APB_DBG_RECOV_RST_TYPE_SEL                                         0x0001
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_CLR_INT_DISABLE_EN                         0x0008
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_CLR_INT_DISABLE_EN                         0x0004
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_CLR_INT_DISABLE_EN                         0x0002
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_CLR_INT_DISABLE_EN                         0x0001
#define MASK_PMU_APB_APCPU_CORE3_OFF_EMU_TO_OFF                                     0x0008
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_TO_OFF                                     0x0004
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_TO_OFF                                     0x0002
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_TO_OFF                                     0x0001
#define MASK_PMU_APB_WDG_RST_TRIG_DBG_RECOV_EN                                      0x0001
#define MASK_PMU_APB_CORE3_ON_DISABLE                                               0x0008
#define MASK_PMU_APB_CORE2_ON_DISABLE                                               0x0004
#define MASK_PMU_APB_CORE1_ON_DISABLE                                               0x0002
#define MASK_PMU_APB_CORE0_ON_DISABLE                                               0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PACTIVE_EN                                    0x0010
#define MASK_PMU_APB_APCPU_CORE3_SW_PACTIVE_EN                                      0x0008
#define MASK_PMU_APB_APCPU_CORE2_SW_PACTIVE_EN                                      0x0004
#define MASK_PMU_APB_APCPU_CORE1_SW_PACTIVE_EN                                      0x0002
#define MASK_PMU_APB_APCPU_CORE0_SW_PACTIVE_EN                                      0x0001
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_EN                                   0x0010
#define MASK_PMU_APB_APCPU_CORE3_SW_PCHANNEL_EN                                     0x0008
#define MASK_PMU_APB_APCPU_CORE2_SW_PCHANNEL_EN                                     0x0004
#define MASK_PMU_APB_APCPU_CORE1_SW_PCHANNEL_EN                                     0x0002
#define MASK_PMU_APB_APCPU_CORE0_SW_PCHANNEL_EN                                     0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_EN                               0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_EN                                 0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_EN                                 0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_EN                                 0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_EN                                 0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_CLR                              0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_CLR                                0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_CLR                                0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_CLR                                0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_CLR                                0x0001
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER                                  0x0010
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3                                    0x0008
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2                                    0x0004
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1                                    0x0002
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0                                    0x0001
#define MASK_PMU_APB_CORE_WFI_MARK_CLR                                              0xF0000
#define MASK_PMU_APB_CORE_WFI_MARK                                                  0x000F
#define MASK_PMU_APB_APCPU_CORE_DEBUG_RECOV_STATE_CLR                               0xF0000000
#define MASK_PMU_APB_APCPU_CORE3_WAKEUP_FROM_DEBUG_RECOV                            0x0008
#define MASK_PMU_APB_APCPU_CORE2_WAKEUP_FROM_DEBUG_RECOV                            0x0004
#define MASK_PMU_APB_APCPU_CORE1_WAKEUP_FROM_DEBUG_RECOV                            0x0002
#define MASK_PMU_APB_APCPU_CORE0_WAKEUP_FROM_DEBUG_RECOV                            0x0001
#define MASK_PMU_APB_APCPU_CORE3_POWER_MODE_STATE                                   0xFF000000
#define MASK_PMU_APB_APCPU_CORE2_POWER_MODE_STATE                                   0xFF0000
#define MASK_PMU_APB_APCPU_CORE1_POWER_MODE_STATE                                   0xFF00
#define MASK_PMU_APB_APCPU_CORE0_POWER_MODE_STATE                                   0x00FF
#define MASK_PMU_APB_APCPU_CORINTH_POWER_MODE_STATE                                 0x00FF
#define MASK_PMU_APB_APCPU_CORE3_PCHANNEL_STATE                                     0xF000
#define MASK_PMU_APB_APCPU_CORE2_PCHANNEL_STATE                                     0x0F00
#define MASK_PMU_APB_APCPU_CORE1_PCHANNEL_STATE                                     0x00F0
#define MASK_PMU_APB_APCPU_CORE0_PCHANNEL_STATE                                     0x000F
#define MASK_PMU_APB_APCPU_CORINTH_PCHANNEL_STATE                                   0x000F
#define MASK_PMU_APB_TIANSHAN_CP_SLEEP_XTL_ON                                       0x4000
#define MASK_PMU_APB_ETHER_XGE_SLEEP_XTL_ON                                         0x1000
#define MASK_PMU_APB_SP_SLEEP_XTL_ON                                                0x0100
#define MASK_PMU_APB_PCIE_1_SLEEP_XTL_ON                                            0x0040
#define MASK_PMU_APB_PCIE_0_SLEEP_XTL_ON                                            0x0020
#define MASK_PMU_APB_IPA_SLEEP_XTL_ON                                               0x0010
#define MASK_PMU_APB_AUDIO_SLEEP_XTL_ON                                             0x0008
#define MASK_PMU_APB_PHY_CP_SLEEP_XTL_ON                                            0x0004
#define MASK_PMU_APB_PS_CP_SLEEP_XTL_ON                                             0x0002
#define MASK_PMU_APB_AP_SLEEP_XTL_ON                                                0x0001
#define MASK_PMU_APB_AUDIO_PWR_WAIT_CNT                                             0xFF000000
#define MASK_PMU_APB_PHY_CP_PWR_WAIT_CNT                                            0xFF0000
#define MASK_PMU_APB_PS_CP_PWR_WAIT_CNT                                             0xFF00
#define MASK_PMU_APB_AP_PWR_WAIT_CNT                                                0x00FF
#define MASK_PMU_APB_PCIE_1_PWR_WAIT_CNT                                            0xFF0000
#define MASK_PMU_APB_PCIE_0_PWR_WAIT_CNT                                            0xFF00
#define MASK_PMU_APB_IPA_PWR_WAIT_CNT                                               0x00FF
#define MASK_PMU_APB_SP_PWR_WAIT_CNT                                                0x00FF
#define MASK_PMU_APB_TIANSHAN_CP_PWR_WAIT_CNT                                       0xFF0000
#define MASK_PMU_APB_ETHER_XGE_PWR_WAIT_CNT                                         0x00FF
#define MASK_PMU_APB_CLAMP_ENA                                                      0x100000
#define MASK_PMU_APB_CLAMP_STATE                                                    0xF0000
#define MASK_PMU_APB_CLAMP_LOW2HIGH_DLY                                             0xFF00
#define MASK_PMU_APB_CLAMP_HIGH2LOW_DLY                                             0x00FF
#define MASK_PMU_APB_SP_PWR_PD_SP_MEM_BYP                                           0x0002
#define MASK_PMU_APB_SP_PWR_PD_AON_MEM_BYP                                          0x0001
#define MASK_PMU_APB_AP_DSLP_ENA                                                    0x0001
#define MASK_PMU_APB_PS_CP_DSLP_ENA                                                 0x0001
#define MASK_PMU_APB_PHY_CP_DSLP_ENA                                                0x0001
#define MASK_PMU_APB_AUDIO_DSLP_ENA                                                 0x0001
#define MASK_PMU_APB_IPA_DSLP_ENA_7                                                 0x0080
#define MASK_PMU_APB_IPA_DSLP_ENA_6                                                 0x0040
#define MASK_PMU_APB_IPA_DSLP_ENA_5                                                 0x0020
#define MASK_PMU_APB_IPA_DSLP_ENA_4                                                 0x0010
#define MASK_PMU_APB_IPA_DSLP_ENA_3                                                 0x0008
#define MASK_PMU_APB_IPA_DSLP_ENA_2                                                 0x0004
#define MASK_PMU_APB_IPA_DSLP_ENA_1                                                 0x0002
#define MASK_PMU_APB_IPA_DSLP_ENA                                                   0x0001
#define MASK_PMU_APB_PCIE_0_DSLP_ENA_7                                              0x0080
#define MASK_PMU_APB_PCIE_0_DSLP_ENA_6                                              0x0040
#define MASK_PMU_APB_PCIE_0_DSLP_ENA_5                                              0x0020
#define MASK_PMU_APB_PCIE_0_DSLP_ENA_4                                              0x0010
#define MASK_PMU_APB_PCIE_0_DSLP_ENA_3                                              0x0008
#define MASK_PMU_APB_PCIE_0_DSLP_ENA_2                                              0x0004
#define MASK_PMU_APB_PCIE_0_DSLP_ENA_1                                              0x0002
#define MASK_PMU_APB_PCIE_0_DSLP_ENA                                                0x0001
#define MASK_PMU_APB_PCIE_1_DSLP_ENA_7                                              0x0080
#define MASK_PMU_APB_PCIE_1_DSLP_ENA_6                                              0x0040
#define MASK_PMU_APB_PCIE_1_DSLP_ENA_5                                              0x0020
#define MASK_PMU_APB_PCIE_1_DSLP_ENA_4                                              0x0010
#define MASK_PMU_APB_PCIE_1_DSLP_ENA_3                                              0x0008
#define MASK_PMU_APB_PCIE_1_DSLP_ENA_2                                              0x0004
#define MASK_PMU_APB_PCIE_1_DSLP_ENA_1                                              0x0002
#define MASK_PMU_APB_PCIE_1_DSLP_ENA                                                0x0001
#define MASK_PMU_APB_SP_DSLP_ENA                                                    0x0001
#define MASK_PMU_APB_ETHER_XGE_DSLP_ENA                                             0x0001
#define MASK_PMU_APB_TIANSHAN_CP_DSLP_ENA                                           0x0001
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA                                             0x0001
#define MASK_PMU_APB_PS_CP_CORE_INT_DISABLE                                         0x0001
#define MASK_PMU_APB_TIANSHAN_CP_LSLP_ENA                                           0x4000
#define MASK_PMU_APB_ETHER_XGE_LSLP_ENA                                             0x1000
#define MASK_PMU_APB_AON_LSLP_ENA                                                   0x0100
#define MASK_PMU_APB_PCIE_1_LSLP_ENA                                                0x0040
#define MASK_PMU_APB_PCIE_0_LSLP_ENA                                                0x0020
#define MASK_PMU_APB_IPA_LSLP_ENA                                                   0x0010
#define MASK_PMU_APB_AUDIO_LSLP_ENA                                                 0x0008
#define MASK_PMU_APB_PHY_CP_LSLP_ENA                                                0x0004
#define MASK_PMU_APB_PS_CP_LSLP_ENA                                                 0x0002
#define MASK_PMU_APB_AP_LSLP_ENA                                                    0x0001
#define MASK_PMU_APB_AUDIO_PUB_DSLP_ENA                                             0x0001
#define MASK_PMU_APB_TIANSHAN_CP_LSLP_WAKEUP_EN                                     0x4000
#define MASK_PMU_APB_ETHER_XGE_LSLP_WAKEUP_EN                                       0x1000
#define MASK_PMU_APB_AON_LSLP_WAKEUP_EN                                             0x0100
#define MASK_PMU_APB_PCIE_1_LSLP_WAKEUP_EN                                          0x0040
#define MASK_PMU_APB_PCIE_0_LSLP_WAKEUP_EN                                          0x0020
#define MASK_PMU_APB_IPA_LSLP_WAKEUP_EN                                             0x0010
#define MASK_PMU_APB_AUDIO_LSLP_WAKEUP_EN                                           0x0008
#define MASK_PMU_APB_PHY_CP_LSLP_WAKEUP_EN                                          0x0004
#define MASK_PMU_APB_PS_CP_LSLP_WAKEUP_EN                                           0x0002
#define MASK_PMU_APB_AP_LSLP_WAKEUP_EN                                              0x0001
#define MASK_PMU_APB_AUDIO_PUB_DSLP_WAKEUP_EN                                       0x0001
#define MASK_PMU_APB_TIANSHAN_CP_FORCE_DEEP_SLEEP_REG                               0x4000
#define MASK_PMU_APB_ETHER_XGE_FORCE_DEEP_SLEEP_REG                                 0x1000
#define MASK_PMU_APB_SP_FORCE_DEEP_SLEEP_REG                                        0x0100
#define MASK_PMU_APB_PCIE_1_FORCE_DEEP_SLEEP_REG                                    0x0040
#define MASK_PMU_APB_PCIE_0_FORCE_DEEP_SLEEP_REG                                    0x0020
#define MASK_PMU_APB_IPA_FORCE_DEEP_SLEEP_REG                                       0x0010
#define MASK_PMU_APB_AUDIO_FORCE_DEEP_SLEEP_REG                                     0x0008
#define MASK_PMU_APB_PHY_CP_FORCE_DEEP_SLEEP_REG                                    0x0004
#define MASK_PMU_APB_PS_CP_FORCE_DEEP_SLEEP_REG                                     0x0002
#define MASK_PMU_APB_AP_FORCE_DEEP_SLEEP_REG                                        0x0001
#define MASK_PMU_APB_PUB_FORCE_DEEP_SLEEP_REG                                       0x0001
#define MASK_PMU_APB_AUDIO_FORCE_PUB_DEEP_SLEEP                                     0x0001
#define MASK_PMU_APB_APCPU_TOP_FORCE_SYSTEM_SLEEP                                   0x80000
#define MASK_PMU_APB_TIANSHAN_CP_FORCE_SYSTEM_SLEEP                                 0x4000
#define MASK_PMU_APB_ETHER_XGE_FORCE_SYSTEM_SLEEP                                   0x1000
#define MASK_PMU_APB_SP_FORCE_SYSTEM_SLEEP                                          0x0100
#define MASK_PMU_APB_IPA_ALL_FORCE_SYSTEM_SLEEP                                     0x0080
#define MASK_PMU_APB_PCIE_1_FORCE_SYSTEM_SLEEP                                      0x0040
#define MASK_PMU_APB_PCIE_0_FORCE_SYSTEM_SLEEP                                      0x0020
#define MASK_PMU_APB_IPA_FORCE_SYSTEM_SLEEP                                         0x0010
#define MASK_PMU_APB_AUDIO_FORCE_SYSTEM_SLEEP                                       0x0008
#define MASK_PMU_APB_PHY_CP_FORCE_SYSTEM_SLEEP                                      0x0004
#define MASK_PMU_APB_PS_CP_FORCE_SYSTEM_SLEEP                                       0x0002
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP                                          0x0001
#define MASK_PMU_APB_PUB_FORCE_SYSTEM_SLEEP                                         0x0001
#define MASK_PMU_APB_AP_ALL_FORCE_SYSTEM_SLEEP                                      0x0001
#define MASK_PMU_APB_TIANSHAN_CP_FORCE_LIGHT_SLEEP                                  0x4000
#define MASK_PMU_APB_ETHER_XGE_FORCE_LIGHT_SLEEP                                    0x1000
#define MASK_PMU_APB_AON_FORCE_LIGHT_SLEEP                                          0x0100
#define MASK_PMU_APB_PCIE_1_FORCE_LIGHT_SLEEP                                       0x0040
#define MASK_PMU_APB_PCIE_0_FORCE_LIGHT_SLEEP                                       0x0020
#define MASK_PMU_APB_IPA_FORCE_LIGHT_SLEEP                                          0x0010
#define MASK_PMU_APB_AUDIO_FORCE_LIGHT_SLEEP                                        0x0008
#define MASK_PMU_APB_PHY_CP_FORCE_LIGHT_SLEEP                                       0x0004
#define MASK_PMU_APB_PS_CP_FORCE_LIGHT_SLEEP                                        0x0002
#define MASK_PMU_APB_AP_FORCE_LIGHT_SLEEP                                           0x0001
#define MASK_PMU_APB_PUB_FORCE_LIGHT_SLEEP                                          0x0001
#define MASK_PMU_APB_REG_AP_AON_PWR_HS_ACK                                          0x80000000
#define MASK_PMU_APB_REG_AON_AP_PWR_HS_ACK                                          0x40000000
#define MASK_PMU_APB_REG_AON_TOP_AB_XGE_PWR_HS_ACK_BYP                              0x20000000
#define MASK_PMU_APB_REG_ETHER_XGE_TOP_AB_IPA_PWR_HS_ACK_BYP                        0x10000000
#define MASK_PMU_APB_REG_AON_TOP_AB_DDRCFG_PWR_HS_ACK                               0x8000000
#define MASK_PMU_APB_REG_TIANSHAN_CP_TOP_AB_DDR_PWR_HS_ACK                          0x4000000
#define MASK_PMU_APB_REG_TIANSHAN_CP_DDR_PWR_HS_ACK                                 0x2000000
#define MASK_PMU_APB_REG_AON_TOP_AB_DDR_PWR_HS_ACK                                  0x1000000
#define MASK_PMU_APB_REG_ETHER_XGE_TOP_AB_DDR_PWR_HS_ACK                            0x800000
#define MASK_PMU_APB_REG_ETHER_XGE_DDR_PWR_HS_ACK                                   0x400000
#define MASK_PMU_APB_REG_PCIE_1_TOP_AB_DDR_PWR_HS_ACK                               0x200000
#define MASK_PMU_APB_REG_PCIE_1_DDR_PWR_HS_ACK                                      0x100000
#define MASK_PMU_APB_REG_PCIE_0_TOP_AB_DDR_PWR_HS_ACK                               0x80000
#define MASK_PMU_APB_REG_PCIE_0_DDR_PWR_HS_ACK                                      0x40000
#define MASK_PMU_APB_REG_PHY_CP_DBUF_DDR_PWR_HS_ACK                                 0x20000
#define MASK_PMU_APB_REG_DBG_TOP_AB_TS_PWR_HS_ACK_BYP                               0x10000
#define MASK_PMU_APB_REG_IPA_0_TOP_AB_DDR_PWR_HS_ACK                                0x8000
#define MASK_PMU_APB_REG_IPA_0_DDR_PWR_HS_ACK                                       0x4000
#define MASK_PMU_APB_REG_AUDIO_TOP_AB_DDR_PWR_HS_ACK                                0x2000
#define MASK_PMU_APB_REG_AUDIO_DDR_PWR_HS_ACK                                       0x1000
#define MASK_PMU_APB_REG_PS_CP_ACC_TOP_AB_DDR_PWR_HS_ACK                            0x0800
#define MASK_PMU_APB_REG_PS_CP_ACC_DDR_PWR_HS_ACK                                   0x0400
#define MASK_PMU_APB_REG_PS_CP_CPU_TOP_AB_DDR_PWR_HS_ACK                            0x0200
#define MASK_PMU_APB_REG_PS_CP_CPU_DDR_PWR_HS_ACK                                   0x0100
#define MASK_PMU_APB_REG_PHY_CP_ACC_TOP_AB_DDR_PWR_HS_ACK                           0x0080
#define MASK_PMU_APB_REG_PHY_CP_ACC_DDR_PWR_HS_ACK                                  0x0040
#define MASK_PMU_APB_REG_PHY_CP_CPU_TOP_AB_DDR_PWR_HS_ACK                           0x0020
#define MASK_PMU_APB_REG_PHY_CP_CPU_DDR_PWR_HS_ACK                                  0x0010
#define MASK_PMU_APB_REG_APCPU_TOP_AB_DDR_PWR_HS_ACK                                0x0008
#define MASK_PMU_APB_REG_APCPU_TOP_DDR_PWR_HS_ACK                                   0x0004
#define MASK_PMU_APB_REG_AP_TOP_AB_DDR_PWR_HS_ACK                                   0x0002
#define MASK_PMU_APB_REG_AP_DDR_PWR_HS_ACK                                          0x0001
#define MASK_PMU_APB_REG_PCIE_1_AON_PWR_HS_ACK                                      0x80000000
#define MASK_PMU_APB_REG_PCIE_0_AON_PWR_HS_ACK                                      0x40000000
#define MASK_PMU_APB_REG_PHY_CP_AON_PWR_HS_ACK                                      0x20000000
#define MASK_PMU_APB_REG_IPA_ETH_TOP_AB_PWR_HS_ACK_BYP                              0x10000000
#define MASK_PMU_APB_REG_IPA_ETH_PWR_HS_ACK                                         0x8000000
#define MASK_PMU_APB_REG_AON_TOP_AB_TS_PWR_HS_ACK_BYP                               0x4000000
#define MASK_PMU_APB_REG_ETHER_XGE_TOP_AB_TS_PWR_HS_ACK_BYP                         0x2000000
#define MASK_PMU_APB_REG_PCIE_1_TOP_AB_TS_PWR_HS_ACK_BYP                            0x1000000
#define MASK_PMU_APB_REG_PCIE_0_TOP_AB_TS_PWR_HS_ACK_BYP                            0x800000
#define MASK_PMU_APB_REG_IPA_TOP_AB_TS_PWR_HS_ACK_BYP                               0x400000
#define MASK_PMU_APB_REG_AUDIO_TOP_AB_TS_PWR_HS_ACK_BYP                             0x200000
#define MASK_PMU_APB_REG_PS_CP_ACC_TOP_AB_TS_PWR_HS_ACK_BYP                         0x100000
#define MASK_PMU_APB_REG_PS_CP_CPU_TOP_AB_TS_PWR_HS_ACK_BYP                         0x80000
#define MASK_PMU_APB_REG_PHY_CP_DBUF_TOP_AB_TS_PWR_HS_ACK_BYP                       0x40000
#define MASK_PMU_APB_REG_PHY_CP_ACC_TOP_AB_TS_PWR_HS_ACK_BYP                        0x20000
#define MASK_PMU_APB_REG_PHY_CP_CPU_TOP_AB_TS_PWR_HS_ACK_BYP                        0x10000
#define MASK_PMU_APB_REG_APCPU_TOP_AB_TS_PWR_HS_ACK_BYP                             0x8000
#define MASK_PMU_APB_REG_AP_TOP_AB_TS_PWR_HS_ACK_BYP                                0x4000
#define MASK_PMU_APB_REG_AON_TOP_AB_TS_CFG_PWR_HS_ACK_BYP                           0x0400
#define MASK_PMU_APB_REG_IPA_PCIE_1_TOP_AB_PWR_HS_ACK_BYP                           0x0200
#define MASK_PMU_APB_REG_IPA_PCIE_1_PWR_HS_ACK                                      0x0100
#define MASK_PMU_APB_REG_IPA_PCIE_0_TOP_AB_PWR_HS_ACK_BYP                           0x0080
#define MASK_PMU_APB_REG_IPA_PCIE_0_PWR_HS_ACK                                      0x0040
#define MASK_PMU_APB_REG_PS_CP_PHY_CP_PWR_HS_ACK                                    0x0020
#define MASK_PMU_APB_REG_PS_CP_IPA_TOP_AB_PWR_HS_ACK_BYP                            0x0010
#define MASK_PMU_APB_REG_PS_CP_IPA_DDR_PWR_HS_ACK                                   0x0008
#define MASK_PMU_APB_REG_PHY_CP_PS_CP_PWR_HS_ACK                                    0x0004
#define MASK_PMU_APB_REG_PHY_CP_IPA_TOP_AB_PWR_HS_ACK_BYP                           0x0002
#define MASK_PMU_APB_REG_PHY_CP_IPA_PWR_HS_ACK                                      0x0001
#define MASK_PMU_APB_REG_PS_CP_AON_PWR_HS_ACK                                       0x0004
#define MASK_PMU_APB_REG_DBG_APCPU_TOP_PWR_HS_ACK                                   0x0002
#define MASK_PMU_APB_REG_APCPU_TOP_AON_PWR_HS_ACK                                   0x0001
#define MASK_PMU_APB_PCIE1_L2_DSLP_MASK                                             0x80000000
#define MASK_PMU_APB_PCIE0_L2_DSLP_MASK                                             0x40000000
#define MASK_PMU_APB_PCIE1_PERST_N_AUTO_EN                                          0x20000000
#define MASK_PMU_APB_PCIE0_PERST_N_AUTO_EN                                          0x10000000
#define MASK_PMU_APB_REG_PCIE1_PERST_N_ASSERT                                       0x8000000
#define MASK_PMU_APB_REG_PCIE0_PERST_N_ASSERT                                       0x4000000
#define MASK_PMU_APB_IPA_PCIE1_L2_DSLP_MASK                                         0x2000000
#define MASK_PMU_APB_IPA_PCIE0_L2_DSLP_MASK                                         0x1000000
#define MASK_PMU_APB_PCIE_LOAD_DONE                                                 0x800000
#define MASK_PMU_APB_IPA_PCIE0_DSLP_MASK                                            0x400000
#define MASK_PMU_APB_REG_AUDIO_AON_PWR_HS_ACK                                       0x200000
#define MASK_PMU_APB_REG_AON_AUDIO_PWR_HS_ACK                                       0x100000
#define MASK_PMU_APB_REG_IPA_AON_PWR_HS_ACK                                         0x80000
#define MASK_PMU_APB_REG_AON_IPA_PWR_HS_ACK                                         0x40000
#define MASK_PMU_APB_REG_AON_PCIE_1_PWR_HS_ACK                                      0x20000
#define MASK_PMU_APB_REG_AON_PCIE_0_PWR_HS_ACK                                      0x10000
#define MASK_PMU_APB_IPA_PCIE1_DSLP_MASK                                            0x8000
#define MASK_PMU_APB_TIANSHAN_CP_DEEP_SLEEP                                         0x4000
#define MASK_PMU_APB_PCIE0_IPA_PD_MASK                                              0x2000
#define MASK_PMU_APB_ETHER_XGE_DEEP_SLEEP                                           0x1000
#define MASK_PMU_APB_PCIE1_IPA_PD_MASK                                              0x0200
#define MASK_PMU_APB_SP_DEEP_SLEEP                                                  0x0100
#define MASK_PMU_APB_PCIE_0_DEEP_SLEEP                                              0x0040
#define MASK_PMU_APB_PCIE_1_DEEP_SLEEP                                              0x0020
#define MASK_PMU_APB_IPA_DEEP_SLEEP                                                 0x0010
#define MASK_PMU_APB_AUDIO_DEEP_SLEEP                                               0x0008
#define MASK_PMU_APB_PHY_CP_DEEP_SLEEP                                              0x0004
#define MASK_PMU_APB_PS_CP_DEEP_SLEEP                                               0x0002
#define MASK_PMU_APB_AP_DEEP_SLEEP                                                  0x0001
#define MASK_PMU_APB_PUB_DEEP_SLEEP                                                 0x0001
#define MASK_PMU_APB_TIANSHAN_CP_LIGHT_SLEEP                                        0x4000
#define MASK_PMU_APB_ETHER_XGE_LIGHT_SLEEP                                          0x1000
#define MASK_PMU_APB_AON_LIGHT_SLEEP                                                0x0100
#define MASK_PMU_APB_IPA_LIGHT_SLEEP                                                0x0010
#define MASK_PMU_APB_AUDIO_LIGHT_SLEEP                                              0x0008
#define MASK_PMU_APB_PHY_CP_LIGHT_SLEEP                                             0x0004
#define MASK_PMU_APB_PS_CP_LIGHT_SLEEP                                              0x0002
#define MASK_PMU_APB_AP_LIGHT_SLEEP                                                 0x0001
#define MASK_PMU_APB_PUB_LIGHT_SLEEP                                                0x0001
#define MASK_PMU_APB_XTL1_PCIE_1_PLLV_PD_MASK                                       0x10000000
#define MASK_PMU_APB_XTL1_PCIE_0_PLLV_PD_MASK                                       0x8000000
#define MASK_PMU_APB_XTL0_PCIE_1_PLLV_PD_MASK                                       0x4000000
#define MASK_PMU_APB_XTL0_PCIE_0_PLLV_PD_MASK                                       0x2000000
#define MASK_PMU_APB_XTL0_USB31PLLV_PD_MASK                                         0x1000000
#define MASK_PMU_APB_TOP_DVFS_DEEP_SLEEP_XTLBUF_NEST_EN                             0x800000
#define MASK_PMU_APB_TOP_DVFS_DEEP_SLEEP_PLL_NEST_EN                                0x400000
#define MASK_PMU_APB_PUB_CLK_PB_PLL_NEST_EN                                         0x200000
#define MASK_PMU_APB_PUB_CLK_PB_XTLBUF_NEST_EN                                      0x100000
#define MASK_PMU_APB_IPA_SLP_STATUS                                                 0xF0000
#define MASK_PMU_APB_AUDIO_SLP_STATUS                                               0xF000
#define MASK_PMU_APB_PHY_CP_SLP_STATUS                                              0x0F00
#define MASK_PMU_APB_PS_CP_SLP_STATUS                                               0x00F0
#define MASK_PMU_APB_AP_SLP_STATUS                                                  0x000F
#define MASK_PMU_APB_TIANSHAN_CP_SLP_STATUS                                         0xF000000
#define MASK_PMU_APB_ETHER_XGE_SLP_STATUS                                           0xF0000
#define MASK_PMU_APB_PCIE_0_SLP_STATUS                                              0x0F00
#define MASK_PMU_APB_PCIE_1_SLP_STATUS                                              0x00F0
#define MASK_PMU_APB_SP_SLP_STATUS                                                  0x000F
#define MASK_PMU_APB_PUB_DEEP_SLEEP_WAIT_CNT                                        0xFFFF0000
#define MASK_PMU_APB_PUB_SLEEP_WAIT_CNT                                             0xFFFF
#define MASK_PMU_APB_PUB_PD_VOL_DOWN_ENA                                            0x0010
#define MASK_PMU_APB_PUB_VOL_ADJ_ENA                                                0x0008
#define MASK_PMU_APB_PUB_SELF_REFRESH_FLAG_BYPASS                                   0x0004
#define MASK_PMU_APB_PUB_PWR_PD_ACK_BYPASS                                          0x0002
#define MASK_PMU_APB_PUB_DEEP_SLEEP_LOCK_ACK_BYPASS                                 0x0001
#define MASK_PMU_APB_DDR_PHY_ISO_RST_EN                                             0x0002
#define MASK_PMU_APB_DDR_PHY_AUTO_RET_EN                                            0x0001
#define MASK_PMU_APB_DDR_UMCTL_SOFT_RST                                             0x0002
#define MASK_PMU_APB_DDR_PHY_CKE_RET_EN                                             0x0001
#define MASK_PMU_APB_PUB_ACC_RDY                                                    0x0001
#define MASK_PMU_APB_PUB_AUTO_DEEP_SLEEP_ENABLE                                     0x0008
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK                                          0x0004
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP                                      0x0002
#define MASK_PMU_APB_DDR_SLEEP_DISABLE                                              0x0001
#define MASK_PMU_APB_DDR_SLP_STATUS                                                 0x000F
#define MASK_PMU_APB_PUB_VOL_UP_CNT                                                 0xFFFF0000
#define MASK_PMU_APB_PUB_VOL_DOWN_CNT                                               0xFFFF
#define MASK_PMU_APB_PUB_SMART_LSLP_ENA                                             0x10000000
#define MASK_PMU_APB_APCPU_TOP_SMART_LSLP_ENA                                       0x80000
#define MASK_PMU_APB_TIANSHAN_CP_SMART_LSLP_ENA                                     0x4000
#define MASK_PMU_APB_ETHER_XGE_SMART_LSLP_ENA                                       0x1000
#define MASK_PMU_APB_AON_SMART_LSLP_ENA                                             0x0100
#define MASK_PMU_APB_PCIE_1_SMART_LSLP_ENA                                          0x0040
#define MASK_PMU_APB_PCIE_0_SMART_LSLP_ENA                                          0x0020
#define MASK_PMU_APB_IPA_SMART_LSLP_ENA                                             0x0010
#define MASK_PMU_APB_AUDIO_SMART_LSLP_ENA                                           0x0008
#define MASK_PMU_APB_PHY_CP_SMART_LSLP_ENA                                          0x0004
#define MASK_PMU_APB_PS_CP_SMART_LSLP_ENA                                           0x0002
#define MASK_PMU_APB_AP_SMART_LSLP_ENA                                              0x0001
#define MASK_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE                                    0xFFFFFFFF
#define MASK_PMU_APB_APCPU_PUB_DEEP_SLEEP_POLL                                      0xFF00
#define MASK_PMU_APB_AP_PUB_DEEP_SLEEP_POLL                                         0x00FF
#define MASK_PMU_APB_PS_CP_PUB_DEEP_SLEEP_POLL                                      0xFF000000
#define MASK_PMU_APB_PHY_CP_PUB_DEEP_SLEEP_POLL                                     0xFF0000
#define MASK_PMU_APB_AUDIO_PUB_DEEP_SLEEP_POLL                                      0xFF0000
#define MASK_PMU_APB_ETHER_XGE_PUB_DEEP_SLEEP_POLL                                  0xFF000000
#define MASK_PMU_APB_PCIE_1_PUB_DEEP_SLEEP_POLL                                     0xFF0000
#define MASK_PMU_APB_PCIE_0_PUB_DEEP_SLEEP_POLL                                     0xFF00
#define MASK_PMU_APB_IPA_PUB_DEEP_SLEEP_POLL                                        0x00FF
#define MASK_PMU_APB_TIANSHAN_CP_PUB_DEEP_SLEEP_POLL                                0xFF000000
#define MASK_PMU_APB_AON_PUB_DEEP_SLEEP_POLL                                        0xFF0000
#define MASK_PMU_APB_SP_PUB_DEEP_SLEEP_POLL                                         0x00FF
#define MASK_PMU_APB_PUB_DFS_FRQ_SEL_LOCK_PRE_PRE                                   0x7000
#define MASK_PMU_APB_PUB_DFS_FRQ_SEL_LOCK_PRE                                       0x0E00
#define MASK_PMU_APB_PUB_DFS_FSP_OP_DATA                                            0x0100
#define MASK_PMU_APB_PUB_DFS_FSP_OP                                                 0x0080
#define MASK_PMU_APB_PUB_DFS_FRQ_SET_DATA                                           0x0070
#define MASK_PMU_APB_PUB_DFS_FRQ_SEL_SET                                            0x0008
#define MASK_PMU_APB_PUB_DFS_FRQ_SEL_LOCK                                           0x0007
#define MASK_PMU_APB_PUB_DEEP_SLEEP_SEL                                             0x0001
#define MASK_PMU_APB_SP_ACCESS_DDR_EN                                               0x0001
#define MASK_PMU_APB_FW_WAKEUP_DDR_EN                                               0x0001
#define MASK_PMU_APB_XTL0_TOP_DVFS_SEL                                              0x2000000
#define MASK_PMU_APB_XTL0_PUB_SEL                                                   0x200000
#define MASK_PMU_APB_XTL0_TIANSHAN_CP_SEL                                           0x10000
#define MASK_PMU_APB_XTL0_ETHER_XGE_SEL                                             0x4000
#define MASK_PMU_APB_XTL0_SP_SEL                                                    0x0400
#define MASK_PMU_APB_XTL0_PCIE_0_SEL                                                0x0100
#define MASK_PMU_APB_XTL0_PCIE_1_SEL                                                0x0080
#define MASK_PMU_APB_XTL0_IPA_SEL                                                   0x0040
#define MASK_PMU_APB_XTL0_AUDIO_SEL                                                 0x0020
#define MASK_PMU_APB_XTL0_PHY_CP_SEL                                                0x0010
#define MASK_PMU_APB_XTL0_PS_CP_SEL                                                 0x0008
#define MASK_PMU_APB_XTL0_AP_SEL                                                    0x0004
#define MASK_PMU_APB_XTL0_FRC_OFF                                                   0x0002
#define MASK_PMU_APB_XTL0_FRC_ON                                                    0x0001
#define MASK_PMU_APB_XTLBUF0_TOP_DVFS_SEL                                           0x2000000
#define MASK_PMU_APB_XTLBUF0_PUB_SEL                                                0x200000
#define MASK_PMU_APB_XTLBUF0_TIANSHAN_CP_SEL                                        0x10000
#define MASK_PMU_APB_XTLBUF0_ETHER_XGE_SEL                                          0x4000
#define MASK_PMU_APB_XTLBUF0_SP_SEL                                                 0x0400
#define MASK_PMU_APB_XTLBUF0_PCIE_0_SEL                                             0x0100
#define MASK_PMU_APB_XTLBUF0_PCIE_1_SEL                                             0x0080
#define MASK_PMU_APB_XTLBUF0_IPA_SEL                                                0x0040
#define MASK_PMU_APB_XTLBUF0_AUDIO_SEL                                              0x0020
#define MASK_PMU_APB_XTLBUF0_PHY_CP_SEL                                             0x0010
#define MASK_PMU_APB_XTLBUF0_PS_CP_SEL                                              0x0008
#define MASK_PMU_APB_XTLBUF0_AP_SEL                                                 0x0004
#define MASK_PMU_APB_XTLBUF0_FRC_OFF                                                0x0002
#define MASK_PMU_APB_XTLBUF0_FRC_ON                                                 0x0001
#define MASK_PMU_APB_XTLBUF1_TOP_DVFS_SEL                                           0x2000000
#define MASK_PMU_APB_XTLBUF1_PUB_SEL                                                0x200000
#define MASK_PMU_APB_XTLBUF1_TIANSHAN_CP_SEL                                        0x10000
#define MASK_PMU_APB_XTLBUF1_ETHER_XGE_SEL                                          0x4000
#define MASK_PMU_APB_XTLBUF1_SP_SEL                                                 0x0400
#define MASK_PMU_APB_XTLBUF1_PCIE_0_SEL                                             0x0100
#define MASK_PMU_APB_XTLBUF1_PCIE_1_SEL                                             0x0080
#define MASK_PMU_APB_XTLBUF1_IPA_SEL                                                0x0040
#define MASK_PMU_APB_XTLBUF1_AUDIO_SEL                                              0x0020
#define MASK_PMU_APB_XTLBUF1_PHY_CP_SEL                                             0x0010
#define MASK_PMU_APB_XTLBUF1_PS_CP_SEL                                              0x0008
#define MASK_PMU_APB_XTLBUF1_AP_SEL                                                 0x0004
#define MASK_PMU_APB_XTLBUF1_FRC_OFF                                                0x0002
#define MASK_PMU_APB_XTLBUF1_FRC_ON                                                 0x0001
#define MASK_PMU_APB_RCO100M_PCIE1_L2_SEL                                           0x10000000
#define MASK_PMU_APB_RCO100M_PCIE0_L2_SEL                                           0x8000000
#define MASK_PMU_APB_RCO100M_CSYSPWRUPREQ_SEL                                       0x4000000
#define MASK_PMU_APB_RCO100M_TOP_DVFS_SEL                                           0x2000000
#define MASK_PMU_APB_RCO100M_PUB_SEL                                                0x200000
#define MASK_PMU_APB_RCO100M_TIANSHAN_CP_SEL                                        0x10000
#define MASK_PMU_APB_RCO100M_ETHER_XGE_SEL                                          0x4000
#define MASK_PMU_APB_RCO100M_SP_SEL                                                 0x0400
#define MASK_PMU_APB_RCO100M_PCIE_0_SEL                                             0x0100
#define MASK_PMU_APB_RCO100M_PCIE_1_SEL                                             0x0080
#define MASK_PMU_APB_RCO100M_IPA_SEL                                                0x0040
#define MASK_PMU_APB_RCO100M_AUDIO_SEL                                              0x0020
#define MASK_PMU_APB_RCO100M_PHY_CP_SEL                                             0x0010
#define MASK_PMU_APB_RCO100M_PS_CP_SEL                                              0x0008
#define MASK_PMU_APB_RCO100M_AP_SEL                                                 0x0004
#define MASK_PMU_APB_RCO100M_FRC_OFF                                                0x0002
#define MASK_PMU_APB_RCO100M_FRC_ON                                                 0x0001
#define MASK_PMU_APB_RCO60M_TOP_DVFS_SEL                                            0x2000000
#define MASK_PMU_APB_RCO60M_PUB_SEL                                                 0x200000
#define MASK_PMU_APB_RCO60M_TIANSHAN_CP_SEL                                         0x10000
#define MASK_PMU_APB_RCO60M_ETHER_XGE_SEL                                           0x4000
#define MASK_PMU_APB_RCO60M_SP_SEL                                                  0x0400
#define MASK_PMU_APB_RCO60M_PCIE_0_SEL                                              0x0100
#define MASK_PMU_APB_RCO60M_PCIE_1_SEL                                              0x0080
#define MASK_PMU_APB_RCO60M_IPA_SEL                                                 0x0040
#define MASK_PMU_APB_RCO60M_AUDIO_SEL                                               0x0020
#define MASK_PMU_APB_RCO60M_PHY_CP_SEL                                              0x0010
#define MASK_PMU_APB_RCO60M_PS_CP_SEL                                               0x0008
#define MASK_PMU_APB_RCO60M_AP_SEL                                                  0x0004
#define MASK_PMU_APB_RCO60M_FRC_OFF                                                 0x0002
#define MASK_PMU_APB_RCO60M_FRC_ON                                                  0x0001
#define MASK_PMU_APB_RCO6M_TOP_DVFS_SEL                                             0x2000000
#define MASK_PMU_APB_RCO6M_PUB_SEL                                                  0x200000
#define MASK_PMU_APB_RCO6M_TIANSHAN_CP_SEL                                          0x10000
#define MASK_PMU_APB_RCO6M_ETHER_XGE_SEL                                            0x4000
#define MASK_PMU_APB_RCO6M_SP_SEL                                                   0x0400
#define MASK_PMU_APB_RCO6M_PCIE_0_SEL                                               0x0100
#define MASK_PMU_APB_RCO6M_PCIE_1_SEL                                               0x0080
#define MASK_PMU_APB_RCO6M_IPA_SEL                                                  0x0040
#define MASK_PMU_APB_RCO6M_AUDIO_SEL                                                0x0020
#define MASK_PMU_APB_RCO6M_PHY_CP_SEL                                               0x0010
#define MASK_PMU_APB_RCO6M_PS_CP_SEL                                                0x0008
#define MASK_PMU_APB_RCO6M_AP_SEL                                                   0x0004
#define MASK_PMU_APB_RCO6M_FRC_OFF                                                  0x0002
#define MASK_PMU_APB_RCO6M_FRC_ON                                                   0x0001
#define MASK_PMU_APB_MPLLSCU_REF_SEL                                                0x38000000
#define MASK_PMU_APB_MPLLSCU_TOP_DVFS_SEL                                           0x2000000
#define MASK_PMU_APB_MPLLSCU_PUB_SEL                                                0x200000
#define MASK_PMU_APB_MPLLSCU_TIANSHAN_CP_SEL                                        0x10000
#define MASK_PMU_APB_MPLLSCU_ETHER_XGE_SEL                                          0x4000
#define MASK_PMU_APB_MPLLSCU_SP_SEL                                                 0x0400
#define MASK_PMU_APB_MPLLSCU_PCIE_0_SEL                                             0x0100
#define MASK_PMU_APB_MPLLSCU_PCIE_1_SEL                                             0x0080
#define MASK_PMU_APB_MPLLSCU_IPA_SEL                                                0x0040
#define MASK_PMU_APB_MPLLSCU_AUDIO_SEL                                              0x0020
#define MASK_PMU_APB_MPLLSCU_PHY_CP_SEL                                             0x0010
#define MASK_PMU_APB_MPLLSCU_PS_CP_SEL                                              0x0008
#define MASK_PMU_APB_MPLLSCU_AP_SEL                                                 0x0004
#define MASK_PMU_APB_MPLLSCU_FRC_OFF                                                0x0002
#define MASK_PMU_APB_MPLLSCU_FRC_ON                                                 0x0001
#define MASK_PMU_APB_MPLLLIT_REF_SEL                                                0x38000000
#define MASK_PMU_APB_MPLLLIT_TOP_DVFS_SEL                                           0x2000000
#define MASK_PMU_APB_MPLLLIT_PUB_SEL                                                0x200000
#define MASK_PMU_APB_MPLLLIT_TIANSHAN_CP_SEL                                        0x10000
#define MASK_PMU_APB_MPLLLIT_ETHER_XGE_SEL                                          0x4000
#define MASK_PMU_APB_MPLLLIT_SP_SEL                                                 0x0400
#define MASK_PMU_APB_MPLLLIT_PCIE_0_SEL                                             0x0100
#define MASK_PMU_APB_MPLLLIT_PCIE_1_SEL                                             0x0080
#define MASK_PMU_APB_MPLLLIT_IPA_SEL                                                0x0040
#define MASK_PMU_APB_MPLLLIT_AUDIO_SEL                                              0x0020
#define MASK_PMU_APB_MPLLLIT_PHY_CP_SEL                                             0x0010
#define MASK_PMU_APB_MPLLLIT_PS_CP_SEL                                              0x0008
#define MASK_PMU_APB_MPLLLIT_AP_SEL                                                 0x0004
#define MASK_PMU_APB_MPLLLIT_FRC_OFF                                                0x0002
#define MASK_PMU_APB_MPLLLIT_FRC_ON                                                 0x0001
#define MASK_PMU_APB_RPLL_REF_SEL                                                   0x18000000
#define MASK_PMU_APB_RPLL_TOP_DVFS_SEL                                              0x2000000
#define MASK_PMU_APB_RPLL_PUB_SEL                                                   0x200000
#define MASK_PMU_APB_RPLL_TIANSHAN_CP_SEL                                           0x10000
#define MASK_PMU_APB_RPLL_ETHER_XGE_SEL                                             0x4000
#define MASK_PMU_APB_RPLL_SP_SEL                                                    0x0400
#define MASK_PMU_APB_RPLL_PCIE_0_SEL                                                0x0100
#define MASK_PMU_APB_RPLL_PCIE_1_SEL                                                0x0080
#define MASK_PMU_APB_RPLL_IPA_SEL                                                   0x0040
#define MASK_PMU_APB_RPLL_AUDIO_SEL                                                 0x0020
#define MASK_PMU_APB_RPLL_PHY_CP_SEL                                                0x0010
#define MASK_PMU_APB_RPLL_PS_CP_SEL                                                 0x0008
#define MASK_PMU_APB_RPLL_AP_SEL                                                    0x0004
#define MASK_PMU_APB_RPLL_FRC_OFF                                                   0x0002
#define MASK_PMU_APB_RPLL_FRC_ON                                                    0x0001
#define MASK_PMU_APB_DPLL0_REF_SEL                                                  0x38000000
#define MASK_PMU_APB_DPLL0_TOP_DVFS_SEL                                             0x2000000
#define MASK_PMU_APB_DPLL0_PUB_SEL                                                  0x200000
#define MASK_PMU_APB_DPLL0_TIANSHAN_CP_SEL                                          0x10000
#define MASK_PMU_APB_DPLL0_ETHER_XGE_SEL                                            0x4000
#define MASK_PMU_APB_DPLL0_SP_SEL                                                   0x0400
#define MASK_PMU_APB_DPLL0_PCIE_0_SEL                                               0x0100
#define MASK_PMU_APB_DPLL0_PCIE_1_SEL                                               0x0080
#define MASK_PMU_APB_DPLL0_IPA_SEL                                                  0x0040
#define MASK_PMU_APB_DPLL0_AUDIO_SEL                                                0x0020
#define MASK_PMU_APB_DPLL0_PHY_CP_SEL                                               0x0010
#define MASK_PMU_APB_DPLL0_PS_CP_SEL                                                0x0008
#define MASK_PMU_APB_DPLL0_AP_SEL                                                   0x0004
#define MASK_PMU_APB_DPLL0_FRC_OFF                                                  0x0002
#define MASK_PMU_APB_DPLL0_FRC_ON                                                   0x0001
#define MASK_PMU_APB_DPLL1_REF_SEL                                                  0x38000000
#define MASK_PMU_APB_DPLL1_TOP_DVFS_SEL                                             0x2000000
#define MASK_PMU_APB_DPLL1_PUB_SEL                                                  0x200000
#define MASK_PMU_APB_DPLL1_TIANSHAN_CP_SEL                                          0x10000
#define MASK_PMU_APB_DPLL1_ETHER_XGE_SEL                                            0x4000
#define MASK_PMU_APB_DPLL1_SP_SEL                                                   0x0400
#define MASK_PMU_APB_DPLL1_PCIE_0_SEL                                               0x0100
#define MASK_PMU_APB_DPLL1_PCIE_1_SEL                                               0x0080
#define MASK_PMU_APB_DPLL1_IPA_SEL                                                  0x0040
#define MASK_PMU_APB_DPLL1_AUDIO_SEL                                                0x0020
#define MASK_PMU_APB_DPLL1_PHY_CP_SEL                                               0x0010
#define MASK_PMU_APB_DPLL1_PS_CP_SEL                                                0x0008
#define MASK_PMU_APB_DPLL1_AP_SEL                                                   0x0004
#define MASK_PMU_APB_DPLL1_FRC_OFF                                                  0x0002
#define MASK_PMU_APB_DPLL1_FRC_ON                                                   0x0001
#define MASK_PMU_APB_DPLL2_REF_SEL                                                  0x38000000
#define MASK_PMU_APB_DPLL2_TOP_DVFS_SEL                                             0x2000000
#define MASK_PMU_APB_DPLL2_PUB_SEL                                                  0x200000
#define MASK_PMU_APB_DPLL2_TIANSHAN_CP_SEL                                          0x10000
#define MASK_PMU_APB_DPLL2_ETHER_XGE_SEL                                            0x4000
#define MASK_PMU_APB_DPLL2_SP_SEL                                                   0x0400
#define MASK_PMU_APB_DPLL2_PCIE_0_SEL                                               0x0100
#define MASK_PMU_APB_DPLL2_PCIE_1_SEL                                               0x0080
#define MASK_PMU_APB_DPLL2_IPA_SEL                                                  0x0040
#define MASK_PMU_APB_DPLL2_AUDIO_SEL                                                0x0020
#define MASK_PMU_APB_DPLL2_PHY_CP_SEL                                               0x0010
#define MASK_PMU_APB_DPLL2_PS_CP_SEL                                                0x0008
#define MASK_PMU_APB_DPLL2_AP_SEL                                                   0x0004
#define MASK_PMU_APB_DPLL2_FRC_OFF                                                  0x0002
#define MASK_PMU_APB_DPLL2_FRC_ON                                                   0x0001
#define MASK_PMU_APB_PHYCPR8PLL_REF_SEL                                             0x18000000
#define MASK_PMU_APB_PHYCPR8PLL_TOP_DVFS_SEL                                        0x2000000
#define MASK_PMU_APB_PHYCPR8PLL_PUB_SEL                                             0x200000
#define MASK_PMU_APB_PHYCPR8PLL_TIANSHAN_CP_SEL                                     0x10000
#define MASK_PMU_APB_PHYCPR8PLL_ETHER_XGE_SEL                                       0x4000
#define MASK_PMU_APB_PHYCPR8PLL_SP_SEL                                              0x0400
#define MASK_PMU_APB_PHYCPR8PLL_PCIE_0_SEL                                          0x0100
#define MASK_PMU_APB_PHYCPR8PLL_PCIE_1_SEL                                          0x0080
#define MASK_PMU_APB_PHYCPR8PLL_IPA_SEL                                             0x0040
#define MASK_PMU_APB_PHYCPR8PLL_AUDIO_SEL                                           0x0020
#define MASK_PMU_APB_PHYCPR8PLL_PHY_CP_SEL                                          0x0010
#define MASK_PMU_APB_PHYCPR8PLL_PS_CP_SEL                                           0x0008
#define MASK_PMU_APB_PHYCPR8PLL_AP_SEL                                              0x0004
#define MASK_PMU_APB_PHYCPR8PLL_FRC_OFF                                             0x0002
#define MASK_PMU_APB_PHYCPR8PLL_FRC_ON                                              0x0001
#define MASK_PMU_APB_PSCPR8PLL_REF_SEL                                              0x18000000
#define MASK_PMU_APB_PSCPR8PLL_TOP_DVFS_SEL                                         0x2000000
#define MASK_PMU_APB_PSCPR8PLL_PUB_SEL                                              0x200000
#define MASK_PMU_APB_PSCPR8PLL_TIANSHAN_CP_SEL                                      0x10000
#define MASK_PMU_APB_PSCPR8PLL_ETHER_XGE_SEL                                        0x4000
#define MASK_PMU_APB_PSCPR8PLL_SP_SEL                                               0x0400
#define MASK_PMU_APB_PSCPR8PLL_PCIE_0_SEL                                           0x0100
#define MASK_PMU_APB_PSCPR8PLL_PCIE_1_SEL                                           0x0080
#define MASK_PMU_APB_PSCPR8PLL_IPA_SEL                                              0x0040
#define MASK_PMU_APB_PSCPR8PLL_AUDIO_SEL                                            0x0020
#define MASK_PMU_APB_PSCPR8PLL_PHY_CP_SEL                                           0x0010
#define MASK_PMU_APB_PSCPR8PLL_PS_CP_SEL                                            0x0008
#define MASK_PMU_APB_PSCPR8PLL_AP_SEL                                               0x0004
#define MASK_PMU_APB_PSCPR8PLL_FRC_OFF                                              0x0002
#define MASK_PMU_APB_PSCPR8PLL_FRC_ON                                               0x0001
#define MASK_PMU_APB_TGPLL_REF_SEL                                                  0x18000000
#define MASK_PMU_APB_TGPLL_TOP_DVFS_SEL                                             0x2000000
#define MASK_PMU_APB_TGPLL_PUB_SEL                                                  0x200000
#define MASK_PMU_APB_TGPLL_TIANSHAN_CP_SEL                                          0x10000
#define MASK_PMU_APB_TGPLL_ETHER_XGE_SEL                                            0x4000
#define MASK_PMU_APB_TGPLL_SP_SEL                                                   0x0400
#define MASK_PMU_APB_TGPLL_PCIE_0_SEL                                               0x0100
#define MASK_PMU_APB_TGPLL_PCIE_1_SEL                                               0x0080
#define MASK_PMU_APB_TGPLL_IPA_SEL                                                  0x0040
#define MASK_PMU_APB_TGPLL_AUDIO_SEL                                                0x0020
#define MASK_PMU_APB_TGPLL_PHY_CP_SEL                                               0x0010
#define MASK_PMU_APB_TGPLL_PS_CP_SEL                                                0x0008
#define MASK_PMU_APB_TGPLL_AP_SEL                                                   0x0004
#define MASK_PMU_APB_TGPLL_FRC_OFF                                                  0x0002
#define MASK_PMU_APB_TGPLL_FRC_ON                                                   0x0001
#define MASK_PMU_APB_V4NRPLL_REF_SEL                                                0x18000000
#define MASK_PMU_APB_V4NRPLL_TOP_DVFS_SEL                                           0x2000000
#define MASK_PMU_APB_V4NRPLL_PUB_SEL                                                0x200000
#define MASK_PMU_APB_V4NRPLL_TIANSHAN_CP_SEL                                        0x10000
#define MASK_PMU_APB_V4NRPLL_ETHER_XGE_SEL                                          0x4000
#define MASK_PMU_APB_V4NRPLL_SP_SEL                                                 0x0400
#define MASK_PMU_APB_V4NRPLL_PCIE_0_SEL                                             0x0100
#define MASK_PMU_APB_V4NRPLL_PCIE_1_SEL                                             0x0080
#define MASK_PMU_APB_V4NRPLL_IPA_SEL                                                0x0040
#define MASK_PMU_APB_V4NRPLL_AUDIO_SEL                                              0x0020
#define MASK_PMU_APB_V4NRPLL_PHY_CP_SEL                                             0x0010
#define MASK_PMU_APB_V4NRPLL_PS_CP_SEL                                              0x0008
#define MASK_PMU_APB_V4NRPLL_AP_SEL                                                 0x0004
#define MASK_PMU_APB_V4NRPLL_FRC_OFF                                                0x0002
#define MASK_PMU_APB_V4NRPLL_FRC_ON                                                 0x0001
#define MASK_PMU_APB_AUDPLL_REF_SEL                                                 0x18000000
#define MASK_PMU_APB_AUDPLL_TOP_DVFS_SEL                                            0x2000000
#define MASK_PMU_APB_AUDPLL_PUB_SEL                                                 0x200000
#define MASK_PMU_APB_AUDPLL_TIANSHAN_CP_SEL                                         0x10000
#define MASK_PMU_APB_AUDPLL_ETHER_XGE_SEL                                           0x4000
#define MASK_PMU_APB_AUDPLL_SP_SEL                                                  0x0400
#define MASK_PMU_APB_AUDPLL_PCIE_0_SEL                                              0x0100
#define MASK_PMU_APB_AUDPLL_PCIE_1_SEL                                              0x0080
#define MASK_PMU_APB_AUDPLL_IPA_SEL                                                 0x0040
#define MASK_PMU_APB_AUDPLL_AUDIO_SEL                                               0x0020
#define MASK_PMU_APB_AUDPLL_PHY_CP_SEL                                              0x0010
#define MASK_PMU_APB_AUDPLL_PS_CP_SEL                                               0x0008
#define MASK_PMU_APB_AUDPLL_AP_SEL                                                  0x0004
#define MASK_PMU_APB_AUDPLL_FRC_OFF                                                 0x0002
#define MASK_PMU_APB_AUDPLL_FRC_ON                                                  0x0001
#define MASK_PMU_APB_PCIE_0_PLLV_PCIE0_L2_SEL                                       0x40000000
#define MASK_PMU_APB_PCIE_0_PLLV_REF_SEL                                            0x38000000
#define MASK_PMU_APB_PCIE_0_PLLV_PCIE_CLKREQ_SEL                                    0x4000000
#define MASK_PMU_APB_PCIE_0_PLLV_TOP_DVFS_SEL                                       0x2000000
#define MASK_PMU_APB_PCIE_0_PLLV_PUB_SEL                                            0x200000
#define MASK_PMU_APB_PCIE_0_PLLV_TIANSHAN_CP_SEL                                    0x10000
#define MASK_PMU_APB_PCIE_0_PLLV_ETHER_XGE_SEL                                      0x4000
#define MASK_PMU_APB_PCIE_0_PLLV_SP_SEL                                             0x0400
#define MASK_PMU_APB_PCIE_0_PLLV_PCIE_0_SEL                                         0x0100
#define MASK_PMU_APB_PCIE_0_PLLV_PCIE_1_SEL                                         0x0080
#define MASK_PMU_APB_PCIE_0_PLLV_IPA_SEL                                            0x0040
#define MASK_PMU_APB_PCIE_0_PLLV_AUDIO_SEL                                          0x0020
#define MASK_PMU_APB_PCIE_0_PLLV_PHY_CP_SEL                                         0x0010
#define MASK_PMU_APB_PCIE_0_PLLV_PS_CP_SEL                                          0x0008
#define MASK_PMU_APB_PCIE_0_PLLV_AP_SEL                                             0x0004
#define MASK_PMU_APB_PCIE_0_PLLV_FRC_OFF                                            0x0002
#define MASK_PMU_APB_PCIE_0_PLLV_FRC_ON                                             0x0001
#define MASK_PMU_APB_PCIE_1_PLLV_PCIE1_L2_SEL                                       0x40000000
#define MASK_PMU_APB_PCIE_1_PLLV_REF_SEL                                            0x38000000
#define MASK_PMU_APB_PCIE_1_PLLV_PCIE_CLKREQ_SEL                                    0x4000000
#define MASK_PMU_APB_PCIE_1_PLLV_TOP_DVFS_SEL                                       0x2000000
#define MASK_PMU_APB_PCIE_1_PLLV_PUB_SEL                                            0x200000
#define MASK_PMU_APB_PCIE_1_PLLV_TIANSHAN_CP_SEL                                    0x10000
#define MASK_PMU_APB_PCIE_1_PLLV_ETHER_XGE_SEL                                      0x4000
#define MASK_PMU_APB_PCIE_1_PLLV_SP_SEL                                             0x0400
#define MASK_PMU_APB_PCIE_1_PLLV_PCIE_0_SEL                                         0x0100
#define MASK_PMU_APB_PCIE_1_PLLV_PCIE_1_SEL                                         0x0080
#define MASK_PMU_APB_PCIE_1_PLLV_IPA_SEL                                            0x0040
#define MASK_PMU_APB_PCIE_1_PLLV_AUDIO_SEL                                          0x0020
#define MASK_PMU_APB_PCIE_1_PLLV_PHY_CP_SEL                                         0x0010
#define MASK_PMU_APB_PCIE_1_PLLV_PS_CP_SEL                                          0x0008
#define MASK_PMU_APB_PCIE_1_PLLV_AP_SEL                                             0x0004
#define MASK_PMU_APB_PCIE_1_PLLV_FRC_OFF                                            0x0002
#define MASK_PMU_APB_PCIE_1_PLLV_FRC_ON                                             0x0001
#define MASK_PMU_APB_USB31PLLV_REF_SEL                                              0x38000000
#define MASK_PMU_APB_USB31PLLV_TOP_DVFS_SEL                                         0x2000000
#define MASK_PMU_APB_USB31PLLV_PUB_SEL                                              0x200000
#define MASK_PMU_APB_USB31PLLV_TIANSHAN_CP_SEL                                      0x10000
#define MASK_PMU_APB_USB31PLLV_ETHER_XGE_SEL                                        0x4000
#define MASK_PMU_APB_USB31PLLV_PCIE_0_SEL                                           0x0400
#define MASK_PMU_APB_USB31PLLV_PCIE_1_SEL                                           0x0200
#define MASK_PMU_APB_USB31PLLV_SP_SEL                                               0x0100
#define MASK_PMU_APB_USB31PLLV_USBPHY_SEL                                           0x0080
#define MASK_PMU_APB_USB31PLLV_IPA_SEL                                              0x0040
#define MASK_PMU_APB_USB31PLLV_AUDIO_SEL                                            0x0020
#define MASK_PMU_APB_USB31PLLV_PHY_CP_SEL                                           0x0010
#define MASK_PMU_APB_USB31PLLV_PS_CP_SEL                                            0x0008
#define MASK_PMU_APB_USB31PLLV_AP_SEL                                               0x0004
#define MASK_PMU_APB_USB31PLLV_FRC_OFF                                              0x0002
#define MASK_PMU_APB_USB31PLLV_FRC_ON                                               0x0001
#define MASK_PMU_APB_DFTPLL_REF_SEL                                                 0x000C
#define MASK_PMU_APB_DFTPLL_FRC_OFF                                                 0x0002
#define MASK_PMU_APB_DFTPLL_FRC_ON                                                  0x0001
#define MASK_PMU_APB_TSNPLL_REF_SEL                                                 0x18000000
#define MASK_PMU_APB_TSNPLL_TOP_DVFS_SEL                                            0x2000000
#define MASK_PMU_APB_TSNPLL_PUB_SEL                                                 0x200000
#define MASK_PMU_APB_TSNPLL_TIANSHAN_CP_SEL                                         0x10000
#define MASK_PMU_APB_TSNPLL_ETHER_XGE_SEL                                           0x4000
#define MASK_PMU_APB_TSNPLL_SP_SEL                                                  0x0400
#define MASK_PMU_APB_TSNPLL_PCIE_0_SEL                                              0x0100
#define MASK_PMU_APB_TSNPLL_PCIE_1_SEL                                              0x0080
#define MASK_PMU_APB_TSNPLL_IPA_SEL                                                 0x0040
#define MASK_PMU_APB_TSNPLL_AUDIO_SEL                                               0x0020
#define MASK_PMU_APB_TSNPLL_PHY_CP_SEL                                              0x0010
#define MASK_PMU_APB_TSNPLL_PS_CP_SEL                                               0x0008
#define MASK_PMU_APB_TSNPLL_AP_SEL                                                  0x0004
#define MASK_PMU_APB_TSNPLL_FRC_OFF                                                 0x0002
#define MASK_PMU_APB_TSNPLL_FRC_ON                                                  0x0001
#define MASK_PMU_APB_ETHPLL_REF_SEL                                                 0x78000000
#define MASK_PMU_APB_ETHPLL_TOP_DVFS_SEL                                            0x2000000
#define MASK_PMU_APB_ETHPLL_PUB_SEL                                                 0x200000
#define MASK_PMU_APB_ETHPLL_TIANSHAN_CP_SEL                                         0x10000
#define MASK_PMU_APB_ETHPLL_ETHER_XGE_SEL                                           0x4000
#define MASK_PMU_APB_ETHPLL_SP_SEL                                                  0x0400
#define MASK_PMU_APB_ETHPLL_PCIE_0_SEL                                              0x0100
#define MASK_PMU_APB_ETHPLL_PCIE_1_SEL                                              0x0080
#define MASK_PMU_APB_ETHPLL_IPA_SEL                                                 0x0040
#define MASK_PMU_APB_ETHPLL_AUDIO_SEL                                               0x0020
#define MASK_PMU_APB_ETHPLL_PHY_CP_SEL                                              0x0010
#define MASK_PMU_APB_ETHPLL_PS_CP_SEL                                               0x0008
#define MASK_PMU_APB_ETHPLL_AP_SEL                                                  0x0004
#define MASK_PMU_APB_ETHPLL_FRC_OFF                                                 0x0002
#define MASK_PMU_APB_ETHPLL_FRC_ON                                                  0x0001
#define MASK_PMU_APB_XTL0_WAIT_CNT                                                  0x00FF
#define MASK_PMU_APB_XTLBUF1_WAIT_CNT                                               0xFF00
#define MASK_PMU_APB_XTLBUF0_WAIT_CNT                                               0x00FF
#define MASK_PMU_APB_RCO6M_WAIT_CNT                                                 0xFF0000
#define MASK_PMU_APB_RCO60M_WAIT_CNT                                                0xFF00
#define MASK_PMU_APB_RCO100M_WAIT_CNT                                               0x00FF
#define MASK_PMU_APB_MPLLLIT_WAIT_CNT                                               0xFF00
#define MASK_PMU_APB_MPLLSCU_WAIT_CNT                                               0x00FF
#define MASK_PMU_APB_RPLL_WAIT_CNT                                                  0xFF0000
#define MASK_PMU_APB_DPLL2_WAIT_CNT                                                 0xFF0000
#define MASK_PMU_APB_DPLL1_WAIT_CNT                                                 0xFF00
#define MASK_PMU_APB_DPLL0_WAIT_CNT                                                 0x00FF
#define MASK_PMU_APB_PHYCPR8PLL_WAIT_CNT                                            0xFF000000
#define MASK_PMU_APB_TGPLL_WAIT_CNT                                                 0xFF000000
#define MASK_PMU_APB_PSCPR8PLL_WAIT_CNT                                             0x00FF
#define MASK_PMU_APB_AUDPLL_WAIT_CNT                                                0xFF00
#define MASK_PMU_APB_V4NRPLL_WAIT_CNT                                               0x00FF
#define MASK_PMU_APB_PCIE_1_PLLV_WAIT_CNT                                           0xFF000000
#define MASK_PMU_APB_DFTPLL_WAIT_CNT                                                0xFF0000
#define MASK_PMU_APB_USB31PLLV_WAIT_CNT                                             0xFF00
#define MASK_PMU_APB_PCIE_0_PLLV_WAIT_CNT                                           0x00FF
#define MASK_PMU_APB_TSNPLL_WAIT_CNT                                                0xFF00
#define MASK_PMU_APB_ETHPLL_WAIT_CNT                                                0x00FF
#define MASK_PMU_APB_MPLLSCU_RST_CTRL_BYPASS                                        0x1000000
#define MASK_PMU_APB_MPLLSCU_DELAY_PWR_ON                                           0xFF0000
#define MASK_PMU_APB_MPLLSCU_DELAY_EN_OFF                                           0xFF00
#define MASK_PMU_APB_MPLLSCU_DELAY_RST_ASSERT                                       0x00FF
#define MASK_PMU_APB_MPLLLIT_RST_CTRL_BYPASS                                        0x1000000
#define MASK_PMU_APB_MPLLLIT_DELAY_PWR_ON                                           0xFF0000
#define MASK_PMU_APB_MPLLLIT_DELAY_EN_OFF                                           0xFF00
#define MASK_PMU_APB_MPLLLIT_DELAY_RST_ASSERT                                       0x00FF
#define MASK_PMU_APB_RPLL_RST_CTRL_BYPASS                                           0x1000000
#define MASK_PMU_APB_RPLL_DELAY_PWR_ON                                              0xFF0000
#define MASK_PMU_APB_RPLL_DELAY_EN_OFF                                              0xFF00
#define MASK_PMU_APB_RPLL_DELAY_RST_ASSERT                                          0x00FF
#define MASK_PMU_APB_DPLL0_RST_CTRL_BYPASS                                          0x1000000
#define MASK_PMU_APB_DPLL0_DELAY_PWR_ON                                             0xFF0000
#define MASK_PMU_APB_DPLL0_DELAY_EN_OFF                                             0xFF00
#define MASK_PMU_APB_DPLL0_DELAY_RST_ASSERT                                         0x00FF
#define MASK_PMU_APB_DPLL1_RST_CTRL_BYPASS                                          0x1000000
#define MASK_PMU_APB_DPLL1_DELAY_PWR_ON                                             0xFF0000
#define MASK_PMU_APB_DPLL1_DELAY_EN_OFF                                             0xFF00
#define MASK_PMU_APB_DPLL1_DELAY_RST_ASSERT                                         0x00FF
#define MASK_PMU_APB_DPLL2_RST_CTRL_BYPASS                                          0x1000000
#define MASK_PMU_APB_DPLL2_DELAY_PWR_ON                                             0xFF0000
#define MASK_PMU_APB_DPLL2_DELAY_EN_OFF                                             0xFF00
#define MASK_PMU_APB_DPLL2_DELAY_RST_ASSERT                                         0x00FF
#define MASK_PMU_APB_PHYCPR8PLL_RST_CTRL_BYPASS                                     0x1000000
#define MASK_PMU_APB_PHYCPR8PLL_DELAY_PWR_ON                                        0xFF0000
#define MASK_PMU_APB_PHYCPR8PLL_DELAY_EN_OFF                                        0xFF00
#define MASK_PMU_APB_PHYCPR8PLL_DELAY_RST_ASSERT                                    0x00FF
#define MASK_PMU_APB_PSCPR8PLL_RST_CTRL_BYPASS                                      0x1000000
#define MASK_PMU_APB_PSCPR8PLL_DELAY_PWR_ON                                         0xFF0000
#define MASK_PMU_APB_PSCPR8PLL_DELAY_EN_OFF                                         0xFF00
#define MASK_PMU_APB_PSCPR8PLL_DELAY_RST_ASSERT                                     0x00FF
#define MASK_PMU_APB_TGPLL_RST_CTRL_BYPASS                                          0x1000000
#define MASK_PMU_APB_TGPLL_DELAY_PWR_ON                                             0xFF0000
#define MASK_PMU_APB_TGPLL_DELAY_EN_OFF                                             0xFF00
#define MASK_PMU_APB_TGPLL_DELAY_RST_ASSERT                                         0x00FF
#define MASK_PMU_APB_V4NRPLL_RST_CTRL_BYPASS                                        0x1000000
#define MASK_PMU_APB_V4NRPLL_DELAY_PWR_ON                                           0xFF0000
#define MASK_PMU_APB_V4NRPLL_DELAY_EN_OFF                                           0xFF00
#define MASK_PMU_APB_V4NRPLL_DELAY_RST_ASSERT                                       0x00FF
#define MASK_PMU_APB_AUDPLL_RST_CTRL_BYPASS                                         0x1000000
#define MASK_PMU_APB_AUDPLL_DELAY_PWR_ON                                            0xFF0000
#define MASK_PMU_APB_AUDPLL_DELAY_EN_OFF                                            0xFF00
#define MASK_PMU_APB_AUDPLL_DELAY_RST_ASSERT                                        0x00FF
#define MASK_PMU_APB_PCIE_0_PLLV_RST_CTRL_BYPASS                                    0x1000000
#define MASK_PMU_APB_PCIE_0_PLLV_DELAY_PWR_ON                                       0xFF0000
#define MASK_PMU_APB_PCIE_0_PLLV_DELAY_EN_OFF                                       0xFF00
#define MASK_PMU_APB_PCIE_0_PLLV_DELAY_RST_ASSERT                                   0x00FF
#define MASK_PMU_APB_PCIE_1_PLLV_RST_CTRL_BYPASS                                    0x1000000
#define MASK_PMU_APB_PCIE_1_PLLV_DELAY_PWR_ON                                       0xFF0000
#define MASK_PMU_APB_PCIE_1_PLLV_DELAY_EN_OFF                                       0xFF00
#define MASK_PMU_APB_PCIE_1_PLLV_DELAY_RST_ASSERT                                   0x00FF
#define MASK_PMU_APB_USB31PLLV_RST_CTRL_BYPASS                                      0x1000000
#define MASK_PMU_APB_USB31PLLV_DELAY_PWR_ON                                         0xFF0000
#define MASK_PMU_APB_USB31PLLV_DELAY_EN_OFF                                         0xFF00
#define MASK_PMU_APB_USB31PLLV_DELAY_RST_ASSERT                                     0x00FF
#define MASK_PMU_APB_DFTPLL_RST_CTRL_BYPASS                                         0x1000000
#define MASK_PMU_APB_DFTPLL_DELAY_PWR_ON                                            0xFF0000
#define MASK_PMU_APB_DFTPLL_DELAY_EN_OFF                                            0xFF00
#define MASK_PMU_APB_DFTPLL_DELAY_RST_ASSERT                                        0x00FF
#define MASK_PMU_APB_ETHPLL_RST_CTRL_BYPASS                                         0x1000000
#define MASK_PMU_APB_ETHPLL_DELAY_PWR_ON                                            0xFF0000
#define MASK_PMU_APB_ETHPLL_DELAY_EN_OFF                                            0xFF00
#define MASK_PMU_APB_ETHPLL_DELAY_RST_ASSERT                                        0x00FF
#define MASK_PMU_APB_TSNPLL_RST_CTRL_BYPASS                                         0x1000000
#define MASK_PMU_APB_TSNPLL_DELAY_PWR_ON                                            0xFF0000
#define MASK_PMU_APB_TSNPLL_DELAY_EN_OFF                                            0xFF00
#define MASK_PMU_APB_TSNPLL_DELAY_RST_ASSERT                                        0x00FF
#define MASK_PMU_APB_ST_RPLL_STATE                                                  0xF000000
#define MASK_PMU_APB_ST_MPLLLIT_STATE                                               0x00F0
#define MASK_PMU_APB_ST_MPLLSCU_STATE                                               0x000F
#define MASK_PMU_APB_ST_PHYCPR8PLL_STATE                                            0xF0000000
#define MASK_PMU_APB_ST_DPLL2_STATE                                                 0x0F00
#define MASK_PMU_APB_ST_DPLL1_STATE                                                 0x00F0
#define MASK_PMU_APB_ST_DPLL0_STATE                                                 0x000F
#define MASK_PMU_APB_ST_AUDPLL_STATE                                                0xF00000
#define MASK_PMU_APB_ST_V4NRPLL_STATE                                               0xF0000
#define MASK_PMU_APB_ST_TGPLL_STATE                                                 0xF000
#define MASK_PMU_APB_ST_PSCPR8PLL_STATE                                             0x000F
#define MASK_PMU_APB_ST_PCIE_1_PLLV_STATE                                           0xF000
#define MASK_PMU_APB_ST_DFTPLL_STATE                                                0x0F00
#define MASK_PMU_APB_ST_USB31PLLV_STATE                                             0x00F0
#define MASK_PMU_APB_ST_PCIE_0_PLLV_STATE                                           0x000F
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA_SOFT_RST_MASK                               0x10000
#define MASK_PMU_APB_APCPU_CORE3_DSLP_ENA_SOFT_RST_MASK                             0x0008
#define MASK_PMU_APB_APCPU_CORE2_DSLP_ENA_SOFT_RST_MASK                             0x0004
#define MASK_PMU_APB_APCPU_CORE1_DSLP_ENA_SOFT_RST_MASK                             0x0002
#define MASK_PMU_APB_APCPU_CORE0_DSLP_ENA_SOFT_RST_MASK                             0x0001
#define MASK_PMU_APB_APCPU_TOP_GIC_RST_EN                                           0x10000
#define MASK_PMU_APB_APCPU_CORE3_GIC_RST_EN                                         0x0008
#define MASK_PMU_APB_APCPU_CORE2_GIC_RST_EN                                         0x0004
#define MASK_PMU_APB_APCPU_CORE1_GIC_RST_EN                                         0x0002
#define MASK_PMU_APB_APCPU_CORE0_GIC_RST_EN                                         0x0001
#define MASK_PMU_APB_APCPU_TOP_CLUSTER_MODE_ST_SOFT_RST                             0x10000
#define MASK_PMU_APB_APCPU_CORE3_MODE_ST_SOFT_RST                                   0x0008
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_SOFT_RST                                   0x0004
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_SOFT_RST                                   0x0002
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_SOFT_RST                                   0x0001
#define MASK_PMU_APB_CR8_PHY_TOP_SOFT_RST                                           0x0008
#define MASK_PMU_APB_AUD_CEVA_SOFT_RST                                              0x0001
#define MASK_PMU_APB_USB31_VAUX_AON_SOFT_RST                                        0x2000
#define MASK_PMU_APB_PUB_DPLL_AON_SOFT_RST                                          0x1000
#define MASK_PMU_APB_PCIE_1_FUNC_AON_SOFT_RST                                       0x0800
#define MASK_PMU_APB_PCIE_0_FUNC_AON_SOFT_RST                                       0x0400
#define MASK_PMU_APB_IPA_USB2_PHY_AON_SOFT_RST                                      0x0200
#define MASK_PMU_APB_IPA_USB3_PLL_AON_SOFT_RST                                      0x0100
#define MASK_PMU_APB_IPA_USB3_PHY_AON_SOFT_RST                                      0x0080
#define MASK_PMU_APB_IPA_U3_CTL_AON_SOFT_RST                                        0x0040
#define MASK_PMU_APB_IPA_U2_CTL_AON_SOFT_RST                                        0x0020
#define MASK_PMU_APB_ETHER_XGE_PHY_AON_SOFT_RST                                     0x0010
#define MASK_PMU_APB_ETHER_XGE_ETHNET_PLL_AON_SOFT_RST                              0x0008
#define MASK_PMU_APB_ETHER_XGE_TSN_TIMER_SOFT_RST                                   0x0004
#define MASK_PMU_APB_ETHER_XGE_XGMAC_AO_SOFT_RST                                    0x0002
#define MASK_PMU_APB_PHY_CP_FUNC_AON_SOFT_RST                                       0x0001
#define MASK_PMU_APB_REG_TIANSHAN_CP_AON_PWR_HS_ACK                                 0x20000000
#define MASK_PMU_APB_REG_TIANSHAN_CP_SRST_FRC_LP_ACK                                0x10000000
#define MASK_PMU_APB_REG_ETHER_XGE_SRST_FRC_LP_ACK                                  0x8000000
#define MASK_PMU_APB_REG_PCIE_1_SRST_FRC_LP_ACK                                     0x4000000
#define MASK_PMU_APB_REG_PCIE_0_SRST_FRC_LP_ACK                                     0x2000000
#define MASK_PMU_APB_REG_IPA_SRST_FRC_LP_ACK                                        0x1000000
#define MASK_PMU_APB_REG_AUDIO_SRST_FRC_LP_ACK                                      0x400000
#define MASK_PMU_APB_REG_PHY_CP_SRST_FRC_LP_ACK                                     0x4000
#define MASK_PMU_APB_REG_PS_CP_SRST_FRC_LP_ACK                                      0x0800
#define MASK_PMU_APB_REG_APCPU_TOP_SRST_FRC_LP_ACK                                  0x0002
#define MASK_PMU_APB_REG_AP_SRST_FRC_LP_ACK                                         0x0001
#define MASK_PMU_APB_TIANSHAN_CP_SOFT_RST                                           0x80000000
#define MASK_PMU_APB_AON_SOFT_RST                                                   0x40000000
#define MASK_PMU_APB_CS_SOFT_RST                                                    0x20000000
#define MASK_PMU_APB_ETHER_XGE_SOFT_RST                                             0x8000000
#define MASK_PMU_APB_PCIE_1_SOFT_RST                                                0x4000000
#define MASK_PMU_APB_PCIE_0_SOFT_RST                                                0x2000000
#define MASK_PMU_APB_IPA_SOFT_RST                                                   0x1000000
#define MASK_PMU_APB_AUDIO_SOFT_RST                                                 0x400000
#define MASK_PMU_APB_PHY_CP_SOFT_RST                                                0x4000
#define MASK_PMU_APB_PS_CP_SOFT_RST                                                 0x0800
#define MASK_PMU_APB_APCPU_TOP_SOFT_RST                                             0x0002
#define MASK_PMU_APB_AP_SOFT_RST                                                    0x0001
#define MASK_PMU_APB_PUB_SOFT_RST                                                   0x0010
#define MASK_PMU_APB_SP_SOFT_RST                                                    0x0001
#define MASK_PMU_APB_TIANSHAN_CP_SRST_BUSY                                          0x80000000
#define MASK_PMU_APB_ETHER_XGE_SRST_BUSY                                            0x8000000
#define MASK_PMU_APB_PCIE_1_SRST_BUSY                                               0x4000000
#define MASK_PMU_APB_PCIE_0_SRST_BUSY                                               0x2000000
#define MASK_PMU_APB_IPA_SRST_BUSY                                                  0x1000000
#define MASK_PMU_APB_AUDIO_SRST_BUSY                                                0x400000
#define MASK_PMU_APB_PHY_CP_SRST_BUSY                                               0x4000
#define MASK_PMU_APB_PS_CP_SRST_BUSY                                                0x0800
#define MASK_PMU_APB_APCPU_TOP_SRST_BUSY                                            0x0002
#define MASK_PMU_APB_AP_SRST_BUSY                                                   0x0001
#define MASK_PMU_APB_SOFT_RST_SEL                                                   0xFFFFFFFF
#define MASK_PMU_APB_PD_AP_SHUTDOWN_MARK                                            0x000F
#define MASK_PMU_APB_PD_APCPU_SHUTDOWN_MARK                                         0x000F
#define MASK_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK                                   0x000F
#define MASK_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK                                   0x000F
#define MASK_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK                                   0x000F
#define MASK_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK                                   0x000F
#define MASK_PMU_APB_PCIE1_CLK_REQ_PLL_GATE_MASK                                    0x0002
#define MASK_PMU_APB_PCIE0_CLK_REQ_PLL_GATE_MASK                                    0x0001
#define MASK_PMU_APB_LPDDR3_DPLL2_CNT_DONE_BYP                                      0x0004
#define MASK_PMU_APB_LPDDR3_DPLL1_CNT_DONE_BYP                                      0x0002
#define MASK_PMU_APB_LPDDR3_DPLL0_CNT_DONE_BYP                                      0x0001
#define MASK_PMU_APB_CORINTH_ON_DISABLE                                             0x0001
#define MASK_PMU_APB_PD_PS_CP_SHUTDOWN_MARK                                         0x000F
#define MASK_PMU_APB_PD_PHY_CP_SHUTDOWN_MARK                                        0x000F
#define MASK_PMU_APB_PD_CR8_PHY_TOP_SHUTDOWN_MARK                                   0x000F
#define MASK_PMU_APB_PD_LWPROC_SHUTDOWN_MARK                                        0x000F
#define MASK_PMU_APB_PD_LCE_SHUTDOWN_MARK                                           0x000F
#define MASK_PMU_APB_PD_DPFEC_SHUTDOWN_MARK                                         0x000F
#define MASK_PMU_APB_PD_WCE_SHUTDOWN_MARK                                           0x000F
#define MASK_PMU_APB_PD_LTEPROC_SHUTDOWN_MARK                                       0x000F
#define MASK_PMU_APB_PD_LTECE_SHUTDOWN_MARK                                         0x000F
#define MASK_PMU_APB_PD_LTEDPFEC_SHUTDOWN_MARK                                      0x000F
#define MASK_PMU_APB_PD_NR_DL_TOP_SHUTDOWN_MARK                                     0x000F
#define MASK_PMU_APB_PD_NR_PDS_DEMOD_SHUTDOWN_MARK                                  0x000F
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC0_SHUTDOWN_MARK                               0x000F
#define MASK_PMU_APB_PD_NR_SPP_SHUTDOWN_MARK                                        0x000F
#define MASK_PMU_APB_PD_NR_CST_SHUTDOWN_MARK                                        0x000F
#define MASK_PMU_APB_PD_NR_BRP_MIMO_CC1_SHUTDOWN_MARK                               0x000F
#define MASK_PMU_APB_PD_UNI_TOP_SHUTDOWN_MARK                                       0x000F
#define MASK_PMU_APB_PD_ETHER_XGE_SHUTDOWN_MARK                                     0x000F
#define MASK_PMU_APB_PD_AUDIO_SHUTDOWN_MARK                                         0x000F
#define MASK_PMU_APB_PD_AUD_CEVA_SHUTDOWN_MARK                                      0x000F
#define MASK_PMU_APB_PD_IPA_SHUTDOWN_MARK                                           0x000F
#define MASK_PMU_APB_PD_PCIE_0_SHUTDOWN_MARK                                        0x000F
#define MASK_PMU_APB_PD_PCIE_1_SHUTDOWN_MARK                                        0x000F
#define MASK_PMU_APB_PD_PUB_SHUTDOWN_MARK                                           0x000F
#define MASK_PMU_APB_PD_TIANSHAN_CP_SHUTDOWN_MARK                                   0x000F
#define MASK_PMU_APB_ALL_PLL_PD_TSNPLL_BYP                                          0x0080
#define MASK_PMU_APB_ALL_PLL_PD_ETHPLL_BYP                                          0x0040
#define MASK_PMU_APB_ALL_PLL_PD_XTLBUF1_BYP                                         0x0020
#define MASK_PMU_APB_ALL_PLL_PD_XTLBUF0_BYP                                         0x0010
#define MASK_PMU_APB_ALL_PLL_PD_XTL0_BYP                                            0x0008
#define MASK_PMU_APB_ALL_PLL_PD_RCO6M_BYP                                           0x0004
#define MASK_PMU_APB_ALL_PLL_PD_RCO60M_BYP                                          0x0002
#define MASK_PMU_APB_ALL_PLL_PD_RCO100M_BYP                                         0x0001
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL                                     0x80000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK                    0x40000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DCDC_CPU0_PD_MASK                           0x2000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK                                 0x1000000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_DEEP_SLEEP_MASK                         0x100000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_TIANSHAN_CP_DEEP_SLEEP_MASK                 0x4000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_ETHER_XGE_DEEP_SLEEP_MASK                   0x1000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_SP_DEEP_SLEEP_MASK                          0x0100
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PCIE_0_DEEP_SLEEP_MASK                      0x0040
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PCIE_1_DEEP_SLEEP_MASK                      0x0020
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_IPA_DEEP_SLEEP_MASK                         0x0010
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AUDIO_DEEP_SLEEP_MASK                       0x0008
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PHY_CP_DEEP_SLEEP_MASK                      0x0004
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PS_CP_DEEP_SLEEP_MASK                       0x0002
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK                          0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_POL_SEL                                        0x80000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_TOP_DVFS_DEEP_SLEEP_MASK                       0x40000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_DCDC_CPU0_PD_MASK                              0x2000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PLL_PD_MASK                                    0x1000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PUB_DEEP_SLEEP_MASK                            0x100000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_TIANSHAN_CP_DEEP_SLEEP_MASK                    0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_ETHER_XGE_DEEP_SLEEP_MASK                      0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_SP_DEEP_SLEEP_MASK                             0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PCIE_0_DEEP_SLEEP_MASK                         0x0040
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PCIE_1_DEEP_SLEEP_MASK                         0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_IPA_DEEP_SLEEP_MASK                            0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AUDIO_DEEP_SLEEP_MASK                          0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PHY_CP_DEEP_SLEEP_MASK                         0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PS_CP_DEEP_SLEEP_MASK                          0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AP_DEEP_SLEEP_MASK                             0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_POL_SEL                                        0x80000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_TOP_DVFS_DEEP_SLEEP_MASK                       0x40000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_DCDC_CPU0_PD_MASK                              0x2000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PLL_PD_MASK                                    0x1000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PUB_DEEP_SLEEP_MASK                            0x100000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_TIANSHAN_CP_DEEP_SLEEP_MASK                    0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_ETHER_XGE_DEEP_SLEEP_MASK                      0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_SP_DEEP_SLEEP_MASK                             0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PCIE_0_DEEP_SLEEP_MASK                         0x0040
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PCIE_1_DEEP_SLEEP_MASK                         0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_IPA_DEEP_SLEEP_MASK                            0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AUDIO_DEEP_SLEEP_MASK                          0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PHY_CP_DEEP_SLEEP_MASK                         0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PS_CP_DEEP_SLEEP_MASK                          0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AP_DEEP_SLEEP_MASK                             0x0001
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_POL_SEL                                        0x80000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_TOP_DVFS_DEEP_SLEEP_MASK                       0x40000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_DCDC_CPU0_PD_MASK                              0x2000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PLL_PD_MASK                                    0x1000000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PUB_DEEP_SLEEP_MASK                            0x100000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_TIANSHAN_CP_DEEP_SLEEP_MASK                    0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_ETHER_XGE_DEEP_SLEEP_MASK                      0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_SP_DEEP_SLEEP_MASK                             0x0100
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PCIE_0_DEEP_SLEEP_MASK                         0x0040
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PCIE_1_DEEP_SLEEP_MASK                         0x0020
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_IPA_DEEP_SLEEP_MASK                            0x0010
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_AUDIO_DEEP_SLEEP_MASK                          0x0008
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PHY_CP_DEEP_SLEEP_MASK                         0x0004
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_PS_CP_DEEP_SLEEP_MASK                          0x0002
#define MASK_PMU_APB_PAD_OUT_XTL_EN2_AP_DEEP_SLEEP_MASK                             0x0001
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_POL_SEL                                 0x80000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_TOP_DVFS_DEEP_SLEEP_MASK                0x40000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_DCDC_CPU0_PD_MASK                       0x2000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PLL_PD_MASK                             0x1000000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PUB_DEEP_SLEEP_MASK                     0x100000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_TIANSHAN_CP_DEEP_SLEEP_MASK             0x4000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_ETHER_XGE_DEEP_SLEEP_MASK               0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_SP_DEEP_SLEEP_MASK                      0x0100
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PCIE_0_DEEP_SLEEP_MASK                  0x0040
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PCIE_1_DEEP_SLEEP_MASK                  0x0020
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_IPA_DEEP_SLEEP_MASK                     0x0010
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_AUDIO_DEEP_SLEEP_MASK                   0x0008
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PHY_CP_DEEP_SLEEP_MASK                  0x0004
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_PS_CP_DEEP_SLEEP_MASK                   0x0002
#define MASK_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_AP_DEEP_SLEEP_MASK                      0x0001
#define MASK_PMU_APB_RCO60M_SEL_RCO_PD_DEBOUNCE_EN                                  0x0020
#define MASK_PMU_APB_RCO100M_SEL_RCO_PD_DEBOUNCE_EN                                 0x0010
#define MASK_PMU_APB_RCO60M_SEL_32K_PD_DEBOUNCE_EN                                  0x0008
#define MASK_PMU_APB_RCO100M_SEL_32K_PD_DEBOUNCE_EN                                 0x0004
#define MASK_PMU_APB_XTL_SEL_32K_PD_DEBOUNCE_EN                                     0x0002
#define MASK_PMU_APB_XTLBUF_SEL_32K_PD_DEBOUNCE_EN                                  0x0001
#define MASK_PMU_APB_PD_TIANSHAN_CP_SHUTDOWN                                        0x0002
#define MASK_PMU_APB_PD_ETHER_XGE_SHUTDOWN                                          0x0001
#define MASK_PMU_APB_XTLBUF_BISR_SEL_RCO_PD_DEBOUNCE_EN                             0x0002
#define MASK_PMU_APB_XTL_BISR_SEL_RCO_PD_DEBOUNCE_EN                                0x0001
#define MASK_PMU_APB_AP_DEEP_SLEEP_EDG_CNT                                          0x00FF
#define MASK_PMU_APB_PS_CP_DEEP_SLEEP_EDG_CNT                                       0x00FF
#define MASK_PMU_APB_PHY_CP_DEEP_SLEEP_EDG_CNT                                      0x00FF
#define MASK_PMU_APB_AUDIO_DEEP_SLEEP_EDG_CNT                                       0x00FF
#define MASK_PMU_APB_IPA_DEEP_SLEEP_EDG_CNT                                         0x00FF
#define MASK_PMU_APB_PD_PCIE_1_PD_SEL                                               0x20000
#define MASK_PMU_APB_PD_PCIE_0_PD_SEL                                               0x10000
#define MASK_PMU_APB_PCIE_0_DEEP_SLEEP_EDG_CNT                                      0x00FF
#define MASK_PMU_APB_PCIE_1_DEEP_SLEEP_EDG_CNT                                      0x00FF
#define MASK_PMU_APB_SP_DEEP_SLEEP_EDG_CNT                                          0x00FF
#define MASK_PMU_APB_ETHER_XGE_DEEP_SLEEP_EDG_CNT                                   0x00FF
#define MASK_PMU_APB_TIANSHAN_CP_DEEP_SLEEP_EDG_CNT                                 0x00FF
#define MASK_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_EDG_CNT                              0x00FF
#define MASK_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT                                         0x00FF
#define MASK_PMU_APB_PUB_DEEP_SLEEP_EDG_CNT_CLR                                     0x2000000
#define MASK_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_EDG_CNT_CLR                          0x80000
#define MASK_PMU_APB_TIANSHAN_CP_DEEP_SLEEP_EDG_CNT_CLR                             0x4000
#define MASK_PMU_APB_ETHER_XGE_DEEP_SLEEP_EDG_CNT_CLR                               0x1000
#define MASK_PMU_APB_SP_DEEP_SLEEP_EDG_CNT_CLR                                      0x0100
#define MASK_PMU_APB_PCIE_0_DEEP_SLEEP_EDG_CNT_CLR                                  0x0040
#define MASK_PMU_APB_PCIE_1_DEEP_SLEEP_EDG_CNT_CLR                                  0x0020
#define MASK_PMU_APB_IPA_DEEP_SLEEP_EDG_CNT_CLR                                     0x0010
#define MASK_PMU_APB_AUDIO_DEEP_SLEEP_EDG_CNT_CLR                                   0x0008
#define MASK_PMU_APB_PHY_CP_DEEP_SLEEP_EDG_CNT_CLR                                  0x0004
#define MASK_PMU_APB_PS_CP_DEEP_SLEEP_EDG_CNT_CLR                                   0x0002
#define MASK_PMU_APB_AP_DEEP_SLEEP_EDG_CNT_CLR                                      0x0001
#define MASK_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT                                         0x00FF
#define MASK_PMU_APB_PS_CP_LIGHT_SLEEP_EDG_CNT                                      0x00FF
#define MASK_PMU_APB_PHY_CP_LIGHT_SLEEP_EDG_CNT                                     0x00FF
#define MASK_PMU_APB_AUDIO_LIGHT_SLEEP_EDG_CNT                                      0x00FF
#define MASK_PMU_APB_IPA_LIGHT_SLEEP_EDG_CNT                                        0x00FF
#define MASK_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT                                        0x00FF
#define MASK_PMU_APB_ETHER_XGE_LIGHT_SLEEP_EDG_CNT                                  0x00FF
#define MASK_PMU_APB_TIANSHAN_CP_LIGHT_SLEEP_EDG_CNT                                0x00FF
#define MASK_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_EDG_CNT                             0x00FF
#define MASK_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT                                        0x00FF
#define MASK_PMU_APB_PUB_LIGHT_SLEEP_EDG_CNT_CLR                                    0x2000000
#define MASK_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_EDG_CNT_CLR                         0x80000
#define MASK_PMU_APB_TIANSHAN_CP_LIGHT_SLEEP_EDG_CNT_CLR                            0x4000
#define MASK_PMU_APB_ETHER_XGE_LIGHT_SLEEP_EDG_CNT_CLR                              0x1000
#define MASK_PMU_APB_AON_LIGHT_SLEEP_EDG_CNT_CLR                                    0x0100
#define MASK_PMU_APB_IPA_LIGHT_SLEEP_EDG_CNT_CLR                                    0x0010
#define MASK_PMU_APB_AUDIO_LIGHT_SLEEP_EDG_CNT_CLR                                  0x0008
#define MASK_PMU_APB_PHY_CP_LIGHT_SLEEP_EDG_CNT_CLR                                 0x0004
#define MASK_PMU_APB_PS_CP_LIGHT_SLEEP_EDG_CNT_CLR                                  0x0002
#define MASK_PMU_APB_AP_LIGHT_SLEEP_EDG_CNT_CLR                                     0x0001
#define MASK_PMU_APB_AP_SYS_STOP_EDG_CNT                                            0x00FF
#define MASK_PMU_APB_PS_CP_SYS_STOP_EDG_CNT                                         0x00FF
#define MASK_PMU_APB_PHY_CP_SYS_STOP_EDG_CNT                                        0x00FF
#define MASK_PMU_APB_AUDIO_SYS_STOP_EDG_CNT                                         0x00FF
#define MASK_PMU_APB_IPA_SYS_STOP_EDG_CNT                                           0x00FF
#define MASK_PMU_APB_PCIE_0_SYS_STOP_EDG_CNT                                        0x00FF
#define MASK_PMU_APB_PCIE_1_SYS_STOP_EDG_CNT                                        0x00FF
#define MASK_PMU_APB_ETHER_XGE_SYS_STOP_EDG_CNT                                     0x00FF
#define MASK_PMU_APB_TIANSHAN_CP_SYS_STOP_EDG_CNT                                   0x00FF
#define MASK_PMU_APB_APCPU_SYS_STOP_EDG_CNT                                         0x00FF
#define MASK_PMU_APB_APCPU_SYS_STOP_EDG_CNT_CLR                                     0x80000
#define MASK_PMU_APB_TIANSHAN_CP_SYS_STOP_EDG_CNT_CLR                               0x4000
#define MASK_PMU_APB_ETHER_XGE_SYS_STOP_EDG_CNT_CLR                                 0x1000
#define MASK_PMU_APB_PCIE_1_SYS_STOP_EDG_CNT_CLR                                    0x0040
#define MASK_PMU_APB_PCIE_0_SYS_STOP_EDG_CNT_CLR                                    0x0020
#define MASK_PMU_APB_IPA_SYS_STOP_EDG_CNT_CLR                                       0x0010
#define MASK_PMU_APB_AUDIO_SYS_STOP_EDG_CNT_CLR                                     0x0008
#define MASK_PMU_APB_PHY_CP_SYS_STOP_EDG_CNT_CLR                                    0x0004
#define MASK_PMU_APB_PS_CP_SYS_STOP_EDG_CNT_CLR                                     0x0002
#define MASK_PMU_APB_AP_SYS_STOP_EDG_CNT_CLR                                        0x0001
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT                                     0x00FF
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT                                     0x00FF
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT_CLR                                 0x0002
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT_CLR                                 0x0001
#define MASK_PMU_APB_PWR_ST_CLK_DIV_CFG                                             0xFFFF
#define MASK_PMU_APB_SLP_CTRL_CLK_DIV_CFG                                           0xFFFF
#define MASK_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                                          0xFFFF
#define MASK_PMU_APB_INT_REQ_PUB_PWR_DOWN_CLR                                       0x10000000
#define MASK_PMU_APB_INT_REQ_APCPU_PWR_DOWN_CLR                                     0x80000
#define MASK_PMU_APB_INT_REQ_TIANSHAN_CP_PWR_DOWN_CLR                               0x4000
#define MASK_PMU_APB_INT_REQ_ETHER_XGE_PWR_DOWN_CLR                                 0x1000
#define MASK_PMU_APB_INT_REQ_PCIE_1_PWR_DOWN_CLR                                    0x0040
#define MASK_PMU_APB_INT_REQ_PCIE_0_PWR_DOWN_CLR                                    0x0020
#define MASK_PMU_APB_INT_REQ_IPA_PWR_DOWN_CLR                                       0x0010
#define MASK_PMU_APB_INT_REQ_AUDIO_PWR_DOWN_CLR                                     0x0008
#define MASK_PMU_APB_INT_REQ_PHY_CP_PWR_DOWN_CLR                                    0x0004
#define MASK_PMU_APB_INT_REQ_PS_CP_PWR_DOWN_CLR                                     0x0002
#define MASK_PMU_APB_INT_REQ_AP_PWR_DOWN_CLR                                        0x0001
#define MASK_PMU_APB_INT_REQ_PUB_PWR_UP_CLR                                         0x10000000
#define MASK_PMU_APB_INT_REQ_APCPU_PWR_UP_CLR                                       0x80000
#define MASK_PMU_APB_INT_REQ_TIANSHAN_CP_PWR_UP_CLR                                 0x4000
#define MASK_PMU_APB_INT_REQ_ETHER_XGE_PWR_UP_CLR                                   0x1000
#define MASK_PMU_APB_INT_REQ_PCIE_1_PWR_UP_CLR                                      0x0040
#define MASK_PMU_APB_INT_REQ_PCIE_0_PWR_UP_CLR                                      0x0020
#define MASK_PMU_APB_INT_REQ_IPA_PWR_UP_CLR                                         0x0010
#define MASK_PMU_APB_INT_REQ_AUDIO_PWR_UP_CLR                                       0x0008
#define MASK_PMU_APB_INT_REQ_PHY_CP_PWR_UP_CLR                                      0x0004
#define MASK_PMU_APB_INT_REQ_PS_CP_PWR_UP_CLR                                       0x0002
#define MASK_PMU_APB_INT_REQ_AP_PWR_UP_CLR                                          0x0001
#define MASK_PMU_APB_PMU_AUTO_SEL_RCO_EN                                            0x0004
#define MASK_PMU_APB_CGM_PMU_SEL_REG                                                0x0003
#define MASK_PMU_APB_EFUSE_SEL_BUF                                                  0x0001
#define MASK_PMU_APB_EIC_LIGHT_SLP_SYS_SEL                                          0x001C
#define MASK_PMU_APB_EIC_LIGHT_SLEEP_SEL                                            0x0002
#define MASK_PMU_APB_EIC_DEEP_SLEEP_SEL                                             0x0001
#define MASK_PMU_APB_BISR_RCO_CLK_SEL                                               0x0002
#define MASK_PMU_APB_BISR_AUTO_SEL_RCO_EN                                           0x0001
#define MASK_PMU_APB_ETHPLL_CNT_DONE                                                0x10000
#define MASK_PMU_APB_TSNPLL_CNT_DONE                                                0x8000
#define MASK_PMU_APB_PHYCPR8PLL_CNT_DONE                                            0x4000
#define MASK_PMU_APB_PSCPR8PLL_CNT_DONE                                             0x2000
#define MASK_PMU_APB_V4NRPLL_CNT_DONE                                               0x1000
#define MASK_PMU_APB_RPLL_CNT_DONE                                                  0x0800
#define MASK_PMU_APB_TGPLL_CNT_DONE                                                 0x0400
#define MASK_PMU_APB_AUDPLL_CNT_DONE                                                0x0200
#define MASK_PMU_APB_DFTPLL_CNT_DONE                                                0x0100
#define MASK_PMU_APB_USB31PLLV_CNT_DONE                                             0x0080
#define MASK_PMU_APB_PCIE_0_PLLV_CNT_DONE                                           0x0040
#define MASK_PMU_APB_PCIE_1_PLLV_CNT_DONE                                           0x0020
#define MASK_PMU_APB_MPLLSCU_CNT_DONE                                               0x0010
#define MASK_PMU_APB_MPLLLIT_CNT_DONE                                               0x0008
#define MASK_PMU_APB_DPLL0_CNT_DONE                                                 0x0004
#define MASK_PMU_APB_DPLL1_CNT_DONE                                                 0x0002
#define MASK_PMU_APB_DPLL2_CNT_DONE                                                 0x0001
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_PUB_DIV60                                    0x600000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_PUB_DIV65                                    0x180000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_PUB_DIV70                                    0x60000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_PUB_DIV75                                    0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_PUB_SEL60                                    0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_PUB_SEL65                                    0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_PUB_SEL70                                    0x0038
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_PUB_SEL75                                    0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFE000000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_DIV55                                    0x1800000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_DIV60                                    0x600000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_DIV65                                    0x180000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_DIV70                                    0x60000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_DIV75                                    0x18000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_SEL55                                    0x7000
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_SEL60                                    0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_SEL65                                    0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_SEL70                                    0x0038
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_SYS_SEL75                                    0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_AP2EMC_PUB_DIV60                                    0x600000
#define MASK_TOP_CLK_AUTO_SCALE_AP2EMC_PUB_DIV65                                    0x180000
#define MASK_TOP_CLK_AUTO_SCALE_AP2EMC_PUB_DIV70                                    0x60000
#define MASK_TOP_CLK_AUTO_SCALE_AP2EMC_PUB_DIV75                                    0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_AP2EMC_PUB_SEL60                                    0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_AP2EMC_PUB_SEL65                                    0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_AP2EMC_PUB_SEL70                                    0x0038
#define MASK_TOP_CLK_AUTO_SCALE_AP2EMC_PUB_SEL75                                    0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFE000000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_DIV55                                 0x1800000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_DIV60                                 0x600000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_DIV65                                 0x180000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_DIV70                                 0x60000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_DIV75                                 0x18000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_SEL55                                 0x7000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_SEL60                                 0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_SEL65                                 0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_SEL70                                 0x0038
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_SYS_SEL75                                 0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_PUB_DIV60                                 0x600000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_PUB_DIV65                                 0x180000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_PUB_DIV70                                 0x60000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_PUB_DIV75                                 0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_PUB_SEL60                                 0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_PUB_SEL65                                 0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_PUB_SEL70                                 0x0038
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_PUB_SEL75                                 0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFE000000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_DIV55                                 0x1800000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_DIV60                                 0x600000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_DIV65                                 0x180000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_DIV70                                 0x60000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_DIV75                                 0x18000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_SEL55                                 0x7000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_SEL60                                 0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_SEL65                                 0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_SEL70                                 0x0038
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_SYS_SEL75                                 0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_PUB_DIV60                                 0x600000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_PUB_DIV65                                 0x180000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_PUB_DIV70                                 0x60000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_PUB_DIV75                                 0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_PUB_SEL60                                 0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_PUB_SEL65                                 0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_PUB_SEL70                                 0x0038
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_PUB_SEL75                                 0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFE000000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_DIV55                                 0x1800000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_DIV60                                 0x600000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_DIV65                                 0x180000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_DIV70                                 0x60000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_DIV75                                 0x18000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_SEL55                                 0x7000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_SEL60                                 0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_SEL65                                 0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_SEL70                                 0x0038
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_SYS_SEL75                                 0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_DPU12EMC_PUB_DIV60                                  0x600000
#define MASK_TOP_CLK_AUTO_SCALE_DPU12EMC_PUB_DIV65                                  0x180000
#define MASK_TOP_CLK_AUTO_SCALE_DPU12EMC_PUB_DIV70                                  0x60000
#define MASK_TOP_CLK_AUTO_SCALE_DPU12EMC_PUB_DIV75                                  0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_DPU12EMC_PUB_SEL60                                  0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_DPU12EMC_PUB_SEL65                                  0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_DPU12EMC_PUB_SEL70                                  0x0038
#define MASK_TOP_CLK_AUTO_SCALE_DPU12EMC_PUB_SEL75                                  0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_PUB_DIV60                                   0x600000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_PUB_DIV65                                   0x180000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_PUB_DIV70                                   0x60000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_PUB_DIV75                                   0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_PUB_SEL60                                   0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_PUB_SEL65                                   0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_PUB_SEL70                                   0x0038
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_PUB_SEL75                                   0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_SYS_DIV60                                   0x600000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_SYS_DIV65                                   0x180000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_SYS_DIV70                                   0x60000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_SYS_DIV75                                   0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_SYS_SEL60                                   0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_SYS_SEL65                                   0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_SYS_SEL70                                   0x0038
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_SYS_SEL75                                   0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_PUB_DIV60                                   0x600000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_PUB_DIV65                                   0x180000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_PUB_DIV70                                   0x60000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_PUB_DIV75                                   0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_PUB_SEL60                                   0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_PUB_SEL65                                   0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_PUB_SEL70                                   0x0038
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_PUB_SEL75                                   0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFE000000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_DIV55                                   0x1800000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_DIV60                                   0x600000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_DIV65                                   0x180000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_DIV70                                   0x60000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_DIV75                                   0x18000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_SEL55                                   0x7000
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_SEL60                                   0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_SEL65                                   0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_SEL70                                   0x0038
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_SYS_SEL75                                   0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_IPA2EMC_PUB_DIV60                                   0x600000
#define MASK_TOP_CLK_AUTO_SCALE_IPA2EMC_PUB_DIV65                                   0x180000
#define MASK_TOP_CLK_AUTO_SCALE_IPA2EMC_PUB_DIV70                                   0x60000
#define MASK_TOP_CLK_AUTO_SCALE_IPA2EMC_PUB_DIV75                                   0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_IPA2EMC_PUB_SEL60                                   0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_IPA2EMC_PUB_SEL65                                   0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_IPA2EMC_PUB_SEL70                                   0x0038
#define MASK_TOP_CLK_AUTO_SCALE_IPA2EMC_PUB_SEL75                                   0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFFF8000
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PHYCP_SYS_SEL55                                 0x7000
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PHYCP_SYS_SEL60                                 0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PHYCP_SYS_SEL65                                 0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PHYCP_SYS_SEL70                                 0x0038
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PHYCP_SYS_SEL75                                 0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFFF8000
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PSCP_SYS_SEL55                                  0x7000
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PSCP_SYS_SEL60                                  0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PSCP_SYS_SEL65                                  0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PSCP_SYS_SEL70                                  0x0038
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PSCP_SYS_SEL75                                  0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_ISE2EMC_PUB_DIV60                                   0x600000
#define MASK_TOP_CLK_AUTO_SCALE_ISE2EMC_PUB_DIV65                                   0x180000
#define MASK_TOP_CLK_AUTO_SCALE_ISE2EMC_PUB_DIV70                                   0x60000
#define MASK_TOP_CLK_AUTO_SCALE_ISE2EMC_PUB_DIV75                                   0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_ISE2EMC_PUB_SEL60                                   0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_ISE2EMC_PUB_SEL65                                   0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_ISE2EMC_PUB_SEL70                                   0x0038
#define MASK_TOP_CLK_AUTO_SCALE_ISE2EMC_PUB_SEL75                                   0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_PUB_DIV60                                  0x600000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_PUB_DIV65                                  0x180000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_PUB_DIV70                                  0x60000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_PUB_DIV75                                  0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_PUB_SEL60                                  0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_PUB_SEL65                                  0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_PUB_SEL70                                  0x0038
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_PUB_SEL75                                  0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_SYS_DIV60                                  0x600000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_SYS_DIV65                                  0x180000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_SYS_DIV70                                  0x60000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_SYS_DIV75                                  0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_SYS_SEL60                                  0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_SYS_SEL65                                  0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_SYS_SEL70                                  0x0038
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_SYS_SEL75                                  0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_PUB_DIV60                                  0x600000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_PUB_DIV65                                  0x180000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_PUB_DIV70                                  0x60000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_PUB_DIV75                                  0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_PUB_SEL60                                  0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_PUB_SEL65                                  0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_PUB_SEL70                                  0x0038
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_PUB_SEL75                                  0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_SYS_DIV60                                  0x600000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_SYS_DIV65                                  0x180000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_SYS_DIV70                                  0x60000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_SYS_DIV75                                  0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_SYS_SEL60                                  0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_SYS_SEL65                                  0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_SYS_SEL70                                  0x0038
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_SYS_SEL75                                  0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFFC0000
#define MASK_TOP_CLK_AUTO_SCALE_PCIE2EMC_PUB_DIV60                                  0x30000
#define MASK_TOP_CLK_AUTO_SCALE_PCIE2EMC_PUB_DIV65                                  0xC000
#define MASK_TOP_CLK_AUTO_SCALE_PCIE2EMC_PUB_DIV70                                  0x3000
#define MASK_TOP_CLK_AUTO_SCALE_PCIE2EMC_PUB_DIV75                                  0x0C00
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x0300
#define MASK_TOP_CLK_AUTO_SCALE_PCIE2EMC_PUB_SEL60                                  0x00C0
#define MASK_TOP_CLK_AUTO_SCALE_PCIE2EMC_PUB_SEL65                                  0x0030
#define MASK_TOP_CLK_AUTO_SCALE_PCIE2EMC_PUB_SEL70                                  0x000C
#define MASK_TOP_CLK_AUTO_SCALE_PCIE2EMC_PUB_SEL75                                  0x0003
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_PUB_DIV60                                 0x600000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_PUB_DIV65                                 0x180000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_PUB_DIV70                                 0x60000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_PUB_DIV75                                 0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_PUB_SEL60                                 0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_PUB_SEL65                                 0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_PUB_SEL70                                 0x0038
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_PUB_SEL75                                 0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFE000000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_DIV55                                 0x1800000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_DIV60                                 0x600000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_DIV65                                 0x180000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_DIV70                                 0x60000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_DIV75                                 0x18000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_SEL55                                 0x7000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_SEL60                                 0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_SEL65                                 0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_SEL70                                 0x0038
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_SYS_SEL75                                 0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFFC0000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_PUB_DIV60                             0x30000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_PUB_DIV65                             0xC000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_PUB_DIV70                             0x3000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_PUB_DIV75                             0x0C00
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x0300
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_PUB_SEL60                             0x00C0
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_PUB_SEL65                             0x0030
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_PUB_SEL70                             0x000C
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_PUB_SEL75                             0x0003
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFF00000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_DIV55                             0xC0000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_DIV60                             0x30000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_DIV65                             0xC000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_DIV70                             0x3000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_DIV75                             0x0C00
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_SEL55                             0x0300
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_SEL60                             0x00C0
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_SEL65                             0x0030
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_SEL70                             0x000C
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_SYS_SEL75                             0x0003
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_PUB_DIV60                                  0x600000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_PUB_DIV65                                  0x180000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_PUB_DIV70                                  0x60000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_PUB_DIV75                                  0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_PUB_SEL60                                  0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_PUB_SEL65                                  0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_PUB_SEL70                                  0x0038
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_PUB_SEL75                                  0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFE000000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_DIV55                                  0x1800000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_DIV60                                  0x600000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_DIV65                                  0x180000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_DIV70                                  0x60000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_DIV75                                  0x18000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_SEL55                                  0x7000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_SEL60                                  0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_SEL65                                  0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_SEL70                                  0x0038
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_SYS_SEL75                                  0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFFC0000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_PUB_DIV60                              0x30000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_PUB_DIV65                              0xC000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_PUB_DIV70                              0x3000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_PUB_DIV75                              0x0C00
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x0300
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_PUB_SEL60                              0x00C0
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_PUB_SEL65                              0x0030
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_PUB_SEL70                              0x000C
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_PUB_SEL75                              0x0003
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFF00000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_DIV55                              0xC0000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_DIV60                              0x30000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_DIV65                              0xC000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_DIV70                              0x3000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_DIV75                              0x0C00
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_SEL55                              0x0300
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_SEL60                              0x00C0
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_SEL65                              0x0030
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_SEL70                              0x000C
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_SYS_SEL75                              0x0003
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_PUB_DIV60                                   0x600000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_PUB_DIV65                                   0x180000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_PUB_DIV70                                   0x60000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_PUB_DIV75                                   0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_PUB_SEL60                                   0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_PUB_SEL65                                   0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_PUB_SEL70                                   0x0038
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_PUB_SEL75                                   0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFF800000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_SYS_DIV60                                   0x600000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_SYS_DIV65                                   0x180000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_SYS_DIV70                                   0x60000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_SYS_DIV75                                   0x18000
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0x7000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_SYS_SEL60                                   0x0E00
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_SYS_SEL65                                   0x01C0
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_SYS_SEL70                                   0x0038
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_SYS_SEL75                                   0x0007
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFF00000
#define MASK_TOP_CLK_AUTO_SCALE_AI_SYS_DCDC_VOLTAGE55                               0xF0000
#define MASK_TOP_CLK_AUTO_SCALE_AI_SYS_DCDC_VOLTAGE60                               0xF000
#define MASK_TOP_CLK_AUTO_SCALE_AI_SYS_DCDC_VOLTAGE65                               0x0F00
#define MASK_TOP_CLK_AUTO_SCALE_AI_SYS_DCDC_VOLTAGE70                               0x00F0
#define MASK_TOP_CLK_AUTO_SCALE_AI_SYS_DCDC_VOLTAGE75                               0x000F
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFF00000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU_SYS_DCDC_VOLTAGE55                            0xF0000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU_SYS_DCDC_VOLTAGE60                            0xF000
#define MASK_TOP_CLK_AUTO_SCALE_APCPU_SYS_DCDC_VOLTAGE65                            0x0F00
#define MASK_TOP_CLK_AUTO_SCALE_APCPU_SYS_DCDC_VOLTAGE70                            0x00F0
#define MASK_TOP_CLK_AUTO_SCALE_APCPU_SYS_DCDC_VOLTAGE75                            0x000F
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFF00000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP_SYS_DCDC_VOLTAGE55                            0xF0000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP_SYS_DCDC_VOLTAGE60                            0xF000
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP_SYS_DCDC_VOLTAGE65                            0x0F00
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP_SYS_DCDC_VOLTAGE70                            0x00F0
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP_SYS_DCDC_VOLTAGE75                            0x000F
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFFF0000
#define MASK_TOP_CLK_AUTO_SCALE_DPUVSP_SYS_DCDC_VOLTAGE60                           0xF000
#define MASK_TOP_CLK_AUTO_SCALE_DPUVSP_SYS_DCDC_VOLTAGE65                           0x0F00
#define MASK_TOP_CLK_AUTO_SCALE_DPUVSP_SYS_DCDC_VOLTAGE70                           0x00F0
#define MASK_TOP_CLK_AUTO_SCALE_DPUVSP_SYS_DCDC_VOLTAGE75                           0x000F
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFF00000
#define MASK_TOP_CLK_AUTO_SCALE_GPU_SYS_DCDC_VOLTAGE55                              0xF0000
#define MASK_TOP_CLK_AUTO_SCALE_GPU_SYS_DCDC_VOLTAGE60                              0xF000
#define MASK_TOP_CLK_AUTO_SCALE_GPU_SYS_DCDC_VOLTAGE65                              0x0F00
#define MASK_TOP_CLK_AUTO_SCALE_GPU_SYS_DCDC_VOLTAGE70                              0x00F0
#define MASK_TOP_CLK_AUTO_SCALE_GPU_SYS_DCDC_VOLTAGE75                              0x000F
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFFF0000
#define MASK_TOP_CLK_AUTO_SCALE_MM_SYS_DCDC_VOLTAGE60                               0xF000
#define MASK_TOP_CLK_AUTO_SCALE_MM_SYS_DCDC_VOLTAGE65                               0x0F00
#define MASK_TOP_CLK_AUTO_SCALE_MM_SYS_DCDC_VOLTAGE70                               0x00F0
#define MASK_TOP_CLK_AUTO_SCALE_MM_SYS_DCDC_VOLTAGE75                               0x000F
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFF00000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_SYS_DCDC_VOLTAGE55                            0xF0000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_SYS_DCDC_VOLTAGE60                            0xF000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_SYS_DCDC_VOLTAGE65                            0x0F00
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_SYS_DCDC_VOLTAGE70                            0x00F0
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_SYS_DCDC_VOLTAGE75                            0x000F
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFF00000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_SYS_DCDC_VOLTAGE55                             0xF0000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_SYS_DCDC_VOLTAGE60                             0xF000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_SYS_DCDC_VOLTAGE65                             0x0F00
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_SYS_DCDC_VOLTAGE70                             0x00F0
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_SYS_DCDC_VOLTAGE75                             0x000F
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFFF0000
#define MASK_TOP_CLK_AUTO_SCALE_PUB_DCDC_VOLTAGE60                                  0xF000
#define MASK_TOP_CLK_AUTO_SCALE_PUB_DCDC_VOLTAGE65                                  0x0F00
#define MASK_TOP_CLK_AUTO_SCALE_PUB_DCDC_VOLTAGE70                                  0x00F0
#define MASK_TOP_CLK_AUTO_SCALE_PUB_DCDC_VOLTAGE75                                  0x000F
#define MASK_TOP_CLK_AUTO_SCALE_RESERVE                                             0xFFF00000
#define MASK_TOP_CLK_AUTO_SCALE_VPU2EMC_CLK_AUTO_SCALE_EN                           0x80000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP_ACC2EMC_CLK_AUTO_SCALE_EN                      0x40000
#define MASK_TOP_CLK_AUTO_SCALE_PSCP2EMC_CLK_AUTO_SCALE_EN                          0x20000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP_ACC2EMC_CLK_AUTO_SCALE_EN                     0x10000
#define MASK_TOP_CLK_AUTO_SCALE_PHYCP2EMC_CLK_AUTO_SCALE_EN                         0x8000
#define MASK_TOP_CLK_AUTO_SCALE_PCIE2EMC_CLK_AUTO_SCALE_EN                          0x4000
#define MASK_TOP_CLK_AUTO_SCALE_MMLL2EMC_CLK_AUTO_SCALE_EN                          0x2000
#define MASK_TOP_CLK_AUTO_SCALE_MMHB2EMC_CLK_AUTO_SCALE_EN                          0x1000
#define MASK_TOP_CLK_AUTO_SCALE_ISE2EMC_CLK_AUTO_SCALE_EN                           0x0800
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PSCP_CLK_AUTO_SCALE_EN                          0x0400
#define MASK_TOP_CLK_AUTO_SCALE_IPA2PHYCP_CLK_AUTO_SCALE_EN                         0x0200
#define MASK_TOP_CLK_AUTO_SCALE_IPA2EMC_CLK_AUTO_SCALE_EN                           0x0100
#define MASK_TOP_CLK_AUTO_SCALE_GPU2EMC_CLK_AUTO_SCALE_EN                           0x0080
#define MASK_TOP_CLK_AUTO_SCALE_DPU2EMC_CLK_AUTO_SCALE_EN                           0x0040
#define MASK_TOP_CLK_AUTO_SCALE_DPU12EMC_CLK_AUTO_SCALE_EN                          0x0020
#define MASK_TOP_CLK_AUTO_SCALE_AUDCP2EMC_CLK_AUTO_SCALE_EN                         0x0010
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2EMC_CLK_AUTO_SCALE_EN                         0x0008
#define MASK_TOP_CLK_AUTO_SCALE_APCPU2DAP_CLK_AUTO_SCALE_EN                         0x0004
#define MASK_TOP_CLK_AUTO_SCALE_AP2EMC_CLK_AUTO_SCALE_EN                            0x0002
#define MASK_TOP_CLK_AUTO_SCALE_AI2EMC_CLK_AUTO_SCALE_EN                            0x0001
#define MASK_AP_AHB_I2C9_EB_SEC                                                     0x20000000
#define MASK_AP_AHB_I2C8_EB_SEC                                                     0x10000000
#define MASK_AP_AHB_I2C7_EB_SEC                                                     0x8000000
#define MASK_AP_AHB_I2C6_EB_SEC                                                     0x4000000
#define MASK_AP_AHB_I2C5_EB_SEC                                                     0x2000000
#define MASK_AP_AHB_I2C4_EB_SEC                                                     0x1000000
#define MASK_AP_AHB_I2C3_EB_SEC                                                     0x800000
#define MASK_AP_AHB_I2C2_EB_SEC                                                     0x400000
#define MASK_AP_AHB_I2C1_EB_SEC                                                     0x200000
#define MASK_AP_AHB_I2C0_EB_SEC                                                     0x100000
#define MASK_AP_AHB_I2C9_EB                                                         0x80000
#define MASK_AP_AHB_I2C8_EB                                                         0x40000
#define MASK_AP_AHB_I2C7_EB                                                         0x20000
#define MASK_AP_AHB_I2C6_EB                                                         0x10000
#define MASK_AP_AHB_I2C5_EB                                                         0x8000
#define MASK_AP_AHB_I2C4_EB                                                         0x4000
#define MASK_AP_AHB_I2C3_EB                                                         0x2000
#define MASK_AP_AHB_I2C2_EB                                                         0x1000
#define MASK_AP_AHB_I2C1_EB                                                         0x0800
#define MASK_AP_AHB_I2C0_EB                                                         0x0400
#define MASK_AP_AHB_AP2EMC_EB                                                       0x0200
#define MASK_AP_AHB_BUSMON_CLOCK_EB                                                 0x0100
#define MASK_AP_AHB_CKG_EB                                                          0x0080
#define MASK_AP_AHB_DMA_EB                                                          0x0020
#define MASK_AP_AHB_DMA_ENABLE                                                      0x0010
#define MASK_AP_AHB_EMMC_EB                                                         0x0008
#define MASK_AP_AHB_SDIO_EB                                                         0x0001
#define MASK_AP_AHB_I2C9_SOFT_RST                                                   0x2000000
#define MASK_AP_AHB_I2C8_SOFT_RST                                                   0x1000000
#define MASK_AP_AHB_I2C7_SOFT_RST                                                   0x800000
#define MASK_AP_AHB_I2C6_SOFT_RST                                                   0x400000
#define MASK_AP_AHB_I2C5_SOFT_RST                                                   0x200000
#define MASK_AP_AHB_I2C4_SOFT_RST                                                   0x100000
#define MASK_AP_AHB_I2C3_SOFT_RST                                                   0x80000
#define MASK_AP_AHB_I2C2_SOFT_RST                                                   0x40000
#define MASK_AP_AHB_I2C1_SOFT_RST                                                   0x20000
#define MASK_AP_AHB_I2C0_SOFT_RST                                                   0x10000
#define MASK_AP_AHB_DMA_SOFT_RST                                                    0x0100
#define MASK_AP_AHB_EMMC_SOFT_RST                                                   0x0008
#define MASK_AP_AHB_SDIO_SOFT_RST                                                   0x0001
#define MASK_AP_AHB_AXI_LP_CTRL_DISABLE                                             0x0008
#define MASK_AP_AHB_PERI_FORCE_ON                                                   0x0004
#define MASK_AP_AHB_PERI_FORCE_OFF                                                  0x0002
#define MASK_AP_AHB_CGM_CLK_AP_AXI_AUTO_GATE_EN                                     0x0001
#define MASK_AP_AHB_CACTIVE_SLV3_WAKEUP_EN                                          0x0400
#define MASK_AP_AHB_LP_AUTO_CTRL_EN                                                 0x0080
#define MASK_AP_AHB_AP_MAINMTX_LP_DISABLE                                           0x0040
#define MASK_AP_AHB_AP_AHB_AUTO_GATE_EN                                             0x0020
#define MASK_AP_AHB_AP_EMC_AUTO_GATE_EN                                             0x0010
#define MASK_AP_AHB_HOLDING_PEN                                                     0xFFFFFFFF
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_LCDC_M1                                  0x1000
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_LCDC_M0                                  0x0800
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_NANDC                                    0x0400
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO                                     0x0080
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_EMMC                                     0x0040
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_DMA                                      0x0010
#define MASK_AP_AHB_AP_APB_AUTO_CONTROL_SEL                                         0x0008
#define MASK_AP_AHB_AP_APB_AUTO_MUX_SEL                                             0x0006
#define MASK_AP_AHB_AP_APB_AUTO_MUX_EN                                              0x0001
#define MASK_AP_AHB_EMMC_NANDC_SELECT_EN                                            0x0001
#define MASK_AP_AHB_DMA_I2C1_AON_AP_SEL                                             0x4000
#define MASK_AP_AHB_DMA_I2C0_AON_AP_SEL                                             0x2000
#define MASK_AP_AHB_DMA_UART10_AON_AP_SEL                                           0x0400
#define MASK_AP_AHB_DMA_UART9_AON_AP_SEL                                            0x0200
#define MASK_AP_AHB_DMA_UART8_AON_AP_SEL                                            0x0100
#define MASK_AP_AHB_DMA_UART7_AON_AP_SEL                                            0x0080
#define MASK_AP_AHB_DMA_UART6_AON_AP_SEL                                            0x0040
#define MASK_AP_AHB_DMA_UART5_AON_AP_SEL                                            0x0020
#define MASK_AP_AHB_DMA_UART4_AON_AP_SEL                                            0x0010
#define MASK_AP_AHB_DMA_UART3_AON_AP_SEL                                            0x0008
#define MASK_AP_AHB_DMA_UART2_AON_AP_SEL                                            0x0004
#define MASK_AP_AHB_DMA_UART1_AON_AP_SEL                                            0x0002
#define MASK_AP_AHB_DMA_UART0_AON_AP_SEL                                            0x0001
#define MASK_AP_AHB_CGM_DISP_32K_SEL                                                0x10000
#define MASK_AP_AHB_LCDC_M0_HADDR_HIGH_4_BIT                                        0x0F00
#define MASK_AP_AHB_LCDC_M1_HADDR_HIGH_4_BIT                                        0x00F0
#define MASK_AP_AHB_FMARK_POLARITY_INV                                              0x0002
#define MASK_AP_AHB_LCDC_BIG_ENDIAN                                                 0x0001
#define MASK_AP_AHB_I2C_S1_EB_NON_SEC                                               0x0800
#define MASK_AP_AHB_I2C_S0_EB_NON_SEC                                               0x0400
#define MASK_AP_AHB_I2C_S1_EB_SEC                                                   0x0200
#define MASK_AP_AHB_I2C_S0_EB_SEC                                                   0x0100
#define MASK_AP_AHB_NANDC_EB                                                        0x0080
#define MASK_AP_AHB_ROT_EB                                                          0x0008
#define MASK_AP_AHB_LCDC_EB                                                         0x0002
#define MASK_AP_AHB_I2C_S1_SOFT_RST                                                 0x0800
#define MASK_AP_AHB_I2C_S0_SOFT_RST                                                 0x0400
#define MASK_AP_AHB_NANDC_SOFT_RST                                                  0x0080
#define MASK_AP_AHB_ROT_SOFT_RST                                                    0x0008
#define MASK_AP_AHB_LCDC_SOFT_RST                                                   0x0002
#define MASK_AP_AHB_SCLK_AUTO_GATE_EN                                               0x0008
#define MASK_AP_AHB_MCLK_AUTO_GATE_EN                                               0x0004
#define MASK_AP_AHB_NOBUF_EARLY_RESP_EN                                             0x0002
#define MASK_AP_AHB_SLV_DISABLE_REG                                                 0x0001
#define MASK_AP_AHB_EMMCNANDC_ICE_HARDWARE_DISABLE                                  0x0004
#define MASK_AP_AHB_EMMCNANDC_ICE_SOFT_RST                                          0x0002
#define MASK_AP_AHB_EMMCNANDC_ICE_EB                                                0x0001
#define MASK_AP_AHB_FORCE_OFF_I2C_S1                                                0x0800
#define MASK_AP_AHB_FORCE_OFF_I2C_S0                                                0x0400
#define MASK_AP_AHB_FORCE_OFF_CE                                                    0x0200
#define MASK_AP_AHB_FORCE_OFF_IIS2                                                  0x0100
#define MASK_AP_AHB_FORCE_OFF_IIS1                                                  0x0080
#define MASK_AP_AHB_FORCE_OFF_IIS0                                                  0x0040
#define MASK_AP_AHB_FORCE_OFF_SPI5                                                  0x0020
#define MASK_AP_AHB_FORCE_OFF_SPI4                                                  0x0010
#define MASK_AP_AHB_FORCE_OFF_SPI3                                                  0x0008
#define MASK_AP_AHB_FORCE_OFF_SPI2                                                  0x0004
#define MASK_AP_AHB_FORCE_OFF_SPI1                                                  0x0002
#define MASK_AP_AHB_FORCE_OFF_SPI0                                                  0x0001
#define MASK_AP_AHB_FORCE_OFF_I2C9                                                  0x80000000
#define MASK_AP_AHB_FORCE_OFF_I2C8                                                  0x40000000
#define MASK_AP_AHB_FORCE_OFF_I2C7                                                  0x20000000
#define MASK_AP_AHB_FORCE_OFF_I2C6                                                  0x10000000
#define MASK_AP_AHB_FORCE_OFF_I2C5                                                  0x8000000
#define MASK_AP_AHB_FORCE_OFF_I2C4                                                  0x4000000
#define MASK_AP_AHB_FORCE_OFF_I2C3                                                  0x2000000
#define MASK_AP_AHB_FORCE_OFF_I2C2                                                  0x1000000
#define MASK_AP_AHB_FORCE_OFF_I2C1                                                  0x800000
#define MASK_AP_AHB_FORCE_OFF_I2C0                                                  0x400000
#define MASK_AP_AHB_FORCE_OFF_UART10                                                0x200000
#define MASK_AP_AHB_FORCE_OFF_UART9                                                 0x100000
#define MASK_AP_AHB_FORCE_OFF_UART8                                                 0x80000
#define MASK_AP_AHB_FORCE_OFF_UART7                                                 0x40000
#define MASK_AP_AHB_FORCE_OFF_UART6                                                 0x20000
#define MASK_AP_AHB_FORCE_OFF_UART5                                                 0x10000
#define MASK_AP_AHB_FORCE_OFF_UART4                                                 0x8000
#define MASK_AP_AHB_FORCE_OFF_UART3                                                 0x4000
#define MASK_AP_AHB_FORCE_OFF_UART2                                                 0x2000
#define MASK_AP_AHB_FORCE_OFF_UART1                                                 0x1000
#define MASK_AP_AHB_FORCE_OFF_UART0                                                 0x0800
#define MASK_AP_AHB_FORCE_OFF_AP_APB                                                0x0400
#define MASK_AP_AHB_FORCE_OFF_EMMC_1X                                               0x0200
#define MASK_AP_AHB_FORCE_OFF_EMMC_2X                                               0x0100
#define MASK_AP_AHB_FORCE_OFF_SDIO_1X                                               0x0080
#define MASK_AP_AHB_FORCE_OFF_SDIO_2X                                               0x0040
#define MASK_AP_AHB_FORCE_OFF_NANDC_ECC                                             0x0020
#define MASK_AP_AHB_FORCE_OFF_NANDC_26M                                             0x0010
#define MASK_AP_AHB_FORCE_OFF_NANDC_2X                                              0x0008
#define MASK_AP_AHB_FORCE_OFF_NANDC_1X                                              0x0004
#define MASK_AP_AHB_FORCE_OFF_LCDC                                                  0x0002
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C_S1                                        0x0800
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C_S0                                        0x0400
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_CE                                            0x0200
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_IIS2                                          0x0100
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_IIS1                                          0x0080
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_IIS0                                          0x0040
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_SPI5                                          0x0020
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_SPI4                                          0x0010
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_SPI3                                          0x0008
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_SPI2                                          0x0004
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_SPI1                                          0x0002
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_SPI0                                          0x0001
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C9                                          0x80000000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C8                                          0x40000000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C7                                          0x20000000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C6                                          0x10000000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C5                                          0x8000000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C4                                          0x4000000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C3                                          0x2000000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C2                                          0x1000000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C1                                          0x800000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_I2C0                                          0x400000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART10                                        0x200000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART9                                         0x100000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART8                                         0x80000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART7                                         0x40000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART6                                         0x20000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART5                                         0x10000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART4                                         0x8000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART3                                         0x4000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART2                                         0x2000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART1                                         0x1000
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_UART0                                         0x0800
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_AP_APB                                        0x0400
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_EMMC_1X                                       0x0200
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_EMMC_2X                                       0x0100
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_SDIO_1X                                       0x0080
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_SDIO_2X                                       0x0040
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_NANDC_ECC                                     0x0020
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_NANDC_26M                                     0x0010
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_NANDC_2X                                      0x0008
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_NANDC_1X                                      0x0004
#define MASK_AP_AHB_CGM_AUTO_GATE_SEL_LCDC                                          0x0002
#define MASK_AP_AHB_AP_ASYNC_BRG_AON_PU_NUM                                         0xFF000000
#define MASK_AP_AHB_CGM_ASYNC_BRG_AON_AUTO_GATE_EN                                  0x20000
#define MASK_AP_AHB_AP_ASYNC_BRG_AON_LP_NUM                                         0x1FFFE
#define MASK_AP_AHB_AP_ASYNC_BRG_AON_LP_EB                                          0x0001
#define MASK_AP_AHB_AP_ASYNC_BRG_DDR_PU_NUM                                         0xFF000000
#define MASK_AP_AHB_CGM_ASYNC_BRG_DDR_AUTO_GATE_EN                                  0x20000
#define MASK_AP_AHB_AP_ASYNC_BRG_DDR_LP_NUM                                         0x1FFFE
#define MASK_AP_AHB_AP_ASYNC_BRG_DDR_LP_EB                                          0x0001
#define MASK_AP_AHB_AP_ASYNC_BRG_APCPU_PU_NUM                                       0xFF000000
#define MASK_AP_AHB_AP_ASYNC_BRG_APCPU_LP_NUM                                       0x1FFFE
#define MASK_AP_AHB_AP_ASYNC_BRG_APCPU_LP_EB                                        0x0001
#define MASK_AP_AHB_MAIN_M0_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_MAIN_M0_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_M0_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_M1_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_MAIN_M1_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_M1_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_M2_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_MAIN_M2_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_M2_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_M5_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_MAIN_M5_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_M5_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_M7_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_MAIN_M7_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_M7_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_PU_NUM                                                     0xFF000000
#define MASK_AP_AHB_CGM_MATRIX_AUTO_GATE_EN                                         0x20000
#define MASK_AP_AHB_MAIN_LP_EB                                                      0x10000
#define MASK_AP_AHB_MAIN_LP_NUM                                                     0xFFFF
#define MASK_AP_AHB_MAIN_S0_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_CGM_MTX_S0_AUTO_GATE_EN                                         0x20000
#define MASK_AP_AHB_MAIN_S0_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_S0_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_S1_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_CGM_MTX_S1_AUTO_GATE_EN                                         0x20000
#define MASK_AP_AHB_MAIN_S1_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_S1_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_S2_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_CGM_MTX_S2_AUTO_GATE_EN                                         0x20000
#define MASK_AP_AHB_MAIN_S2_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_S2_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_S3_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_CGM_MTX_S3_AUTO_GATE_EN                                         0x20000
#define MASK_AP_AHB_MAIN_S3_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_S3_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_S4_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_CGM_MTX_S4_AUTO_GATE_EN                                         0x20000
#define MASK_AP_AHB_MAIN_S4_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_S4_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_S5_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_CGM_MTX_S5_AUTO_GATE_EN                                         0x20000
#define MASK_AP_AHB_MAIN_S5_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_S5_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_S6_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_CGM_MTX_S6_AUTO_GATE_EN                                         0x20000
#define MASK_AP_AHB_MAIN_S6_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_S6_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_S7_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_CGM_MTX_S7_AUTO_GATE_EN                                         0x20000
#define MASK_AP_AHB_MAIN_S7_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_S7_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_M8_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_MAIN_M8_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_M8_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_MAIN_M9_PU_NUM                                                  0xFF000000
#define MASK_AP_AHB_MAIN_M9_LP_EB                                                   0x10000
#define MASK_AP_AHB_MAIN_M9_LP_NUM                                                  0xFFFF
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_M0_EN                                      0x0800
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S0_EN                                      0x0400
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S1_EN                                      0x0200
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S2_EN                                      0x0100
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S5_EN                                      0x0080
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S6_EN                                      0x0040
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S7_EN                                      0x0020
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_MAIN_EN                                    0x0010
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S5_AON_MAIN_M0_EN                          0x0008
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S5_AB_EN                                   0x0004
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S6_AP_AON_DBUF_MEGER_M0_EN                 0x0002
#define MASK_AP_AHB_EARLY_WAKEUP_AP_MAIN_S6_AB_EN                                   0x0001
#define MASK_AP_AHB_LPC_STAT_SYNC_SEL_S0                                            0x0400
#define MASK_AP_AHB_LPC_STAT_SYNC_SEL_S1                                            0x0200
#define MASK_AP_AHB_LPC_STAT_SYNC_SEL_S2                                            0x0100
#define MASK_AP_AHB_LPC_STAT_SYNC_SEL_S5                                            0x0080
#define MASK_AP_AHB_LPC_STAT_SYNC_SEL_S6                                            0x0040
#define MASK_AP_AHB_LPC_STAT_SYNC_SEL_S7                                            0x0020
#define MASK_AP_AHB_ARURGENCY_CE                                                    0xC00000
#define MASK_AP_AHB_AWURGENCY_CE                                                    0x300000
#define MASK_AP_AHB_ARURGENCY_EMMCNANDC                                             0xC0000
#define MASK_AP_AHB_AWURGENCY_EMMCNANDC                                             0x30000
#define MASK_AP_AHB_ARURGENCY_SDIO                                                  0x00C0
#define MASK_AP_AHB_AWURGENCY_SDIO                                                  0x0030
#define MASK_AP_AHB_ARURGENCY_DMA                                                   0x000C
#define MASK_AP_AHB_AWURGENCY_DMA                                                   0x0003
#define MASK_AP_AHB_ARURGENCY_LCDC                                                  0x00C0
#define MASK_AP_AHB_AWURGENCY_LCDC                                                  0x0030
#define MASK_AP_AHB_ARQOS_APCPU                                                     0xF0000000
#define MASK_AP_AHB_AWQOS_APCPU                                                     0xF000000
#define MASK_AP_AHB_ARQOS_CE                                                        0xF00000
#define MASK_AP_AHB_AWQOS_CE                                                        0xF0000
#define MASK_AP_AHB_ARQOS_DMA                                                       0xF000
#define MASK_AP_AHB_AWQOS_DMA                                                       0x0F00
#define MASK_AP_AHB_ARQOS_SDIO                                                      0xF0000000
#define MASK_AP_AHB_AWQOS_SDIO                                                      0xF000000
#define MASK_AP_AHB_ARQOS_EMMCNANDC                                                 0x00F0
#define MASK_AP_AHB_AWQOS_EMMCNANDC                                                 0x000F
#define MASK_AP_AHB_ARQOS_LCDC                                                      0x00F0
#define MASK_AP_AHB_AWQOS_LCDC                                                      0x000F
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_APCPU                                     0x0020
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_AON                                       0x0010
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_DDR                                       0x0008
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_APCPU                                         0x0004
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_AON                                           0x0002
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_DDR                                           0x0001
#define MASK_AP_AHB_APCPU_BRIDGE_DEBUG_SIGNAL_W                                     0xFFFFFFFF
#define MASK_AP_AHB_AON_BRIDGE_DEBUG_SIGNAL_W                                       0xFFFFFFFF
#define MASK_AP_AHB_DDR_BRIDGE_DEBUG_SIGNAL_W                                       0xFFFFFFFF
#define MASK_AP_AHB_ARCACHE_LCDC                                                    0xF000
#define MASK_AP_AHB_AWCACHE_LCDC                                                    0x0F00
#define MASK_AP_AHB_ARCACHE_SDIO                                                    0xF000
#define MASK_AP_AHB_AWCACHE_SDIO                                                    0x0F00
#define MASK_AP_AHB_ARCACHE_EMMCNANDC_ICE                                           0x00F0
#define MASK_AP_AHB_AWCACHE_EMMCNANDC_ICE                                           0x000F
#define MASK_AP_AHB_ROT_BIGEND_EN                                                   0x0001
#define MASK_AP_AHB_DEBOUNCE_NUM                                                    0x003F
#define MASK_AP_AHB_CHIP_ID                                                         0xFFFFFFFF
#define MASK_AP_APB_CE_PUB_EB                                                       0x80000000
#define MASK_AP_APB_CE_SEC_EB                                                       0x40000000
#define MASK_AP_APB_SPI5_LCD_FMARK_IN_EB                                            0x800000
#define MASK_AP_APB_SPI4_LCD_FMARK_IN_EB                                            0x400000
#define MASK_AP_APB_SPI3_LCD_FMARK_IN_EB                                            0x200000
#define MASK_AP_APB_SPI2_LCD_FMARK_IN_EB                                            0x100000
#define MASK_AP_APB_SPI1_LCD_FMARK_IN_EB                                            0x80000
#define MASK_AP_APB_SPI0_LCD_FMARK_IN_EB                                            0x40000
#define MASK_AP_APB_UART2_EB                                                        0x10000
#define MASK_AP_APB_UART1_EB                                                        0x8000
#define MASK_AP_APB_UART0_EB                                                        0x4000
#define MASK_AP_APB_UART3_EB                                                        0x0100
#define MASK_AP_APB_SPI2_EB                                                         0x0080
#define MASK_AP_APB_SPI1_EB                                                         0x0040
#define MASK_AP_APB_SPI0_EB                                                         0x0020
#define MASK_AP_APB_APB_REG_EB                                                      0x0010
#define MASK_AP_APB_IIS2_EB                                                         0x0008
#define MASK_AP_APB_IIS1_EB                                                         0x0004
#define MASK_AP_APB_IIS0_EB                                                         0x0002
#define MASK_AP_APB_AP_DVFS_SOFT_RST                                                0x400000
#define MASK_AP_APB_CE_PUB_SOFT_RST                                                 0x200000
#define MASK_AP_APB_CE_SEC_SOFT_RST                                                 0x100000
#define MASK_AP_APB_UART2_SOFT_RST                                                  0x8000
#define MASK_AP_APB_UART1_SOFT_RST                                                  0x4000
#define MASK_AP_APB_UART0_SOFT_RST                                                  0x2000
#define MASK_AP_APB_UART3_SOFT_RST                                                  0x0080
#define MASK_AP_APB_SPI2_SOFT_RST                                                   0x0040
#define MASK_AP_APB_SPI1_SOFT_RST                                                   0x0020
#define MASK_AP_APB_SPI0_SOFT_RST                                                   0x0010
#define MASK_AP_APB_IIS2_SOFT_RST                                                   0x0008
#define MASK_AP_APB_IIS1_SOFT_RST                                                   0x0004
#define MASK_AP_APB_IIS0_SOFT_RST                                                   0x0002
#define MASK_AP_APB_SPI5_FMARK_POLARITY_INV                                         0x0080
#define MASK_AP_APB_SPI4_FMARK_POLARITY_INV                                         0x0040
#define MASK_AP_APB_SPI3_FMARK_POLARITY_INV                                         0x0020
#define MASK_AP_APB_SPI2_FMARK_POLARITY_INV                                         0x0010
#define MASK_AP_APB_SPI1_FMARK_POLARITY_INV                                         0x0008
#define MASK_AP_APB_SPI0_FMARK_POLARITY_INV                                         0x0004
#define MASK_AP_APB_DUMMY_REG                                                       0xFFFE0000
#define MASK_AP_APB_SPI5_EB_SEC                                                     0x10000
#define MASK_AP_APB_SPI4_EB_SEC                                                     0x8000
#define MASK_AP_APB_SPI3_EB_SEC                                                     0x4000
#define MASK_AP_APB_SPI2_EB_SEC                                                     0x2000
#define MASK_AP_APB_SPI1_EB_SEC                                                     0x1000
#define MASK_AP_APB_SPI0_EB_SEC                                                     0x0800
#define MASK_AP_APB_DUMMY_REG_EB_1                                                  0xFFFFFC00
#define MASK_AP_APB_NIC400_EB                                                       0x0200
#define MASK_AP_APB_SPI5_EB                                                         0x0200
#define MASK_AP_APB_SPI4_EB                                                         0x0100
#define MASK_AP_APB_SPI3_EB                                                         0x0080
#define MASK_AP_APB_UART10_EB                                                       0x0040
#define MASK_AP_APB_UART9_EB                                                        0x0020
#define MASK_AP_APB_UART8_EB                                                        0x0010
#define MASK_AP_APB_UART7_EB                                                        0x0008
#define MASK_AP_APB_UART6_EB                                                        0x0004
#define MASK_AP_APB_UART5_EB                                                        0x0002
#define MASK_AP_APB_UART4_EB                                                        0x0001
#define MASK_AP_APB_UART10_SOFT_RST                                                 0x0200
#define MASK_AP_APB_UART9_SOFT_RST                                                  0x0100
#define MASK_AP_APB_UART8_SOFT_RST                                                  0x0080
#define MASK_AP_APB_UART7_SOFT_RST                                                  0x0040
#define MASK_AP_APB_UART6_SOFT_RST                                                  0x0020
#define MASK_AP_APB_UART5_SOFT_RST                                                  0x0010
#define MASK_AP_APB_UART4_SOFT_RST                                                  0x0008
#define MASK_AP_APB_SPI5_SOFT_RST                                                   0x0004
#define MASK_AP_APB_SPI4_SOFT_RST                                                   0x0002
#define MASK_AP_APB_SPI3_SOFT_RST                                                   0x0001
#define MASK_IPA_APB_IPA_TIMER_SOFT_RST                                             0x1000
#define MASK_IPA_APB_TFT_SOFT_RST                                                   0x0800
#define MASK_IPA_APB_USB20_REF_SOFT_RST                                             0x0400
#define MASK_IPA_APB_BUSMON_PERF_IPA_M0_SOFT_RST                                    0x0200
#define MASK_IPA_APB_BUSMON_PERF_IPA_WIFI_SOFT_RST                                  0x0100
#define MASK_IPA_APB_BUSMON_PERF_PAM_U3_SOFT_RST                                    0x0080
#define MASK_IPA_APB_TCA_SOFT_RST                                                   0x0040
#define MASK_IPA_APB_PHY_SOFT_RST                                                   0x0020
#define MASK_IPA_APB_IPA_SOFT_RST                                                   0x0010
#define MASK_IPA_APB_PAM_WIFI_SOFT_RST                                              0x0008
#define MASK_IPA_APB_NIC400_CFG_SOFT_RST                                            0x0004
#define MASK_IPA_APB_PAM_U3_SOFT_RST                                                0x0002
#define MASK_IPA_APB_USB_SOFT_RST                                                   0x0001
#define MASK_IPA_APB_OTG_REF_EB                                                     0x10000
#define MASK_IPA_APB_PAM_ETH_EB                                                     0x8000
#define MASK_IPA_APB_USB20PHY_EB                                                    0x4000
#define MASK_IPA_APB_BUSMON_BRIDGE_DEBUG_EB                                         0x2000
#define MASK_IPA_APB_BUSMON_PERF_IPA_M0_EB                                          0x1000
#define MASK_IPA_APB_BUSMON_PERF_IPA_WIFI_EB                                        0x0800
#define MASK_IPA_APB_BUSMON_PERF_PAM_U3_EB                                          0x0400
#define MASK_IPA_APB_CKG_EB                                                         0x0200
#define MASK_IPA_APB_USB31PLL_EB                                                    0x0100
#define MASK_IPA_APB_TCA_EB                                                         0x0080
#define MASK_IPA_APB_PAM_WIFI_EB                                                    0x0040
#define MASK_IPA_APB_TFT_EB                                                         0x0020
#define MASK_IPA_APB_PAM_USB_EB                                                     0x0010
#define MASK_IPA_APB_IPA_EB                                                         0x0008
#define MASK_IPA_APB_USB_REF_EB                                                     0x0004
#define MASK_IPA_APB_USB_SUSPEND_EB                                                 0x0002
#define MASK_IPA_APB_USB_EB                                                         0x0001
#define MASK_IPA_APB_USB31_BUS_CLK_BYPASS                                           0x2000
#define MASK_IPA_APB_USB31_REF_CLK_BYPASS                                           0x1000
#define MASK_IPA_APB_USB31_DEVSPD_OVRD                                              0x0F00
#define MASK_IPA_APB_OTG_VBUS_VALID_PHYREG                                          0x0080
#define MASK_IPA_APB_OTG_VBUS_VALID_PHYREG_SEL                                      0x0040
#define MASK_IPA_APB_XHC_BME                                                        0x0020
#define MASK_IPA_APB_BUS_FILTER_BYPASS                                              0x001E
#define MASK_IPA_APB_PME_EN                                                         0x0001
#define MASK_IPA_APB_IPA_BUS_MONITOR_EN                                             0x0001
#define MASK_IPA_APB_MAIN_M0_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M0                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M0                                            0x200000
#define MASK_IPA_APB_MAIN_M0_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_M0_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_M0_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_M1_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M1                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M1                                            0x200000
#define MASK_IPA_APB_MAIN_M1_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_M1_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_M1_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_M2_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M2                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M2                                            0x200000
#define MASK_IPA_APB_MAIN_M2_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_M2_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_M2_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_M3_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M3                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M3                                            0x200000
#define MASK_IPA_APB_MAIN_M3_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_M3_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_M3_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_M4_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M4                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M4                                            0x200000
#define MASK_IPA_APB_MAIN_M4_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_M4_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_M4_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_M5_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M5                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M5                                            0x200000
#define MASK_IPA_APB_MAIN_M5_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_M5_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_M5_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_M6_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_M6                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_M6                                            0x200000
#define MASK_IPA_APB_MAIN_M6_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_M6_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_M6_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_PU_NUM                                                    0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_MAIN                                          0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_MAIN                                          0x200000
#define MASK_IPA_APB_MAIN_LP_FORCE                                                  0x100000
#define MASK_IPA_APB_MAIN_LP_EB                                                     0x10000
#define MASK_IPA_APB_MAIN_LP_NUM                                                    0xFFFF
#define MASK_IPA_APB_MAIN_S0_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S0                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S0                                            0x200000
#define MASK_IPA_APB_MAIN_S0_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S0_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S0_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_S1_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S1                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S1                                            0x200000
#define MASK_IPA_APB_MAIN_S1_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S1_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S1_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_S2_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S2                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S2                                            0x200000
#define MASK_IPA_APB_MAIN_S2_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S2_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S2_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_S3_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S3                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S3                                            0x200000
#define MASK_IPA_APB_MAIN_S3_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S3_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S3_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_S4_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S4                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S4                                            0x200000
#define MASK_IPA_APB_MAIN_S4_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S4_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S4_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_S5_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S5                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S5                                            0x200000
#define MASK_IPA_APB_MAIN_S5_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S5_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S5_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_S6_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S6                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S6                                            0x200000
#define MASK_IPA_APB_MAIN_S6_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S6_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S6_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_S7_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S7                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S7                                            0x200000
#define MASK_IPA_APB_MAIN_S7_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S7_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S7_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_S8_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S8                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S8                                            0x200000
#define MASK_IPA_APB_MAIN_S8_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S8_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S8_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_MAIN_S9_PU_NUM                                                 0xFF000000
#define MASK_IPA_APB_CSYSACK_SYNC_SEL_S9                                            0x400000
#define MASK_IPA_APB_CACTIVE_SYNC_SEL_S9                                            0x200000
#define MASK_IPA_APB_MAIN_S9_LP_FORCE                                               0x100000
#define MASK_IPA_APB_MAIN_S9_LP_EB                                                  0x10000
#define MASK_IPA_APB_MAIN_S9_LP_NUM                                                 0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_DDR_PU_NUM                                           0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_DDR_LP_EB                                            0x10000
#define MASK_IPA_APB_ASYNC_BRG_DDR_LP_NUM                                           0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_PCIE0_PU_NUM                                         0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_PCIE0_LP_EB                                          0x10000
#define MASK_IPA_APB_ASYNC_BRG_PCIE0_LP_NUM                                         0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_AON_PU_NUM                                           0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_AON_LP_EB                                            0x10000
#define MASK_IPA_APB_ASYNC_BRG_AON_LP_NUM                                           0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_PCIE1_PU_NUM                                         0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_PCIE1_LP_EB                                          0x10000
#define MASK_IPA_APB_ASYNC_BRG_PCIE1_LP_NUM                                         0xFFFF
#define MASK_IPA_APB_ASYNC_BRG_ETH_PU_NUM                                           0xFF000000
#define MASK_IPA_APB_ASYNC_BRG_ETH_LP_EB                                            0x10000
#define MASK_IPA_APB_ASYNC_BRG_ETH_LP_NUM                                           0xFFFF
#define MASK_IPA_APB_APB_AUTO_DPSLP_EN                                              0x800000
#define MASK_IPA_APB_IPA_APB_FRC_OFF                                                0x400000
#define MASK_IPA_APB_IPA_APB_AUTO_GATE_EN                                           0x200000
#define MASK_IPA_APB_IPA_MTX_FRC_OFF                                                0x100000
#define MASK_IPA_APB_IPA_MTX_AUTO_GATE_EN                                           0x80000
#define MASK_IPA_APB_IPA_MTX_FREQ_LSLP_DFS_SEL                                      0x60000
#define MASK_IPA_APB_IPA_MTX_FREQ_LSLP_DFS_EN                                       0x10000
#define MASK_IPA_APB_IPA_MTX_FREQ_LSLP_DFS_MODE                                     0x8000
#define MASK_IPA_APB_IPA_MTX_FREQ_DFS_MASTER_HW_EN                                  0x7FFC
#define MASK_IPA_APB_IPA_MTX_FREQ_DFS_MODE                                          0x0002
#define MASK_IPA_APB_AXI_LP_CTRL_DISABLE                                            0x0001
#define MASK_IPA_APB_AWQOS_M3                                                       0xF0000000
#define MASK_IPA_APB_ARQOS_M3                                                       0xF000000
#define MASK_IPA_APB_AWQOS_M2                                                       0xF00000
#define MASK_IPA_APB_ARQOS_M2                                                       0xF0000
#define MASK_IPA_APB_AWQOS_M1                                                       0xF000
#define MASK_IPA_APB_ARQOS_M1                                                       0x0F00
#define MASK_IPA_APB_AWQOS_M0                                                       0x00F0
#define MASK_IPA_APB_ARQOS_M0                                                       0x000F
#define MASK_IPA_APB_AWQOS_M6                                                       0xF00000
#define MASK_IPA_APB_ARQOS_M6                                                       0xF0000
#define MASK_IPA_APB_AWQOS_M5                                                       0xF000
#define MASK_IPA_APB_ARQOS_M5                                                       0x0F00
#define MASK_IPA_APB_AWQOS_M4                                                       0x00F0
#define MASK_IPA_APB_ARQOS_M4                                                       0x000F
#define MASK_IPA_APB_ARURGENCY_M6                                                   0xC000000
#define MASK_IPA_APB_AWURGENCY_M6                                                   0x3000000
#define MASK_IPA_APB_ARURGENCY_M5                                                   0xC00000
#define MASK_IPA_APB_AWURGENCY_M5                                                   0x300000
#define MASK_IPA_APB_ARURGENCY_M4                                                   0xC0000
#define MASK_IPA_APB_AWURGENCY_M4                                                   0x30000
#define MASK_IPA_APB_ARURGENCY_M3                                                   0xC000
#define MASK_IPA_APB_AWURGENCY_M3                                                   0x3000
#define MASK_IPA_APB_ARURGENCY_M2                                                   0x0C00
#define MASK_IPA_APB_AWURGENCY_M2                                                   0x0300
#define MASK_IPA_APB_ARURGENCY_M1                                                   0x00C0
#define MASK_IPA_APB_AWURGENCY_M1                                                   0x0030
#define MASK_IPA_APB_ARURGENCY_M0                                                   0x000C
#define MASK_IPA_APB_AWURGENCY_M0                                                   0x0003
#define MASK_IPA_APB_IMTX_M6_AXI_FREQ_ALLOW                                         0xF000000
#define MASK_IPA_APB_IMTX_M5_AXI_FREQ_ALLOW                                         0xF00000
#define MASK_IPA_APB_IMTX_M4_AXI_FREQ_ALLOW                                         0xF0000
#define MASK_IPA_APB_IMTX_M3_AXI_FREQ_ALLOW                                         0xF000
#define MASK_IPA_APB_IMTX_M2_AXI_FREQ_ALLOW                                         0x0F00
#define MASK_IPA_APB_IMTX_M1_AXI_FREQ_ALLOW                                         0x00F0
#define MASK_IPA_APB_IMTX_M0_AXI_FREQ_ALLOW                                         0x000F
#define MASK_IPA_APB_IMTX_M6_AXI_FREQ_LSLP_ALLOW                                    0xF000000
#define MASK_IPA_APB_IMTX_M5_AXI_FREQ_LSLP_ALLOW                                    0xF00000
#define MASK_IPA_APB_IMTX_M4_AXI_FREQ_LSLP_ALLOW                                    0xF0000
#define MASK_IPA_APB_IMTX_M3_AXI_FREQ_LSLP_ALLOW                                    0xF000
#define MASK_IPA_APB_IMTX_M2_AXI_FREQ_LSLP_ALLOW                                    0x0F00
#define MASK_IPA_APB_IMTX_M1_AXI_FREQ_LSLP_ALLOW                                    0x00F0
#define MASK_IPA_APB_IMTX_M0_AXI_FREQ_LSLP_ALLOW                                    0x000F
#define MASK_IPA_APB_ETH_BRIDGE_TRANS_IDLE                                          0x0200
#define MASK_IPA_APB_ETH_BRIDGE_AXI_DETECTOR_OVERFLOW                               0x0100
#define MASK_IPA_APB_PCIE1_BRIDGE_TRANS_IDLE                                        0x0080
#define MASK_IPA_APB_PCIE1_BRIDGE_AXI_DETECTOR_OVERFLOW                             0x0040
#define MASK_IPA_APB_AON_BRIDGE_TRANS_IDLE                                          0x0020
#define MASK_IPA_APB_AON_BRIDGE_AXI_DETECTOR_OVERFLOW                               0x0010
#define MASK_IPA_APB_PCIE0_BRIDGE_TRANS_IDLE                                        0x0008
#define MASK_IPA_APB_PCIE0_BRIDGE_AXI_DETECTOR_OVERFLOW                             0x0004
#define MASK_IPA_APB_DDR_BRIDGE_TRANS_IDLE                                          0x0002
#define MASK_IPA_APB_DDR_BRIDGE_AXI_DETECTOR_OVERFLOW                               0x0001
#define MASK_IPA_APB_USB3_DEBUG_0_31                                                0xFFFFFFFF
#define MASK_IPA_APB_USB3_DEBUG_32_63                                               0xFFFFFFFF
#define MASK_IPA_APB_USB3_DEBUG_64_95                                               0xFFFFFFFF
#define MASK_IPA_APB_USB3_HOST_SYSTEM_ERR                                           0x8000000
#define MASK_IPA_APB_USB3_DEBUG_96_122                                              0x7FFFFFF
#define MASK_IPA_APB_AP2IPA_BRIDGE_DEBUG_SIGNAL_R                                   0xFFFFFFFF
#define MASK_IPA_APB_ETH2IPA_BRIDGE_DEBUG_SIGNAL_R                                  0xFFFFFFFF
#define MASK_IPA_APB_DDR_BRIDGE_DEBUG_SIGNAL_W                                      0xFFFFFFFF
#define MASK_IPA_APB_AON_BRIDGE_DEBUG_SIGNAL_W                                      0xFFFFFFFF
#define MASK_IPA_APB_ETH_BRIDGE_DEBUG_SIGNAL_W                                      0xFFFFFFFF
#define MASK_IPA_APB_IPA_ACCESS_ETH_EN                                              0x0400
#define MASK_IPA_APB_IPA_ACCESS_PCIE1_EN                                            0x0200
#define MASK_IPA_APB_IPA_ACCESS_PCIE0_EN                                            0x0100
#define MASK_IPA_APB_IPA_TIMER_FRC_OFF                                              0x0080
#define MASK_IPA_APB_IPA_TIMER_AUTO_GATE_EN                                         0x0040
#define MASK_IPA_APB_USB_REF_FRC_OFF                                                0x0020
#define MASK_IPA_APB_USB_REF_AUTO_GATE_EN                                           0x0010
#define MASK_IPA_APB_OTG_REF_FRC_OFF                                                0x0008
#define MASK_IPA_APB_OTG_REF_AUTO_GATE_EN                                           0x0004
#define MASK_IPA_APB_AP_IPA_AXI_FRC_OFF                                             0x0002
#define MASK_IPA_APB_AP_IPA_AXI_AUTO_GATE_EN                                        0x0001
#define MASK_IPA_APB_USB31_CURRENT_POWER_STATE_U2PMU                                0x00C0
#define MASK_IPA_APB_USB31_PME_GENERATION_U2PMU                                     0x0020
#define MASK_IPA_APB_USB31_CONNECT_STATE_U2PMU                                      0x0010
#define MASK_IPA_APB_USB31_CURRENT_POWER_STATE_U3PMU                                0x000C
#define MASK_IPA_APB_USB31_PME_GENERATION_U3PMU                                     0x0002
#define MASK_IPA_APB_USB31_CONNECT_STATE_U3PMU                                      0x0001
#define MASK_IPA_APB_DP_TX3_PSTATE                                                  0x0300
#define MASK_IPA_APB_DP_TX2_PSTATE                                                  0x00C0
#define MASK_IPA_APB_DP_TX1_PSTATE                                                  0x0030
#define MASK_IPA_APB_DP_TX0_PSTATE                                                  0x000C
#define MASK_IPA_APB_DP_TX0_RESET                                                   0x0002
#define MASK_IPA_APB_DP_PG_RESET                                                    0x0001
#define MASK_IPA_APB_PHY0_ANA_PWR_STABLE                                            0x0008
#define MASK_IPA_APB_PHY0_PMA_PWR_EN                                                0x0004
#define MASK_IPA_APB_PHY0_PCS_PWR_EN                                                0x0002
#define MASK_IPA_APB_UPCS_PWR_EN                                                    0x0001
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S9                               0x0200
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S8                               0x0100
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S7                               0x0080
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S6                               0x0040
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S5                               0x0020
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S4                               0x0010
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S3                               0x0008
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S2                               0x0004
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S1                               0x0002
#define MASK_IPA_APB_LPC_STAT_SYNC_SEL_MTX_IPA_AXI_S0                               0x0001
#define MASK_IPA_APB_PCIE0_INT_SW_REQ                                               0x0004
#define MASK_IPA_APB_PCIE1_INT_SW_REQ                                               0x0002
#define MASK_IPA_APB_APCPU_INT_SW_REQ                                               0x0001
#define MASK_IPA_APB_IPA_CTRL_PCIE1_SEL                                             0x0002
#define MASK_IPA_APB_IPA_CTRL_PCIE0_SEL                                             0x0001
#define MASK_IPA_APB_DP_REF_CLK_EN                                                  0x0001
#define MASK_IPA_APB_LOGIC_ANALYZER_TRACE_EXT_MUX_EN                                0x0001
#define MASK_IPA_APB_SDBN_DS_PORT_ESS_INACTIVE                                      0x0001
#define MASK_IPA_APB_LOGIC_ANALYZER_TRACE_EXT_MUX                                   0xFFFFFFFF
#define MASK_IPA_APB_STAR_FIX_DISABLE_CTL_INP                                       0xFFFFFFFF
#define MASK_IPA_APB_LTSSM_CLK_STATE                                                0x000F
#define MASK_IPA_APB_TEST_FLYOVER_EN                                                0x0002
#define MASK_IPA_APB_TEST_BURNIN                                                    0x0001
#define MASK_UNI_TOP_GLB_ARURGENCY_M6                                               0xC000000
#define MASK_UNI_TOP_GLB_AWURGENCY_M6                                               0x3000000
#define MASK_UNI_TOP_GLB_ARURGENCY_M5                                               0xC00000
#define MASK_UNI_TOP_GLB_AWURGENCY_M5                                               0x300000
#define MASK_UNI_TOP_GLB_ARURGENCY_M4                                               0xC0000
#define MASK_UNI_TOP_GLB_AWURGENCY_M4                                               0x30000
#define MASK_UNI_TOP_GLB_ARURGENCY_M3                                               0xC000
#define MASK_UNI_TOP_GLB_AWURGENCY_M3                                               0x3000
#define MASK_UNI_TOP_GLB_ARURGENCY_M2                                               0x0C00
#define MASK_UNI_TOP_GLB_AWURGENCY_M2                                               0x0300
#define MASK_UNI_TOP_GLB_ARURGENCY_M1                                               0x00C0
#define MASK_UNI_TOP_GLB_AWURGENCY_M1                                               0x0030
#define MASK_UNI_TOP_GLB_ARURGENCY_M0                                               0x000C
#define MASK_UNI_TOP_GLB_AWURGENCY_M0                                               0x0003
#define MASK_UNI_TOP_GLB_UNI_DBG_BUSMON_ENABLE                                      0x0002
#define MASK_UNI_TOP_GLB_UNI_TOP_BUSMON_ENABLE                                      0x0001
#define MASK_UNI_TOP_GLB_LP_EB_AB_DBUF                                              0x20000000
#define MASK_UNI_TOP_GLB_LP_EB_ABS9                                                 0x10000000
#define MASK_UNI_TOP_GLB_LP_EB_S9                                                   0x8000000
#define MASK_UNI_TOP_GLB_CLK_EB_ABM6                                                0x4000000
#define MASK_UNI_TOP_GLB_CLK_EB_ABM5                                                0x2000000
#define MASK_UNI_TOP_GLB_CLK_EB_ABM2                                                0x1000000
#define MASK_UNI_TOP_GLB_CLK_EB_ABM1                                                0x800000
#define MASK_UNI_TOP_GLB_CLK_EB_ABM0                                                0x400000
#define MASK_UNI_TOP_GLB_LP_EB_ABS8                                                 0x200000
#define MASK_UNI_TOP_GLB_LP_EB_ABS3                                                 0x100000
#define MASK_UNI_TOP_GLB_LP_EB_ABS2                                                 0x80000
#define MASK_UNI_TOP_GLB_LP_EB_ABS1                                                 0x40000
#define MASK_UNI_TOP_GLB_LP_EB_ABS0                                                 0x20000
#define MASK_UNI_TOP_GLB_LP_EB_S8                                                   0x10000
#define MASK_UNI_TOP_GLB_LP_EB_S7                                                   0x8000
#define MASK_UNI_TOP_GLB_LP_EB_S6                                                   0x4000
#define MASK_UNI_TOP_GLB_LP_EB_S5                                                   0x2000
#define MASK_UNI_TOP_GLB_LP_EB_S4                                                   0x1000
#define MASK_UNI_TOP_GLB_LP_EB_S3                                                   0x0800
#define MASK_UNI_TOP_GLB_LP_EB_S2                                                   0x0400
#define MASK_UNI_TOP_GLB_LP_EB_S1                                                   0x0200
#define MASK_UNI_TOP_GLB_LP_EB_S0                                                   0x0100
#define MASK_UNI_TOP_GLB_LP_EB_M6                                                   0x0080
#define MASK_UNI_TOP_GLB_LP_EB_M5                                                   0x0040
#define MASK_UNI_TOP_GLB_LP_EB_M4                                                   0x0020
#define MASK_UNI_TOP_GLB_LP_EB_M3                                                   0x0010
#define MASK_UNI_TOP_GLB_LP_EB_M2                                                   0x0008
#define MASK_UNI_TOP_GLB_LP_EB_M1                                                   0x0004
#define MASK_UNI_TOP_GLB_LP_EB_M0                                                   0x0002
#define MASK_UNI_TOP_GLB_LP_EB_MAIN                                                 0x0001
#define MASK_UNI_TOP_GLB_LP_FORCE_AB_DBUF                                           0x1000000
#define MASK_UNI_TOP_GLB_LP_FORCE_ABS9                                              0x800000
#define MASK_UNI_TOP_GLB_LP_FORCE_S9                                                0x400000
#define MASK_UNI_TOP_GLB_LP_FORCE_ABS8                                              0x200000
#define MASK_UNI_TOP_GLB_LP_FORCE_ABS3                                              0x100000
#define MASK_UNI_TOP_GLB_LP_FORCE_ABS2                                              0x80000
#define MASK_UNI_TOP_GLB_LP_FORCE_ABS1                                              0x40000
#define MASK_UNI_TOP_GLB_LP_FORCE_ABS0                                              0x20000
#define MASK_UNI_TOP_GLB_LP_FORCE_S8                                                0x10000
#define MASK_UNI_TOP_GLB_LP_FORCE_S7                                                0x8000
#define MASK_UNI_TOP_GLB_LP_FORCE_S6                                                0x4000
#define MASK_UNI_TOP_GLB_LP_FORCE_S5                                                0x2000
#define MASK_UNI_TOP_GLB_LP_FORCE_S4                                                0x1000
#define MASK_UNI_TOP_GLB_LP_FORCE_S3                                                0x0800
#define MASK_UNI_TOP_GLB_LP_FORCE_S2                                                0x0400
#define MASK_UNI_TOP_GLB_LP_FORCE_S1                                                0x0200
#define MASK_UNI_TOP_GLB_LP_FORCE_S0                                                0x0100
#define MASK_UNI_TOP_GLB_LP_FORCE_M6                                                0x0080
#define MASK_UNI_TOP_GLB_LP_FORCE_M5                                                0x0040
#define MASK_UNI_TOP_GLB_LP_FORCE_M4                                                0x0020
#define MASK_UNI_TOP_GLB_LP_FORCE_M3                                                0x0010
#define MASK_UNI_TOP_GLB_LP_FORCE_M2                                                0x0008
#define MASK_UNI_TOP_GLB_LP_FORCE_M1                                                0x0004
#define MASK_UNI_TOP_GLB_LP_FORCE_M0                                                0x0002
#define MASK_UNI_TOP_GLB_LP_FORCE_MAIN                                              0x0001
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_AB_DBUF                                   0x1000000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_ABS9                                      0x800000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S9                                        0x400000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_ABS8                                      0x200000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_ABS3                                      0x100000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_ABS2                                      0x80000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_ABS1                                      0x40000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_ABS0                                      0x20000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S8                                        0x10000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S7                                        0x8000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S6                                        0x4000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S5                                        0x2000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S4                                        0x1000
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S3                                        0x0800
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S2                                        0x0400
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S1                                        0x0200
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_S0                                        0x0100
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_M6                                        0x0080
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_M5                                        0x0040
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_M4                                        0x0020
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_M3                                        0x0010
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_M2                                        0x0008
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_M1                                        0x0004
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_M0                                        0x0002
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_MAIN                                      0x0001
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_AB_DBUF                                   0x1000000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_ABS9                                      0x800000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S9                                        0x400000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_ABS8                                      0x200000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_ABS3                                      0x100000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_ABS2                                      0x80000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_ABS1                                      0x40000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_ABS0                                      0x20000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S8                                        0x10000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S7                                        0x8000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S6                                        0x4000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S5                                        0x2000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S4                                        0x1000
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S3                                        0x0800
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S2                                        0x0400
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S1                                        0x0200
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_S0                                        0x0100
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_M6                                        0x0080
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_M5                                        0x0040
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_M4                                        0x0020
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_M3                                        0x0010
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_M2                                        0x0008
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_M1                                        0x0004
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_M0                                        0x0002
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_MAIN                                      0x0001
#define MASK_UNI_TOP_GLB_FORCE_ACK_AB_DBUF                                          0x400000
#define MASK_UNI_TOP_GLB_FORCE_ACK_ABS9                                             0x200000
#define MASK_UNI_TOP_GLB_FORCE_ACK_ABS3                                             0x100000
#define MASK_UNI_TOP_GLB_FORCE_ACK_ABS2                                             0x80000
#define MASK_UNI_TOP_GLB_FORCE_ACK_ABS1                                             0x40000
#define MASK_UNI_TOP_GLB_FORCE_ACK_ABS0                                             0x20000
#define MASK_UNI_TOP_GLB_FORCE_ACK_S8                                               0x10000
#define MASK_UNI_TOP_GLB_FORCE_ACK_S7                                               0x8000
#define MASK_UNI_TOP_GLB_FORCE_ACK_S6                                               0x4000
#define MASK_UNI_TOP_GLB_FORCE_ACK_S5                                               0x2000
#define MASK_UNI_TOP_GLB_FORCE_ACK_S4                                               0x1000
#define MASK_UNI_TOP_GLB_FORCE_ACK_S3                                               0x0800
#define MASK_UNI_TOP_GLB_FORCE_ACK_S2                                               0x0400
#define MASK_UNI_TOP_GLB_FORCE_ACK_S1                                               0x0200
#define MASK_UNI_TOP_GLB_FORCE_ACK_S0                                               0x0100
#define MASK_UNI_TOP_GLB_FORCE_ACK_M6                                               0x0080
#define MASK_UNI_TOP_GLB_FORCE_ACK_M5                                               0x0040
#define MASK_UNI_TOP_GLB_FORCE_ACK_M4                                               0x0020
#define MASK_UNI_TOP_GLB_FORCE_ACK_M3                                               0x0010
#define MASK_UNI_TOP_GLB_FORCE_ACK_M2                                               0x0008
#define MASK_UNI_TOP_GLB_FORCE_ACK_M1                                               0x0004
#define MASK_UNI_TOP_GLB_FORCE_ACK_M0                                               0x0002
#define MASK_UNI_TOP_GLB_FORCE_ACK_MAIN                                             0x0001
#define MASK_UNI_TOP_GLB_LP_STAT_ABS8                                               0x200000
#define MASK_UNI_TOP_GLB_LP_STAT_ABS3                                               0x100000
#define MASK_UNI_TOP_GLB_LP_STAT_ABS2                                               0x80000
#define MASK_UNI_TOP_GLB_LP_STAT_ABS1                                               0x40000
#define MASK_UNI_TOP_GLB_LP_STAT_ABS0                                               0x20000
#define MASK_UNI_TOP_GLB_LP_STAT_S8                                                 0x10000
#define MASK_UNI_TOP_GLB_LP_STAT_S7                                                 0x8000
#define MASK_UNI_TOP_GLB_LP_STAT_S6                                                 0x4000
#define MASK_UNI_TOP_GLB_LP_STAT_S5                                                 0x2000
#define MASK_UNI_TOP_GLB_LP_STAT_S4                                                 0x1000
#define MASK_UNI_TOP_GLB_LP_STAT_S3                                                 0x0800
#define MASK_UNI_TOP_GLB_LP_STAT_S2                                                 0x0400
#define MASK_UNI_TOP_GLB_LP_STAT_S1                                                 0x0200
#define MASK_UNI_TOP_GLB_LP_STAT_S0                                                 0x0100
#define MASK_UNI_TOP_GLB_LP_STAT_M6                                                 0x0080
#define MASK_UNI_TOP_GLB_LP_STAT_M5                                                 0x0040
#define MASK_UNI_TOP_GLB_LP_STAT_M4                                                 0x0020
#define MASK_UNI_TOP_GLB_LP_STAT_M3                                                 0x0010
#define MASK_UNI_TOP_GLB_LP_STAT_M2                                                 0x0008
#define MASK_UNI_TOP_GLB_LP_STAT_M1                                                 0x0004
#define MASK_UNI_TOP_GLB_LP_STAT_M0                                                 0x0002
#define MASK_UNI_TOP_GLB_LP_STAT_MAIN                                               0x0001
#define MASK_UNI_TOP_GLB_PU_NUM_MAIN                                                0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_MAIN                                                0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_M0                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_M0                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_M1                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_M1                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_M2                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_M2                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_M3                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_M3                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_M4                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_M4                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_M5                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_M5                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_M6                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_M6                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_S0                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S0                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_S1                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S1                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_S2                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S2                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_S3                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S3                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_S4                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S4                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_S5                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S5                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_S6                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S6                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_S7                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S7                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_S8                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S8                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_ABS0                                                0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_ABS0                                                0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_ABS1                                                0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_ABS1                                                0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_ABS2                                                0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_ABS2                                                0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_ABS3                                                0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_ABS3                                                0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_ABS8                                                0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_ABS8                                                0xFFFF
#define MASK_UNI_TOP_GLB_BRIDGE_TRANS_IDLE_UNI_DBUF                                 0x80000
#define MASK_UNI_TOP_GLB_AXI_DETECTOR_OVERFLOW_UNI_DBUF                             0x40000
#define MASK_UNI_TOP_GLB_BRIDGE_TRANS_IDLE_UNI_ABS9                                 0x20000
#define MASK_UNI_TOP_GLB_AXI_DETECTOR_OVERFLOW_UNI_ABS9                             0x10000
#define MASK_UNI_TOP_GLB_RST_SUBSYS_UNI_ABS3                                        0x8000
#define MASK_UNI_TOP_GLB_BRIDGE_TRANS_IDLE_UNI_ABS3                                 0x4000
#define MASK_UNI_TOP_GLB_PWR_HANDSHK_CLK_REQ_UNI_ABS3                               0x2000
#define MASK_UNI_TOP_GLB_AXI_DETECTOR_OVERFLOW_UNI_ABS3                             0x1000
#define MASK_UNI_TOP_GLB_RST_SUBSYS_UNI_ABS2                                        0x0800
#define MASK_UNI_TOP_GLB_BRIDGE_TRANS_IDLE_UNI_ABS2                                 0x0400
#define MASK_UNI_TOP_GLB_PWR_HANDSHK_CLK_REQ_UNI_ABS2                               0x0200
#define MASK_UNI_TOP_GLB_AXI_DETECTOR_OVERFLOW_UNI_ABS2                             0x0100
#define MASK_UNI_TOP_GLB_RST_SUBSYS_UNI_ABS1                                        0x0080
#define MASK_UNI_TOP_GLB_BRIDGE_TRANS_IDLE_UNI_ABS1                                 0x0040
#define MASK_UNI_TOP_GLB_PWR_HANDSHK_CLK_REQ_UNI_ABS1                               0x0020
#define MASK_UNI_TOP_GLB_AXI_DETECTOR_OVERFLOW_UNI_ABS1                             0x0010
#define MASK_UNI_TOP_GLB_RST_SUBSYS_UNI_ABS0                                        0x0008
#define MASK_UNI_TOP_GLB_BRIDGE_TRANS_IDLE_UNI_ABS0                                 0x0004
#define MASK_UNI_TOP_GLB_PWR_HANDSHK_CLK_REQ_UNI_ABS0                               0x0002
#define MASK_UNI_TOP_GLB_AXI_DETECTOR_OVERFLOW_UNI_ABS0                             0x0001
#define MASK_UNI_TOP_GLB_UL_GLB_CFG_L                                               0xFFFFFFFF
#define MASK_UNI_TOP_GLB_UL_GLB_CFG_H                                               0xFFFFFFFF
#define MASK_UNI_TOP_GLB_ARURGENCY_DBG_M3                                           0xC000
#define MASK_UNI_TOP_GLB_AWURGENCY_DBG_M3                                           0x3000
#define MASK_UNI_TOP_GLB_ARURGENCY_DBG_M2                                           0x0C00
#define MASK_UNI_TOP_GLB_AWURGENCY_DBG_M2                                           0x0300
#define MASK_UNI_TOP_GLB_ARURGENCY_DBG_M1                                           0x00C0
#define MASK_UNI_TOP_GLB_AWURGENCY_DBG_M1                                           0x0030
#define MASK_UNI_TOP_GLB_ARURGENCY_DBG_M0                                           0x000C
#define MASK_UNI_TOP_GLB_AWURGENCY_DBG_M0                                           0x0003
#define MASK_UNI_TOP_GLB_HSDL_SOFT_RST_N                                            0x0002
#define MASK_UNI_TOP_GLB_HSDL_CTL_LOG6_SEL                                          0x0001
#define MASK_UNI_TOP_GLB_LP_EB_DBG_S3                                               0x0080
#define MASK_UNI_TOP_GLB_LP_EB_DBG_S2                                               0x0040
#define MASK_UNI_TOP_GLB_LP_EB_DBG_S1                                               0x0020
#define MASK_UNI_TOP_GLB_LP_EB_DBG_S0                                               0x0010
#define MASK_UNI_TOP_GLB_LP_EB_DBG_M3                                               0x0008
#define MASK_UNI_TOP_GLB_LP_EB_DBG_M2                                               0x0004
#define MASK_UNI_TOP_GLB_LP_EB_DBG_M1                                               0x0002
#define MASK_UNI_TOP_GLB_LP_EB_DBG_M0                                               0x0001
#define MASK_UNI_TOP_GLB_LP_FORCE_DBG_S3                                            0x0080
#define MASK_UNI_TOP_GLB_LP_FORCE_DBG_S2                                            0x0040
#define MASK_UNI_TOP_GLB_LP_FORCE_DBG_S1                                            0x0020
#define MASK_UNI_TOP_GLB_LP_FORCE_DBG_S0                                            0x0010
#define MASK_UNI_TOP_GLB_LP_FORCE_DBG_M3                                            0x0008
#define MASK_UNI_TOP_GLB_LP_FORCE_DBG_M2                                            0x0004
#define MASK_UNI_TOP_GLB_LP_FORCE_DBG_M1                                            0x0002
#define MASK_UNI_TOP_GLB_LP_FORCE_DBG_M0                                            0x0001
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_DBG_S3                                    0x0080
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_DBG_S2                                    0x0040
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_DBG_S1                                    0x0020
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_DBG_S0                                    0x0010
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_DBG_M3                                    0x0008
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_DBG_M2                                    0x0004
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_DBG_M1                                    0x0002
#define MASK_UNI_TOP_GLB_CACTIVE_SYNC_SEL_DBG_M0                                    0x0001
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_DBG_S3                                    0x0080
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_DBG_S2                                    0x0040
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_DBG_S1                                    0x0020
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_DBG_S0                                    0x0010
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_DBG_M3                                    0x0008
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_DBG_M2                                    0x0004
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_DBG_M1                                    0x0002
#define MASK_UNI_TOP_GLB_CSYSACK_SYNC_SEL_DBG_M0                                    0x0001
#define MASK_UNI_TOP_GLB_FORCE_ACK_DBG_S3                                           0x0080
#define MASK_UNI_TOP_GLB_FORCE_ACK_DBG_S2                                           0x0040
#define MASK_UNI_TOP_GLB_FORCE_ACK_DBG_S1                                           0x0020
#define MASK_UNI_TOP_GLB_FORCE_ACK_DBG_S0                                           0x0010
#define MASK_UNI_TOP_GLB_FORCE_ACK_DBG_M3                                           0x0008
#define MASK_UNI_TOP_GLB_FORCE_ACK_DBG_M2                                           0x0004
#define MASK_UNI_TOP_GLB_FORCE_ACK_DBG_M1                                           0x0002
#define MASK_UNI_TOP_GLB_FORCE_ACK_DBG_M0                                           0x0001
#define MASK_UNI_TOP_GLB_LP_STAT_DBG_S3                                             0x0080
#define MASK_UNI_TOP_GLB_LP_STAT_DBG_S2                                             0x0040
#define MASK_UNI_TOP_GLB_LP_STAT_DBG_S1                                             0x0020
#define MASK_UNI_TOP_GLB_LP_STAT_DBG_S0                                             0x0010
#define MASK_UNI_TOP_GLB_LP_STAT_DBG_M3                                             0x0008
#define MASK_UNI_TOP_GLB_LP_STAT_DBG_M2                                             0x0004
#define MASK_UNI_TOP_GLB_LP_STAT_DBG_M1                                             0x0002
#define MASK_UNI_TOP_GLB_LP_STAT_DBG_M0                                             0x0001
#define MASK_UNI_TOP_GLB_PU_NUM_DBG_M0                                              0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_DBG_M0                                              0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_DBG_M1                                              0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_DBG_M1                                              0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_DBG_M2                                              0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_DBG_M2                                              0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_DBG_M3                                              0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_DBG_M3                                              0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_DBG_S0                                              0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_DBG_S0                                              0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_DBG_S1                                              0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_DBG_S1                                              0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_DBG_S2                                              0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_DBG_S2                                              0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_DBG_S3                                              0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_DBG_S3                                              0xFFFF
#define MASK_UNI_TOP_GLB_ARQOS_DBG_M1                                               0xF00000
#define MASK_UNI_TOP_GLB_AWQOS_DBG_M1                                               0xF0000
#define MASK_UNI_TOP_GLB_ARUSER_DBG_M1                                              0xFF00
#define MASK_UNI_TOP_GLB_AWUSER_DBG_M1                                              0x00FF
#define MASK_UNI_TOP_GLB_ARQOS_DBG_M2                                               0xF00000
#define MASK_UNI_TOP_GLB_AWQOS_DBG_M2                                               0xF0000
#define MASK_UNI_TOP_GLB_ARUSER_DBG_M2                                              0xFF00
#define MASK_UNI_TOP_GLB_AWUSER_DBG_M2                                              0x00FF
#define MASK_UNI_TOP_GLB_ARQOS_DBG_M3                                               0xF00000
#define MASK_UNI_TOP_GLB_AWQOS_DBG_M3                                               0xF0000
#define MASK_UNI_TOP_GLB_ARUSER_DBG_M3                                              0xFF00
#define MASK_UNI_TOP_GLB_AWUSER_DBG_M3                                              0x00FF
#define MASK_UNI_TOP_GLB_LTE_OUT_GRP3_SET                                           0x0E00
#define MASK_UNI_TOP_GLB_LTE_OUT_GRP2_SET                                           0x01C0
#define MASK_UNI_TOP_GLB_LTE_OUT_GRP1_SET                                           0x0038
#define MASK_UNI_TOP_GLB_LTE_OUT_GRP0_SET                                           0x0007
#define MASK_UNI_TOP_GLB_CGM_HSDL_CE_AUTO_GATE_EN                                   0x40000000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_RX_CE_AUTO_GATE_EN                               0x20000000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_TX_CE_AUTO_GATE_EN                               0x10000000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_TX2TX_CE_AUTO_GATE_EN                            0x8000000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_TX2DBUF_CE_AUTO_GATE_EN                          0x4000000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_TX2HSDL_CE_AUTO_GATE_EN                          0x2000000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_DPD_CE_AUTO_GATE_EN                              0x1000000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_DPD2DPD_CE_AUTO_GATE_EN                          0x800000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_DPD2DBUF_CE_AUTO_GATE_EN                         0x400000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_RFT2DBUF_CE_AUTO_GATE_EN                         0x200000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_RFT2HSDL_CE_AUTO_GATE_EN                         0x100000
#define MASK_UNI_TOP_GLB_CGM_HSDL_SERDES0_CE_AUTO_GATE_EN                           0x80000
#define MASK_UNI_TOP_GLB_CGM_HSDL_SERDES1_CE_AUTO_GATE_EN                           0x40000
#define MASK_UNI_TOP_GLB_CGM_DPD_CE_AUTO_GATE_EN                                    0x20000
#define MASK_UNI_TOP_GLB_CGM_DBUF_CE_AUTO_GATE_EN                                   0x10000
#define MASK_UNI_TOP_GLB_CGM_RXDFE_CE_AUTO_GATE_EN                                  0x8000
#define MASK_UNI_TOP_GLB_CGM_RXDFE2RXDFE_CE_AUTO_GATE_EN                            0x4000
#define MASK_UNI_TOP_GLB_CGM_RXDFE2DBUF_CE_AUTO_GATE_EN                             0x2000
#define MASK_UNI_TOP_GLB_CGM_RXDFE2HSDL_CE_AUTO_GATE_EN                             0x1000
#define MASK_UNI_TOP_GLB_CGM_NR_UL_PCM2UNI_AB_AUTO_GATE_EN                          0x0800
#define MASK_UNI_TOP_GLB_CGM_LTE_UL_PCM2UNI_AB_AUTO_GATE_EN                         0x0400
#define MASK_UNI_TOP_GLB_CGM_LW2UNI_AB_AUTO_GATE_EN                                 0x0200
#define MASK_UNI_TOP_GLB_CGM_SYS2UNI_AB_AUTO_GATE_EN                                0x0100
#define MASK_UNI_TOP_GLB_CGM_DL2UNI_AB_AUTO_GATE_EN                                 0x0080
#define MASK_UNI_TOP_GLB_CGM_AXI_UNI_AUTO_GATE_EN                                   0x0040
#define MASK_UNI_TOP_GLB_CGM_AXI_UNI_LPC_AUTO_GATE_EN                               0x0020
#define MASK_UNI_TOP_GLB_CGM_NR_UNI_TC_CE_AUTO_GATE_EN                              0x0010
#define MASK_UNI_TOP_GLB_CGM_BUSMON_UNI_S8_CE_AUTO_GATE_EN                          0x0008
#define MASK_UNI_TOP_GLB_CGM_UL_CE_AUTO_GATE_EN                                     0x0004
#define MASK_UNI_TOP_GLB_CGM_AHB_UL_CE_AUTO_GATE_EN                                 0x0002
#define MASK_UNI_TOP_GLB_CGM_153P6_NR_UL_CE_AUTO_GATE_EN                            0x0001
#define MASK_UNI_TOP_GLB_CGM_AXI_UNI_FRC_EN                                         0x0002
#define MASK_UNI_TOP_GLB_CGM_AXI_UNI_LPC_FRC_EN                                     0x0001
#define MASK_UNI_TOP_GLB_CGM_ANA1X_CE_EB                                            0x10000000
#define MASK_UNI_TOP_GLB_CGM_HSDL_SERDES0_CE_EB                                     0x8000000
#define MASK_UNI_TOP_GLB_CGM_HSDL_SERDES1_CE_EB                                     0x4000000
#define MASK_UNI_TOP_GLB_CGM_AXI_UNI_EB                                             0x2000000
#define MASK_UNI_TOP_GLB_CGM_AXI_UNI_LPC_EB                                         0x1000000
#define MASK_UNI_TOP_GLB_CGM_NR_UNI_TC_CE_EB                                        0x800000
#define MASK_UNI_TOP_GLB_CGM_UNI_HARQ_BUF_CE_EB                                     0x400000
#define MASK_UNI_TOP_GLB_CGM_BUSMON_UNI_S8_CE_EB                                    0x200000
#define MASK_UNI_TOP_GLB_CGM_UL_CE_EB                                               0x100000
#define MASK_UNI_TOP_GLB_CGM_AHB_UL_CE_EB                                           0x80000
#define MASK_UNI_TOP_GLB_CGM_153P6_NR_UL_CE_EB                                      0x40000
#define MASK_UNI_TOP_GLB_CGM_RXDFE_CE_EB                                            0x20000
#define MASK_UNI_TOP_GLB_CGM_HSDL_CE_EB                                             0x10000
#define MASK_UNI_TOP_GLB_CGM_DBUF_CE_EB                                             0x8000
#define MASK_UNI_TOP_GLB_CGM_DPD_CE_EB                                              0x4000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_RX_CE_EB                                         0x2000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_TX_CE_EB                                         0x1000
#define MASK_UNI_TOP_GLB_CGM_ANA1X_DPD_CE_EB                                        0x0800
#define MASK_UNI_TOP_GLB_CGM_LVDS_CE_EB                                             0x0400
#define MASK_UNI_TOP_GLB_CGM_DP_CE_EB                                               0x0100
#define MASK_UNI_TOP_GLB_CGM_RADI_CE_EB                                             0x0080
#define MASK_UNI_TOP_GLB_CGM_RXDFE2HSDL_CE_EB                                       0x0040
#define MASK_UNI_TOP_GLB_CGM_RXDFE2DBUF_CE_EB                                       0x0020
#define MASK_UNI_TOP_GLB_CGM_NR_UL_PCM2UNI_EB                                       0x0010
#define MASK_UNI_TOP_GLB_CGM_LTE_UL_PCM2UNI_EB                                      0x0008
#define MASK_UNI_TOP_GLB_CGM_LW2UNI_EB                                              0x0004
#define MASK_UNI_TOP_GLB_CGM_SYS2UNI_EB                                             0x0002
#define MASK_UNI_TOP_GLB_CGM_DL2UNI_EB                                              0x0001
#define MASK_UNI_TOP_GLB_M0_QOS_AUTO_SEL                                            0x0020
#define MASK_UNI_TOP_GLB_M1_QOS_AUTO_SEL                                            0x0010
#define MASK_UNI_TOP_GLB_M2_QOS_AUTO_SEL                                            0x0008
#define MASK_UNI_TOP_GLB_M3_QOS_AUTO_SEL                                            0x0004
#define MASK_UNI_TOP_GLB_M5_QOS_AUTO_SEL                                            0x0002
#define MASK_UNI_TOP_GLB_M6_QOS_AUTO_SEL                                            0x0001
#define MASK_UNI_TOP_GLB_AWQOS_M0_REG                                               0xF00000
#define MASK_UNI_TOP_GLB_ARQOS_M0_REG                                               0xF0000
#define MASK_UNI_TOP_GLB_AWQOS_M1_REG                                               0xF000
#define MASK_UNI_TOP_GLB_ARQOS_M1_REG                                               0x0F00
#define MASK_UNI_TOP_GLB_AWQOS_M2_REG                                               0x00F0
#define MASK_UNI_TOP_GLB_ARQOS_M2_REG                                               0x000F
#define MASK_UNI_TOP_GLB_AWQOS_M3_REG                                               0xF0000000
#define MASK_UNI_TOP_GLB_ARQOS_M3_REG                                               0xF000000
#define MASK_UNI_TOP_GLB_AWQOS_M4_REG                                               0xF00000
#define MASK_UNI_TOP_GLB_ARQOS_M4_REG                                               0xF0000
#define MASK_UNI_TOP_GLB_AWQOS_M5_REG                                               0xF000
#define MASK_UNI_TOP_GLB_ARQOS_M5_REG                                               0x0F00
#define MASK_UNI_TOP_GLB_AWQOS_M6_REG                                               0x00F0
#define MASK_UNI_TOP_GLB_ARQOS_M6_REG                                               0x000F
#define MASK_UNI_TOP_GLB_TC_SOFT_RST                                                0x80000000
#define MASK_UNI_TOP_GLB_TASKCTRL2DBUF_SOFT_RST                                     0x40000000
#define MASK_UNI_TOP_GLB_TASKCTRL_26_SOFT_RST                                       0x20000000
#define MASK_UNI_TOP_GLB_RXDFE_GRP0_SOFT_RST                                        0x10000000
#define MASK_UNI_TOP_GLB_RXDFE_GRP1_SOFT_RST                                        0x8000000
#define MASK_UNI_TOP_GLB_RXDFE_GRP2_SOFT_RST                                        0x4000000
#define MASK_UNI_TOP_GLB_RXDFE_GRP3_SOFT_RST                                        0x2000000
#define MASK_UNI_TOP_GLB_RXDFE_GRP4_SOFT_RST                                        0x1000000
#define MASK_UNI_TOP_GLB_RXDFE_GRP5_SOFT_RST                                        0x800000
#define MASK_UNI_TOP_GLB_RXDFE2DBUF_SOFT_RST                                        0x400000
#define MASK_UNI_TOP_GLB_RXDFE2HSDL_SOFT_RST                                        0x200000
#define MASK_UNI_TOP_GLB_ANA1X_RFT2DBUF_SOFT_RST                                    0x100000
#define MASK_UNI_TOP_GLB_ANA1X_RFT2HSDL_SOFT_RST                                    0x80000
#define MASK_UNI_TOP_GLB_ANA1X_TX2DBUF_SOFT_RST                                     0x40000
#define MASK_UNI_TOP_GLB_ANA1X_TX2HSDL_SOFT_RST                                     0x20000
#define MASK_UNI_TOP_GLB_ANA1X_DPD2DBUF_SOFT_RST                                    0x10000
#define MASK_UNI_TOP_GLB_UL_SOFT_RST                                                0x8000
#define MASK_UNI_TOP_GLB_AHB_UL_SOFT_RST                                            0x4000
#define MASK_UNI_TOP_GLB_LTE_PCM_NR_UL_SOFT_RST                                     0x2000
#define MASK_UNI_TOP_GLB_RXDFE_SOFT_RST                                             0x1000
#define MASK_UNI_TOP_GLB_HSDL_SOFT_RST                                              0x0800
#define MASK_UNI_TOP_GLB_DBUF_SOFT_RST                                              0x0400
#define MASK_UNI_TOP_GLB_DPD_SOFT_RST                                               0x0200
#define MASK_UNI_TOP_GLB_GLB_SOFT_RST                                               0x0100
#define MASK_UNI_TOP_GLB_TASKCTRL_SOFT_RST                                          0x0080
#define MASK_UNI_TOP_GLB_HARQBUF_SOFT_RST                                           0x0040
#define MASK_UNI_TOP_GLB_ANA1X_TX_SOFT_RST                                          0x0020
#define MASK_UNI_TOP_GLB_ANA1X_RX_SOFT_RST                                          0x0010
#define MASK_UNI_TOP_GLB_ANA1X_DPD_SOFT_RST                                         0x0008
#define MASK_UNI_TOP_GLB_HSDL_SERDES0_SOFT_RST                                      0x0004
#define MASK_UNI_TOP_GLB_HSDL_SERDES1_SOFT_RST                                      0x0002
#define MASK_UNI_TOP_GLB_CGM_RXDFE2RXDFE_S_CE_EB                                    0x0400
#define MASK_UNI_TOP_GLB_CGM_NR_UNI_TC2TC_CE_EB                                     0x0200
#define MASK_UNI_TOP_GLB_CGM_NR_UNI_TC2DBUF_CE_EB                                   0x0100
#define MASK_UNI_TOP_GLB_CGM_RXDFE2RXDFE_CE_EB                                      0x0080
#define MASK_UNI_TOP_GLB_CGM_ANA1X_TX2TX_CE_EB                                      0x0040
#define MASK_UNI_TOP_GLB_CGM_ANA1X_TX2DBUF_CE_EB                                    0x0020
#define MASK_UNI_TOP_GLB_CGM_ANA1X_TX2HSDL_CE_EB                                    0x0010
#define MASK_UNI_TOP_GLB_CGM_ANA1X_DPD2DPD_CE_EB                                    0x0008
#define MASK_UNI_TOP_GLB_CGM_ANA1X_DPD2DBUF_CE_EB                                   0x0004
#define MASK_UNI_TOP_GLB_CGM_ANA1X_RFT2DBUF_CE_EB                                   0x0002
#define MASK_UNI_TOP_GLB_CGM_ANA1X_RFT2HSDL_CE_EB                                   0x0001
#define MASK_UNI_TOP_GLB_CGM_RXDFE2RXDFE_S_CE_AUTO_GATE_EN                          0x0004
#define MASK_UNI_TOP_GLB_CGM_NR_UNI_TC2TC_CE_AUTO_GATE_EN                           0x0002
#define MASK_UNI_TOP_GLB_CGM_NR_UNI_TC2DBUF_CE_AUTO_GATE_EN                         0x0001
#define MASK_UNI_TOP_GLB_DBUF2DDR_AB_LP_CTRL_DISABLE                                0x0004
#define MASK_UNI_TOP_GLB_MTX_LP_CTRL_DISABLE                                        0x0002
#define MASK_UNI_TOP_GLB_DBG_MTX_LP_CTRL_DISABLE                                    0x0001
#define MASK_UNI_TOP_GLB_UNI_TOP_DBUF2DDR_AB_STOP_FRC_LSLP                          0x2000
#define MASK_UNI_TOP_GLB_UNI_TOP_MTX_M6_FRC_LSLP                                    0x1000
#define MASK_UNI_TOP_GLB_UNI_DBG_MTX_M2_FRC_LSLP                                    0x0800
#define MASK_UNI_TOP_GLB_UNI_DBG_MTX_M3_FRC_LSLP                                    0x0400
#define MASK_UNI_TOP_GLB_UNI_DBG_MTX_S0_FRC_LSLP                                    0x0200
#define MASK_UNI_TOP_GLB_UNI_TOP_MTX_M0_FRC_LSLP                                    0x0100
#define MASK_UNI_TOP_GLB_UNI_TOP_MTX_M1_FRC_LSLP                                    0x0080
#define MASK_UNI_TOP_GLB_UNI_TOP_MTX_M2_FRC_LSLP                                    0x0040
#define MASK_UNI_TOP_GLB_UNI_TOP_MTX_M3_FRC_LSLP                                    0x0020
#define MASK_UNI_TOP_GLB_UNI_TOP_MTX_M4_FRC_LSLP                                    0x0010
#define MASK_UNI_TOP_GLB_UNI_TOP_MTX_S1_FRC_LSLP                                    0x0008
#define MASK_UNI_TOP_GLB_UNI_TOP_MTX_S0_FRC_LSLP                                    0x0004
#define MASK_UNI_TOP_GLB_UNI_TOP_UNI2SYS_AB_FRC_LSLP                                0x0002
#define MASK_UNI_TOP_GLB_UNI_TOP_UNI2DDR_AB_FRC_LSLP                                0x0001
#define MASK_UNI_TOP_GLB_UNI_TOP_DEEP_SLEEP_ENABLE_PHY_CP_CR8_2                     0x0200
#define MASK_UNI_TOP_GLB_UNI_TOP_LIGHT_SLEEP_ENABLE_PHY_CP_CR8_2                    0x0100
#define MASK_UNI_TOP_GLB_UNI_TOP_DEEP_SLEEP_ENABLE_PS_CP_CR8_0                      0x0080
#define MASK_UNI_TOP_GLB_UNI_TOP_DEEP_SLEEP_ENABLE_PS_CP_CR8_1                      0x0040
#define MASK_UNI_TOP_GLB_UNI_TOP_DEEP_SLEEP_ENABLE_PHY_CP_CR8_0                     0x0020
#define MASK_UNI_TOP_GLB_UNI_TOP_DEEP_SLEEP_ENABLE_PHY_CP_CR8_1                     0x0010
#define MASK_UNI_TOP_GLB_UNI_TOP_LIGHT_SLEEP_ENABLE_PS_CP_CR8_0                     0x0008
#define MASK_UNI_TOP_GLB_UNI_TOP_LIGHT_SLEEP_ENABLE_PS_CP_CR8_1                     0x0004
#define MASK_UNI_TOP_GLB_UNI_TOP_LIGHT_SLEEP_ENABLE_PHY_CP_CR8_0                    0x0002
#define MASK_UNI_TOP_GLB_UNI_TOP_LIGHT_SLEEP_ENABLE_PHY_CP_CR8_1                    0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S9                                       0x100000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S9                                       0x80000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S9                                          0x40000
#define MASK_UNI_TOP_GLB_AXI_UNI_AUTO_GATE_SEL                                      0x20000
#define MASK_UNI_TOP_GLB_AXI_UNI_SAFE_GATE_SEL                                      0x10000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI                                             0x8000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M0                                       0x4000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M0                                       0x2000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M0                                          0x1000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M1                                       0x0800
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M1                                       0x0400
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M1                                          0x0200
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M2                                       0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M2                                       0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M2                                          0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M5                                       0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M5                                       0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M5                                          0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M6                                       0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M6                                       0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M6                                          0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S8                                       0x800000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S8                                       0x400000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S8                                          0x200000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_MAIN                                     0x100000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_MAIN                                     0x80000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_MAIN                                        0x40000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S0                                       0x20000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S0                                       0x10000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S0                                          0x8000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S1                                       0x4000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S1                                       0x2000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S1                                          0x1000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S2                                       0x0800
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S2                                       0x0400
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S2                                          0x0200
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S3                                       0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S3                                       0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S3                                          0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S5                                       0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S5                                       0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S5                                          0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S7                                       0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S7                                       0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S7                                          0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_DBUF_AB                                  0x100000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_DBUF_AB                                  0x80000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_DBUF_AB                                     0x40000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S9_AB                                    0x20000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S9_AB                                    0x10000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S9_AB                                       0x8000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S0_AB                                    0x4000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S0_AB                                    0x2000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S0_AB                                       0x1000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S1_AB                                    0x0800
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S1_AB                                    0x0400
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S1_AB                                       0x0200
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S2_AB                                    0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S2_AB                                    0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S2_AB                                       0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S3_AB                                    0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S3_AB                                    0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S3_AB                                       0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_S8_AB                                    0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_S8_AB                                    0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_S8_AB                                       0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M0_AB                                    0x4000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M0_AB                                    0x2000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M0_AB                                       0x1000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M1_AB                                    0x0800
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M1_AB                                    0x0400
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M1_AB                                       0x0200
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M2_AB                                    0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M2_AB                                    0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M2_AB                                       0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M5_AB                                    0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M5_AB                                    0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M5_AB                                       0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_M6_AB                                    0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_M6_AB                                    0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_M6_AB                                       0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_HARQ_BUF                                 0x4000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_HARQ_BUF                                 0x2000
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_HARQ_BUF                                    0x1000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_BUSMON                                   0x0800
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_BUSMON                                   0x0400
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_BUSMON                                      0x0200
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_UNI_TC                                   0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_UNI_TC                                   0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_UNI_TC                                      0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_UNI_TC2TC                                0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_UNI_TC2TC                                0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_TC2TC                                       0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_UNI_TC2DBUF                              0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_UNI_TC2DBUF                              0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_UNI_TC2DBUF                                 0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_HSDL_SERDES0                             0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_HSDL_SERDES0                             0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_HSDL_SERDES0                                        0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_HSDL_SERDES1                             0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_HSDL_SERDES1                             0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_HSDL_SERDES1                                        0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_HSDL                                     0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_HSDL                                     0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_HSDL                                                0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_DBUF                                     0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_DBUF                                     0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_DBUF                                                0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_DPD                                      0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_DPD                                      0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_DPD                                                 0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_UL2DBUF                                  0x0800
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_UL2DBUF                                  0x0400
#define MASK_UNI_TOP_GLB_CGM_EB_UL2DBUF                                             0x0200
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_LTE_UL_PCM                               0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_LTE_UL_PCM                               0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_LTE_UL_PCM                                          0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_UL                                       0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_UL                                       0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_UL                                                  0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_AHB_UL                                   0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_AHB_UL                                   0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_AHB_UL                                              0x0001
#define MASK_UNI_TOP_GLB_BLK_RX_DFE_TW_CTRL                                         0x8000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_RXDFE                                    0x4000
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_RXDFE                                    0x2000
#define MASK_UNI_TOP_GLB_CGM_EB_RXDFE                                               0x1000
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_RXDFE_R                                  0x0800
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_RXDFE_R                                  0x0400
#define MASK_UNI_TOP_GLB_CGM_EB_RXDFE_R                                             0x0200
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_RXDFE2RXDFE                              0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_RXDFE2RXDFE                              0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_RXDFE2RXDFE                                         0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_RXDFE2HSDL                               0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_RXDFE2HSDL                               0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_RXDFE2HSDL                                          0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_RXDFE2DBUF                               0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_RXDFE2DBUF                               0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_RXDFE2DBUF                                          0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_RX                                 0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_RX                                 0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_RX                                            0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_DPD                                0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_DPD                                0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_DPD                                           0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_DPD2DPD                            0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_DPD2DPD                            0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_DPD2DPD                                       0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_DPD2DBUF                           0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_DPD2DBUF                           0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_DPD2DBUF                                      0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_TX                                 0x0800
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_TX                                 0x0400
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_TX                                            0x0200
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_TX2TX                              0x0100
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_TX2TX                              0x0080
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_TX2TX                                         0x0040
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_TX2DBUF                            0x0020
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_TX2DBUF                            0x0010
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_TX2DBUF                                       0x0008
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_TX2HSDL                            0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_TX2HSDL                            0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_TX2HSDL                                       0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_DBUF                               0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_DBUF                               0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_DBUF                                          0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_ANA1X_HSDL                               0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_ANA1X_HSDL                               0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_ANA1X_HSDL                                          0x0001
#define MASK_UNI_TOP_GLB_HSDL_FRC_DSLP                                              0x0040
#define MASK_UNI_TOP_GLB_RXDFE_FRC_DSLP                                             0x0020
#define MASK_UNI_TOP_GLB_NR_TC_FRC_DSLP                                             0x0010
#define MASK_UNI_TOP_GLB_DPD_FRC_DSLP                                               0x0008
#define MASK_UNI_TOP_GLB_DBUF_FRC_DSLP                                              0x0004
#define MASK_UNI_TOP_GLB_UNI_UL_FORCE_ON                                            0x0002
#define MASK_UNI_TOP_GLB_UNI_UL_FORCE_OFF                                           0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_UNI_TC_26M                               0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_UNI_TC_26M                               0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_UNI_TC_26M                                          0x0001
#define MASK_UNI_TOP_GLB_CGM_AUTO_GATE_SEL_DBG_S0                                   0x0004
#define MASK_UNI_TOP_GLB_CGM_SAFE_GATE_SEL_DBG_S0                                   0x0002
#define MASK_UNI_TOP_GLB_CGM_EB_AXI_UNI_DBG_S0                                      0x0001
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_M0                                 0x4000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_M1                                 0x2000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_M2                                 0x1000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_M3                                 0x0800
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_M4                                 0x0400
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_M5                                 0x0200
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_M6                                 0x0100
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_MAIN                               0x0080
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_ABM0                               0x0040
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_ABM1                               0x0020
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_ABM2                               0x0010
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_ABM5                               0x0008
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_MTX_ABM6                               0x0004
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_FUNC_M0                                0x0002
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_OFF_FUNC_M1                                0x0001
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_EB2                                            0x40000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_M0                                  0x20000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_M1                                  0x10000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_M2                                  0x8000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_M3                                  0x4000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_M4                                  0x2000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_M5                                  0x1000
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_M6                                  0x0800
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_MAIN                                0x0400
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_ABM0                                0x0200
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_ABM1                                0x0100
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_ABM2                                0x0080
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_ABM5                                0x0040
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_MTX_ABM6                                0x0020
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_FUNC_M0                                 0x0010
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_ON_FUNC_M1                                 0x0008
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_EB0                                            0x0004
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_EB1                                            0x0002
#define MASK_UNI_TOP_GLB_AUTO_FRE_DE_FRC_DIS                                        0x0001
#define MASK_UNI_TOP_GLB_S_BUSY_ANA1X_RX_MASK                                       0x8000
#define MASK_UNI_TOP_GLB_S_BUSY_ANA1X_RX_FRC_ON                                     0x4000
#define MASK_UNI_TOP_GLB_S_BUSY_ANA1X_TX2TX_MASK                                    0x2000
#define MASK_UNI_TOP_GLB_S_BUSY_ANA1X_TX2TX_FRC_ON                                  0x1000
#define MASK_UNI_TOP_GLB_S_BUSY_ANA1X_DPD2DPD_MASK                                  0x0800
#define MASK_UNI_TOP_GLB_S_BUSY_ANA1X_DPD2DPD_FRC_ON                                0x0400
#define MASK_UNI_TOP_GLB_S_BUSY_LTE_UL_PCM_MASK                                     0x0200
#define MASK_UNI_TOP_GLB_S_BUSY_LTE_UL_PCM_FRC_ON                                   0x0100
#define MASK_UNI_TOP_GLB_S_BUSY_AHB_UL_MASK                                         0x0080
#define MASK_UNI_TOP_GLB_S_BUSY_AHB_UL_FRC_ON                                       0x0040
#define MASK_UNI_TOP_GLB_S_BUSY_RXDFE2RXDFE_MASK                                    0x0020
#define MASK_UNI_TOP_GLB_S_BUSY_RXDFE2RXDFE_FRC_ON                                  0x0010
#define MASK_UNI_TOP_GLB_S_BUSY_UL_MASK                                             0x0008
#define MASK_UNI_TOP_GLB_S_BUSY_UL_FRC_ON                                           0x0004
#define MASK_UNI_TOP_GLB_S_BUSY_DPD_MASK                                            0x0002
#define MASK_UNI_TOP_GLB_S_BUSY_DPD_FRC_ON                                          0x0001
#define MASK_UNI_TOP_GLB_UNI_ABM1_LPC_STAT                                          0x0010
#define MASK_UNI_TOP_GLB_UNI_ABM0_LPC_STAT                                          0x0008
#define MASK_UNI_TOP_GLB_UNI_ABM6_LPC_STAT                                          0x0004
#define MASK_UNI_TOP_GLB_UNI_ABM5_LPC_STAT                                          0x0002
#define MASK_UNI_TOP_GLB_UNI_ABM2_LPC_STAT                                          0x0001
#define MASK_UNI_TOP_GLB_UNI_ABS82NR_DL_EARLY_WAKEUP_EN                             0x0001
#define MASK_UNI_TOP_GLB_DBUF_BUSY2UL_EB                                            0x0400
#define MASK_UNI_TOP_GLB_DBUF_BUSY2ANA1X_DBUF_EB                                    0x0200
#define MASK_UNI_TOP_GLB_DBUF_BUSY2ANA1X_TX_EB                                      0x0100
#define MASK_UNI_TOP_GLB_DBUF_BUSY2ANA1X_DPD_EB                                     0x0080
#define MASK_UNI_TOP_GLB_DBUF_BUSY2RXDFE_EB                                         0x0040
#define MASK_UNI_TOP_GLB_DBUF_BUSY2TC_EB                                            0x0020
#define MASK_UNI_TOP_GLB_UNI_HSDL_BUSY2HSDL_SERDES0_EB                              0x0010
#define MASK_UNI_TOP_GLB_UNI_HSDL_BUSY2HSDL_SERDES1_EB                              0x0008
#define MASK_UNI_TOP_GLB_UNI_HSDL_BUSY2RXDFE_EB                                     0x0004
#define MASK_UNI_TOP_GLB_UNI_HSDL_BUSY2ANA1X_TX_EB                                  0x0002
#define MASK_UNI_TOP_GLB_UNI_HSDL_BUSY2ANA1X_HSDL_EB                                0x0001
#define MASK_UNI_TOP_GLB_ABM1_FORCE_ACK                                             0x0002
#define MASK_UNI_TOP_GLB_ABM0_FORCE_ACK                                             0x0001
#define MASK_UNI_TOP_GLB_ABM1_LP_FORCE                                              0x0002
#define MASK_UNI_TOP_GLB_ABM0_LP_FORCE                                              0x0001
#define MASK_UNI_TOP_GLB_RXDFE_LBT_SOFT_RST                                         0x0020
#define MASK_UNI_TOP_GLB_RXDFE_GRP7_SOFT_RST                                        0x0010
#define MASK_UNI_TOP_GLB_RXDFE_GRP6_SOFT_RST                                        0x0008
#define MASK_UNI_TOP_GLB_RXDFE_R_SOFT_RST                                           0x0004
#define MASK_UNI_TOP_GLB_NR_DPD_SOFT_RST                                            0x0002
#define MASK_UNI_TOP_GLB_UNI_UL_SOFT_RST                                            0x0001
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_ABS9                                 0x8000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_M0                                   0x4000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_M1                                   0x2000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_M2                                   0x1000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_M5                                   0x0800
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_M6                                   0x0400
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_S0                                   0x0200
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_S1                                   0x0100
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_S4                                   0x0080
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_ABS0                                 0x0040
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_ABS1                                 0x0020
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_ABS2                                 0x0010
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_ABS3                                 0x0008
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_UNI_ABS8                                 0x0004
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_MASK_DBG_S0                                   0x0002
#define MASK_UNI_TOP_GLB_UNI_ABS22UNI_UL_EARLY_WAKEUP_MASK                          0x0001
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_31                                             0x80000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_30                                             0x40000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_29                                             0x20000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_28                                             0x10000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_27                                             0x8000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_26                                             0x4000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_25                                             0x2000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_24                                             0x1000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_23                                             0x800000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_22                                             0x400000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_21                                             0x200000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_20                                             0x100000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_19                                             0x80000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_18                                             0x40000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_17                                             0x20000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_16                                             0x10000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_15                                             0x8000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_14                                             0x4000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_13                                             0x2000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_12                                             0x1000
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_11                                             0x0800
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_10                                             0x0400
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_9                                              0x0200
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_8                                              0x0100
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_7                                              0x0080
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_6                                              0x0040
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_5                                              0x0020
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_4                                              0x0010
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_3                                              0x0008
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_2                                              0x0004
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_1                                              0x0002
#define MASK_UNI_TOP_GLB_DUMMY_REG_H_0                                              0x0001
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_31                                             0x80000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_30                                             0x40000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_29                                             0x20000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_28                                             0x10000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_27                                             0x8000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_26                                             0x4000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_25                                             0x2000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_24                                             0x1000000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_23                                             0x800000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_22                                             0x400000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_21                                             0x200000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_20                                             0x100000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_19                                             0x80000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_18                                             0x40000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_17                                             0x20000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_16                                             0x10000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_15                                             0x8000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_14                                             0x4000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_13                                             0x2000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_12                                             0x1000
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_11                                             0x0800
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_10                                             0x0400
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_9                                              0x0200
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_8                                              0x0100
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_7                                              0x0080
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_6                                              0x0040
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_5                                              0x0020
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_4                                              0x0010
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_3                                              0x0008
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_2                                              0x0004
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_1                                              0x0002
#define MASK_UNI_TOP_GLB_DUMMY_REG_L_0                                              0x0001
#define MASK_UNI_TOP_GLB_LTE_CEP2RXDFE_2_NCO_SELECT                                 0x0008
#define MASK_UNI_TOP_GLB_LTE_CEP2RXDFE_NCO_CC_IDX_SELECT                            0x0004
#define MASK_UNI_TOP_GLB_LTE_CEP2RXDFE_NCO_SELECT                                   0x0002
#define MASK_UNI_TOP_GLB_LTE_CEP2RXDFE_NCO_VLD_SELECT                               0x0001
#define MASK_UNI_TOP_GLB_CGM_BUSY_CLK_UL                                            0x1000
#define MASK_UNI_TOP_GLB_CGM_BUSY_UL2DBUF                                           0x0800
#define MASK_UNI_TOP_GLB_M_BUSY_UL2DBUF                                             0x0400
#define MASK_UNI_TOP_GLB_S_BUSY_UL                                                  0x0200
#define MASK_UNI_TOP_GLB_S_BUSY_LTE_UL_PCM                                          0x0100
#define MASK_UNI_TOP_GLB_S_BUSY_AHB_UL                                              0x0080
#define MASK_UNI_TOP_GLB_AHB_UL_BUSY                                                0x0040
#define MASK_UNI_TOP_GLB_CGM_BUSY_AHB_UL                                            0x0020
#define MASK_UNI_TOP_GLB_CGM_BUSY_CLK_LTE_PCM                                       0x0010
#define MASK_UNI_TOP_GLB_CGM_BUSY_LTE_UL_PCM                                        0x0008
#define MASK_UNI_TOP_GLB_UL_BUSY                                                    0x0004
#define MASK_UNI_TOP_GLB_CGM_ITF_NL_TXDFE_EN                                        0x0002
#define MASK_UNI_TOP_GLB_CGM_BUSY_UL                                                0x0001
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_TFC_CC0_WOS_W_FULL                      0x2000000
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_TFC_CC1_WOS_W_FULL                      0x1000000
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_CSM_DATA_CC0_SSB_WOS_W_FULL             0x800000
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_CSM_DATA_CC1_SSB_WOS_W_FULL             0x400000
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_CSM_DATA_CC0_CSI_WOS_W_FULL             0x200000
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_CSM_DATA_CC1_CSI_WOS_W_FULL             0x100000
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_CSM_AAGC_CC0_SSB_WOS_W_FULL             0x80000
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_CSM_AAGC_CC1_SSB_WOS_W_FULL             0x40000
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_CSM_DATA_CC0_PSSD_WOS_W_FULL            0x20000
#define MASK_UNI_TOP_GLB_PBUS_TYPE_RXDFE2NR_CSM_DATA_CC1_PSSD_WOS_W_FULL            0x10000
#define MASK_UNI_TOP_GLB_M_BUSY_RXDFE2RXDFE                                         0x8000
#define MASK_UNI_TOP_GLB_S_BUSY_RXDFE2RXDFE                                         0x4000
#define MASK_UNI_TOP_GLB_RXDFE_BUSY                                                 0x2000
#define MASK_UNI_TOP_GLB_LTE_CEP2RXDFE_NCO_VLD                                      0x1000
#define MASK_UNI_TOP_GLB_CGM_ITF_NLW_RXDFE_EN                                       0x0800
#define MASK_UNI_TOP_GLB_RXDFE2NR_TFC_CC0_PBUS_W_CH_W_EMPTY                         0x0400
#define MASK_UNI_TOP_GLB_RXDFE2NR_TFC_CC1_PBUS_W_CH_W_EMPTY                         0x0200
#define MASK_UNI_TOP_GLB_RXDFE2NR_CSM_DATA_CC0_SSB_PBUS_W_CH_W_EMPTY                0x0100
#define MASK_UNI_TOP_GLB_RXDFE2NR_CSM_DATA_CC1_SSB_PBUS_W_CH_W_EMPTY                0x0080
#define MASK_UNI_TOP_GLB_RXDFE2NR_CSM_DATA_CC0_CSI_PBUS_W_CH_W_EMPTY                0x0040
#define MASK_UNI_TOP_GLB_RXDFE2NR_CSM_DATA_CC1_CSI_PBUS_W_CH_W_EMPTY                0x0020
#define MASK_UNI_TOP_GLB_RXDFE2NR_CSM_AAGC_CC0_SSB_PBUS_W_CH_W_EMPTY                0x0010
#define MASK_UNI_TOP_GLB_RXDFE2NR_CSM_AAGC_CC1_SSB_PBUS_W_CH_W_EMPTY                0x0008
#define MASK_UNI_TOP_GLB_RXDFE2NR_CSM_DATA_CC0_PSSD_PBUS_W_CH_W_EMPTY               0x0004
#define MASK_UNI_TOP_GLB_RXDFE2NR_CSM_DATA_CC1_PSSD_PBUS_W_CH_W_EMPTY               0x0002
#define MASK_UNI_TOP_GLB_CGM_BUSY_RXDFE2RXDFE                                       0x0001
#define MASK_UNI_TOP_GLB_M_BUSY_DPD                                                 0x0010
#define MASK_UNI_TOP_GLB_S_BUSY_DPD                                                 0x0008
#define MASK_UNI_TOP_GLB_DPD_BUSY                                                   0x0004
#define MASK_UNI_TOP_GLB_CGM_ITF_DPD_EN                                             0x0002
#define MASK_UNI_TOP_GLB_CGM_BUSY_DPD                                               0x0001
#define MASK_UNI_TOP_GLB_M_BUSY_TC2TC                                               0x0004
#define MASK_UNI_TOP_GLB_NR_UNI_TC_BUSY                                             0x0002
#define MASK_UNI_TOP_GLB_CGM_BUSY_AXI_UNI_TC2TC                                     0x0001
#define MASK_UNI_TOP_GLB_PBUS_TYPE_LW2DBUF_WOS_R_EMPTY                              0x0800
#define MASK_UNI_TOP_GLB_PBUS_TYPE_LW2DBUF_WOS_R_FULL                               0x0400
#define MASK_UNI_TOP_GLB_PBUS_TYPE_NR_DL2DBUF1_WOS_R_EMPTY                          0x0200
#define MASK_UNI_TOP_GLB_PBUS_TYPE_NR_DL2DBUF1_WOS_R_FULL                           0x0100
#define MASK_UNI_TOP_GLB_PBUS_TYPE_NR_DL2DBUF0_WOS_R_EMPTY                          0x0080
#define MASK_UNI_TOP_GLB_PBUS_TYPE_NR_DL2DBUF0_WOS_R_FULL                           0x0040
#define MASK_UNI_TOP_GLB_M_BUSY_DBUF                                                0x0020
#define MASK_UNI_TOP_GLB_DBUF_BUSY                                                  0x0010
#define MASK_UNI_TOP_GLB_LW2DBUF_EMPTY_EXT                                          0x0008
#define MASK_UNI_TOP_GLB_LW2DBUF_EMPTY                                              0x0004
#define MASK_UNI_TOP_GLB_NR_DL2DBUF_EMPTY                                           0x0002
#define MASK_UNI_TOP_GLB_CGM_BUSY_DBUF                                              0x0001
#define MASK_UNI_TOP_GLB_M_BUSY_HSDL                                                0x0004
#define MASK_UNI_TOP_GLB_UNI_HSDL_BUSY                                              0x0002
#define MASK_UNI_TOP_GLB_CGM_BUSY_HSDL                                              0x0001
#define MASK_UNI_TOP_GLB_PU_NUM_S9                                                  0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_S9                                                  0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_ABS9                                                0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_ABS9                                                0xFFFF
#define MASK_UNI_TOP_GLB_PU_NUM_AB_DBUF                                             0xFF0000
#define MASK_UNI_TOP_GLB_LP_NUM_AB_DBUF                                             0xFFFF
#define MASK_UNI_TOP_GLB_TX3DFE2DBUF_SEL                                            0xF8000
#define MASK_UNI_TOP_GLB_TX2DFE2DBUF_SEL                                            0x7C00
#define MASK_UNI_TOP_GLB_TX1DFE2DBUF_SEL                                            0x03E0
#define MASK_UNI_TOP_GLB_TX0DFE2DBUF_SEL                                            0x001F
#define MASK_UNI_TOP_GLB_UL_DUMMY_H                                                 0xFFFF00
#define MASK_UNI_TOP_GLB_UL_DUMMY_L                                                 0x00FF
#define MASK_UNI_TOP_GLB_CFG_DBUF_DPD_MEM_MUX                                       0x0001
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_NR_DPD_S0_ACC2DDR_MTX_S0_AB_M_FD           0x1000
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_NR_DPD_S0_ACC2DDR_MTX_S0_AB_M_FD         0x0800
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_NR_DPD_S0_ACC2DDR_MTX_S0_AB_S_FD           0x0400
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_NR_DPD_S0_ACC2DDR_MTX_S0_AB_S_FD         0x0200
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_NR_DPD_S0_ACC2DDR_MTX_S0_AB_S_AB_FD        0x0100
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_NR_DPD_S0_ACC2DDR_MTX_S0_AB_S_AB_FD      0x0080
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_NR_DPD_S0_NLW_UNI_MTX_S1_AB_M_FD           0x0040
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_NR_DPD_S0_NLW_UNI_MTX_S1_AB_M_FD         0x0020
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_NR_DPD_S0_NLW_UNI_MTX_S1_AB_S_FD           0x0010
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_NR_DPD_S0_NLW_UNI_MTX_S1_AB_S_FD         0x0008
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_NR_DPD_S0_NLW_UNI_MTX_S1_AB_S_AB_FD        0x0004
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_NR_DPD_S0_NLW_UNI_MTX_S1_AB_S_AB_FD      0x0002
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NR_DBG_S0_EN                                  0x0001
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_M1_EN                                 0x8000000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_M0_EN                                 0x4000000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S9_LTE_PCM_EN                         0x2000000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S2_UL_PCM_EN                          0x1000000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S9_AB_EN                              0x800000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S3_AB_EN                              0x400000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S2_AB_EN                              0x200000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_UNI_AXI_S1_ACC2DDR_MTX_S0_AB_M_FD          0x100000
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_UNI_AXI_S1_ACC2DDR_MTX_S0_AB_M_FD        0x80000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_UNI_AXI_S1_ACC2DDR_MTX_S0_AB_S_FD          0x40000
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_UNI_AXI_S1_ACC2DDR_MTX_S0_AB_S_FD        0x20000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_UNI_AXI_S1_ACC2DDR_MTX_S0_AB_S_AB_FD       0x10000
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_UNI_AXI_S1_ACC2DDR_MTX_S0_AB_S_AB_FD     0x8000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_UNI_AXI_S1_AB                              0x4000
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_UNI_AXI_S1_AB                            0x2000
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_EN_UNI_AXI_S1                                 0x1000
#define MASK_UNI_TOP_GLB_LPC_STAT_SYNC_SEL_UNI_AXI_S1                               0x0800
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_M2_EN                                 0x0400
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_M3_EN                                 0x0200
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_M5_EN                                 0x0100
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_M6_EN                                 0x0080
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S0_EN                                 0x0040
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S1_EN                                 0x0020
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S1_ACC2DDR_M5_EN                      0x0010
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S1_AB_EN                              0x0008
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S0_PHY_CP_M6_EN                       0x0004
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_S0_AB_EN                              0x0002
#define MASK_UNI_TOP_GLB_EARLY_WAKEUP_NLW_UNI_MAIN_EN                               0x0001
#define MASK_UNI_TOP_GLB_M3_AWCACHE_DDR_CFG                                         0xF0000000
#define MASK_UNI_TOP_GLB_M3_ARCACHE_DDR_CFG                                         0xF000000
#define MASK_UNI_TOP_GLB_M3_AWCACHE_HARQ0_CFG                                       0xF00000
#define MASK_UNI_TOP_GLB_M3_ARCACHE_HARQ0_CFG                                       0xF0000
#define MASK_UNI_TOP_GLB_M3_AWCACHE_HARQ1_CFG                                       0xF000
#define MASK_UNI_TOP_GLB_M3_ARCACHE_HARQ1_CFG                                       0x0F00
#define MASK_UNI_TOP_GLB_M3_AWCACHE_OTHERS_CFG                                      0x00F0
#define MASK_UNI_TOP_GLB_M3_ARCACHE_OTHERS_CFG                                      0x000F
#define MASK_UNI_TOP_GLB_M3_AWCACHE_SOFT_SEL                                        0x0002
#define MASK_UNI_TOP_GLB_M3_ARCACHE_SOFT_SEL                                        0x0001
#define MASK_UNI_TOP_GLB_M0_AWCACHE_DDR_CFG                                         0x3C000
#define MASK_UNI_TOP_GLB_M0_ARCACHE_DDR_CFG                                         0x3C00
#define MASK_UNI_TOP_GLB_M0_AWCACHE_OTHERS_CFG                                      0x03C0
#define MASK_UNI_TOP_GLB_M0_ARCACHE_OTHERS_CFG                                      0x003C
#define MASK_UNI_TOP_GLB_M0_AWCACHE_SOFT_SEL                                        0x0002
#define MASK_UNI_TOP_GLB_M0_ARCACHE_SOFT_SEL                                        0x0001
#define MASK_UNI_TOP_GLB_M1_AWCACHE_DDR_CFG                                         0x3C000
#define MASK_UNI_TOP_GLB_M1_ARCACHE_DDR_CFG                                         0x3C00
#define MASK_UNI_TOP_GLB_M1_AWCACHE_OTHERS_CFG                                      0x03C0
#define MASK_UNI_TOP_GLB_M1_ARCACHE_OTHERS_CFG                                      0x003C
#define MASK_UNI_TOP_GLB_M1_AWCACHE_SOFT_SEL                                        0x0002
#define MASK_UNI_TOP_GLB_M1_ARCACHE_SOFT_SEL                                        0x0001
#define MASK_UNI_TOP_GLB_M2_AWCACHE_DDR_CFG                                         0x3C00000
#define MASK_UNI_TOP_GLB_M2_ARCACHE_DDR_CFG                                         0x3C0000
#define MASK_UNI_TOP_GLB_M2_AWCACHE_HARQ0_CFG                                       0x3C000
#define MASK_UNI_TOP_GLB_M2_ARCACHE_HARQ0_CFG                                       0x3C00
#define MASK_UNI_TOP_GLB_M2_AWCACHE_OTHERS_CFG                                      0x03C0
#define MASK_UNI_TOP_GLB_M2_ARCACHE_OTHERS_CFG                                      0x003C
#define MASK_UNI_TOP_GLB_M2_AWCACHE_SOFT_SEL                                        0x0002
#define MASK_UNI_TOP_GLB_M2_ARCACHE_SOFT_SEL                                        0x0001
#define MASK_UNI_TOP_GLB_M4_AWCACHE_DDR_CFG                                         0x3C000
#define MASK_UNI_TOP_GLB_M4_ARCACHE_DDR_CFG                                         0x3C00
#define MASK_UNI_TOP_GLB_M4_AWCACHE_OTHERS_CFG                                      0x03C0
#define MASK_UNI_TOP_GLB_M4_ARCACHE_OTHERS_CFG                                      0x003C
#define MASK_UNI_TOP_GLB_M4_AWCACHE_SOFT_SEL                                        0x0002
#define MASK_UNI_TOP_GLB_M4_ARCACHE_SOFT_SEL                                        0x0001
#define MASK_UNI_TOP_GLB_M6_AWCACHE_DDR_CFG                                         0x3C00000
#define MASK_UNI_TOP_GLB_M6_ARCACHE_DDR_CFG                                         0x3C0000
#define MASK_UNI_TOP_GLB_M6_AWCACHE_HARQ1_CFG                                       0x3C000
#define MASK_UNI_TOP_GLB_M6_ARCACHE_HARQ1_CFG                                       0x3C00
#define MASK_UNI_TOP_GLB_M6_AWCACHE_OTHERS_CFG                                      0x03C0
#define MASK_UNI_TOP_GLB_M6_ARCACHE_OTHERS_CFG                                      0x003C
#define MASK_UNI_TOP_GLB_M6_AWCACHE_SOFT_SEL                                        0x0002
#define MASK_UNI_TOP_GLB_M6_ARCACHE_SOFT_SEL                                        0x0001
#define MASK_PCIE0_APB_PCIE_ANLG_SOFT_RST                                           0x0080
#define MASK_PCIE0_APB_NIC400_CFG_SOFT_RST                                          0x0040
#define MASK_PCIE0_APB_PCIE3_SOFT_RST                                               0x0020
#define MASK_PCIE0_APB_PCIE3_PHY_EB                                                 0x0400
#define MASK_PCIE0_APB_NIC400_CFG_EB                                                0x0200
#define MASK_PCIE0_APB_NIC400_TRANSMON_EB                                           0x0100
#define MASK_PCIE0_APB_PCIE3_EB                                                     0x0080
#define MASK_PCIE0_APB_PCIE3_AUX_EB                                                 0x0040
#define MASK_PCIE0_APB_G3_APP_BUS_NUM                                               0xFF000000
#define MASK_PCIE0_APB_G3_APP_DEV_NUM                                               0xF80000
#define MASK_PCIE0_APB_G3_APP_HOLD_PHY_RST                                          0x40000
#define MASK_PCIE0_APB_G3_SLV_WMISC_INFO_SILENTDROP                                 0x20000
#define MASK_PCIE0_APB_G3_SLV_WMISC_INFO_EP                                         0x10000
#define MASK_PCIE0_APB_G3_IPA_CTL_PCIE_REG                                          0xFF00
#define MASK_PCIE0_APB_MSI2IPA_SEL                                                  0x0080
#define MASK_PCIE0_APB_G3_APP_RAS_DES_SD_HOLD_LTSSM                                 0x0040
#define MASK_PCIE0_APB_G3_APP_RAS_DES_TBA_CTRL                                      0x0030
#define MASK_PCIE0_APB_G3_APP_L1_PWR_OFF_EN                                         0x0008
#define MASK_PCIE0_APB_G3_APP_XFER_PENDING                                          0x0004
#define MASK_PCIE0_APB_G3_DBG_TABLE                                                 0x0002
#define MASK_PCIE0_APB_G3_DBG_PBA                                                   0x0001
#define MASK_PCIE0_APB_MAIN_M0_PU_NUM                                               0xFF000000
#define MASK_PCIE0_APB_CSYSACK_SYNC_SEL_M0                                          0x400000
#define MASK_PCIE0_APB_CACTIVE_SYNC_SEL_M0                                          0x200000
#define MASK_PCIE0_APB_MAIN_M0_LP_FORCE                                             0x100000
#define MASK_PCIE0_APB_MAIN_M0_LP_EB                                                0x10000
#define MASK_PCIE0_APB_MAIN_M0_LP_NUM                                               0xFFFF
#define MASK_PCIE0_APB_MAIN_M1_PU_NUM                                               0xFF000000
#define MASK_PCIE0_APB_CSYSACK_SYNC_SEL_M1                                          0x400000
#define MASK_PCIE0_APB_CACTIVE_SYNC_SEL_M1                                          0x200000
#define MASK_PCIE0_APB_MAIN_M1_LP_FORCE                                             0x100000
#define MASK_PCIE0_APB_MAIN_M1_LP_EB                                                0x10000
#define MASK_PCIE0_APB_MAIN_M1_LP_NUM                                               0xFFFF
#define MASK_PCIE0_APB_MAIN_M2_PU_NUM                                               0xFF000000
#define MASK_PCIE0_APB_CSYSACK_SYNC_SEL_M2                                          0x400000
#define MASK_PCIE0_APB_CACTIVE_SYNC_SEL_M2                                          0x200000
#define MASK_PCIE0_APB_MAIN_M2_LP_FORCE                                             0x100000
#define MASK_PCIE0_APB_MAIN_M2_LP_EB                                                0x10000
#define MASK_PCIE0_APB_MAIN_M2_LP_NUM                                               0xFFFF
#define MASK_PCIE0_APB_MAIN_PU_NUM                                                  0xFF000000
#define MASK_PCIE0_APB_CSYSACK_SYNC_SEL_MAIN                                        0x400000
#define MASK_PCIE0_APB_CACTIVE_SYNC_SEL_MAIN                                        0x200000
#define MASK_PCIE0_APB_MAIN_LP_FORCE                                                0x100000
#define MASK_PCIE0_APB_CGM_MATRIX_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE0_APB_MAIN_LP_EB                                                   0x10000
#define MASK_PCIE0_APB_MAIN_LP_NUM                                                  0xFFFF
#define MASK_PCIE0_APB_MAIN_S0_PU_NUM                                               0xFF000000
#define MASK_PCIE0_APB_CSYSACK_SYNC_SEL_S0                                          0x400000
#define MASK_PCIE0_APB_CACTIVE_SYNC_SEL_S0                                          0x200000
#define MASK_PCIE0_APB_MAIN_S0_LP_FORCE                                             0x100000
#define MASK_PCIE0_APB_CGM_MTX_S0_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE0_APB_MAIN_S0_LP_EB                                                0x10000
#define MASK_PCIE0_APB_MAIN_S0_LP_NUM                                               0xFFFF
#define MASK_PCIE0_APB_MAIN_S1_PU_NUM                                               0xFF000000
#define MASK_PCIE0_APB_CSYSACK_SYNC_SEL_S1                                          0x400000
#define MASK_PCIE0_APB_CACTIVE_SYNC_SEL_S1                                          0x200000
#define MASK_PCIE0_APB_MAIN_S1_LP_FORCE                                             0x100000
#define MASK_PCIE0_APB_CGM_MTX_S1_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE0_APB_MAIN_S1_LP_EB                                                0x10000
#define MASK_PCIE0_APB_MAIN_S1_LP_NUM                                               0xFFFF
#define MASK_PCIE0_APB_MAIN_S2_PU_NUM                                               0xFF000000
#define MASK_PCIE0_APB_CSYSACK_SYNC_SEL_S2                                          0x400000
#define MASK_PCIE0_APB_CACTIVE_SYNC_SEL_S2                                          0x200000
#define MASK_PCIE0_APB_MAIN_S2_LP_FORCE                                             0x100000
#define MASK_PCIE0_APB_CGM_MTX_S2_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE0_APB_MAIN_S2_LP_EB                                                0x10000
#define MASK_PCIE0_APB_MAIN_S2_LP_NUM                                               0xFFFF
#define MASK_PCIE0_APB_MAIN_S3_PU_NUM                                               0xFF000000
#define MASK_PCIE0_APB_CSYSACK_SYNC_SEL_S3                                          0x400000
#define MASK_PCIE0_APB_CACTIVE_SYNC_SEL_S3                                          0x200000
#define MASK_PCIE0_APB_MAIN_S3_LP_FORCE                                             0x100000
#define MASK_PCIE0_APB_CGM_MTX_S3_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE0_APB_MAIN_S3_LP_EB                                                0x10000
#define MASK_PCIE0_APB_MAIN_S3_LP_NUM                                               0xFFFF
#define MASK_PCIE0_APB_MAIN_S4_PU_NUM                                               0xFF000000
#define MASK_PCIE0_APB_CSYSACK_SYNC_SEL_S4                                          0x400000
#define MASK_PCIE0_APB_CACTIVE_SYNC_SEL_S4                                          0x200000
#define MASK_PCIE0_APB_MAIN_S4_LP_FORCE                                             0x100000
#define MASK_PCIE0_APB_CGM_MTX_S4_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE0_APB_MAIN_S4_LP_EB                                                0x10000
#define MASK_PCIE0_APB_MAIN_S4_LP_NUM                                               0xFFFF
#define MASK_PCIE0_APB_ASYNC_BRG_DDR_PU_NUM                                         0xFF000000
#define MASK_PCIE0_APB_ASYNC_BRG_DDR_LP_EB                                          0x10000
#define MASK_PCIE0_APB_ASYNC_BRG_DDR_LP_NUM                                         0xFFFF
#define MASK_PCIE0_APB_ASYNC_BRG_IPA_PU_NUM                                         0xFF000000
#define MASK_PCIE0_APB_ASYNC_BRG_IPA_LP_EB                                          0x10000
#define MASK_PCIE0_APB_ASYNC_BRG_IPA_LP_NUM                                         0xFFFF
#define MASK_PCIE0_APB_PCIE_ACCESS_AON_BYPASS_LPC                                   0x40000000
#define MASK_PCIE0_APB_PCIE_ACCESS_AON_EN                                           0x20000000
#define MASK_PCIE0_APB_PCIE_ACCESS_IPA_BYPASS_LPC                                   0x10000000
#define MASK_PCIE0_APB_PCIE_ACCESS_IPA_EN                                           0x8000000
#define MASK_PCIE0_APB_AON_ACCESS_PCIE_MASK                                         0x4000000
#define MASK_PCIE0_APB_IPA_ACCESS_PCIE_MASK                                         0x2000000
#define MASK_PCIE0_APB_AON_ACCESS_PCIE                                              0x1000000
#define MASK_PCIE0_APB_IPA_ACCESS_PCIE                                              0x800000
#define MASK_PCIE0_APB_PCIE3_L2_AUTO_DPSLP_EN                                       0x400000
#define MASK_PCIE0_APB_PCIE3_L12_AUTO_DPSLP_EN                                      0x200000
#define MASK_PCIE0_APB_PCIE3_AUTO_LTSLP_EN                                          0x100000
#define MASK_PCIE0_APB_PERST_DSLP_MASK                                              0x80000
#define MASK_PCIE0_APB_PCIE_APB_FRC_OFF                                             0x40000
#define MASK_PCIE0_APB_PCIE_AUX_FRC_OFF                                             0x20000
#define MASK_PCIE0_APB_PCIE_AXI_FRC_OFF                                             0x10000
#define MASK_PCIE0_APB_PCIE_MTX_FREQ_LSLP_DFS_SEL                                   0x6000
#define MASK_PCIE0_APB_PCIE_MTX_FREQ_LSLP_DFS_EN                                    0x1000
#define MASK_PCIE0_APB_PCIE_MTX_FREQ_LSLP_DFS_MODE                                  0x0800
#define MASK_PCIE0_APB_PCIE_MTX_FREQ_DFS_MASTER_HW_EN                               0x07FC
#define MASK_PCIE0_APB_PCIE_MTX_FREQ_DFS_MODE                                       0x0002
#define MASK_PCIE0_APB_AXI_LP_CTRL_DISABLE                                          0x0001
#define MASK_PCIE0_APB_AWQOS_M2                                                     0xF00000
#define MASK_PCIE0_APB_ARQOS_M2                                                     0xF0000
#define MASK_PCIE0_APB_AWQOS_M1                                                     0xF000
#define MASK_PCIE0_APB_ARQOS_M1                                                     0x0F00
#define MASK_PCIE0_APB_AWQOS_M0                                                     0x00F0
#define MASK_PCIE0_APB_ARQOS_M0                                                     0x000F
#define MASK_PCIE0_APB_ARURGENCY_M2                                                 0x0C00
#define MASK_PCIE0_APB_AWURGENCY_M2                                                 0x0300
#define MASK_PCIE0_APB_ARURGENCY_M1                                                 0x00C0
#define MASK_PCIE0_APB_AWURGENCY_M1                                                 0x0030
#define MASK_PCIE0_APB_ARURGENCY_M0                                                 0x000C
#define MASK_PCIE0_APB_AWURGENCY_M0                                                 0x0003
#define MASK_PCIE0_APB_IMTX_M2_AXI_FREQ_ALLOW                                       0x0F00
#define MASK_PCIE0_APB_IMTX_M1_AXI_FREQ_ALLOW                                       0x00F0
#define MASK_PCIE0_APB_IMTX_M0_AXI_FREQ_ALLOW                                       0x000F
#define MASK_PCIE0_APB_IMTX_M2_AXI_FREQ_LSLP_ALLOW                                  0x0F00
#define MASK_PCIE0_APB_IMTX_M1_AXI_FREQ_LSLP_ALLOW                                  0x00F0
#define MASK_PCIE0_APB_IMTX_M0_AXI_FREQ_LSLP_ALLOW                                  0x000F
#define MASK_PCIE0_APB_IPA_BRIDGE_TRANS_IDLE                                        0x0008
#define MASK_PCIE0_APB_IPA_BRIDGE_AXI_DETECTOR_OVERFLOW                             0x0004
#define MASK_PCIE0_APB_DDR_BRIDGE_TRANS_IDLE                                        0x0002
#define MASK_PCIE0_APB_DDR_BRIDGE_AXI_DETECTOR_OVERFLOW                             0x0001
#define MASK_PCIE0_APB_AON2PCIE_BRIDGE_DEBUG_SIGNAL_R                               0xFFFFFFFF
#define MASK_PCIE0_APB_IPA2PCIE_BRIDGE_DEBUG_SIGNAL_R                               0xFFFFFFFF
#define MASK_PCIE0_APB_DDR_BRIDGE_DEBUG_SIGNAL_W                                    0xFFFFFFFF
#define MASK_PCIE0_APB_IPA_BRIDGE_DEBUG_SIGNAL_W                                    0xFFFFFFFF
#define MASK_PCIE0_APB_G3_CFG_INT_DISABLE                                           0x1000000
#define MASK_PCIE0_APB_G3_CFG_PCIE_CAP_INT_MSG_NUM                                  0xF80000
#define MASK_PCIE0_APB_G3_CFG_AER_INT_MSG_NUM                                       0x7C000
#define MASK_PCIE0_APB_G3_CFG_PWR_IND                                               0x3000
#define MASK_PCIE0_APB_G3_CFG_ATTEN_IND                                             0x0C00
#define MASK_PCIE0_APB_G3_CFG_PWR_CTRLER_CTRL                                       0x0200
#define MASK_PCIE0_APB_G3_CFG_BUS_MASTER_EN                                         0x0100
#define MASK_PCIE0_APB_G3_PCIE_DBG_SIGNAL                                           0x00FF
#define MASK_PCIE0_APB_APB_PERI_FRC_ON                                              0x0008
#define MASK_PCIE0_APB_APB_PERI_FRC_SLP                                             0x0004
#define MASK_PCIE0_APB_S2_FRC_LSLP                                                  0x0002
#define MASK_PCIE0_APB_MST0_FRC_LSLP                                                0x0001
#define MASK_PCIE0_APB_CGM_BUSY_LPC_APB_MASK                                        0x0080
#define MASK_PCIE0_APB_CGM_BUSY_LPC_SAXI_MASK                                       0x0040
#define MASK_PCIE0_APB_PCIE_L12_AXI_CGM_MASK                                        0x0020
#define MASK_PCIE0_APB_PCIE_L2_AXI_CGM_MASK                                         0x0010
#define MASK_PCIE0_APB_PERST_AUX_CGM_MASK                                           0x0008
#define MASK_PCIE0_APB_PCIE_APB_AUTO_GATE_EN                                        0x0004
#define MASK_PCIE0_APB_PCIE_AXI_AUTO_GATE_EN                                        0x0002
#define MASK_PCIE0_APB_PCIE_AUX_AUTO_GATE_EN                                        0x0001
#define MASK_PCIE0_APB_PCIE_APB_CLK_EB                                              0x0002
#define MASK_PCIE0_APB_PCIE_AXI_CLK_EB                                              0x0001
#define MASK_PCIE0_APB_DUMMY_REG_RST_HIGH                                           0xFFFF0000
#define MASK_PCIE0_APB_DUMMY_REG_RST_LOW                                            0xFFFF
#define MASK_PCIE0_APB_DUMMY_REG_RO                                                 0xFFFFFFFF
#define MASK_PCIE0_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S0                              0x800000
#define MASK_PCIE0_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S0                            0x400000
#define MASK_PCIE0_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S1                              0x200000
#define MASK_PCIE0_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S1                            0x100000
#define MASK_PCIE0_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S2                              0x80000
#define MASK_PCIE0_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S2                            0x40000
#define MASK_PCIE0_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S3                              0x20000
#define MASK_PCIE0_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S3                            0x10000
#define MASK_PCIE0_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S4                              0x8000
#define MASK_PCIE0_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S4                            0x4000
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_M1_EN                                0x2000
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_M2_EN                                0x0800
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_S0_EN                                0x0200
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_S1_EN                                0x0100
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_S2_EN                                0x0080
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_S3_EN                                0x0040
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_S4_EN                                0x0020
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_S3_AON_MAIN_M9_EN                    0x0010
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_S3_AB_EN                             0x0008
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_S2_IPA_PCIE_ETH_MERGE_M1_EN          0x0004
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_S2_AB_EN                             0x0002
#define MASK_PCIE0_APB_EARLY_WAKEUP_PCIE0_MAIN_MAIN_EN                              0x0001
#define MASK_PCIE1_APB_PCIE_ANLG_SOFT_RST                                           0x0080
#define MASK_PCIE1_APB_NIC400_CFG_SOFT_RST                                          0x0040
#define MASK_PCIE1_APB_PCIE3_SOFT_RST                                               0x0020
#define MASK_PCIE1_APB_PCIE3_PHY_EB                                                 0x0400
#define MASK_PCIE1_APB_NIC400_CFG_EB                                                0x0200
#define MASK_PCIE1_APB_NIC400_TRANSMON_EB                                           0x0100
#define MASK_PCIE1_APB_PCIE3_EB                                                     0x0080
#define MASK_PCIE1_APB_PCIE3_AUX_EB                                                 0x0040
#define MASK_PCIE1_APB_G3_APP_BUS_NUM                                               0xFF000000
#define MASK_PCIE1_APB_G3_APP_DEV_NUM                                               0xF80000
#define MASK_PCIE1_APB_G3_APP_HOLD_PHY_RST                                          0x40000
#define MASK_PCIE1_APB_G3_SLV_WMISC_INFO_SILENTDROP                                 0x20000
#define MASK_PCIE1_APB_G3_SLV_WMISC_INFO_EP                                         0x10000
#define MASK_PCIE1_APB_G3_IPA_CTL_PCIE_REG                                          0xFF00
#define MASK_PCIE1_APB_MSI2IPA_SEL                                                  0x0080
#define MASK_PCIE1_APB_G3_APP_RAS_DES_SD_HOLD_LTSSM                                 0x0040
#define MASK_PCIE1_APB_G3_APP_RAS_DES_TBA_CTRL                                      0x0030
#define MASK_PCIE1_APB_G3_APP_L1_PWR_OFF_EN                                         0x0008
#define MASK_PCIE1_APB_G3_APP_XFER_PENDING                                          0x0004
#define MASK_PCIE1_APB_G3_DBG_TABLE                                                 0x0002
#define MASK_PCIE1_APB_G3_DBG_PBA                                                   0x0001
#define MASK_PCIE1_APB_MAIN_M0_PU_NUM                                               0xFF000000
#define MASK_PCIE1_APB_CSYSACK_SYNC_SEL_M0                                          0x400000
#define MASK_PCIE1_APB_CACTIVE_SYNC_SEL_M0                                          0x200000
#define MASK_PCIE1_APB_MAIN_M0_LP_FORCE                                             0x100000
#define MASK_PCIE1_APB_MAIN_M0_LP_EB                                                0x10000
#define MASK_PCIE1_APB_MAIN_M0_LP_NUM                                               0xFFFF
#define MASK_PCIE1_APB_MAIN_M1_PU_NUM                                               0xFF000000
#define MASK_PCIE1_APB_CSYSACK_SYNC_SEL_M1                                          0x400000
#define MASK_PCIE1_APB_CACTIVE_SYNC_SEL_M1                                          0x200000
#define MASK_PCIE1_APB_MAIN_M1_LP_FORCE                                             0x100000
#define MASK_PCIE1_APB_MAIN_M1_LP_EB                                                0x10000
#define MASK_PCIE1_APB_MAIN_M1_LP_NUM                                               0xFFFF
#define MASK_PCIE1_APB_MAIN_M2_PU_NUM                                               0xFF000000
#define MASK_PCIE1_APB_CSYSACK_SYNC_SEL_M2                                          0x400000
#define MASK_PCIE1_APB_CACTIVE_SYNC_SEL_M2                                          0x200000
#define MASK_PCIE1_APB_MAIN_M2_LP_FORCE                                             0x100000
#define MASK_PCIE1_APB_MAIN_M2_LP_EB                                                0x10000
#define MASK_PCIE1_APB_MAIN_M2_LP_NUM                                               0xFFFF
#define MASK_PCIE1_APB_MAIN_PU_NUM                                                  0xFF000000
#define MASK_PCIE1_APB_CSYSACK_SYNC_SEL_MAIN                                        0x400000
#define MASK_PCIE1_APB_CACTIVE_SYNC_SEL_MAIN                                        0x200000
#define MASK_PCIE1_APB_MAIN_LP_FORCE                                                0x100000
#define MASK_PCIE1_APB_CGM_MATRIX_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE1_APB_MAIN_LP_EB                                                   0x10000
#define MASK_PCIE1_APB_MAIN_LP_NUM                                                  0xFFFF
#define MASK_PCIE1_APB_MAIN_S0_PU_NUM                                               0xFF000000
#define MASK_PCIE1_APB_CSYSACK_SYNC_SEL_S0                                          0x400000
#define MASK_PCIE1_APB_CACTIVE_SYNC_SEL_S0                                          0x200000
#define MASK_PCIE1_APB_MAIN_S0_LP_FORCE                                             0x100000
#define MASK_PCIE1_APB_CGM_MTX_S0_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE1_APB_MAIN_S0_LP_EB                                                0x10000
#define MASK_PCIE1_APB_MAIN_S0_LP_NUM                                               0xFFFF
#define MASK_PCIE1_APB_MAIN_S1_PU_NUM                                               0xFF000000
#define MASK_PCIE1_APB_CSYSACK_SYNC_SEL_S1                                          0x400000
#define MASK_PCIE1_APB_CACTIVE_SYNC_SEL_S1                                          0x200000
#define MASK_PCIE1_APB_MAIN_S1_LP_FORCE                                             0x100000
#define MASK_PCIE1_APB_CGM_MTX_S1_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE1_APB_MAIN_S1_LP_EB                                                0x10000
#define MASK_PCIE1_APB_MAIN_S1_LP_NUM                                               0xFFFF
#define MASK_PCIE1_APB_MAIN_S2_PU_NUM                                               0xFF000000
#define MASK_PCIE1_APB_CSYSACK_SYNC_SEL_S2                                          0x400000
#define MASK_PCIE1_APB_CACTIVE_SYNC_SEL_S2                                          0x200000
#define MASK_PCIE1_APB_MAIN_S2_LP_FORCE                                             0x100000
#define MASK_PCIE1_APB_CGM_MTX_S2_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE1_APB_MAIN_S2_LP_EB                                                0x10000
#define MASK_PCIE1_APB_MAIN_S2_LP_NUM                                               0xFFFF
#define MASK_PCIE1_APB_MAIN_S3_PU_NUM                                               0xFF000000
#define MASK_PCIE1_APB_CSYSACK_SYNC_SEL_S3                                          0x400000
#define MASK_PCIE1_APB_CACTIVE_SYNC_SEL_S3                                          0x200000
#define MASK_PCIE1_APB_MAIN_S3_LP_FORCE                                             0x100000
#define MASK_PCIE1_APB_CGM_MTX_S3_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE1_APB_MAIN_S3_LP_EB                                                0x10000
#define MASK_PCIE1_APB_MAIN_S3_LP_NUM                                               0xFFFF
#define MASK_PCIE1_APB_MAIN_S4_PU_NUM                                               0xFF000000
#define MASK_PCIE1_APB_CSYSACK_SYNC_SEL_S4                                          0x400000
#define MASK_PCIE1_APB_CACTIVE_SYNC_SEL_S4                                          0x200000
#define MASK_PCIE1_APB_MAIN_S4_LP_FORCE                                             0x100000
#define MASK_PCIE1_APB_CGM_MTX_S4_AUTO_GATE_EN                                      0x20000
#define MASK_PCIE1_APB_MAIN_S4_LP_EB                                                0x10000
#define MASK_PCIE1_APB_MAIN_S4_LP_NUM                                               0xFFFF
#define MASK_PCIE1_APB_ASYNC_BRG_DDR_PU_NUM                                         0xFF000000
#define MASK_PCIE1_APB_ASYNC_BRG_DDR_LP_EB                                          0x10000
#define MASK_PCIE1_APB_ASYNC_BRG_DDR_LP_NUM                                         0xFFFF
#define MASK_PCIE1_APB_ASYNC_BRG_IPA_PU_NUM                                         0xFF000000
#define MASK_PCIE1_APB_ASYNC_BRG_IPA_LP_EB                                          0x10000
#define MASK_PCIE1_APB_ASYNC_BRG_IPA_LP_NUM                                         0xFFFF
#define MASK_PCIE1_APB_PCIE_ACCESS_AON_BYPASS_LPC                                   0x40000000
#define MASK_PCIE1_APB_PCIE_ACCESS_AON_EN                                           0x20000000
#define MASK_PCIE1_APB_PCIE_ACCESS_IPA_BYPASS_LPC                                   0x10000000
#define MASK_PCIE1_APB_PCIE_ACCESS_IPA_EN                                           0x8000000
#define MASK_PCIE1_APB_AON_ACCESS_PCIE_MASK                                         0x4000000
#define MASK_PCIE1_APB_IPA_ACCESS_PCIE_MASK                                         0x2000000
#define MASK_PCIE1_APB_AON_ACCESS_PCIE                                              0x1000000
#define MASK_PCIE1_APB_IPA_ACCESS_PCIE                                              0x800000
#define MASK_PCIE1_APB_PCIE3_L2_AUTO_DPSLP_EN                                       0x400000
#define MASK_PCIE1_APB_PCIE3_L12_AUTO_DPSLP_EN                                      0x200000
#define MASK_PCIE1_APB_PCIE3_AUTO_LTSLP_EN                                          0x100000
#define MASK_PCIE1_APB_PERST_DSLP_MASK                                              0x80000
#define MASK_PCIE1_APB_PCIE_APB_FRC_OFF                                             0x40000
#define MASK_PCIE1_APB_PCIE_AUX_FRC_OFF                                             0x20000
#define MASK_PCIE1_APB_PCIE_AXI_FRC_OFF                                             0x10000
#define MASK_PCIE1_APB_PCIE_MTX_FREQ_LSLP_DFS_SEL                                   0x6000
#define MASK_PCIE1_APB_PCIE_MTX_FREQ_LSLP_DFS_EN                                    0x1000
#define MASK_PCIE1_APB_PCIE_MTX_FREQ_LSLP_DFS_MODE                                  0x0800
#define MASK_PCIE1_APB_PCIE_MTX_FREQ_DFS_MASTER_HW_EN                               0x07FC
#define MASK_PCIE1_APB_PCIE_MTX_FREQ_DFS_MODE                                       0x0002
#define MASK_PCIE1_APB_AXI_LP_CTRL_DISABLE                                          0x0001
#define MASK_PCIE1_APB_AWQOS_M2                                                     0xF00000
#define MASK_PCIE1_APB_ARQOS_M2                                                     0xF0000
#define MASK_PCIE1_APB_AWQOS_M1                                                     0xF000
#define MASK_PCIE1_APB_ARQOS_M1                                                     0x0F00
#define MASK_PCIE1_APB_AWQOS_M0                                                     0x00F0
#define MASK_PCIE1_APB_ARQOS_M0                                                     0x000F
#define MASK_PCIE1_APB_ARURGENCY_M2                                                 0x0C00
#define MASK_PCIE1_APB_AWURGENCY_M2                                                 0x0300
#define MASK_PCIE1_APB_ARURGENCY_M1                                                 0x00C0
#define MASK_PCIE1_APB_AWURGENCY_M1                                                 0x0030
#define MASK_PCIE1_APB_ARURGENCY_M0                                                 0x000C
#define MASK_PCIE1_APB_AWURGENCY_M0                                                 0x0003
#define MASK_PCIE1_APB_IMTX_M2_AXI_FREQ_ALLOW                                       0x0F00
#define MASK_PCIE1_APB_IMTX_M1_AXI_FREQ_ALLOW                                       0x00F0
#define MASK_PCIE1_APB_IMTX_M0_AXI_FREQ_ALLOW                                       0x000F
#define MASK_PCIE1_APB_IMTX_M2_AXI_FREQ_LSLP_ALLOW                                  0x0F00
#define MASK_PCIE1_APB_IMTX_M1_AXI_FREQ_LSLP_ALLOW                                  0x00F0
#define MASK_PCIE1_APB_IMTX_M0_AXI_FREQ_LSLP_ALLOW                                  0x000F
#define MASK_PCIE1_APB_IPA_BRIDGE_TRANS_IDLE                                        0x0008
#define MASK_PCIE1_APB_IPA_BRIDGE_AXI_DETECTOR_OVERFLOW                             0x0004
#define MASK_PCIE1_APB_DDR_BRIDGE_TRANS_IDLE                                        0x0002
#define MASK_PCIE1_APB_DDR_BRIDGE_AXI_DETECTOR_OVERFLOW                             0x0001
#define MASK_PCIE1_APB_AON2PCIE_BRIDGE_DEBUG_SIGNAL_R                               0xFFFFFFFF
#define MASK_PCIE1_APB_IPA2PCIE_BRIDGE_DEBUG_SIGNAL_R                               0xFFFFFFFF
#define MASK_PCIE1_APB_DDR_BRIDGE_DEBUG_SIGNAL_W                                    0xFFFFFFFF
#define MASK_PCIE1_APB_IPA_BRIDGE_DEBUG_SIGNAL_W                                    0xFFFFFFFF
#define MASK_PCIE1_APB_G3_CFG_INT_DISABLE                                           0x1000000
#define MASK_PCIE1_APB_G3_CFG_PCIE_CAP_INT_MSG_NUM                                  0xF80000
#define MASK_PCIE1_APB_G3_CFG_AER_INT_MSG_NUM                                       0x7C000
#define MASK_PCIE1_APB_G3_CFG_PWR_IND                                               0x3000
#define MASK_PCIE1_APB_G3_CFG_ATTEN_IND                                             0x0C00
#define MASK_PCIE1_APB_G3_CFG_PWR_CTRLER_CTRL                                       0x0200
#define MASK_PCIE1_APB_G3_CFG_BUS_MASTER_EN                                         0x0100
#define MASK_PCIE1_APB_G3_PCIE_DBG_SIGNAL                                           0x00FF
#define MASK_PCIE1_APB_APB_PERI_FRC_ON                                              0x0008
#define MASK_PCIE1_APB_APB_PERI_FRC_SLP                                             0x0004
#define MASK_PCIE1_APB_S2_FRC_LSLP                                                  0x0002
#define MASK_PCIE1_APB_MST0_FRC_LSLP                                                0x0001
#define MASK_PCIE1_APB_CGM_BUSY_LPC_APB_MASK                                        0x0080
#define MASK_PCIE1_APB_CGM_BUSY_LPC_SAXI_MASK                                       0x0040
#define MASK_PCIE1_APB_PCIE_L12_AXI_CGM_MASK                                        0x0020
#define MASK_PCIE1_APB_PCIE_L2_AXI_CGM_MASK                                         0x0010
#define MASK_PCIE1_APB_PERST_AUX_CGM_MASK                                           0x0008
#define MASK_PCIE1_APB_PCIE_APB_AUTO_GATE_EN                                        0x0004
#define MASK_PCIE1_APB_PCIE_AXI_AUTO_GATE_EN                                        0x0002
#define MASK_PCIE1_APB_PCIE_AUX_AUTO_GATE_EN                                        0x0001
#define MASK_PCIE1_APB_PCIE_APB_CLK_EB                                              0x0002
#define MASK_PCIE1_APB_PCIE_AXI_CLK_EB                                              0x0001
#define MASK_PCIE1_APB_DUMMY_REG_RST_HIGH                                           0xFFFF0000
#define MASK_PCIE1_APB_DUMMY_REG_RST_LOW                                            0xFFFF
#define MASK_PCIE1_APB_DUMMY_REG_RO                                                 0xFFFFFFFF
#define MASK_PCIE1_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S0                              0x200000
#define MASK_PCIE1_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S0                            0x100000
#define MASK_PCIE1_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S1                              0x80000
#define MASK_PCIE1_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S1                            0x40000
#define MASK_PCIE1_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S2                              0x20000
#define MASK_PCIE1_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S2                            0x10000
#define MASK_PCIE1_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S3                              0x8000
#define MASK_PCIE1_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S3                            0x4000
#define MASK_PCIE1_APB_EARLY_WAKEUP_EN_MTX_PCIE_AXI_S4                              0x2000
#define MASK_PCIE1_APB_LPC_STAT_SYNC_SEL_MTX_PCIE_AXI_S4                            0x1000
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_M1_EN                                0x0800
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_M2_EN                                0x0400
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_S0_EN                                0x0200
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_S1_EN                                0x0100
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_S2_EN                                0x0080
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_S3_EN                                0x0040
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_S4_EN                                0x0020
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_S3_AON_MAIN_M10_EN                   0x0010
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_S3_AB_EN                             0x0008
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_S2_IPA_PCIE_ETH_MERGE_M1_EN          0x0004
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_S2_AB_EN                             0x0002
#define MASK_PCIE1_APB_EARLY_WAKEUP_PCIE1_MAIN_MAIN_EN                              0x0001

#endif /* __DT_BINDINGS_SPRD_UIS8520_MASK_H */
