//AnamariaH
//13.05.08
//Parameters in register


csl_register r1{
   csl_parameter w(4); //32 bit
 
   r1(){
   set_width(w);
   set_type(register);
   }
};
csl_unit u{
   csl_signal rst,en,clk,data(16);
   r1 #(8) reg1(.reset_(rst),.enable(en),.clock(clk),.reg_out(data),.reg_in(data));
   u(){
   reg1.override_parameter(w,16);
   }
};