HelpInfo,E:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:SlowFast
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of qbar[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SlowFast.srr(41);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/41||DFF_bus4.v(29);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\DFF_bus4.v'/linenumber/29
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SlowFast|Aclk which controls 13 sequential elements including toggleDFF.qbar. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(128);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/128||dff.v(28);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\dff.v'/linenumber/28
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SlowFast|Bclk which controls 5 sequential elements including temp0_syncDFF_1.q. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(129);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/129||dff.v(28);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\dff.v'/linenumber/28
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SlowFast|Aclk with period 10.00ns. Please declare a user-defined clock on object "p:Aclk"||SlowFast.srr(255);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/255||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SlowFast|Bclk with period 10.00ns. Please declare a user-defined clock on object "p:Bclk"||SlowFast.srr(256);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/256||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||SlowFast.srr(272);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/272||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||SlowFast.srr(274);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/274||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||SlowFast.srr(290);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/290||null;null
Implementation;Compile;RootName:SlowFast
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||SlowFast_compile_log.rpt;liberoaction://open_report/file/SlowFast_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:SlowFast
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||SlowFast_placeroute_log.rpt;liberoaction://open_report/file/SlowFast_placeroute_log.rpt||(null);(null)
