--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CMDE_moteurs.twx CMDE_moteurs.ncd -o CMDE_moteurs.twr
CMDE_moteurs.pcf -ucf constraints.ucf

Design file:              CMDE_moteurs.ncd
Physical constraint file: CMDE_moteurs.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sclk        |    0.924(R)|    0.352(R)|clk_BUFGP         |   0.000|
simo        |    0.995(R)|    0.295(R)|clk_BUFGP         |   0.000|
ssel        |    0.551(R)|    0.651(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock reset
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
H3H2H1_L<0> |   -2.401(R)|    5.897(R)|reset_IBUF        |   0.000|
H3H2H1_L<1> |   -1.588(R)|    5.332(R)|reset_IBUF        |   0.000|
H3H2H1_L<2> |   -1.237(R)|    5.617(R)|reset_IBUF        |   0.000|
H3H2H1_R<0> |   -1.397(R)|    5.510(R)|reset_IBUF        |   0.000|
H3H2H1_R<1> |   -2.283(R)|    6.436(R)|reset_IBUF        |   0.000|
H3H2H1_R<2> |   -2.667(R)|    6.336(R)|reset_IBUF        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
Test_PWM_L   |   10.190(R)|clk_BUFGP         |   0.000|
Test_PWM_R   |   11.272(R)|clk_BUFGP         |   0.000|
test_data<0> |    9.903(R)|clk_BUFGP         |   0.000|
test_data<1> |    9.748(R)|clk_BUFGP         |   0.000|
test_data<2> |    9.939(R)|clk_BUFGP         |   0.000|
test_data<3> |    9.987(R)|clk_BUFGP         |   0.000|
test_data<4> |   10.073(R)|clk_BUFGP         |   0.000|
test_data<5> |    9.941(R)|clk_BUFGP         |   0.000|
test_data<6> |    9.939(R)|clk_BUFGP         |   0.000|
test_data<7> |    9.588(R)|clk_BUFGP         |   0.000|
test_data<8> |   10.067(R)|clk_BUFGP         |   0.000|
test_data<9> |   11.327(R)|clk_BUFGP         |   0.000|
test_data<10>|   10.757(R)|clk_BUFGP         |   0.000|
test_data<11>|   10.120(R)|clk_BUFGP         |   0.000|
test_data<12>|    9.109(R)|clk_BUFGP         |   0.000|
test_data<13>|    9.368(R)|clk_BUFGP         |   0.000|
test_data<14>|    8.749(R)|clk_BUFGP         |   0.000|
test_data<15>|    8.394(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock reset to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
th1_L       |   13.567(R)|reset_IBUF        |   0.000|
th1_R       |   13.566(R)|reset_IBUF        |   0.000|
th2_L       |   13.567(R)|reset_IBUF        |   0.000|
th2_R       |   13.566(R)|reset_IBUF        |   0.000|
th3_L       |   13.566(R)|reset_IBUF        |   0.000|
th3_R       |   13.567(R)|reset_IBUF        |   0.000|
tl1_L       |   13.567(R)|reset_IBUF        |   0.000|
tl1_R       |   13.567(R)|reset_IBUF        |   0.000|
tl2_L       |   13.566(R)|reset_IBUF        |   0.000|
tl2_R       |   13.566(R)|reset_IBUF        |   0.000|
tl3_L       |   13.567(R)|reset_IBUF        |   0.000|
tl3_R       |   13.566(R)|reset_IBUF        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.321|         |         |         |
reset          |    7.085|    7.085|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.487|         |         |         |
reset          |    2.565|    2.565|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
simo           |simo_out       |    7.427|
---------------+---------------+---------+


Analysis completed Fri Jan 24 09:20:14 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



