xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../dsed_audio.srcs/sources_1/ip/clk_12Mhz"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../dsed_audio.srcs/sources_1/ip/clk_12Mhz"
clk_12Mhz_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../dsed_audio.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_sim_netlist.vhdl,incdir="../../../../dsed_audio.srcs/sources_1/ip/clk_12Mhz"
glbl.v,Verilog,xil_defaultlib,glbl.v
