0.6
2019.2
Nov  6 2019
21:57:16
C:/Vivado_project/JOB_projects/FIFO_dp_ram/FIFO_dp_ram.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Vivado_project/JOB_projects/FIFO_dp_ram/FIFO_dp_ram.srcs/sim_1/new/fifo_dp_ram_tb.v,1675093770,verilog,,,,fifo_dp_ram_tb,,,,,,,,
C:/Vivado_project/JOB_projects/FIFO_dp_ram/FIFO_dp_ram.srcs/sources_1/new/fifo_dp_ram.v,1675093714,verilog,,C:/Vivado_project/JOB_projects/FIFO_dp_ram/FIFO_dp_ram.srcs/sim_1/new/fifo_dp_ram_tb.v,,fifo_dp_ram,,,,,,,,
