$date
  Sun Nov 27 17:00:41 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_fsm $end
$var reg 1 ! ent_clk $end
$var reg 1 " ent_clk_enable $end
$var reg 1 # ent_x $end
$var reg 8 $ sai_z0[0:7] $end
$scope module dut $end
$var reg 1 % clk_fsm $end
$var reg 1 & x $end
$var reg 8 ' z0[0:7] $end
$comment ps is not handled $end
$comment ns is not handled $end
$var reg 3 ( y[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b01111111 $
0%
0&
b01111111 '
b000 (
#10000000
1!
b10111111 $
1%
b10111111 '
b001 (
#20000000
0!
0%
#30000000
1!
b11011111 $
1%
b11011111 '
b010 (
#40000000
0!
0%
#50000000
1!
b01111111 $
1%
b01111111 '
b000 (
#60000000
0!
0%
#70000000
1!
b10111111 $
1%
b10111111 '
b001 (
#80000000
0!
0%
#90000000
1!
b11011111 $
1%
b11011111 '
b010 (
#100000000
0!
0%
#110000000
1!
b01111111 $
1%
b01111111 '
b000 (
#120000000
0!
0%
#130000000
1!
b10111111 $
1%
b10111111 '
b001 (
#140000000
0!
0%
#150000000
1!
b11011111 $
1%
b11011111 '
b010 (
#160000000
0!
0%
#170000000
1!
b01111111 $
1%
b01111111 '
b000 (
#180000000
0!
0%
#190000000
1!
b10111111 $
1%
b10111111 '
b001 (
#200000000
0!
0%
#210000000
1!
b11011111 $
1%
b11011111 '
b010 (
#220000000
0!
0%
#230000000
1!
b01111111 $
1%
b01111111 '
b000 (
#240000000
0!
1#
0%
1&
#250000000
1!
1%
#260000000
0!
0%
#270000000
1!
1%
#280000000
0!
0%
#290000000
1!
1%
#300000000
0!
0%
#310000000
1!
1%
#320000000
0!
0%
#330000000
1!
1%
#340000000
0!
0%
#350000000
1!
1%
#360000000
0!
0%
#370000000
1!
1%
#380000000
0!
0%
#390000000
1!
1%
#400000000
0!
0"
0%
#410000000
