#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13d716650 .scope module, "rgst_tb" "rgst_tb" 2 124;
 .timescale -9 -9;
P_0x600000008100 .param/l "CLK_PERIOD" 1 2 150, +C4<00000000000000000000000001100100>;
P_0x600000008140 .param/l "RST_DURATION" 1 2 156, +C4<00000000000000000000000000011001>;
P_0x600000008180 .param/l "RUNNING_CYCLES" 1 2 150, +C4<00000000000000000000000000000100>;
P_0x6000000081c0 .param/l "width" 1 2 126, +C4<00000000000000000000000000001000>;
v0x600000e0efd0_0 .var "clk", 0 0;
v0x600000e0f060_0 .var "data_in", 7 0;
v0x600000e0f0f0_0 .net "data_out", 7 0, L_0x600000d0a080;  1 drivers
v0x600000e0f180_0 .var "left_shift_enable", 0 0;
v0x600000e0f210_0 .var "left_shift_value", 0 0;
v0x600000e0f2a0_0 .var "load", 0 0;
v0x600000e0f330_0 .var "load_enable", 0 0;
v0x600000e0f3c0_0 .var "reset", 0 0;
v0x600000e0f450_0 .var "right_shift_enable", 0 0;
v0x600000e0f4e0_0 .var "right_shift_value", 0 0;
E_0x600002900f80 .event posedge, v0x600000e0af40_0;
S_0x13d715a80 .scope module, "dut" "rgst" 2 137, 2 3 0, S_0x13d716650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "left_shift_enable";
    .port_info 6 /INPUT 1 "left_shift_value";
    .port_info 7 /INPUT 1 "right_shift_enable";
    .port_info 8 /INPUT 1 "right_shift_value";
    .port_info 9 /OUTPUT 8 "data_out";
P_0x600002900fc0 .param/l "width" 0 2 4, +C4<00000000000000000000000000001000>;
L_0x60000170e4c0 .functor NOT 1, v0x600000e0f330_0, C4<0>, C4<0>, C4<0>;
L_0x60000170e530 .functor OR 1, v0x600000e0f180_0, v0x600000e0f450_0, C4<0>, C4<0>;
L_0x60000170e5a0 .functor AND 1, L_0x60000170e4c0, L_0x60000170e530, C4<1>, C4<1>;
L_0x60000170e610 .functor OR 1, v0x600000e0f330_0, v0x600000e0f180_0, C4<0>, C4<0>;
v0x600000e0e6d0_0 .net *"_ivl_74", 0 0, L_0x60000170e4c0;  1 drivers
v0x600000e0e760_0 .net *"_ivl_76", 0 0, L_0x60000170e530;  1 drivers
v0x600000e0e7f0_0 .net *"_ivl_78", 0 0, L_0x60000170e5a0;  1 drivers
v0x600000e0e880_0 .net *"_ivl_83", 0 0, L_0x60000170e610;  1 drivers
v0x600000e0e910_0 .net "clk", 0 0, v0x600000e0efd0_0;  1 drivers
v0x600000e0e9a0_0 .net "data_in", 7 0, v0x600000e0f060_0;  1 drivers
v0x600000e0ea30_0 .net "data_interm", 7 0, L_0x600000d0a440;  1 drivers
v0x600000e0eac0_0 .net "data_out", 7 0, L_0x600000d0a080;  alias, 1 drivers
v0x600000e0eb50_0 .net "left_shift_enable", 0 0, v0x600000e0f180_0;  1 drivers
v0x600000e0ebe0_0 .net "left_shift_value", 0 0, v0x600000e0f210_0;  1 drivers
v0x600000e0ec70_0 .net "load", 0 0, v0x600000e0f2a0_0;  1 drivers
v0x600000e0ed00_0 .net "load_enable", 0 0, v0x600000e0f330_0;  1 drivers
v0x600000e0ed90_0 .net "reset", 0 0, v0x600000e0f3c0_0;  1 drivers
v0x600000e0ee20_0 .net "right_shift_enable", 0 0, v0x600000e0f450_0;  1 drivers
v0x600000e0eeb0_0 .net "right_shift_value", 0 0, v0x600000e0f4e0_0;  1 drivers
v0x600000e0ef40_0 .net "selector_mux", 1 0, L_0x600000d0a4e0;  1 drivers
L_0x600000d088c0 .part L_0x600000d0a440, 0, 1;
L_0x600000d08780 .part L_0x600000d0a080, 1, 1;
L_0x600000d08820 .part v0x600000e0f060_0, 0, 1;
L_0x600000d08640 .part L_0x600000d0a080, 0, 1;
L_0x600000d08500 .part L_0x600000d0a440, 1, 1;
L_0x600000d083c0 .part L_0x600000d0a080, 0, 1;
L_0x600000d08460 .part L_0x600000d0a080, 2, 1;
L_0x600000d08280 .part v0x600000e0f060_0, 1, 1;
L_0x600000d08320 .part L_0x600000d0a080, 1, 1;
L_0x600000d081e0 .part L_0x600000d0a440, 2, 1;
L_0x600000d08b40 .part L_0x600000d0a080, 1, 1;
L_0x600000d08be0 .part L_0x600000d0a080, 3, 1;
L_0x600000d08c80 .part v0x600000e0f060_0, 2, 1;
L_0x600000d08d20 .part L_0x600000d0a080, 2, 1;
L_0x600000d08e60 .part L_0x600000d0a440, 3, 1;
L_0x600000d08fa0 .part L_0x600000d0a080, 2, 1;
L_0x600000d09040 .part L_0x600000d0a080, 4, 1;
L_0x600000d090e0 .part v0x600000e0f060_0, 3, 1;
L_0x600000d09180 .part L_0x600000d0a080, 3, 1;
L_0x600000d09360 .part L_0x600000d0a440, 4, 1;
L_0x600000d094a0 .part L_0x600000d0a080, 3, 1;
L_0x600000d09220 .part L_0x600000d0a080, 5, 1;
L_0x600000d09540 .part v0x600000e0f060_0, 4, 1;
L_0x600000d095e0 .part L_0x600000d0a080, 4, 1;
L_0x600000d09720 .part L_0x600000d0a440, 5, 1;
L_0x600000d09860 .part L_0x600000d0a080, 4, 1;
L_0x600000d09900 .part L_0x600000d0a080, 6, 1;
L_0x600000d099a0 .part v0x600000e0f060_0, 5, 1;
L_0x600000d09a40 .part L_0x600000d0a080, 5, 1;
L_0x600000d09b80 .part L_0x600000d0a440, 6, 1;
L_0x600000d09cc0 .part L_0x600000d0a080, 5, 1;
L_0x600000d09d60 .part L_0x600000d0a080, 7, 1;
L_0x600000d09e00 .part v0x600000e0f060_0, 6, 1;
L_0x600000d09ea0 .part L_0x600000d0a080, 6, 1;
L_0x600000d09fe0 .part L_0x600000d0a440, 7, 1;
LS_0x600000d0a080_0_0 .concat8 [ 1 1 1 1], v0x600000e086c0_0, v0x600000e0b4e0_0, v0x600000e0bc30_0, v0x600000e0c3f0_0;
LS_0x600000d0a080_0_4 .concat8 [ 1 1 1 1], v0x600000e0cb40_0, v0x600000e0d290_0, v0x600000e0d9e0_0, v0x600000e0e130_0;
L_0x600000d0a080 .concat8 [ 4 4 0 0], LS_0x600000d0a080_0_0, LS_0x600000d0a080_0_4;
L_0x600000d0a1c0 .part L_0x600000d0a080, 6, 1;
L_0x600000d0a260 .part v0x600000e0f060_0, 7, 1;
L_0x600000d0a300 .part L_0x600000d0a080, 7, 1;
LS_0x600000d0a440_0_0 .concat8 [ 1 1 1 1], L_0x600000d08960, L_0x600000d085a0, L_0x600000d08aa0, L_0x600000d08f00;
LS_0x600000d0a440_0_4 .concat8 [ 1 1 1 1], L_0x600000d09400, L_0x600000d097c0, L_0x600000d09c20, L_0x600000d0a120;
L_0x600000d0a440 .concat8 [ 4 4 0 0], LS_0x600000d0a440_0_0, LS_0x600000d0a440_0_4;
L_0x600000d0a4e0 .concat8 [ 1 1 0 0], L_0x60000170e610, L_0x60000170e5a0;
S_0x13d711460 .scope generate, "genblk1[0]" "genblk1[0]" 2 26, 2 26 0, S_0x13d715a80;
 .timescale -9 -9;
P_0x600002901040 .param/l "i" 1 2 26, +C4<00>;
L_0x60000170dab0 .functor OR 1, v0x600000e0f330_0, v0x600000e0f450_0, C4<0>, C4<0>;
L_0x60000170d8f0 .functor OR 1, L_0x60000170dab0, v0x600000e0f180_0, C4<0>, C4<0>;
v0x600000e0b330_0 .net *"_ivl_0", 0 0, L_0x60000170dab0;  1 drivers
S_0x13d714ed0 .scope module, "dff_inst" "dff" 2 48, 2 92 0, S_0x13d711460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x600000e09950_0 .net "clk", 0 0, v0x600000e0efd0_0;  alias, 1 drivers
v0x600000e08cf0_0 .net "data_in", 0 0, L_0x600000d088c0;  1 drivers
v0x600000e086c0_0 .var "data_out", 0 0;
v0x600000e081b0_0 .net "load_enable", 0 0, L_0x60000170d8f0;  1 drivers
v0x600000e0af40_0 .net "reset", 0 0, v0x600000e0f3c0_0;  alias, 1 drivers
E_0x6000029010c0/0 .event negedge, v0x600000e0af40_0;
E_0x6000029010c0/1 .event posedge, v0x600000e09950_0;
E_0x6000029010c0 .event/or E_0x6000029010c0/0, E_0x6000029010c0/1;
S_0x13d714320 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x13d711460;
 .timescale -9 -9;
v0x600000e0b180_0 .net *"_ivl_0", 0 0, L_0x600000d08780;  1 drivers
v0x600000e0b210_0 .net *"_ivl_1", 0 0, L_0x600000d08820;  1 drivers
v0x600000e0b2a0_0 .net *"_ivl_2", 0 0, L_0x600000d08640;  1 drivers
L_0x600000d086e0 .concat [ 1 1 1 1], L_0x600000d08640, L_0x600000d08820, L_0x600000d08780, v0x600000e0f210_0;
S_0x13d713770 .scope module, "mux_inst" "mux" 2 35, 2 111 0, S_0x13d714320;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600002901140 .param/l "selection_width" 0 2 112, +C4<00000000000000000000000000000010>;
v0x600000e0afd0_0 .net "data_in", 3 0, L_0x600000d086e0;  1 drivers
v0x600000e0b060_0 .net "data_out", 0 0, L_0x600000d08960;  1 drivers
v0x600000e0b0f0_0 .net "select", 1 0, L_0x600000d0a4e0;  alias, 1 drivers
L_0x600000d08960 .part/v L_0x600000d086e0, L_0x600000d0a4e0, 1;
S_0x13d712bc0 .scope generate, "genblk1[1]" "genblk1[1]" 2 26, 2 26 0, S_0x13d715a80;
 .timescale -9 -9;
P_0x6000029011c0 .param/l "i" 1 2 26, +C4<01>;
L_0x60000170d730 .functor OR 1, v0x600000e0f330_0, v0x600000e0f450_0, C4<0>, C4<0>;
L_0x60000170d570 .functor OR 1, L_0x60000170d730, v0x600000e0f180_0, C4<0>, C4<0>;
v0x600000e0ba80_0 .net *"_ivl_0", 0 0, L_0x60000170d730;  1 drivers
S_0x13d712010 .scope module, "dff_inst" "dff" 2 48, 2 92 0, S_0x13d712bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x600000e0b3c0_0 .net "clk", 0 0, v0x600000e0efd0_0;  alias, 1 drivers
v0x600000e0b450_0 .net "data_in", 0 0, L_0x600000d08500;  1 drivers
v0x600000e0b4e0_0 .var "data_out", 0 0;
v0x600000e0b570_0 .net "load_enable", 0 0, L_0x60000170d570;  1 drivers
v0x600000e0b600_0 .net "reset", 0 0, v0x600000e0f3c0_0;  alias, 1 drivers
S_0x13d716ef0 .scope generate, "genblk1" "genblk1" 2 28, 2 28 0, S_0x13d712bc0;
 .timescale -9 -9;
v0x600000e0b840_0 .net *"_ivl_0", 0 0, L_0x600000d083c0;  1 drivers
v0x600000e0b8d0_0 .net *"_ivl_1", 0 0, L_0x600000d08460;  1 drivers
v0x600000e0b960_0 .net *"_ivl_2", 0 0, L_0x600000d08280;  1 drivers
v0x600000e0b9f0_0 .net *"_ivl_3", 0 0, L_0x600000d08320;  1 drivers
L_0x600000d08140 .concat [ 1 1 1 1], L_0x600000d08320, L_0x600000d08280, L_0x600000d08460, L_0x600000d083c0;
S_0x13d717370 .scope module, "mux_inst" "mux" 2 29, 2 111 0, S_0x13d716ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600002901280 .param/l "selection_width" 0 2 112, +C4<00000000000000000000000000000010>;
v0x600000e0b690_0 .net "data_in", 3 0, L_0x600000d08140;  1 drivers
v0x600000e0b720_0 .net "data_out", 0 0, L_0x600000d085a0;  1 drivers
v0x600000e0b7b0_0 .net "select", 1 0, L_0x600000d0a4e0;  alias, 1 drivers
L_0x600000d085a0 .part/v L_0x600000d08140, L_0x600000d0a4e0, 1;
S_0x13d717870 .scope generate, "genblk1[2]" "genblk1[2]" 2 26, 2 26 0, S_0x13d715a80;
 .timescale -9 -9;
P_0x600002901300 .param/l "i" 1 2 26, +C4<010>;
L_0x60000170d3b0 .functor OR 1, v0x600000e0f330_0, v0x600000e0f450_0, C4<0>, C4<0>;
L_0x60000170d1f0 .functor OR 1, L_0x60000170d3b0, v0x600000e0f180_0, C4<0>, C4<0>;
v0x600000e0c240_0 .net *"_ivl_0", 0 0, L_0x60000170d3b0;  1 drivers
S_0x13d7179e0 .scope module, "dff_inst" "dff" 2 48, 2 92 0, S_0x13d717870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x600000e0bb10_0 .net "clk", 0 0, v0x600000e0efd0_0;  alias, 1 drivers
v0x600000e0bba0_0 .net "data_in", 0 0, L_0x600000d081e0;  1 drivers
v0x600000e0bc30_0 .var "data_out", 0 0;
v0x600000e0bcc0_0 .net "load_enable", 0 0, L_0x60000170d1f0;  1 drivers
v0x600000e0bd50_0 .net "reset", 0 0, v0x600000e0f3c0_0;  alias, 1 drivers
S_0x13d7043d0 .scope generate, "genblk1" "genblk1" 2 28, 2 28 0, S_0x13d717870;
 .timescale -9 -9;
v0x600000e0c000_0 .net *"_ivl_0", 0 0, L_0x600000d08b40;  1 drivers
v0x600000e0c090_0 .net *"_ivl_1", 0 0, L_0x600000d08be0;  1 drivers
v0x600000e0c120_0 .net *"_ivl_2", 0 0, L_0x600000d08c80;  1 drivers
v0x600000e0c1b0_0 .net *"_ivl_3", 0 0, L_0x600000d08d20;  1 drivers
L_0x600000d08dc0 .concat [ 1 1 1 1], L_0x600000d08d20, L_0x600000d08c80, L_0x600000d08be0, L_0x600000d08b40;
S_0x13d704540 .scope module, "mux_inst" "mux" 2 29, 2 111 0, S_0x13d7043d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600002901440 .param/l "selection_width" 0 2 112, +C4<00000000000000000000000000000010>;
v0x600000e0bde0_0 .net "data_in", 3 0, L_0x600000d08dc0;  1 drivers
v0x600000e0be70_0 .net "data_out", 0 0, L_0x600000d08aa0;  1 drivers
v0x600000e0bf00_0 .net "select", 1 0, L_0x600000d0a4e0;  alias, 1 drivers
L_0x600000d08aa0 .part/v L_0x600000d08dc0, L_0x600000d0a4e0, 1;
S_0x13d705310 .scope generate, "genblk1[3]" "genblk1[3]" 2 26, 2 26 0, S_0x13d715a80;
 .timescale -9 -9;
P_0x600002901500 .param/l "i" 1 2 26, +C4<011>;
L_0x60000170e0d0 .functor OR 1, v0x600000e0f330_0, v0x600000e0f450_0, C4<0>, C4<0>;
L_0x60000170e140 .functor OR 1, L_0x60000170e0d0, v0x600000e0f180_0, C4<0>, C4<0>;
v0x600000e0c990_0 .net *"_ivl_0", 0 0, L_0x60000170e0d0;  1 drivers
S_0x13d705480 .scope module, "dff_inst" "dff" 2 48, 2 92 0, S_0x13d705310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x600000e0c2d0_0 .net "clk", 0 0, v0x600000e0efd0_0;  alias, 1 drivers
v0x600000e0c360_0 .net "data_in", 0 0, L_0x600000d08e60;  1 drivers
v0x600000e0c3f0_0 .var "data_out", 0 0;
v0x600000e0c480_0 .net "load_enable", 0 0, L_0x60000170e140;  1 drivers
v0x600000e0c510_0 .net "reset", 0 0, v0x600000e0f3c0_0;  alias, 1 drivers
S_0x13d715db0 .scope generate, "genblk1" "genblk1" 2 28, 2 28 0, S_0x13d705310;
 .timescale -9 -9;
v0x600000e0c750_0 .net *"_ivl_0", 0 0, L_0x600000d08fa0;  1 drivers
v0x600000e0c7e0_0 .net *"_ivl_1", 0 0, L_0x600000d09040;  1 drivers
v0x600000e0c870_0 .net *"_ivl_2", 0 0, L_0x600000d090e0;  1 drivers
v0x600000e0c900_0 .net *"_ivl_3", 0 0, L_0x600000d09180;  1 drivers
L_0x600000d092c0 .concat [ 1 1 1 1], L_0x600000d09180, L_0x600000d090e0, L_0x600000d09040, L_0x600000d08fa0;
S_0x13d715f20 .scope module, "mux_inst" "mux" 2 29, 2 111 0, S_0x13d715db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x6000029015c0 .param/l "selection_width" 0 2 112, +C4<00000000000000000000000000000010>;
v0x600000e0c5a0_0 .net "data_in", 3 0, L_0x600000d092c0;  1 drivers
v0x600000e0c630_0 .net "data_out", 0 0, L_0x600000d08f00;  1 drivers
v0x600000e0c6c0_0 .net "select", 1 0, L_0x600000d0a4e0;  alias, 1 drivers
L_0x600000d08f00 .part/v L_0x600000d092c0, L_0x600000d0a4e0, 1;
S_0x13d717e70 .scope generate, "genblk1[4]" "genblk1[4]" 2 26, 2 26 0, S_0x13d715a80;
 .timescale -9 -9;
P_0x600002901680 .param/l "i" 1 2 26, +C4<0100>;
L_0x60000170e060 .functor OR 1, v0x600000e0f330_0, v0x600000e0f450_0, C4<0>, C4<0>;
L_0x60000170e1b0 .functor OR 1, L_0x60000170e060, v0x600000e0f180_0, C4<0>, C4<0>;
v0x600000e0d0e0_0 .net *"_ivl_0", 0 0, L_0x60000170e060;  1 drivers
S_0x13d717fe0 .scope module, "dff_inst" "dff" 2 48, 2 92 0, S_0x13d717e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x600000e0ca20_0 .net "clk", 0 0, v0x600000e0efd0_0;  alias, 1 drivers
v0x600000e0cab0_0 .net "data_in", 0 0, L_0x600000d09360;  1 drivers
v0x600000e0cb40_0 .var "data_out", 0 0;
v0x600000e0cbd0_0 .net "load_enable", 0 0, L_0x60000170e1b0;  1 drivers
v0x600000e0cc60_0 .net "reset", 0 0, v0x600000e0f3c0_0;  alias, 1 drivers
S_0x13d711790 .scope generate, "genblk1" "genblk1" 2 28, 2 28 0, S_0x13d717e70;
 .timescale -9 -9;
v0x600000e0cea0_0 .net *"_ivl_0", 0 0, L_0x600000d094a0;  1 drivers
v0x600000e0cf30_0 .net *"_ivl_1", 0 0, L_0x600000d09220;  1 drivers
v0x600000e0cfc0_0 .net *"_ivl_2", 0 0, L_0x600000d09540;  1 drivers
v0x600000e0d050_0 .net *"_ivl_3", 0 0, L_0x600000d095e0;  1 drivers
L_0x600000d09680 .concat [ 1 1 1 1], L_0x600000d095e0, L_0x600000d09540, L_0x600000d09220, L_0x600000d094a0;
S_0x13d711900 .scope module, "mux_inst" "mux" 2 29, 2 111 0, S_0x13d711790;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600002901400 .param/l "selection_width" 0 2 112, +C4<00000000000000000000000000000010>;
v0x600000e0ccf0_0 .net "data_in", 3 0, L_0x600000d09680;  1 drivers
v0x600000e0cd80_0 .net "data_out", 0 0, L_0x600000d09400;  1 drivers
v0x600000e0ce10_0 .net "select", 1 0, L_0x600000d0a4e0;  alias, 1 drivers
L_0x600000d09400 .part/v L_0x600000d09680, L_0x600000d0a4e0, 1;
S_0x13d715200 .scope generate, "genblk1[5]" "genblk1[5]" 2 26, 2 26 0, S_0x13d715a80;
 .timescale -9 -9;
P_0x6000029014c0 .param/l "i" 1 2 26, +C4<0101>;
L_0x60000170e220 .functor OR 1, v0x600000e0f330_0, v0x600000e0f450_0, C4<0>, C4<0>;
L_0x60000170e290 .functor OR 1, L_0x60000170e220, v0x600000e0f180_0, C4<0>, C4<0>;
v0x600000e0d830_0 .net *"_ivl_0", 0 0, L_0x60000170e220;  1 drivers
S_0x13d715370 .scope module, "dff_inst" "dff" 2 48, 2 92 0, S_0x13d715200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x600000e0d170_0 .net "clk", 0 0, v0x600000e0efd0_0;  alias, 1 drivers
v0x600000e0d200_0 .net "data_in", 0 0, L_0x600000d09720;  1 drivers
v0x600000e0d290_0 .var "data_out", 0 0;
v0x600000e0d320_0 .net "load_enable", 0 0, L_0x60000170e290;  1 drivers
v0x600000e0d3b0_0 .net "reset", 0 0, v0x600000e0f3c0_0;  alias, 1 drivers
S_0x13d714650 .scope generate, "genblk1" "genblk1" 2 28, 2 28 0, S_0x13d715200;
 .timescale -9 -9;
v0x600000e0d5f0_0 .net *"_ivl_0", 0 0, L_0x600000d09860;  1 drivers
v0x600000e0d680_0 .net *"_ivl_1", 0 0, L_0x600000d09900;  1 drivers
v0x600000e0d710_0 .net *"_ivl_2", 0 0, L_0x600000d099a0;  1 drivers
v0x600000e0d7a0_0 .net *"_ivl_3", 0 0, L_0x600000d09a40;  1 drivers
L_0x600000d09ae0 .concat [ 1 1 1 1], L_0x600000d09a40, L_0x600000d099a0, L_0x600000d09900, L_0x600000d09860;
S_0x13d7147c0 .scope module, "mux_inst" "mux" 2 29, 2 111 0, S_0x13d714650;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x6000029017c0 .param/l "selection_width" 0 2 112, +C4<00000000000000000000000000000010>;
v0x600000e0d440_0 .net "data_in", 3 0, L_0x600000d09ae0;  1 drivers
v0x600000e0d4d0_0 .net "data_out", 0 0, L_0x600000d097c0;  1 drivers
v0x600000e0d560_0 .net "select", 1 0, L_0x600000d0a4e0;  alias, 1 drivers
L_0x600000d097c0 .part/v L_0x600000d09ae0, L_0x600000d0a4e0, 1;
S_0x13d713aa0 .scope generate, "genblk1[6]" "genblk1[6]" 2 26, 2 26 0, S_0x13d715a80;
 .timescale -9 -9;
P_0x600002901840 .param/l "i" 1 2 26, +C4<0110>;
L_0x60000170e300 .functor OR 1, v0x600000e0f330_0, v0x600000e0f450_0, C4<0>, C4<0>;
L_0x60000170e370 .functor OR 1, L_0x60000170e300, v0x600000e0f180_0, C4<0>, C4<0>;
v0x600000e0df80_0 .net *"_ivl_0", 0 0, L_0x60000170e300;  1 drivers
S_0x13d713c10 .scope module, "dff_inst" "dff" 2 48, 2 92 0, S_0x13d713aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x600000e0d8c0_0 .net "clk", 0 0, v0x600000e0efd0_0;  alias, 1 drivers
v0x600000e0d950_0 .net "data_in", 0 0, L_0x600000d09b80;  1 drivers
v0x600000e0d9e0_0 .var "data_out", 0 0;
v0x600000e0da70_0 .net "load_enable", 0 0, L_0x60000170e370;  1 drivers
v0x600000e0db00_0 .net "reset", 0 0, v0x600000e0f3c0_0;  alias, 1 drivers
S_0x13d712ef0 .scope generate, "genblk1" "genblk1" 2 28, 2 28 0, S_0x13d713aa0;
 .timescale -9 -9;
v0x600000e0dd40_0 .net *"_ivl_0", 0 0, L_0x600000d09cc0;  1 drivers
v0x600000e0ddd0_0 .net *"_ivl_1", 0 0, L_0x600000d09d60;  1 drivers
v0x600000e0de60_0 .net *"_ivl_2", 0 0, L_0x600000d09e00;  1 drivers
v0x600000e0def0_0 .net *"_ivl_3", 0 0, L_0x600000d09ea0;  1 drivers
L_0x600000d09f40 .concat [ 1 1 1 1], L_0x600000d09ea0, L_0x600000d09e00, L_0x600000d09d60, L_0x600000d09cc0;
S_0x13d713060 .scope module, "mux_inst" "mux" 2 29, 2 111 0, S_0x13d712ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600002901900 .param/l "selection_width" 0 2 112, +C4<00000000000000000000000000000010>;
v0x600000e0db90_0 .net "data_in", 3 0, L_0x600000d09f40;  1 drivers
v0x600000e0dc20_0 .net "data_out", 0 0, L_0x600000d09c20;  1 drivers
v0x600000e0dcb0_0 .net "select", 1 0, L_0x600000d0a4e0;  alias, 1 drivers
L_0x600000d09c20 .part/v L_0x600000d09f40, L_0x600000d0a4e0, 1;
S_0x13d712340 .scope generate, "genblk1[7]" "genblk1[7]" 2 26, 2 26 0, S_0x13d715a80;
 .timescale -9 -9;
P_0x600002901980 .param/l "i" 1 2 26, +C4<0111>;
L_0x60000170e3e0 .functor OR 1, v0x600000e0f330_0, v0x600000e0f450_0, C4<0>, C4<0>;
L_0x60000170e450 .functor OR 1, L_0x60000170e3e0, v0x600000e0f180_0, C4<0>, C4<0>;
v0x600000e0e640_0 .net *"_ivl_0", 0 0, L_0x60000170e3e0;  1 drivers
S_0x13d7124b0 .scope module, "dff_inst" "dff" 2 48, 2 92 0, S_0x13d712340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x600000e0e010_0 .net "clk", 0 0, v0x600000e0efd0_0;  alias, 1 drivers
v0x600000e0e0a0_0 .net "data_in", 0 0, L_0x600000d09fe0;  1 drivers
v0x600000e0e130_0 .var "data_out", 0 0;
v0x600000e0e1c0_0 .net "load_enable", 0 0, L_0x60000170e450;  1 drivers
v0x600000e0e250_0 .net "reset", 0 0, v0x600000e0f3c0_0;  alias, 1 drivers
S_0x13d710cf0 .scope generate, "genblk1" "genblk1" 2 34, 2 34 0, S_0x13d712340;
 .timescale -9 -9;
v0x600000e0e490_0 .net *"_ivl_0", 0 0, L_0x600000d0a1c0;  1 drivers
v0x600000e0e520_0 .net *"_ivl_1", 0 0, L_0x600000d0a260;  1 drivers
v0x600000e0e5b0_0 .net *"_ivl_2", 0 0, L_0x600000d0a300;  1 drivers
L_0x600000d0a3a0 .concat [ 1 1 1 1], L_0x600000d0a300, L_0x600000d0a260, v0x600000e0f4e0_0, L_0x600000d0a1c0;
S_0x13d710e60 .scope module, "mux_inst" "mux" 2 41, 2 111 0, S_0x13d710cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600002901a40 .param/l "selection_width" 0 2 112, +C4<00000000000000000000000000000010>;
v0x600000e0e2e0_0 .net "data_in", 3 0, L_0x600000d0a3a0;  1 drivers
v0x600000e0e370_0 .net "data_out", 0 0, L_0x600000d0a120;  1 drivers
v0x600000e0e400_0 .net "select", 1 0, L_0x600000d0a4e0;  alias, 1 drivers
L_0x600000d0a120 .part/v L_0x600000d0a3a0, L_0x600000d0a4e0, 1;
    .scope S_0x13d714ed0;
T_0 ;
    %wait E_0x6000029010c0;
    %load/vec4 v0x600000e0af40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e086c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000e081b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600000e08cf0_0;
    %assign/vec4 v0x600000e086c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13d712010;
T_1 ;
    %wait E_0x6000029010c0;
    %load/vec4 v0x600000e0b600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e0b4e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000e0b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600000e0b450_0;
    %assign/vec4 v0x600000e0b4e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13d7179e0;
T_2 ;
    %wait E_0x6000029010c0;
    %load/vec4 v0x600000e0bd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e0bc30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000e0bcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600000e0bba0_0;
    %assign/vec4 v0x600000e0bc30_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13d705480;
T_3 ;
    %wait E_0x6000029010c0;
    %load/vec4 v0x600000e0c510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e0c3f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000e0c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600000e0c360_0;
    %assign/vec4 v0x600000e0c3f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13d717fe0;
T_4 ;
    %wait E_0x6000029010c0;
    %load/vec4 v0x600000e0cc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e0cb40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000e0cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600000e0cab0_0;
    %assign/vec4 v0x600000e0cb40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13d715370;
T_5 ;
    %wait E_0x6000029010c0;
    %load/vec4 v0x600000e0d3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e0d290_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000e0d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600000e0d200_0;
    %assign/vec4 v0x600000e0d290_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13d713c10;
T_6 ;
    %wait E_0x6000029010c0;
    %load/vec4 v0x600000e0db00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e0d9e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000e0da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600000e0d950_0;
    %assign/vec4 v0x600000e0d9e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13d7124b0;
T_7 ;
    %wait E_0x6000029010c0;
    %load/vec4 v0x600000e0e250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e0e130_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000e0e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x600000e0e0a0_0;
    %assign/vec4 v0x600000e0e130_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13d716650;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0efd0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x600000e0efd0_0;
    %inv;
    %store/vec4 v0x600000e0efd0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x13d716650;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f3c0_0, 0, 1;
    %delay 25, 0;
    %load/vec4 v0x600000e0f3c0_0;
    %inv;
    %store/vec4 v0x600000e0f3c0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x13d716650;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f2a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000e0f060_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f4e0_0, 0, 1;
    %wait E_0x600002900f80;
    %delay 10, 0;
    %vpi_call 2 179 "$display", "Time %t: Parallel Load test; loading 8'hA5", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0f330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0f2a0_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x600000e0f060_0, 0, 8;
    %delay 100, 0;
    %vpi_call 2 185 "$display", "Time %t: Load test", $time {0 0 0};
    %vpi_call 2 186 "$display", "Value after load: %b", v0x600000e0f0f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f2a0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 196 "$display", "Time %t: Left Shift test", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0f180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f450_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f180_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 205 "$display", "Value after left shift: %b", v0x600000e0f0f0_0 {0 0 0};
    %vpi_call 2 210 "$display", "Time %t: Right Shift test", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0f450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f180_0, 0, 1;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0f450_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 219 "$display", "Value after right shift: %b", v0x600000e0f0f0_0 {0 0 0};
    %vpi_call 2 221 "$display", "Time %t: End of Simulation", $time {0 0 0};
    %vpi_call 2 222 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "rgst.v";
