ckid0_0:@|S:u_clkdiv.CLKOUT@|E:Pout_vs_dn[4:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_2:@|S:u_tmds_pll.pll_inst.CLKOUT@|E:DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
ckid0_3:@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3
ckid0_4:@|S:I_clk@|E:run_cnt[25:0]@|F:@syn_dgcc_clockid0_4==1@|M:ClockId_0_4
ckid0_5:@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5
ckid0_6:@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_6==1@|M:ClockId_0_6
ckid0_7:@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7
ckid0_8:@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_8==1@|M:ClockId_0_8
ckid0_9:@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_9==1@|M:ClockId_0_9
ckid0_10:@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_10==1@|M:ClockId_0_10
ckid0_11:@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_11==1@|M:ClockId_0_11
ckid0_12:@|S:cmos_pclk@|E:cmos_vsync_d0@|F:@syn_dgcc_clockid0_12==1@|M:ClockId_0_12
ckid0_14:@|S:reg_config_inst1.clock_20k.Q[0]@|E:reg_config_inst1.config_step[1]@|F:@syn_dgcc_clockid0_14==1@|M:ClockId_0_14
ckid0_16:@|S:I_clk_27M@|E:reg_config_inst1.clock_20k_cnt[10:0]@|F:@syn_dgcc_clockid0_16==1@|M:ClockId_0_16
