; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_max_pool2d_with_indices_relu_7(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 5, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = lshr i32 %8, 2, !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = shl i32 %8, 2, !dbg !12
  %12 = and i32 %11, 28, !dbg !12
  %13 = or disjoint i32 %7, %10, !dbg !13
  %14 = or disjoint i32 %7, %12, !dbg !13
  %15 = icmp slt i32 %13, 784, !dbg !14
  %16 = icmp slt i32 %14, 784, !dbg !14
  %17 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %18 = shl i32 %17, 5, !dbg !16
  %19 = shl i32 %8, 3, !dbg !17
  %20 = and i32 %19, 24, !dbg !17
  %21 = lshr i32 %8, 3, !dbg !17
  %22 = and i32 %21, 15, !dbg !17
  %23 = or disjoint i32 %18, %20, !dbg !18
  %24 = or disjoint i32 %23, 4, !dbg !18
  %25 = or disjoint i32 %18, %22, !dbg !18
  %26 = or disjoint i32 %25, 16, !dbg !18
  %27 = icmp slt i32 %23, 64, !dbg !19
  %28 = icmp slt i32 %25, 64, !dbg !19
  %29 = icmp slt i32 %26, 64, !dbg !19
  %.frozen = freeze i32 %13, !dbg !20
  %30 = sdiv i32 %.frozen, 14, !dbg !20
  %31 = mul i32 %30, 14, !dbg !21
  %.decomposed = sub i32 %.frozen, %31, !dbg !21
  %.frozen20 = freeze i32 %14, !dbg !22
  %32 = sdiv i32 %.frozen20, 196, !dbg !22
  %33 = mul i32 %32, 196, !dbg !23
  %.decomposed21 = sub i32 %.frozen20, %33, !dbg !23
  %34 = shl nsw i32 %.decomposed, 7, !dbg !24
  %35 = mul i32 %30, 3584, !dbg !25
  %36 = add i32 %35, %34, !dbg !26
  %37 = add i32 %36, %23, !dbg !27
  %38 = add i32 %36, %24, !dbg !27
  %39 = sext i32 %37 to i64, !dbg !28
  %40 = getelementptr float, ptr addrspace(1) %0, i64 %39, !dbg !28
  %41 = sext i32 %38 to i64, !dbg !28
  %42 = getelementptr float, ptr addrspace(1) %0, i64 %41, !dbg !28
  %43 = and i1 %15, %27, !dbg !29
  %44 = and i1 %16, %28, !dbg !29
  %45 = and i1 %29, %16, !dbg !29
  %46 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %40, i1 %43) #2, !dbg !30
  %47 = extractvalue { i32, i32, i32, i32 } %46, 0, !dbg !30
  %48 = extractvalue { i32, i32, i32, i32 } %46, 1, !dbg !30
  %49 = extractvalue { i32, i32, i32, i32 } %46, 2, !dbg !30
  %50 = extractvalue { i32, i32, i32, i32 } %46, 3, !dbg !30
  %51 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %42, i1 %43) #2, !dbg !30
  %52 = extractvalue { i32, i32, i32, i32 } %51, 0, !dbg !30
  %53 = extractvalue { i32, i32, i32, i32 } %51, 1, !dbg !30
  %54 = extractvalue { i32, i32, i32, i32 } %51, 2, !dbg !30
  %55 = extractvalue { i32, i32, i32, i32 } %51, 3, !dbg !30
  %56 = or disjoint i32 %36, 64, !dbg !31
  %57 = add i32 %56, %23, !dbg !32
  %58 = add i32 %56, %24, !dbg !32
  %59 = sext i32 %57 to i64, !dbg !33
  %60 = getelementptr float, ptr addrspace(1) %0, i64 %59, !dbg !33
  %61 = sext i32 %58 to i64, !dbg !33
  %62 = getelementptr float, ptr addrspace(1) %0, i64 %61, !dbg !33
  %63 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %60, i1 %43) #2, !dbg !34
  %64 = extractvalue { i32, i32, i32, i32 } %63, 0, !dbg !34
  %65 = extractvalue { i32, i32, i32, i32 } %63, 1, !dbg !34
  %66 = extractvalue { i32, i32, i32, i32 } %63, 2, !dbg !34
  %67 = extractvalue { i32, i32, i32, i32 } %63, 3, !dbg !34
  %68 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %62, i1 %43) #2, !dbg !34
  %69 = extractvalue { i32, i32, i32, i32 } %68, 0, !dbg !34
  %70 = extractvalue { i32, i32, i32, i32 } %68, 1, !dbg !34
  %71 = extractvalue { i32, i32, i32, i32 } %68, 2, !dbg !34
  %72 = extractvalue { i32, i32, i32, i32 } %68, 3, !dbg !34
  %73 = add i32 %36, 1792, !dbg !35
  %74 = add i32 %73, %23, !dbg !36
  %75 = add i32 %73, %24, !dbg !36
  %76 = sext i32 %74 to i64, !dbg !37
  %77 = getelementptr float, ptr addrspace(1) %0, i64 %76, !dbg !37
  %78 = sext i32 %75 to i64, !dbg !37
  %79 = getelementptr float, ptr addrspace(1) %0, i64 %78, !dbg !37
  %80 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %77, i1 %43) #2, !dbg !38
  %81 = extractvalue { i32, i32, i32, i32 } %80, 0, !dbg !38
  %82 = extractvalue { i32, i32, i32, i32 } %80, 1, !dbg !38
  %83 = extractvalue { i32, i32, i32, i32 } %80, 2, !dbg !38
  %84 = extractvalue { i32, i32, i32, i32 } %80, 3, !dbg !38
  %85 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %79, i1 %43) #2, !dbg !38
  %86 = extractvalue { i32, i32, i32, i32 } %85, 0, !dbg !38
  %87 = extractvalue { i32, i32, i32, i32 } %85, 1, !dbg !38
  %88 = extractvalue { i32, i32, i32, i32 } %85, 2, !dbg !38
  %89 = extractvalue { i32, i32, i32, i32 } %85, 3, !dbg !38
  %90 = add i32 %36, 1856, !dbg !39
  %91 = add i32 %90, %23, !dbg !40
  %92 = add i32 %90, %24, !dbg !40
  %93 = sext i32 %91 to i64, !dbg !41
  %94 = getelementptr float, ptr addrspace(1) %0, i64 %93, !dbg !41
  %95 = sext i32 %92 to i64, !dbg !41
  %96 = getelementptr float, ptr addrspace(1) %0, i64 %95, !dbg !41
  %97 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %94, i1 %43) #2, !dbg !42
  %98 = extractvalue { i32, i32, i32, i32 } %97, 0, !dbg !42
  %99 = extractvalue { i32, i32, i32, i32 } %97, 1, !dbg !42
  %100 = extractvalue { i32, i32, i32, i32 } %97, 2, !dbg !42
  %101 = extractvalue { i32, i32, i32, i32 } %97, 3, !dbg !42
  %102 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %96, i1 %43) #2, !dbg !42
  %103 = extractvalue { i32, i32, i32, i32 } %102, 0, !dbg !42
  %104 = extractvalue { i32, i32, i32, i32 } %102, 1, !dbg !42
  %105 = extractvalue { i32, i32, i32, i32 } %102, 2, !dbg !42
  %106 = extractvalue { i32, i32, i32, i32 } %102, 3, !dbg !42
  %107 = insertelement <4 x i32> poison, i32 %47, i64 0, !dbg !30
  %108 = insertelement <4 x i32> %107, i32 %48, i64 1, !dbg !30
  %109 = insertelement <4 x i32> %108, i32 %49, i64 2, !dbg !30
  %110 = insertelement <4 x i32> %109, i32 %50, i64 3, !dbg !30
  %111 = bitcast <4 x i32> %110 to <4 x float>, !dbg !30
  %112 = insertelement <4 x i32> poison, i32 %64, i64 0, !dbg !34
  %113 = insertelement <4 x i32> %112, i32 %65, i64 1, !dbg !34
  %114 = insertelement <4 x i32> %113, i32 %66, i64 2, !dbg !34
  %115 = insertelement <4 x i32> %114, i32 %67, i64 3, !dbg !34
  %116 = bitcast <4 x i32> %115 to <4 x float>, !dbg !34
  %117 = insertelement <4 x i32> poison, i32 %81, i64 0, !dbg !38
  %118 = insertelement <4 x i32> %117, i32 %82, i64 1, !dbg !38
  %119 = insertelement <4 x i32> %118, i32 %83, i64 2, !dbg !38
  %120 = insertelement <4 x i32> %119, i32 %84, i64 3, !dbg !38
  %121 = bitcast <4 x i32> %120 to <4 x float>, !dbg !38
  %122 = insertelement <4 x i32> poison, i32 %98, i64 0, !dbg !42
  %123 = insertelement <4 x i32> %122, i32 %99, i64 1, !dbg !42
  %124 = insertelement <4 x i32> %123, i32 %100, i64 2, !dbg !42
  %125 = insertelement <4 x i32> %124, i32 %101, i64 3, !dbg !42
  %126 = bitcast <4 x i32> %125 to <4 x float>, !dbg !42
  %127 = fcmp ogt <4 x float> %116, %111, !dbg !43
  %128 = zext <4 x i1> %127 to <4 x i8>, !dbg !44
  %129 = fcmp uno <4 x float> %116, zeroinitializer, !dbg !45
  %130 = or <4 x i1> %127, %129, !dbg !49
  %.v = select <4 x i1> %130, <4 x i32> %115, <4 x i32> %110, !dbg !50
  %131 = bitcast <4 x i32> %.v to <4 x float>, !dbg !50
  %132 = fcmp olt <4 x float> %131, %121, !dbg !51
  %133 = select <4 x i1> %132, <4 x i8> splat (i8 2), <4 x i8> %128, !dbg !52
  %134 = fcmp uno <4 x float> %121, zeroinitializer, !dbg !53
  %135 = or <4 x i1> %134, %132, !dbg !55
  %.v17 = select <4 x i1> %135, <4 x i32> %120, <4 x i32> %.v, !dbg !56
  %136 = bitcast <4 x i32> %.v17 to <4 x float>, !dbg !56
  %137 = fcmp olt <4 x float> %136, %126, !dbg !57
  %138 = select <4 x i1> %137, <4 x i8> splat (i8 3), <4 x i8> %133, !dbg !58
  %139 = insertelement <4 x i32> poison, i32 %52, i64 0, !dbg !30
  %140 = insertelement <4 x i32> %139, i32 %53, i64 1, !dbg !30
  %141 = insertelement <4 x i32> %140, i32 %54, i64 2, !dbg !30
  %142 = insertelement <4 x i32> %141, i32 %55, i64 3, !dbg !30
  %143 = bitcast <4 x i32> %142 to <4 x float>, !dbg !30
  %144 = insertelement <4 x i32> poison, i32 %69, i64 0, !dbg !34
  %145 = insertelement <4 x i32> %144, i32 %70, i64 1, !dbg !34
  %146 = insertelement <4 x i32> %145, i32 %71, i64 2, !dbg !34
  %147 = insertelement <4 x i32> %146, i32 %72, i64 3, !dbg !34
  %148 = bitcast <4 x i32> %147 to <4 x float>, !dbg !34
  %149 = insertelement <4 x i32> poison, i32 %86, i64 0, !dbg !38
  %150 = insertelement <4 x i32> %149, i32 %87, i64 1, !dbg !38
  %151 = insertelement <4 x i32> %150, i32 %88, i64 2, !dbg !38
  %152 = insertelement <4 x i32> %151, i32 %89, i64 3, !dbg !38
  %153 = bitcast <4 x i32> %152 to <4 x float>, !dbg !38
  %154 = insertelement <4 x i32> poison, i32 %103, i64 0, !dbg !42
  %155 = insertelement <4 x i32> %154, i32 %104, i64 1, !dbg !42
  %156 = insertelement <4 x i32> %155, i32 %105, i64 2, !dbg !42
  %157 = insertelement <4 x i32> %156, i32 %106, i64 3, !dbg !42
  %158 = bitcast <4 x i32> %157 to <4 x float>, !dbg !42
  %159 = fcmp ogt <4 x float> %148, %143, !dbg !43
  %160 = zext <4 x i1> %159 to <4 x i8>, !dbg !44
  %161 = fcmp uno <4 x float> %148, zeroinitializer, !dbg !45
  %162 = or <4 x i1> %159, %161, !dbg !49
  %.v18 = select <4 x i1> %162, <4 x i32> %147, <4 x i32> %142, !dbg !50
  %163 = bitcast <4 x i32> %.v18 to <4 x float>, !dbg !50
  %164 = fcmp olt <4 x float> %163, %153, !dbg !51
  %165 = select <4 x i1> %164, <4 x i8> splat (i8 2), <4 x i8> %160, !dbg !52
  %166 = fcmp uno <4 x float> %153, zeroinitializer, !dbg !53
  %167 = or <4 x i1> %166, %164, !dbg !55
  %.v19 = select <4 x i1> %167, <4 x i32> %152, <4 x i32> %.v18, !dbg !56
  %168 = bitcast <4 x i32> %.v19 to <4 x float>, !dbg !56
  %169 = fcmp olt <4 x float> %168, %158, !dbg !57
  %170 = select <4 x i1> %169, <4 x i8> splat (i8 3), <4 x i8> %165, !dbg !58
  %171 = shufflevector <4 x float> %158, <4 x float> %126, <8 x i32> <i32 3, i32 2, i32 1, i32 0, i32 7, i32 6, i32 5, i32 4>, !dbg !59
  %172 = fcmp uno <8 x float> %171, zeroinitializer, !dbg !59
  %173 = shufflevector <4 x i1> %169, <4 x i1> %137, <8 x i32> <i32 3, i32 2, i32 1, i32 0, i32 7, i32 6, i32 5, i32 4>, !dbg !61
  %174 = or <8 x i1> %172, %173, !dbg !61
  %175 = shufflevector <4 x float> %168, <4 x float> %136, <8 x i32> <i32 3, i32 2, i32 1, i32 0, i32 7, i32 6, i32 5, i32 4>, !dbg !62
  %176 = select <8 x i1> %174, <8 x float> %171, <8 x float> %175, !dbg !62
  %177 = fcmp olt <8 x float> %176, zeroinitializer, !dbg !63
  %178 = extractelement <8 x i1> %177, i64 7, !dbg !65
  %179 = extractelement <8 x float> %176, i64 7, !dbg !65
  %180 = select i1 %178, float 0.000000e+00, float %179, !dbg !65
  %181 = extractelement <8 x i1> %177, i64 6, !dbg !65
  %182 = extractelement <8 x float> %176, i64 6, !dbg !65
  %183 = select i1 %181, float 0.000000e+00, float %182, !dbg !65
  %184 = extractelement <8 x i1> %177, i64 5, !dbg !65
  %185 = extractelement <8 x float> %176, i64 5, !dbg !65
  %186 = select i1 %184, float 0.000000e+00, float %185, !dbg !65
  %187 = extractelement <8 x i1> %177, i64 4, !dbg !65
  %188 = extractelement <8 x float> %176, i64 4, !dbg !65
  %189 = select i1 %187, float 0.000000e+00, float %188, !dbg !65
  %190 = extractelement <8 x i1> %177, i64 3, !dbg !65
  %191 = extractelement <8 x float> %176, i64 3, !dbg !65
  %192 = select i1 %190, float 0.000000e+00, float %191, !dbg !65
  %193 = extractelement <8 x i1> %177, i64 2, !dbg !65
  %194 = extractelement <8 x float> %176, i64 2, !dbg !65
  %195 = select i1 %193, float 0.000000e+00, float %194, !dbg !65
  %196 = extractelement <8 x i1> %177, i64 1, !dbg !65
  %197 = extractelement <8 x float> %176, i64 1, !dbg !65
  %198 = select i1 %196, float 0.000000e+00, float %197, !dbg !65
  %199 = extractelement <8 x i1> %177, i64 0, !dbg !65
  %200 = extractelement <8 x float> %176, i64 0, !dbg !65
  %201 = select i1 %199, float 0.000000e+00, float %200, !dbg !65
  %202 = shl i32 %13, 6, !dbg !66
  %203 = add i32 %23, %202, !dbg !67
  %204 = sext i32 %203 to i64, !dbg !68
  %205 = getelementptr i8, ptr addrspace(1) %1, i64 %204, !dbg !68
  %206 = bitcast <4 x i8> %138 to i32, !dbg !69
  %207 = bitcast <4 x i8> %170 to i32, !dbg !69
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %206, i32 %207, ptr addrspace(1) %205, i1 %43) #2, !dbg !69
  %208 = mul i32 %25, 196, !dbg !70
  %209 = mul i32 %26, 196, !dbg !70
  %210 = mul i32 %32, 12544, !dbg !71
  %211 = add i32 %210, %.decomposed21, !dbg !72
  %212 = add i32 %211, %208, !dbg !73
  %213 = add i32 %211, %209, !dbg !73
  %214 = sext i32 %212 to i64, !dbg !74
  %215 = getelementptr float, ptr addrspace(1) %2, i64 %214, !dbg !74
  %216 = sext i32 %213 to i64, !dbg !74
  %217 = getelementptr float, ptr addrspace(1) %2, i64 %216, !dbg !74
  %218 = shl i32 %8, 8, !dbg !75
  %219 = and i32 %218, 768, !dbg !75
  %220 = or disjoint i32 %219, %10, !dbg !75
  %221 = and i32 %11, 508, !dbg !75
  %222 = lshr exact i32 %219, 3, !dbg !75
  %223 = or disjoint i32 %222, %220, !dbg !75
  %224 = zext nneg i32 %223 to i64, !dbg !75
  %225 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %224, !dbg !75
  %226 = bitcast float %180 to <1 x i32>, !dbg !75
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %225, <1 x i32> %226, i1 true) #2, !dbg !75
  %227 = or disjoint i32 %220, 32, !dbg !75
  %228 = lshr i32 %227, 3, !dbg !75
  %229 = and i32 %228, 100, !dbg !75
  %230 = add nuw nsw i32 %229, %227, !dbg !75
  %231 = zext nneg i32 %230 to i64, !dbg !75
  %232 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %231, !dbg !75
  %233 = bitcast float %183 to <1 x i32>, !dbg !75
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %232, <1 x i32> %233, i1 true) #2, !dbg !75
  %234 = or disjoint i32 %220, 64, !dbg !75
  %235 = lshr i32 %234, 3, !dbg !75
  %236 = and i32 %235, 104, !dbg !75
  %237 = add nuw nsw i32 %236, %234, !dbg !75
  %238 = zext nneg i32 %237 to i64, !dbg !75
  %239 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %238, !dbg !75
  %240 = bitcast float %186 to <1 x i32>, !dbg !75
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %239, <1 x i32> %240, i1 true) #2, !dbg !75
  %241 = or disjoint i32 %220, 96, !dbg !75
  %242 = lshr i32 %241, 3, !dbg !75
  %243 = and i32 %242, 108, !dbg !75
  %244 = add nuw nsw i32 %243, %241, !dbg !75
  %245 = zext nneg i32 %244 to i64, !dbg !75
  %246 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %245, !dbg !75
  %247 = bitcast float %189 to <1 x i32>, !dbg !75
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %246, <1 x i32> %247, i1 true) #2, !dbg !75
  %248 = or disjoint i32 %220, 128, !dbg !75
  %249 = lshr i32 %248, 3, !dbg !75
  %250 = and i32 %249, 112, !dbg !75
  %251 = add nuw nsw i32 %250, %248, !dbg !75
  %252 = zext nneg i32 %251 to i64, !dbg !75
  %253 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %252, !dbg !75
  %254 = bitcast float %192 to <1 x i32>, !dbg !75
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %253, <1 x i32> %254, i1 true) #2, !dbg !75
  %255 = or disjoint i32 %220, 160, !dbg !75
  %256 = lshr i32 %255, 3, !dbg !75
  %257 = and i32 %256, 116, !dbg !75
  %258 = add nuw nsw i32 %257, %255, !dbg !75
  %259 = zext nneg i32 %258 to i64, !dbg !75
  %260 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %259, !dbg !75
  %261 = bitcast float %195 to <1 x i32>, !dbg !75
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %260, <1 x i32> %261, i1 true) #2, !dbg !75
  %262 = or disjoint i32 %220, 192, !dbg !75
  %263 = lshr i32 %262, 3, !dbg !75
  %264 = and i32 %263, 120, !dbg !75
  %265 = add nuw nsw i32 %264, %262, !dbg !75
  %266 = zext nneg i32 %265 to i64, !dbg !75
  %267 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %266, !dbg !75
  %268 = bitcast float %198 to <1 x i32>, !dbg !75
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %267, <1 x i32> %268, i1 true) #2, !dbg !75
  %269 = or disjoint i32 %220, 224, !dbg !75
  %270 = lshr i32 %269, 3, !dbg !75
  %271 = and i32 %270, 124, !dbg !75
  %272 = add nuw nsw i32 %271, %269, !dbg !75
  %273 = zext nneg i32 %272 to i64, !dbg !75
  %274 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %273, !dbg !75
  %275 = bitcast float %201 to <1 x i32>, !dbg !75
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %274, <1 x i32> %275, i1 true) #2, !dbg !75
  tail call void @llvm.nvvm.barrier0(), !dbg !75
  %276 = lshr i32 %11, 3, !dbg !75
  %277 = and i32 %276, 60, !dbg !75
  %278 = add nuw nsw i32 %277, %221, !dbg !75
  %279 = zext nneg i32 %278 to i64, !dbg !75
  %280 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %279, !dbg !75
  %281 = or disjoint i32 %221, 512, !dbg !75
  %282 = lshr i32 %281, 3, !dbg !75
  %283 = and i32 %282, 124, !dbg !75
  %284 = add nuw nsw i32 %283, %281, !dbg !75
  %285 = zext nneg i32 %284 to i64, !dbg !75
  %286 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %285, !dbg !75
  %287 = load <4 x i32>, ptr addrspace(3) %286, align 16, !dbg !75
  %.extract = load i32, ptr addrspace(3) %280, align 16, !dbg !75
  %288 = getelementptr inbounds i8, ptr addrspace(3) %280, i64 4, !dbg !75
  %.extract10 = load i32, ptr addrspace(3) %288, align 4, !dbg !75
  %289 = getelementptr inbounds i8, ptr addrspace(3) %280, i64 8, !dbg !75
  %.extract11 = load i32, ptr addrspace(3) %289, align 8, !dbg !75
  %290 = getelementptr inbounds i8, ptr addrspace(3) %280, i64 12, !dbg !75
  %.extract12 = load i32, ptr addrspace(3) %290, align 4, !dbg !75
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract10, i32 %.extract11, i32 %.extract12, ptr addrspace(1) %215, i1 %44) #2, !dbg !75
  %.extract13 = extractelement <4 x i32> %287, i64 0, !dbg !75
  %.extract14 = extractelement <4 x i32> %287, i64 1, !dbg !75
  %.extract15 = extractelement <4 x i32> %287, i64 2, !dbg !75
  %.extract16 = extractelement <4 x i32> %287, i64 3, !dbg !75
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract13, i32 %.extract14, i32 %.extract15, i32 %.extract16, ptr addrspace(1) %217, i1 %45) #2, !dbg !75
  ret void, !dbg !76
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cdyhrp4t2kxpjbmmpk3riujudyxfsk2phaotj7nw5cefgsu26a4u.py", directory: "inductor_cache/dy")
!4 = !{ptr @triton_poi_fused_max_pool2d_with_indices_relu_7, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_max_pool2d_with_indices_relu_7, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_max_pool2d_with_indices_relu_7", linkageName: "triton_poi_fused_max_pool2d_with_indices_relu_7", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 19, scope: !7)
!23 = !DILocation(line: 33, column: 19, scope: !7)
!24 = !DILocation(line: 34, column: 39, scope: !7)
!25 = !DILocation(line: 34, column: 49, scope: !7)
!26 = !DILocation(line: 34, column: 35, scope: !7)
!27 = !DILocation(line: 34, column: 44, scope: !7)
!28 = !DILocation(line: 34, column: 30, scope: !7)
!29 = !DILocation(line: 34, column: 62, scope: !7)
!30 = !DILocation(line: 34, column: 54, scope: !7)
!31 = !DILocation(line: 35, column: 40, scope: !7)
!32 = !DILocation(line: 35, column: 49, scope: !7)
!33 = !DILocation(line: 35, column: 30, scope: !7)
!34 = !DILocation(line: 35, column: 59, scope: !7)
!35 = !DILocation(line: 36, column: 42, scope: !7)
!36 = !DILocation(line: 36, column: 51, scope: !7)
!37 = !DILocation(line: 36, column: 30, scope: !7)
!38 = !DILocation(line: 36, column: 61, scope: !7)
!39 = !DILocation(line: 37, column: 43, scope: !7)
!40 = !DILocation(line: 37, column: 52, scope: !7)
!41 = !DILocation(line: 37, column: 31, scope: !7)
!42 = !DILocation(line: 37, column: 62, scope: !7)
!43 = !DILocation(line: 38, column: 18, scope: !7)
!44 = !DILocation(line: 41, column: 32, scope: !7)
!45 = !DILocation(line: 120, column: 21, scope: !46, inlinedAt: !48)
!46 = distinct !DILexicalBlockFile(scope: !7, file: !47, discriminator: 0)
!47 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!48 = !DILocation(line: 42, column: 40, scope: !7)
!49 = !DILocation(line: 120, column: 16, scope: !46, inlinedAt: !48)
!50 = !DILocation(line: 121, column: 29, scope: !46, inlinedAt: !48)
!51 = !DILocation(line: 43, column: 18, scope: !7)
!52 = !DILocation(line: 45, column: 33, scope: !7)
!53 = !DILocation(line: 120, column: 21, scope: !46, inlinedAt: !54)
!54 = !DILocation(line: 46, column: 41, scope: !7)
!55 = !DILocation(line: 120, column: 16, scope: !46, inlinedAt: !54)
!56 = !DILocation(line: 121, column: 29, scope: !46, inlinedAt: !54)
!57 = !DILocation(line: 47, column: 20, scope: !7)
!58 = !DILocation(line: 49, column: 35, scope: !7)
!59 = !DILocation(line: 120, column: 21, scope: !46, inlinedAt: !60)
!60 = !DILocation(line: 50, column: 42, scope: !7)
!61 = !DILocation(line: 120, column: 16, scope: !46, inlinedAt: !60)
!62 = !DILocation(line: 121, column: 29, scope: !46, inlinedAt: !60)
!63 = !DILocation(line: 118, column: 15, scope: !46, inlinedAt: !64)
!64 = !DILocation(line: 52, column: 42, scope: !7)
!65 = !DILocation(line: 121, column: 29, scope: !46, inlinedAt: !64)
!66 = !DILocation(line: 53, column: 33, scope: !7)
!67 = !DILocation(line: 53, column: 30, scope: !7)
!68 = !DILocation(line: 53, column: 25, scope: !7)
!69 = !DILocation(line: 53, column: 45, scope: !7)
!70 = !DILocation(line: 54, column: 34, scope: !7)
!71 = !DILocation(line: 54, column: 45, scope: !7)
!72 = !DILocation(line: 54, column: 30, scope: !7)
!73 = !DILocation(line: 54, column: 39, scope: !7)
!74 = !DILocation(line: 54, column: 25, scope: !7)
!75 = !DILocation(line: 54, column: 57, scope: !7)
!76 = !DILocation(line: 54, column: 4, scope: !7)
