// Seed: 307534780
module module_0 (
    input id_0,
    input logic id_1,
    output supply0 id_2,
    output logic id_3
);
  always id_3 = 1;
  logic id_4, id_5, id_6;
  assign id_4 = id_6;
  type_11(
      1'd0, id_5, id_2[1 : ~1'd0], 1, 1'b0, 1'b0, 1
  );
  assign id_3 = 1;
endmodule
