

================================================================
== Vitis HLS Report for 'compute_Pipeline_GRAD_GRAD_INNER'
================================================================
* Date:           Tue Dec 17 15:07:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1029|     1029|  10.290 us|  10.290 us|  1029|  1029|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GRAD_GRAD_INNER  |     1027|     1027|         5|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.90>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln177_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln177"   --->   Operation 11 'read' 'sext_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln177_cast = sext i28 %sext_ln177_read"   --->   Operation 12 'sext' 'sext_ln177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i58.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9" [sgd.cpp:177]   --->   Operation 17 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln177 = icmp_eq  i11 %indvar_flatten9_load, i11 1024" [sgd.cpp:177]   --->   Operation 19 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "%add_ln177 = add i11 %indvar_flatten9_load, i11 1" [sgd.cpp:177]   --->   Operation 20 'add' 'add_ln177' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.cond.cleanup3.i51.i.i, void %for.body4.i.i.i.preheader.exitStub" [sgd.cpp:177]   --->   Operation 21 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [sgd.cpp:180]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [sgd.cpp:177]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.61ns)   --->   "%icmp_ln180 = icmp_eq  i6 %j_load, i6 32" [sgd.cpp:180]   --->   Operation 24 'icmp' 'icmp_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.29ns)   --->   "%select_ln177 = select i1 %icmp_ln180, i6 0, i6 %j_load" [sgd.cpp:177]   --->   Operation 25 'select' 'select_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln177_1 = add i6 %i_load, i6 1" [sgd.cpp:177]   --->   Operation 26 'add' 'add_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.29ns)   --->   "%select_ln177_1 = select i1 %icmp_ln180, i6 %add_ln177_1, i6 %i_load" [sgd.cpp:177]   --->   Operation 27 'select' 'select_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i6 %select_ln177_1" [sgd.cpp:177]   --->   Operation 28 'trunc' 'trunc_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln177, i5 0" [sgd.cpp:177]   --->   Operation 29 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_1_cast_i_i = zext i6 %select_ln177" [sgd.cpp:177]   --->   Operation 30 'zext' 'j_1_cast_i_i' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.72ns)   --->   "%add_ln181 = add i10 %p_mid, i10 %j_1_cast_i_i" [sgd.cpp:181]   --->   Operation 31 'add' 'add_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i10 %add_ln181"   --->   Operation 32 'zext' 'zext_ln1270' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%training_instance_V_addr = getelementptr i16 %training_instance_V, i64 0, i64 %zext_ln1270"   --->   Operation 33 'getelementptr' 'training_instance_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.17ns)   --->   "%training_instance_V_load = load i10 %training_instance_V_addr"   --->   Operation 34 'load' 'training_instance_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln180 = add i6 %select_ln177, i6 1" [sgd.cpp:180]   --->   Operation 35 'add' 'add_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln180 = store i11 %add_ln177, i11 %indvar_flatten9" [sgd.cpp:180]   --->   Operation 36 'store' 'store_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln180 = store i6 %select_ln177_1, i6 %i" [sgd.cpp:180]   --->   Operation 37 'store' 'store_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln180 = store i6 %add_ln180, i6 %j" [sgd.cpp:180]   --->   Operation 38 'store' 'store_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 39 [1/2] (1.17ns)   --->   "%training_instance_V_load = load i10 %training_instance_V_addr"   --->   Operation 39 'load' 'training_instance_V_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %training_instance_V_load"   --->   Operation 40 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i44 %sext_ln177_cast, i44 %sext_ln1273"   --->   Operation 41 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 42 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i44 %sext_ln177_cast, i44 %sext_ln1273"   --->   Operation 42 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 43 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i44 %sext_ln177_cast, i44 %sext_ln1273"   --->   Operation 43 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @GRAD_GRAD_INNER_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sgd.cpp:180]   --->   Operation 47 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i44 %sext_ln177_cast, i44 %sext_ln1273"   --->   Operation 48 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V, i32 12, i32 43"   --->   Operation 49 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%gradient_V_addr = getelementptr i32 %gradient_V, i64 0, i64 %zext_ln1270" [sgd.cpp:181]   --->   Operation 50 'getelementptr' 'gradient_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.20ns)   --->   "%store_ln181 = store i32 %trunc_ln2, i10 %gradient_V_addr" [sgd.cpp:181]   --->   Operation 51 'store' 'store_ln181' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.body4.i58.i.i" [sgd.cpp:180]   --->   Operation 52 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.9ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', sgd.cpp:177) on local variable 'i' [21]  (0 ns)
	'add' operation ('add_ln177_1', sgd.cpp:177) [26]  (0.706 ns)
	'select' operation ('select_ln177_1', sgd.cpp:177) [27]  (0.293 ns)
	'add' operation ('add_ln181', sgd.cpp:181) [33]  (0.725 ns)
	'getelementptr' operation ('training_instance_V_addr') [35]  (0 ns)
	'load' operation ('training_instance_V_load') on array 'training_instance_V' [36]  (1.18 ns)

 <State 2>: 1.71ns
The critical path consists of the following:
	'load' operation ('training_instance_V_load') on array 'training_instance_V' [36]  (1.18 ns)
	'mul' operation of DSP[38] ('r.V') [38]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('r.V') [38]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('r.V') [38]  (0.535 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('r.V') [38]  (0 ns)
	'store' operation ('store_ln181', sgd.cpp:181) of variable 'trunc_ln2' on array 'gradient_V' [41]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
