# do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:45 on Jul 02,2017
# vlog -work work test.vo 
# -- Compiling module divider
# -- Compiling module hard_block
# 
# Top level modules:
# 	divider
# End time: 15:54:45 on Jul 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:45 on Jul 02,2017
# vlog -work work Waveform.vwf.vt 
# -- Compiling module divider_vlg_vec_tst
# 
# Top level modules:
# 	divider_vlg_vec_tst
# End time: 15:54:45 on Jul 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.divider_vlg_vec_tst 
# Start time: 15:54:45 on Jul 02,2017
# Loading work.divider_vlg_vec_tst
# Loading work.divider
# Loading work.hard_block
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) test.vo(1663): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /divider_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) test.vo(1663): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : Waveform.vwf.vt(45)
#    Time: 10 us  Iteration: 0  Instance: /divider_vlg_vec_tst
# End time: 15:54:45 on Jul 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
