Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Fri Jul 31 13:36:46 2020
| Host         : LAPTOP-D6I8F5RI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab7_control_sets_placed.rpt
| Design       : Lab7
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------+------------------+----------------+
|       Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------+------------------+----------------+
|  clock_1hz_reg_n_0_BUFG | flow2_out     | flow1_out        |                1 |              1 |
|  clock_1hz_reg_n_0_BUFG |               |                  |                2 |              3 |
|  clock_1hz_reg_n_0_BUFG | flow2_out     |                  |                2 |              5 |
|  clock_1hz_reg_n_0_BUFG | CA1           | CA2[6]           |                1 |              6 |
|  clock_1hz_reg_n_0_BUFG | CA1           | CA1[6]_i_1_n_0   |                4 |              7 |
|  clock_500hz_reg_n_0    |               |                  |                5 |             13 |
|  clock_1hz_reg_n_0_BUFG | t20           | CA4              |                2 |             14 |
|  clock_1hz_reg_n_0_BUFG | t20           |                  |                8 |             31 |
|  clock_IBUF_BUFG        |               |                  |               10 |             33 |
+-------------------------+---------------+------------------+------------------+----------------+


