// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32nkbM.h"
#include "cnn_fmul_32ns_32nlbW.h"
#include "cnn_fcmp_32ns_32nmb6.h"
#include "cnn_mac_muladd_6nncg.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_weicud.h"
#include "conv_1_conv_1_weidEe.h"
#include "conv_1_conv_1_weieOg.h"
#include "conv_1_conv_1_weifYi.h"
#include "conv_1_conv_1_weig8j.h"
#include "conv_1_conv_1_weihbi.h"
#include "conv_1_conv_1_weiibs.h"
#include "conv_1_conv_1_weijbC.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<10> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<12> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_conv_1_weibkb* conv_1_weights_0_0_U;
    conv_1_conv_1_weicud* conv_1_weights_0_1_U;
    conv_1_conv_1_weidEe* conv_1_weights_0_2_U;
    conv_1_conv_1_weieOg* conv_1_weights_1_0_U;
    conv_1_conv_1_weifYi* conv_1_weights_1_1_U;
    conv_1_conv_1_weig8j* conv_1_weights_1_2_U;
    conv_1_conv_1_weihbi* conv_1_weights_2_0_U;
    conv_1_conv_1_weiibs* conv_1_weights_2_1_U;
    conv_1_conv_1_weijbC* conv_1_weights_2_2_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    cnn_fadd_32ns_32nkbM<1,4,32,32,32>* cnn_fadd_32ns_32nkbM_U1;
    cnn_fadd_32ns_32nkbM<1,4,32,32,32>* cnn_fadd_32ns_32nkbM_U2;
    cnn_fmul_32ns_32nlbW<1,2,32,32,32>* cnn_fmul_32ns_32nlbW_U3;
    cnn_fmul_32ns_32nlbW<1,2,32,32,32>* cnn_fmul_32ns_32nlbW_U4;
    cnn_fcmp_32ns_32nmb6<1,2,32,32,1>* cnn_fcmp_32ns_32nmb6_U5;
    cnn_mac_muladd_6nncg<1,1,6,5,5,10>* cnn_mac_muladd_6nncg_U6;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > conv_1_weights_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_0_q0;
    sc_signal< sc_lv<3> > conv_1_weights_0_1_address0;
    sc_signal< sc_logic > conv_1_weights_0_1_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_1_q0;
    sc_signal< sc_lv<3> > conv_1_weights_0_2_address0;
    sc_signal< sc_logic > conv_1_weights_0_2_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_2_q0;
    sc_signal< sc_lv<3> > conv_1_weights_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_q0;
    sc_signal< sc_lv<3> > conv_1_weights_1_1_address0;
    sc_signal< sc_logic > conv_1_weights_1_1_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_q0;
    sc_signal< sc_lv<3> > conv_1_weights_1_2_address0;
    sc_signal< sc_logic > conv_1_weights_1_2_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_2_q0;
    sc_signal< sc_lv<3> > conv_1_weights_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_q0;
    sc_signal< sc_lv<3> > conv_1_weights_2_1_address0;
    sc_signal< sc_logic > conv_1_weights_2_1_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_1_q0;
    sc_signal< sc_lv<3> > conv_1_weights_2_2_address0;
    sc_signal< sc_logic > conv_1_weights_2_2_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_2_q0;
    sc_signal< sc_lv<3> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<12> > indvar_flatten30_reg_330;
    sc_signal< sc_lv<5> > r_0_reg_341;
    sc_signal< sc_lv<8> > indvar_flatten_reg_353;
    sc_signal< sc_lv<5> > c_0_reg_365;
    sc_signal< sc_lv<3> > f_0_reg_376;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state38_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_923;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state29_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state39_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter8;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state30_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state35_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state40_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state31_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state36_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state41_pp0_stage4_iter7;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_392_p2;
    sc_signal< sc_lv<32> > reg_424;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln8_reg_923_pp0_iter7_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > icmp_ln8_reg_923_pp0_iter8_reg;
    sc_signal< sc_lv<5> > r_fu_430_p2;
    sc_signal< sc_lv<5> > r_reg_918;
    sc_signal< sc_lv<1> > icmp_ln8_fu_448_p2;
    sc_signal< sc_lv<1> > icmp_ln8_reg_923_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_923_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_923_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_923_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_923_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_923_pp0_iter6_reg;
    sc_signal< sc_lv<12> > add_ln8_fu_454_p2;
    sc_signal< sc_lv<12> > add_ln8_reg_927;
    sc_signal< sc_lv<1> > icmp_ln11_fu_460_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_932;
    sc_signal< sc_lv<5> > select_ln30_1_fu_474_p3;
    sc_signal< sc_lv<5> > select_ln30_1_reg_939;
    sc_signal< sc_lv<5> > select_ln30_1_reg_939_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_939_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_939_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_939_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_939_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_939_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_939_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_939_pp0_iter8_reg;
    sc_signal< sc_lv<11> > sub_ln23_fu_506_p2;
    sc_signal< sc_lv<11> > sub_ln23_reg_945;
    sc_signal< sc_lv<3> > select_ln30_6_fu_558_p3;
    sc_signal< sc_lv<3> > select_ln30_6_reg_950;
    sc_signal< sc_lv<3> > select_ln30_6_reg_950_pp0_iter1_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_950_pp0_iter2_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_950_pp0_iter3_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_950_pp0_iter4_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_950_pp0_iter5_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_950_pp0_iter6_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_950_pp0_iter7_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_950_pp0_iter8_reg;
    sc_signal< sc_lv<5> > select_ln30_7_fu_566_p3;
    sc_signal< sc_lv<5> > select_ln30_7_reg_956;
    sc_signal< sc_lv<5> > select_ln30_7_reg_956_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_956_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_956_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_956_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_956_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_956_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_956_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_956_pp0_iter8_reg;
    sc_signal< sc_lv<11> > zext_ln30_2_fu_574_p1;
    sc_signal< sc_lv<11> > zext_ln30_2_reg_962;
    sc_signal< sc_lv<11> > zext_ln30_4_fu_603_p1;
    sc_signal< sc_lv<11> > zext_ln30_4_reg_973;
    sc_signal< sc_lv<5> > select_ln30_9_fu_624_p3;
    sc_signal< sc_lv<5> > select_ln30_9_reg_984;
    sc_signal< sc_lv<64> > zext_ln23_fu_632_p1;
    sc_signal< sc_lv<64> > zext_ln23_reg_989;
    sc_signal< sc_lv<64> > zext_ln23_reg_989_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_989_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_989_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_989_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_989_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_989_pp0_iter6_reg;
    sc_signal< sc_lv<11> > sub_ln23_1_fu_681_p2;
    sc_signal< sc_lv<11> > sub_ln23_1_reg_1039;
    sc_signal< sc_lv<5> > add_ln30_fu_694_p2;
    sc_signal< sc_lv<5> > add_ln30_reg_1045;
    sc_signal< sc_lv<11> > zext_ln30_5_fu_710_p1;
    sc_signal< sc_lv<11> > zext_ln30_5_reg_1056;
    sc_signal< sc_lv<32> > conv_1_weights_0_2_l_reg_1077;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_l_reg_1082;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_l_reg_1087;
    sc_signal< sc_lv<32> > conv_1_weights_1_2_l_reg_1092;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_l_reg_1097;
    sc_signal< sc_lv<32> > conv_1_weights_2_1_l_reg_1102;
    sc_signal< sc_lv<32> > conv_1_weights_2_2_l_reg_1107;
    sc_signal< sc_lv<8> > add_ln11_fu_723_p2;
    sc_signal< sc_lv<8> > add_ln11_reg_1112;
    sc_signal< sc_lv<11> > add_ln23_6_fu_757_p2;
    sc_signal< sc_lv<11> > add_ln23_6_reg_1117;
    sc_signal< sc_lv<11> > add_ln23_10_fu_771_p2;
    sc_signal< sc_lv<11> > add_ln23_10_reg_1127;
    sc_signal< sc_lv<11> > add_ln23_14_fu_785_p2;
    sc_signal< sc_lv<11> > add_ln23_14_reg_1137;
    sc_signal< sc_lv<32> > grp_fu_396_p2;
    sc_signal< sc_lv<32> > tmp_8_reg_1142;
    sc_signal< sc_lv<32> > grp_fu_402_p2;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1147;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1162;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1162_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_reg_1167;
    sc_signal< sc_lv<32> > tmp_1_reg_1167_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_reg_1167_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1177;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1177_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1177_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1182;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1182_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1182_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1182_pp0_iter3_reg;
    sc_signal< sc_lv<3> > f_fu_802_p2;
    sc_signal< sc_lv<3> > f_reg_1187;
    sc_signal< sc_lv<8> > select_ln11_fu_807_p3;
    sc_signal< sc_lv<8> > select_ln11_reg_1192;
    sc_signal< sc_lv<32> > tmp_2_reg_1197;
    sc_signal< sc_lv<32> > tmp_2_reg_1197_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1197_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1197_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_1197_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1202;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1202_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1202_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1202_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1202_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1202_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_387_p2;
    sc_signal< sc_lv<32> > w_sum_4_reg_1207;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1212;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1212_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1212_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1212_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1212_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1212_pp0_iter6_reg;
    sc_signal< sc_lv<32> > w_sum_4_0_1_reg_1217;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > w_sum_4_0_2_reg_1222;
    sc_signal< sc_lv<32> > w_sum_4_1_reg_1227;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > w_sum_4_1_1_reg_1232;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > w_sum_4_1_2_reg_1237;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > w_sum_4_2_reg_1242;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > w_sum_4_2_1_reg_1247;
    sc_signal< sc_lv<32> > conv_1_bias_load_reg_1257;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<12> > ap_phi_mux_indvar_flatten30_phi_fu_334_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_345_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_357_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_369_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_380_p4;
    sc_signal< sc_lv<64> > zext_ln23_7_fu_584_p1;
    sc_signal< sc_lv<64> > zext_ln23_9_fu_613_p1;
    sc_signal< sc_lv<64> > zext_ln23_8_fu_705_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln23_11_fu_718_p1;
    sc_signal< sc_lv<64> > zext_ln23_10_fu_766_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln23_12_fu_780_p1;
    sc_signal< sc_lv<64> > sext_ln23_fu_790_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > sext_ln23_1_fu_794_p1;
    sc_signal< sc_lv<64> > zext_ln23_13_fu_798_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln30_7_fu_852_p1;
    sc_signal< sc_lv<32> > grp_fu_387_p0;
    sc_signal< sc_lv<32> > grp_fu_387_p1;
    sc_signal< sc_lv<32> > grp_fu_392_p0;
    sc_signal< sc_lv<32> > grp_fu_392_p1;
    sc_signal< sc_lv<32> > grp_fu_396_p0;
    sc_signal< sc_lv<32> > grp_fu_402_p0;
    sc_signal< sc_lv<10> > tmp_11_fu_482_p3;
    sc_signal< sc_lv<7> > tmp_12_fu_494_p3;
    sc_signal< sc_lv<11> > zext_ln23_1_fu_490_p1;
    sc_signal< sc_lv<11> > zext_ln23_2_fu_502_p1;
    sc_signal< sc_lv<5> > c_fu_436_p2;
    sc_signal< sc_lv<5> > add_ln23_1_fu_442_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_534_p2;
    sc_signal< sc_lv<1> > xor_ln30_fu_528_p2;
    sc_signal< sc_lv<5> > select_ln30_fu_466_p3;
    sc_signal< sc_lv<1> > and_ln30_fu_540_p2;
    sc_signal< sc_lv<1> > or_ln30_fu_552_p2;
    sc_signal< sc_lv<5> > add_ln23_3_fu_546_p2;
    sc_signal< sc_lv<11> > add_ln23_4_fu_578_p2;
    sc_signal< sc_lv<5> > add_ln23_7_fu_589_p2;
    sc_signal< sc_lv<5> > select_ln30_4_fu_512_p3;
    sc_signal< sc_lv<5> > select_ln30_8_fu_595_p3;
    sc_signal< sc_lv<11> > add_ln23_8_fu_607_p2;
    sc_signal< sc_lv<5> > add_ln23_11_fu_618_p2;
    sc_signal< sc_lv<5> > select_ln30_5_fu_520_p3;
    sc_signal< sc_lv<5> > add_ln23_fu_645_p2;
    sc_signal< sc_lv<5> > select_ln30_2_fu_651_p3;
    sc_signal< sc_lv<10> > tmp_13_fu_657_p3;
    sc_signal< sc_lv<7> > tmp_14_fu_669_p3;
    sc_signal< sc_lv<11> > zext_ln23_3_fu_665_p1;
    sc_signal< sc_lv<11> > zext_ln23_4_fu_677_p1;
    sc_signal< sc_lv<5> > select_ln30_3_fu_687_p3;
    sc_signal< sc_lv<11> > add_ln23_5_fu_700_p2;
    sc_signal< sc_lv<11> > add_ln23_12_fu_713_p2;
    sc_signal< sc_lv<10> > tmp_9_fu_729_p3;
    sc_signal< sc_lv<7> > tmp_10_fu_740_p3;
    sc_signal< sc_lv<11> > zext_ln23_5_fu_736_p1;
    sc_signal< sc_lv<11> > zext_ln23_6_fu_747_p1;
    sc_signal< sc_lv<11> > sub_ln23_2_fu_751_p2;
    sc_signal< sc_lv<11> > add_ln23_9_fu_762_p2;
    sc_signal< sc_lv<11> > add_ln23_13_fu_776_p2;
    sc_signal< sc_lv<10> > grp_fu_908_p3;
    sc_signal< sc_lv<11> > tmp_15_fu_826_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_819_p3;
    sc_signal< sc_lv<13> > zext_ln30_3_fu_833_p1;
    sc_signal< sc_lv<13> > sub_ln30_fu_837_p2;
    sc_signal< sc_lv<13> > zext_ln30_6_fu_843_p1;
    sc_signal< sc_lv<13> > add_ln30_2_fu_846_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_857_p1;
    sc_signal< sc_lv<8> > tmp_fu_861_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_871_p1;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_881_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_875_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_887_p2;
    sc_signal< sc_lv<1> > grp_fu_408_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_893_p2;
    sc_signal< sc_lv<6> > grp_fu_908_p0;
    sc_signal< sc_lv<5> > grp_fu_908_p1;
    sc_signal< sc_lv<5> > grp_fu_908_p2;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_908_p10;
    sc_signal< sc_lv<10> > grp_fu_908_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state46;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<12> ap_const_lv12_FD8;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<8> ap_const_lv8_9C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_723_p2();
    void thread_add_ln23_10_fu_771_p2();
    void thread_add_ln23_11_fu_618_p2();
    void thread_add_ln23_12_fu_713_p2();
    void thread_add_ln23_13_fu_776_p2();
    void thread_add_ln23_14_fu_785_p2();
    void thread_add_ln23_1_fu_442_p2();
    void thread_add_ln23_3_fu_546_p2();
    void thread_add_ln23_4_fu_578_p2();
    void thread_add_ln23_5_fu_700_p2();
    void thread_add_ln23_6_fu_757_p2();
    void thread_add_ln23_7_fu_589_p2();
    void thread_add_ln23_8_fu_607_p2();
    void thread_add_ln23_9_fu_762_p2();
    void thread_add_ln23_fu_645_p2();
    void thread_add_ln30_2_fu_846_p2();
    void thread_add_ln30_fu_694_p2();
    void thread_add_ln8_fu_454_p2();
    void thread_and_ln29_fu_893_p2();
    void thread_and_ln30_fu_540_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state46();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state20_pp0_stage3_iter3();
    void thread_ap_block_state21_pp0_stage4_iter3();
    void thread_ap_block_state22_pp0_stage0_iter4();
    void thread_ap_block_state23_pp0_stage1_iter4();
    void thread_ap_block_state24_pp0_stage2_iter4();
    void thread_ap_block_state25_pp0_stage3_iter4();
    void thread_ap_block_state26_pp0_stage4_iter4();
    void thread_ap_block_state27_pp0_stage0_iter5();
    void thread_ap_block_state28_pp0_stage1_iter5();
    void thread_ap_block_state29_pp0_stage2_iter5();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage3_iter5();
    void thread_ap_block_state31_pp0_stage4_iter5();
    void thread_ap_block_state32_pp0_stage0_iter6();
    void thread_ap_block_state33_pp0_stage1_iter6();
    void thread_ap_block_state34_pp0_stage2_iter6();
    void thread_ap_block_state35_pp0_stage3_iter6();
    void thread_ap_block_state36_pp0_stage4_iter6();
    void thread_ap_block_state37_pp0_stage0_iter7();
    void thread_ap_block_state38_pp0_stage1_iter7();
    void thread_ap_block_state39_pp0_stage2_iter7();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage3_iter7();
    void thread_ap_block_state41_pp0_stage4_iter7();
    void thread_ap_block_state42_pp0_stage0_iter8();
    void thread_ap_block_state43_pp0_stage1_iter8();
    void thread_ap_block_state44_pp0_stage2_iter8();
    void thread_ap_block_state45_pp0_stage3_iter8();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_369_p4();
    void thread_ap_phi_mux_f_0_phi_fu_380_p4();
    void thread_ap_phi_mux_indvar_flatten30_phi_fu_334_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_357_p4();
    void thread_ap_phi_mux_r_0_phi_fu_345_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_fu_857_p1();
    void thread_c_fu_436_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_0_0_address0();
    void thread_conv_1_weights_0_0_ce0();
    void thread_conv_1_weights_0_1_address0();
    void thread_conv_1_weights_0_1_ce0();
    void thread_conv_1_weights_0_2_address0();
    void thread_conv_1_weights_0_2_ce0();
    void thread_conv_1_weights_1_0_address0();
    void thread_conv_1_weights_1_0_ce0();
    void thread_conv_1_weights_1_1_address0();
    void thread_conv_1_weights_1_1_ce0();
    void thread_conv_1_weights_1_2_address0();
    void thread_conv_1_weights_1_2_ce0();
    void thread_conv_1_weights_2_0_address0();
    void thread_conv_1_weights_2_0_ce0();
    void thread_conv_1_weights_2_1_address0();
    void thread_conv_1_weights_2_1_ce0();
    void thread_conv_1_weights_2_2_address0();
    void thread_conv_1_weights_2_2_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_802_p2();
    void thread_grp_fu_387_p0();
    void thread_grp_fu_387_p1();
    void thread_grp_fu_392_p0();
    void thread_grp_fu_392_p1();
    void thread_grp_fu_396_p0();
    void thread_grp_fu_402_p0();
    void thread_grp_fu_908_p0();
    void thread_grp_fu_908_p1();
    void thread_grp_fu_908_p10();
    void thread_grp_fu_908_p2();
    void thread_grp_fu_908_p20();
    void thread_icmp_ln11_fu_460_p2();
    void thread_icmp_ln14_fu_534_p2();
    void thread_icmp_ln29_7_fu_881_p2();
    void thread_icmp_ln29_fu_875_p2();
    void thread_icmp_ln8_fu_448_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln29_fu_887_p2();
    void thread_or_ln30_fu_552_p2();
    void thread_p_shl_cast_fu_819_p3();
    void thread_r_fu_430_p2();
    void thread_select_ln11_fu_807_p3();
    void thread_select_ln30_1_fu_474_p3();
    void thread_select_ln30_2_fu_651_p3();
    void thread_select_ln30_3_fu_687_p3();
    void thread_select_ln30_4_fu_512_p3();
    void thread_select_ln30_5_fu_520_p3();
    void thread_select_ln30_6_fu_558_p3();
    void thread_select_ln30_7_fu_566_p3();
    void thread_select_ln30_8_fu_595_p3();
    void thread_select_ln30_9_fu_624_p3();
    void thread_select_ln30_fu_466_p3();
    void thread_sext_ln23_1_fu_794_p1();
    void thread_sext_ln23_fu_790_p1();
    void thread_sub_ln23_1_fu_681_p2();
    void thread_sub_ln23_2_fu_751_p2();
    void thread_sub_ln23_fu_506_p2();
    void thread_sub_ln30_fu_837_p2();
    void thread_tmp_10_fu_740_p3();
    void thread_tmp_11_fu_482_p3();
    void thread_tmp_12_fu_494_p3();
    void thread_tmp_13_fu_657_p3();
    void thread_tmp_14_fu_669_p3();
    void thread_tmp_15_fu_826_p3();
    void thread_tmp_9_fu_729_p3();
    void thread_tmp_fu_861_p4();
    void thread_trunc_ln29_fu_871_p1();
    void thread_xor_ln30_fu_528_p2();
    void thread_zext_ln23_10_fu_766_p1();
    void thread_zext_ln23_11_fu_718_p1();
    void thread_zext_ln23_12_fu_780_p1();
    void thread_zext_ln23_13_fu_798_p1();
    void thread_zext_ln23_1_fu_490_p1();
    void thread_zext_ln23_2_fu_502_p1();
    void thread_zext_ln23_3_fu_665_p1();
    void thread_zext_ln23_4_fu_677_p1();
    void thread_zext_ln23_5_fu_736_p1();
    void thread_zext_ln23_6_fu_747_p1();
    void thread_zext_ln23_7_fu_584_p1();
    void thread_zext_ln23_8_fu_705_p1();
    void thread_zext_ln23_9_fu_613_p1();
    void thread_zext_ln23_fu_632_p1();
    void thread_zext_ln30_2_fu_574_p1();
    void thread_zext_ln30_3_fu_833_p1();
    void thread_zext_ln30_4_fu_603_p1();
    void thread_zext_ln30_5_fu_710_p1();
    void thread_zext_ln30_6_fu_843_p1();
    void thread_zext_ln30_7_fu_852_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
