// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/11/2021 21:27:53"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module lab6_toplevel (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
output 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LAB6_2_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \Run~input_o ;
wire \Continue~input_o ;
wire \my_slc|state_controller|State~37_combout ;
wire \my_slc|state_controller|State.S_21~q ;
wire \my_slc|d0|Add0~51 ;
wire \my_slc|d0|Add0~52_combout ;
wire \my_slc|state_controller|State~34_combout ;
wire \my_slc|state_controller|State.S_25_1~q ;
wire \my_slc|state_controller|State~32_combout ;
wire \my_slc|state_controller|State.S_25_2~q ;
wire \my_slc|state_controller|State~44_combout ;
wire \my_slc|state_controller|State.S_27~q ;
wire \my_slc|state_controller|GateMDR~combout ;
wire \my_slc|state_controller|State~35_combout ;
wire \my_slc|state_controller|State.S_16_1~q ;
wire \my_slc|state_controller|State~36_combout ;
wire \my_slc|state_controller|State.S_16_2~q ;
wire \my_slc|state_controller|Mem_WE~0_combout ;
wire \Data[14]~input_o ;
wire \S[14]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~31_combout ;
wire \my_slc|state_controller|WideOr21~0_combout ;
wire \my_slc|d0|MDR_RE|Dout[11]~17_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~30_combout ;
wire \my_slc|d0|my_register|R3[13]~feeder_combout ;
wire \my_slc|d0|IR_RE|Dout[14]~0_combout ;
wire \my_slc|d0|Add0~53 ;
wire \my_slc|d0|Add0~54_combout ;
wire \my_slc|d0|my_register|R5[11]~feeder_combout ;
wire \my_slc|state_controller|Decoder0~4_combout ;
wire \my_slc|state_controller|State~46_combout ;
wire \my_slc|state_controller|State.S_05~q ;
wire \my_slc|state_controller|Decoder0~5_combout ;
wire \my_slc|state_controller|State~47_combout ;
wire \my_slc|state_controller|State.S_01~q ;
wire \my_slc|state_controller|Decoder0~3_combout ;
wire \my_slc|state_controller|State~45_combout ;
wire \my_slc|state_controller|State.S_09~q ;
wire \my_slc|d0|my_register|R5[5]~6_combout ;
wire \my_slc|d0|my_register|R4[13]~3_combout ;
wire \my_slc|d0|my_register|R5[5]~19_combout ;
wire \Data[6]~input_o ;
wire \S[6]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~23_combout ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~24_combout ;
wire \my_slc|d0|my_register|R2[3]~19_combout ;
wire \my_slc|d0|my_register|R1[7]~feeder_combout ;
wire \my_slc|d0|my_register|R1[5]~3_combout ;
wire \my_slc|d0|my_register|R1[5]~19_combout ;
wire \my_slc|d0|my_register|R0[15]~19_combout ;
wire \my_slc|d0|my_register|Mux8~2_combout ;
wire \my_slc|d0|my_register|Mux8~3_combout ;
wire \my_slc|d0|my_register|R7[7]~feeder_combout ;
wire \my_slc|d0|my_register|R6[2]~3_combout ;
wire \my_slc|d0|my_register|R7[6]~19_combout ;
wire \my_slc|d0|my_register|R6[7]~feeder_combout ;
wire \my_slc|d0|my_register|R6[2]~19_combout ;
wire \my_slc|d0|my_register|R4[13]~19_combout ;
wire \my_slc|d0|my_register|Mux8~0_combout ;
wire \my_slc|d0|my_register|Mux8~1_combout ;
wire \my_slc|d0|Bus_Gate|Mux8~1_combout ;
wire \my_slc|d0|Bus_Gate|Mux10~2_combout ;
wire \my_slc|state_controller|WideOr24~combout ;
wire \my_slc|d0|Bus_Gate|Mux10~7_combout ;
wire \my_slc|d0|Bus_Gate|Mux10~3_combout ;
wire \my_slc|d0|my_register|Mux8~4_combout ;
wire \my_slc|d0|my_register|R5[6]~feeder_combout ;
wire \my_slc|d0|my_register|R6[6]~feeder_combout ;
wire \my_slc|d0|my_register|Mux9~0_combout ;
wire \my_slc|d0|my_register|Mux9~1_combout ;
wire \my_slc|d0|my_register|Mux9~4_combout ;
wire \my_slc|d0|my_register|R7[5]~feeder_combout ;
wire \my_slc|d0|my_register|R6[5]~feeder_combout ;
wire \my_slc|d0|my_register|Mux10~0_combout ;
wire \my_slc|d0|my_register|Mux10~1_combout ;
wire \my_slc|d0|my_register|R3[5]~feeder_combout ;
wire \my_slc|d0|my_register|R1[5]~feeder_combout ;
wire \my_slc|d0|my_register|Mux10~2_combout ;
wire \my_slc|d0|my_register|Mux10~3_combout ;
wire \my_slc|d0|my_register|Mux10~4_combout ;
wire \my_slc|d0|Add0~32_combout ;
wire \my_slc|d0|MAR_RE|Dout[14]~0_combout ;
wire \my_slc|d0|ADDR1_MUX|out[0]~35_combout ;
wire \my_slc|d0|MAR_RE|Dout~1_combout ;
wire \my_slc|d0|my_register|R3[0]~feeder_combout ;
wire \my_slc|d0|my_register|Mux15~2_combout ;
wire \my_slc|d0|my_register|Mux15~3_combout ;
wire \my_slc|d0|my_register|R4[0]~feeder_combout ;
wire \my_slc|d0|my_register|Mux15~0_combout ;
wire \my_slc|d0|my_register|Mux15~1_combout ;
wire \my_slc|d0|ADDR1_MUX|out[0]~32_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux15~0_combout ;
wire \my_slc|d0|ADDROUT[0]~0_combout ;
wire \my_slc|d0|Add0~64_combout ;
wire \my_slc|d0|PC_COUN|Dout[0]~feeder_combout ;
wire \my_slc|d0|PC_COUN|Dout[12]~0_combout ;
wire \my_slc|d0|PC_COUN|Dout[12]~1_combout ;
wire \my_slc|d0|Add0~33 ;
wire \my_slc|d0|Add0~34_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~18_combout ;
wire \my_slc|d0|my_register|R3[1]~feeder_combout ;
wire \my_slc|d0|my_register|R1[1]~feeder_combout ;
wire \my_slc|d0|my_register|Mux14~2_combout ;
wire \my_slc|d0|my_register|Mux14~3_combout ;
wire \my_slc|d0|my_register|R7[1]~feeder_combout ;
wire \my_slc|d0|my_register|R6[1]~feeder_combout ;
wire \my_slc|d0|my_register|Mux14~0_combout ;
wire \my_slc|d0|my_register|Mux14~1_combout ;
wire \my_slc|d0|Bus_Gate|Mux14~1_combout ;
wire \my_slc|d0|my_register|Mux14~4_combout ;
wire \my_slc|d0|MYALU|ALUMUX|out[0]~0_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~19_combout ;
wire \my_slc|d0|my_register|R5[2]~feeder_combout ;
wire \my_slc|d0|my_register|R6[2]~feeder_combout ;
wire \my_slc|d0|my_register|Mux13~0_combout ;
wire \my_slc|d0|my_register|Mux13~1_combout ;
wire \my_slc|d0|my_register|R1[2]~feeder_combout ;
wire \my_slc|d0|my_register|Mux13~2_combout ;
wire \my_slc|d0|my_register|Mux13~3_combout ;
wire \my_slc|d0|Bus_Gate|Mux13~1_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux13~0_combout ;
wire \my_slc|d0|ADDR1_MUX|out[2]~37_combout ;
wire \my_slc|d0|ADDR1_MUX|out[2]~34_combout ;
wire \my_slc|d0|ADDR1_MUX|out[1]~36_combout ;
wire \my_slc|d0|ADDR1_MUX|out[1]~33_combout ;
wire \my_slc|d0|ADDROUT[0]~1 ;
wire \my_slc|d0|ADDROUT[1]~3 ;
wire \my_slc|d0|ADDROUT[2]~4_combout ;
wire \my_slc|d0|my_register|Mux13~4_combout ;
wire \my_slc|d0|MYALU|Add0~3 ;
wire \my_slc|d0|MYALU|Add0~4_combout ;
wire \my_slc|d0|Bus_Gate|Mux13~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux13~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[2]~2_combout ;
wire \my_slc|d0|MAR_RE|Dout~4_combout ;
wire \my_slc|d0|MYALU|ALUMUX|out[0]~1_combout ;
wire \my_slc|d0|MYALU|ALUMUX|out[0]~2_combout ;
wire \my_slc|d0|MYALU|ALUMUX|out[0]~3_combout ;
wire \my_slc|d0|MYALU|ALUMUX|out[0]~4_combout ;
wire \my_slc|d0|MYALU|ALUMUX|out[0]~5_combout ;
wire \my_slc|d0|MYALU|Add0~1 ;
wire \my_slc|d0|MYALU|Add0~2_combout ;
wire \my_slc|d0|Bus_Gate|Mux14~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux14~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[1]~1_combout ;
wire \my_slc|d0|MAR_RE|Dout~3_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux14~0_combout ;
wire \my_slc|d0|ADDROUT[1]~2_combout ;
wire \my_slc|d0|Add0~65_combout ;
wire \my_slc|d0|PC_COUN|Dout[1]~feeder_combout ;
wire \my_slc|d0|Add0~35 ;
wire \my_slc|d0|Add0~36_combout ;
wire \my_slc|d0|Add0~66_combout ;
wire \my_slc|d0|PC_COUN|Dout[2]~feeder_combout ;
wire \my_slc|d0|Add0~37 ;
wire \my_slc|d0|Add0~38_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~20_combout ;
wire \my_slc|d0|my_register|R7[3]~feeder_combout ;
wire \my_slc|d0|my_register|R6[3]~feeder_combout ;
wire \my_slc|d0|my_register|Mux12~0_combout ;
wire \my_slc|d0|my_register|Mux12~1_combout ;
wire \my_slc|d0|Bus_Gate|Mux12~1_combout ;
wire \my_slc|d0|MYALU|Add0~5 ;
wire \my_slc|d0|MYALU|Add0~6_combout ;
wire \my_slc|d0|Bus_Gate|Mux12~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux12~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[3]~3_combout ;
wire \my_slc|d0|MAR_RE|Dout~5_combout ;
wire \my_slc|d0|my_register|R3[3]~feeder_combout ;
wire \my_slc|d0|my_register|R1[3]~feeder_combout ;
wire \my_slc|d0|my_register|Mux12~2_combout ;
wire \my_slc|d0|my_register|Mux12~3_combout ;
wire \my_slc|d0|my_register|Mux12~4_combout ;
wire \my_slc|d0|ADDR1_MUX|out[3]~38_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux12~0_combout ;
wire \my_slc|d0|ADDROUT[2]~5 ;
wire \my_slc|d0|ADDROUT[3]~6_combout ;
wire \my_slc|d0|Add0~67_combout ;
wire \my_slc|d0|PC_COUN|Dout[3]~feeder_combout ;
wire \my_slc|d0|Add0~39 ;
wire \my_slc|d0|Add0~40_combout ;
wire \my_slc|d0|ADDR1_MUX|out[4]~39_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux11~0_combout ;
wire \my_slc|d0|ADDROUT[3]~7 ;
wire \my_slc|d0|ADDROUT[4]~8_combout ;
wire \my_slc|d0|Add0~68_combout ;
wire \my_slc|d0|PC_COUN|Dout[4]~feeder_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~21_combout ;
wire \my_slc|d0|my_register|R5[4]~feeder_combout ;
wire \my_slc|d0|my_register|R6[4]~feeder_combout ;
wire \my_slc|d0|my_register|Mux11~0_combout ;
wire \my_slc|d0|my_register|Mux11~1_combout ;
wire \my_slc|d0|Bus_Gate|Mux11~1_combout ;
wire \my_slc|d0|MYALU|Add0~7 ;
wire \my_slc|d0|MYALU|Add0~8_combout ;
wire \my_slc|d0|Bus_Gate|Mux11~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux11~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[4]~4_combout ;
wire \my_slc|d0|MAR_RE|Dout~6_combout ;
wire \my_slc|d0|my_register|R1[4]~feeder_combout ;
wire \my_slc|d0|my_register|Mux11~2_combout ;
wire \my_slc|d0|my_register|Mux11~3_combout ;
wire \my_slc|d0|my_register|Mux11~4_combout ;
wire \my_slc|d0|MYALU|Add0~9 ;
wire \my_slc|d0|MYALU|Add0~11 ;
wire \my_slc|d0|MYALU|Add0~13 ;
wire \my_slc|d0|MYALU|Add0~14_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux9~0_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux8~0_combout ;
wire \my_slc|d0|ADDR1_MUX|out[7]~42_combout ;
wire \my_slc|d0|ADDR1_MUX|out[6]~41_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux9~1_combout ;
wire \my_slc|d0|ADDR1_MUX|out[5]~40_combout ;
wire \my_slc|d0|ADDROUT[4]~9 ;
wire \my_slc|d0|ADDROUT[5]~11 ;
wire \my_slc|d0|ADDROUT[6]~13 ;
wire \my_slc|d0|ADDROUT[7]~14_combout ;
wire \my_slc|d0|Bus_Gate|Mux8~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux8~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[7]~7_combout ;
wire \my_slc|d0|MAR_RE|Dout~9_combout ;
wire \my_slc|d0|SR1_MUX|out[1]~1_combout ;
wire \my_slc|d0|my_register|R1[6]~feeder_combout ;
wire \my_slc|d0|my_register|Mux9~2_combout ;
wire \my_slc|d0|my_register|Mux9~3_combout ;
wire \my_slc|d0|Bus_Gate|Mux9~1_combout ;
wire \my_slc|d0|ADDROUT[6]~12_combout ;
wire \my_slc|d0|MYALU|Add0~12_combout ;
wire \my_slc|d0|Bus_Gate|Mux9~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux9~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[6]~6_combout ;
wire \my_slc|d0|MAR_RE|Dout~8_combout ;
wire \my_slc|d0|SR1_MUX|out[0]~0_combout ;
wire \my_slc|d0|my_register|R6[11]~feeder_combout ;
wire \my_slc|d0|my_register|Mux4~0_combout ;
wire \my_slc|d0|my_register|Mux4~1_combout ;
wire \my_slc|d0|my_register|R3[11]~feeder_combout ;
wire \my_slc|d0|my_register|R1[11]~feeder_combout ;
wire \my_slc|d0|my_register|Mux4~2_combout ;
wire \my_slc|d0|my_register|Mux4~3_combout ;
wire \my_slc|d0|my_register|Mux4~4_combout ;
wire \my_slc|d0|ADDR1_MUX|out[11]~46_combout ;
wire \my_slc|d0|my_register|R0[9]~feeder_combout ;
wire \my_slc|d0|my_register|Mux6~2_combout ;
wire \my_slc|d0|my_register|Mux6~3_combout ;
wire \my_slc|d0|my_register|R7[9]~feeder_combout ;
wire \my_slc|d0|my_register|R6[9]~feeder_combout ;
wire \my_slc|d0|my_register|Mux6~0_combout ;
wire \my_slc|d0|my_register|Mux6~1_combout ;
wire \my_slc|d0|my_register|Mux6~4_combout ;
wire \my_slc|d0|ADDR1_MUX|out[9]~44_combout ;
wire \my_slc|d0|my_register|R5[8]~feeder_combout ;
wire \my_slc|d0|my_register|R6[8]~feeder_combout ;
wire \my_slc|d0|my_register|Mux7~0_combout ;
wire \my_slc|d0|my_register|Mux7~1_combout ;
wire \my_slc|d0|my_register|R3[8]~feeder_combout ;
wire \my_slc|d0|my_register|Mux7~2_combout ;
wire \my_slc|d0|my_register|Mux7~3_combout ;
wire \my_slc|d0|Bus_Gate|Mux7~1_combout ;
wire \S[8]~input_o ;
wire \Data[8]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~25_combout ;
wire \my_slc|d0|my_register|Mux7~4_combout ;
wire \my_slc|d0|ADDR1_MUX|out[8]~43_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux7~0_combout ;
wire \my_slc|d0|ADDROUT[7]~15 ;
wire \my_slc|d0|ADDROUT[8]~16_combout ;
wire \my_slc|d0|MYALU|Add0~15 ;
wire \my_slc|d0|MYALU|Add0~16_combout ;
wire \my_slc|d0|Bus_Gate|Mux7~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux7~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[8]~8_combout ;
wire \my_slc|d0|MAR_RE|Dout~10_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux6~0_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux6~1_combout ;
wire \my_slc|d0|ADDROUT[8]~17 ;
wire \my_slc|d0|ADDROUT[9]~19 ;
wire \my_slc|d0|ADDROUT[10]~21 ;
wire \my_slc|d0|ADDROUT[11]~22_combout ;
wire \my_slc|d0|Add0~75_combout ;
wire \my_slc|d0|PC_COUN|Dout[11]~feeder_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~28_combout ;
wire \my_slc|d0|Bus_Gate|Mux4~1_combout ;
wire \my_slc|d0|my_register|R6[10]~feeder_combout ;
wire \my_slc|d0|my_register|Mux5~0_combout ;
wire \my_slc|d0|my_register|Mux5~1_combout ;
wire \my_slc|d0|my_register|R3[10]~feeder_combout ;
wire \my_slc|d0|my_register|R1[10]~feeder_combout ;
wire \my_slc|d0|my_register|Mux5~2_combout ;
wire \my_slc|d0|my_register|Mux5~3_combout ;
wire \my_slc|d0|my_register|Mux5~4_combout ;
wire \my_slc|d0|MYALU|Add0~17 ;
wire \my_slc|d0|MYALU|Add0~19 ;
wire \my_slc|d0|MYALU|Add0~21 ;
wire \my_slc|d0|MYALU|Add0~22_combout ;
wire \my_slc|d0|Bus_Gate|Mux4~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux4~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[11]~11_combout ;
wire \my_slc|d0|MAR_RE|Dout~13_combout ;
wire \my_slc|d0|my_register|R2[3]~3_combout ;
wire \my_slc|d0|my_register|R3[5]~19_combout ;
wire \my_slc|d0|my_register|R1[13]~feeder_combout ;
wire \my_slc|d0|my_register|Mux2~2_combout ;
wire \my_slc|d0|my_register|Mux2~3_combout ;
wire \my_slc|d0|my_register|R6[13]~feeder_combout ;
wire \my_slc|d0|my_register|Mux2~0_combout ;
wire \my_slc|d0|my_register|Mux2~1_combout ;
wire \my_slc|d0|Bus_Gate|Mux2~1_combout ;
wire \my_slc|d0|my_register|Mux2~4_combout ;
wire \my_slc|d0|my_register|R2[12]~feeder_combout ;
wire \my_slc|d0|my_register|R1[12]~feeder_combout ;
wire \my_slc|d0|my_register|Mux3~2_combout ;
wire \my_slc|d0|my_register|Mux3~3_combout ;
wire \my_slc|d0|my_register|R6[12]~feeder_combout ;
wire \my_slc|d0|my_register|Mux3~0_combout ;
wire \my_slc|d0|my_register|Mux3~1_combout ;
wire \my_slc|d0|my_register|Mux3~4_combout ;
wire \my_slc|d0|MYALU|Add0~23 ;
wire \my_slc|d0|MYALU|Add0~25 ;
wire \my_slc|d0|MYALU|Add0~26_combout ;
wire \my_slc|d0|Bus_Gate|Mux2~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux2~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[13]~13_combout ;
wire \my_slc|d0|MAR_RE|Dout~15_combout ;
wire \my_slc|state_controller|Decoder0~6_combout ;
wire \my_slc|state_controller|State~48_combout ;
wire \my_slc|state_controller|State.S_12~q ;
wire \my_slc|state_controller|WideOr23~combout ;
wire \my_slc|d0|my_register|R2[14]~feeder_combout ;
wire \my_slc|d0|my_register|R1[14]~feeder_combout ;
wire \my_slc|d0|my_register|Mux1~2_combout ;
wire \my_slc|d0|my_register|Mux1~3_combout ;
wire \my_slc|d0|my_register|R5[14]~feeder_combout ;
wire \my_slc|d0|my_register|R6[14]~feeder_combout ;
wire \my_slc|d0|my_register|Mux1~0_combout ;
wire \my_slc|d0|my_register|Mux1~1_combout ;
wire \my_slc|d0|Bus_Gate|Mux1~1_combout ;
wire \my_slc|d0|my_register|Mux1~4_combout ;
wire \my_slc|d0|MYALU|Add0~27 ;
wire \my_slc|d0|MYALU|Add0~28_combout ;
wire \my_slc|d0|ADDR1_MUX|out[14]~49_combout ;
wire \my_slc|d0|ADDR1_MUX|out[13]~48_combout ;
wire \my_slc|d0|Add0~55 ;
wire \my_slc|d0|Add0~56_combout ;
wire \my_slc|d0|ADDROUT[11]~23 ;
wire \my_slc|d0|ADDROUT[12]~24_combout ;
wire \my_slc|d0|Add0~76_combout ;
wire \my_slc|d0|PC_COUN|Dout[12]~feeder_combout ;
wire \my_slc|d0|ADDR1_MUX|out[12]~47_combout ;
wire \my_slc|d0|ADDROUT[12]~25 ;
wire \my_slc|d0|ADDROUT[13]~27 ;
wire \my_slc|d0|ADDROUT[14]~28_combout ;
wire \my_slc|d0|Bus_Gate|Mux1~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux1~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[14]~14_combout ;
wire \my_slc|d0|MAR_RE|Dout~16_combout ;
wire \my_slc|state_controller|Decoder0~0_combout ;
wire \my_slc|state_controller|State~39_combout ;
wire \my_slc|state_controller|State.S_06~q ;
wire \my_slc|d0|ADDR1_MUX|out[10]~45_combout ;
wire \my_slc|d0|ADDROUT[10]~20_combout ;
wire \my_slc|d0|Add0~74_combout ;
wire \my_slc|d0|PC_COUN|Dout[10]~feeder_combout ;
wire \S[10]~input_o ;
wire \Data[10]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~27_combout ;
wire \my_slc|d0|Bus_Gate|Mux5~1_combout ;
wire \my_slc|d0|MYALU|Add0~20_combout ;
wire \my_slc|d0|Bus_Gate|Mux5~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux5~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[10]~10_combout ;
wire \my_slc|d0|MAR_RE|Dout~12_combout ;
wire \my_slc|d0|MAR_RE|Dout[10]~feeder_combout ;
wire \my_slc|d0|MAR_RE|Dout[14]~2_combout ;
wire \my_slc|d0|MAR_RE|Dout[8]~feeder_combout ;
wire \my_slc|d0|MAR_RE|Dout[9]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~2_combout ;
wire \my_slc|d0|MAR_RE|Dout[6]~feeder_combout ;
wire \my_slc|d0|MAR_RE|Dout[4]~feeder_combout ;
wire \my_slc|d0|MAR_RE|Dout[5]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~1_combout ;
wire \my_slc|d0|MAR_RE|Dout[12]~feeder_combout ;
wire \my_slc|d0|MAR_RE|Dout[14]~feeder_combout ;
wire \my_slc|d0|MAR_RE|Dout[13]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~3_combout ;
wire \my_slc|d0|MAR_RE|Dout[2]~feeder_combout ;
wire \my_slc|d0|MAR_RE|Dout[1]~feeder_combout ;
wire \my_slc|d0|MAR_RE|Dout[0]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~0_combout ;
wire \my_slc|memory_subsystem|Equal0~4_combout ;
wire \Data[5]~input_o ;
wire \S[5]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~22_combout ;
wire \my_slc|d0|Bus_Gate|Mux10~5_combout ;
wire \my_slc|d0|MYALU|Add0~10_combout ;
wire \my_slc|d0|Bus_Gate|Mux10~4_combout ;
wire \my_slc|d0|Bus_Gate|Mux10~6_combout ;
wire \my_slc|d0|MDR_RE|Dout[5]~5_combout ;
wire \my_slc|d0|MAR_RE|Dout~7_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux10~0_combout ;
wire \my_slc|d0|ADDROUT[5]~10_combout ;
wire \my_slc|d0|Add0~41 ;
wire \my_slc|d0|Add0~42_combout ;
wire \my_slc|d0|Add0~69_combout ;
wire \my_slc|d0|PC_COUN|Dout[5]~feeder_combout ;
wire \my_slc|d0|Add0~43 ;
wire \my_slc|d0|Add0~44_combout ;
wire \my_slc|d0|Add0~70_combout ;
wire \my_slc|d0|PC_COUN|Dout[6]~feeder_combout ;
wire \my_slc|d0|Add0~45 ;
wire \my_slc|d0|Add0~46_combout ;
wire \my_slc|d0|Add0~71_combout ;
wire \my_slc|d0|PC_COUN|Dout[7]~feeder_combout ;
wire \my_slc|d0|Add0~47 ;
wire \my_slc|d0|Add0~48_combout ;
wire \my_slc|d0|Add0~72_combout ;
wire \my_slc|d0|PC_COUN|Dout[8]~feeder_combout ;
wire \my_slc|d0|Add0~49 ;
wire \my_slc|d0|Add0~50_combout ;
wire \my_slc|d0|ADDROUT[9]~18_combout ;
wire \my_slc|d0|Add0~73_combout ;
wire \my_slc|d0|PC_COUN|Dout[9]~feeder_combout ;
wire \my_slc|d0|Bus_Gate|Mux6~1_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~26_combout ;
wire \my_slc|d0|MYALU|Add0~18_combout ;
wire \my_slc|d0|Bus_Gate|Mux6~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux6~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[9]~9_combout ;
wire \my_slc|d0|MAR_RE|Dout~11_combout ;
wire \my_slc|d0|my_register|R6[15]~feeder_combout ;
wire \my_slc|d0|my_register|Mux0~0_combout ;
wire \my_slc|d0|my_register|R5[15]~feeder_combout ;
wire \my_slc|d0|my_register|Mux0~1_combout ;
wire \my_slc|d0|my_register|R2[15]~feeder_combout ;
wire \my_slc|d0|my_register|R1[15]~feeder_combout ;
wire \my_slc|d0|my_register|R0[15]~feeder_combout ;
wire \my_slc|d0|my_register|Mux0~2_combout ;
wire \my_slc|d0|my_register|Mux0~3_combout ;
wire \my_slc|d0|Bus_Gate|Mux0~1_combout ;
wire \my_slc|d0|MDR_RE|Dout[15]~feeder_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~32_combout ;
wire \my_slc|d0|my_register|Mux0~4_combout ;
wire \my_slc|d0|MYALU|Add0~29 ;
wire \my_slc|d0|MYALU|Add0~30_combout ;
wire \my_slc|d0|ADDR1_MUX|out[15]~50_combout ;
wire \my_slc|d0|ADDROUT[14]~29 ;
wire \my_slc|d0|ADDROUT[15]~30_combout ;
wire \my_slc|d0|Bus_Gate|Mux0~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux0~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[15]~15_combout ;
wire \my_slc|d0|nzp|Equal0~0_combout ;
wire \my_slc|d0|nzp|Equal0~1_combout ;
wire \my_slc|d0|nzp|LOGIC_OUT[0]~0_combout ;
wire \my_slc|d0|nzp|LOGIC_OUT[0]~1_combout ;
wire \my_slc|d0|nzp|LOGIC_OUT[0]~2_combout ;
wire \my_slc|state_controller|WideOr25~0_combout ;
wire \my_slc|d0|nzp|Equal0~2_combout ;
wire \my_slc|d0|nzp|Equal0~3_combout ;
wire \my_slc|d0|nzp|Equal0~4_combout ;
wire \my_slc|d0|nzp|dff|Dout~1_combout ;
wire \my_slc|d0|nzp|dff|Dout~0_combout ;
wire \my_slc|d0|nzp|dff|Dout~2_combout ;
wire \my_slc|d0|nzp|dff|Dout~q ;
wire \my_slc|state_controller|Decoder0~7_combout ;
wire \my_slc|state_controller|State~49_combout ;
wire \my_slc|state_controller|State.S_00~q ;
wire \my_slc|state_controller|State~38_combout ;
wire \my_slc|state_controller|State.S_22~q ;
wire \my_slc|d0|ADDR2_MUX|Mux0~0_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux0~1_combout ;
wire \my_slc|d0|ADDROUT[13]~26_combout ;
wire \my_slc|d0|Add0~57 ;
wire \my_slc|d0|Add0~58_combout ;
wire \my_slc|d0|Add0~77_combout ;
wire \my_slc|d0|PC_COUN|Dout[13]~feeder_combout ;
wire \my_slc|d0|Add0~59 ;
wire \my_slc|d0|Add0~60_combout ;
wire \my_slc|d0|Add0~78_combout ;
wire \my_slc|d0|PC_COUN|Dout[14]~feeder_combout ;
wire \my_slc|d0|Add0~61 ;
wire \my_slc|d0|Add0~62_combout ;
wire \my_slc|d0|Add0~79_combout ;
wire \my_slc|d0|PC_COUN|Dout[15]~feeder_combout ;
wire \my_slc|d0|MAR_RE|Dout~17_combout ;
wire \my_slc|state_controller|Decoder0~2_combout ;
wire \my_slc|state_controller|State~42_combout ;
wire \my_slc|state_controller|State.S_04~q ;
wire \my_slc|state_controller|GatePC~combout ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~29_combout ;
wire \my_slc|d0|Bus_Gate|Mux3~1_combout ;
wire \my_slc|d0|MYALU|Add0~24_combout ;
wire \my_slc|d0|Bus_Gate|Mux3~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux3~2_combout ;
wire \my_slc|d0|MDR_RE|Dout[12]~12_combout ;
wire \my_slc|d0|MAR_RE|Dout~14_combout ;
wire \my_slc|state_controller|Decoder0~8_combout ;
wire \my_slc|state_controller|Selector0~0_combout ;
wire \my_slc|state_controller|State.PauseIR1~q ;
wire \my_slc|state_controller|State~51_combout ;
wire \my_slc|state_controller|State.PauseIR2~q ;
wire \my_slc|state_controller|State~52_combout ;
wire \my_slc|state_controller|State.Halted~q ;
wire \my_slc|state_controller|Selector2~2_combout ;
wire \my_slc|state_controller|Selector2~1_combout ;
wire \my_slc|state_controller|WideOr0~0_combout ;
wire \my_slc|state_controller|Selector2~0_combout ;
wire \my_slc|state_controller|Selector2~3_combout ;
wire \my_slc|state_controller|State.S_18~q ;
wire \my_slc|state_controller|State~33_combout ;
wire \my_slc|state_controller|State.S_33_1~q ;
wire \my_slc|state_controller|State~31_combout ;
wire \my_slc|state_controller|State.S_33_2~q ;
wire \my_slc|state_controller|State~43_combout ;
wire \my_slc|state_controller|State.S_35~q ;
wire \my_slc|state_controller|State~50_combout ;
wire \my_slc|state_controller|State.S_32~q ;
wire \my_slc|state_controller|Decoder0~1_combout ;
wire \my_slc|state_controller|State~40_combout ;
wire \my_slc|state_controller|State.S_07~q ;
wire \my_slc|state_controller|State~41_combout ;
wire \my_slc|state_controller|State.S_23~q ;
wire \my_slc|d0|SR1_MUX|out[2]~2_combout ;
wire \my_slc|d0|my_register|Mux15~4_combout ;
wire \my_slc|d0|MYALU|Add0~0_combout ;
wire \my_slc|d0|MYALU|Mux15~0_combout ;
wire \my_slc|d0|MYALU|Mux15~1_combout ;
wire \my_slc|d0|Bus_Gate|Mux15~0_combout ;
wire \my_slc|d0|Bus_Gate|Mux15~1_combout ;
wire \my_slc|d0|MDR_RE|Dout[0]~0_combout ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \my_slc|d0|MDR_RE|Dout~16_combout ;
wire \my_slc|tr0|Data_write_buffer[0]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[1]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[2]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[3]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[4]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[5]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[6]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[7]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[8]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[9]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[10]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[11]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[12]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[13]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[15]~feeder_combout ;
wire \my_slc|memory_subsystem|hex_data~5_combout ;
wire \my_slc|memory_subsystem|hex_data[9]~18_combout ;
wire \my_slc|memory_subsystem|hex_data~2_combout ;
wire \my_slc|memory_subsystem|hex_data~4_combout ;
wire \my_slc|memory_subsystem|hex_data~3_combout ;
wire \my_slc|hex_driver0|WideOr6~0_combout ;
wire \my_slc|hex_driver0|WideOr5~0_combout ;
wire \my_slc|hex_driver0|WideOr4~0_combout ;
wire \my_slc|hex_driver0|WideOr3~0_combout ;
wire \my_slc|hex_driver0|WideOr2~0_combout ;
wire \my_slc|hex_driver0|WideOr1~0_combout ;
wire \my_slc|hex_driver0|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~8_combout ;
wire \my_slc|memory_subsystem|hex_data~6_combout ;
wire \my_slc|memory_subsystem|hex_data~7_combout ;
wire \my_slc|memory_subsystem|hex_data~9_combout ;
wire \my_slc|hex_driver1|WideOr6~0_combout ;
wire \my_slc|hex_driver1|WideOr5~0_combout ;
wire \my_slc|hex_driver1|WideOr4~0_combout ;
wire \my_slc|hex_driver1|WideOr3~0_combout ;
wire \my_slc|hex_driver1|WideOr2~0_combout ;
wire \my_slc|hex_driver1|WideOr1~0_combout ;
wire \my_slc|hex_driver1|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~12_combout ;
wire \my_slc|memory_subsystem|hex_data~13_combout ;
wire \my_slc|memory_subsystem|hex_data~10_combout ;
wire \my_slc|memory_subsystem|hex_data~11_combout ;
wire \my_slc|hex_driver2|WideOr6~0_combout ;
wire \my_slc|hex_driver2|WideOr5~0_combout ;
wire \my_slc|hex_driver2|WideOr4~0_combout ;
wire \my_slc|hex_driver2|WideOr3~0_combout ;
wire \my_slc|hex_driver2|WideOr2~0_combout ;
wire \my_slc|hex_driver2|WideOr1~0_combout ;
wire \my_slc|hex_driver2|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~16_combout ;
wire \my_slc|memory_subsystem|hex_data~15_combout ;
wire \my_slc|memory_subsystem|hex_data~17_combout ;
wire \my_slc|memory_subsystem|hex_data~14_combout ;
wire \my_slc|hex_driver3|WideOr6~0_combout ;
wire \my_slc|hex_driver3|WideOr5~0_combout ;
wire \my_slc|hex_driver3|WideOr4~0_combout ;
wire \my_slc|hex_driver3|WideOr3~0_combout ;
wire \my_slc|hex_driver3|WideOr2~0_combout ;
wire \my_slc|hex_driver3|WideOr1~0_combout ;
wire \my_slc|hex_driver3|WideOr0~0_combout ;
wire \my_slc|hex_driver4|WideOr6~0_combout ;
wire \my_slc|hex_driver4|WideOr5~0_combout ;
wire \my_slc|hex_driver4|WideOr4~0_combout ;
wire \my_slc|hex_driver4|WideOr3~0_combout ;
wire \my_slc|hex_driver4|WideOr2~0_combout ;
wire \my_slc|hex_driver4|WideOr1~0_combout ;
wire \my_slc|hex_driver4|WideOr0~0_combout ;
wire \my_slc|hex_driver5|WideOr6~0_combout ;
wire \my_slc|hex_driver5|WideOr5~0_combout ;
wire \my_slc|hex_driver5|WideOr4~0_combout ;
wire \my_slc|hex_driver5|WideOr3~0_combout ;
wire \my_slc|hex_driver5|WideOr2~0_combout ;
wire \my_slc|hex_driver5|WideOr1~0_combout ;
wire \my_slc|hex_driver5|WideOr0~0_combout ;
wire \my_slc|hex_driver6|WideOr6~0_combout ;
wire \my_slc|hex_driver6|WideOr5~0_combout ;
wire \my_slc|hex_driver6|WideOr4~0_combout ;
wire \my_slc|hex_driver6|WideOr3~0_combout ;
wire \my_slc|hex_driver6|WideOr2~0_combout ;
wire \my_slc|hex_driver6|WideOr1~0_combout ;
wire \my_slc|hex_driver6|WideOr0~0_combout ;
wire \my_slc|hex_driver7|WideOr6~0_combout ;
wire \my_slc|hex_driver7|WideOr5~0_combout ;
wire \my_slc|hex_driver7|WideOr4~0_combout ;
wire \my_slc|hex_driver7|WideOr3~0_combout ;
wire \my_slc|hex_driver7|WideOr2~0_combout ;
wire \my_slc|hex_driver7|WideOr1~0_combout ;
wire \my_slc|hex_driver7|WideOr0~0_combout ;
wire [15:0] \my_slc|d0|my_register|R6 ;
wire [15:0] \my_slc|memory_subsystem|hex_data ;
wire [15:0] \my_slc|d0|PC_COUN|Dout ;
wire [15:0] \my_slc|d0|MDR_RE|Dout ;
wire [2:0] \my_slc|d0|nzp|nzp|Dout ;
wire [15:0] \my_slc|d0|MAR_RE|Dout ;
wire [15:0] \my_slc|d0|IR_RE|Dout ;
wire [15:0] \my_slc|d0|my_register|R7 ;
wire [15:0] \my_slc|tr0|Data_write_buffer ;
wire [15:0] \my_slc|d0|my_register|R5 ;
wire [15:0] \my_slc|tr0|Data_read_buffer ;
wire [15:0] \my_slc|d0|my_register|R4 ;
wire [15:0] \my_slc|d0|my_register|R2 ;
wire [15:0] \my_slc|d0|my_register|R1 ;
wire [15:0] \my_slc|d0|my_register|R0 ;
wire [15:0] \my_slc|d0|my_register|R3 ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \Data[0]~output (
	.i(\my_slc|tr0|Data_write_buffer [0]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\my_slc|tr0|Data_write_buffer [1]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Data[2]~output (
	.i(\my_slc|tr0|Data_write_buffer [2]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Data[3]~output (
	.i(\my_slc|tr0|Data_write_buffer [3]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \Data[4]~output (
	.i(\my_slc|tr0|Data_write_buffer [4]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \Data[5]~output (
	.i(\my_slc|tr0|Data_write_buffer [5]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Data[6]~output (
	.i(\my_slc|tr0|Data_write_buffer [6]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \Data[7]~output (
	.i(\my_slc|tr0|Data_write_buffer [7]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\my_slc|tr0|Data_write_buffer [8]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Data[9]~output (
	.i(\my_slc|tr0|Data_write_buffer [9]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Data[10]~output (
	.i(\my_slc|tr0|Data_write_buffer [10]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Data[11]~output (
	.i(\my_slc|tr0|Data_write_buffer [11]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \Data[12]~output (
	.i(\my_slc|tr0|Data_write_buffer [12]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\my_slc|tr0|Data_write_buffer [13]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \Data[14]~output (
	.i(\my_slc|tr0|Data_write_buffer [14]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \Data[15]~output (
	.i(\my_slc|tr0|Data_write_buffer [15]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \LED[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \LED[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\my_slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \HEX4[0]~output (
	.i(\my_slc|hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \HEX4[1]~output (
	.i(\my_slc|hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \HEX4[2]~output (
	.i(\my_slc|hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \HEX4[3]~output (
	.i(\my_slc|hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \HEX4[4]~output (
	.i(\my_slc|hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \HEX4[5]~output (
	.i(\my_slc|hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\my_slc|hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\my_slc|hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\my_slc|hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \HEX5[2]~output (
	.i(\my_slc|hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\my_slc|hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \HEX5[4]~output (
	.i(\my_slc|hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \HEX5[5]~output (
	.i(\my_slc|hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\my_slc|hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \HEX6[0]~output (
	.i(\my_slc|hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\my_slc|hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \HEX6[2]~output (
	.i(\my_slc|hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\my_slc|hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \HEX6[4]~output (
	.i(\my_slc|hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \HEX6[5]~output (
	.i(\my_slc|hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\my_slc|hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \HEX7[0]~output (
	.i(\my_slc|hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \HEX7[1]~output (
	.i(\my_slc|hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \HEX7[2]~output (
	.i(\my_slc|hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \HEX7[3]~output (
	.i(\my_slc|hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \HEX7[4]~output (
	.i(\my_slc|hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\my_slc|hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\my_slc|hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \OE~output (
	.i(!\my_slc|state_controller|WideOr21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \WE~output (
	.i(!\my_slc|state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \ADDR[0]~output (
	.i(\my_slc|d0|MAR_RE|Dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\my_slc|d0|MAR_RE|Dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \ADDR[2]~output (
	.i(\my_slc|d0|MAR_RE|Dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \ADDR[3]~output (
	.i(\my_slc|d0|MAR_RE|Dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \ADDR[4]~output (
	.i(\my_slc|d0|MAR_RE|Dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \ADDR[5]~output (
	.i(\my_slc|d0|MAR_RE|Dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\my_slc|d0|MAR_RE|Dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \ADDR[7]~output (
	.i(\my_slc|d0|MAR_RE|Dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \ADDR[8]~output (
	.i(\my_slc|d0|MAR_RE|Dout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\my_slc|d0|MAR_RE|Dout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \ADDR[10]~output (
	.i(\my_slc|d0|MAR_RE|Dout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \ADDR[11]~output (
	.i(\my_slc|d0|MAR_RE|Dout [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \ADDR[12]~output (
	.i(\my_slc|d0|MAR_RE|Dout [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \ADDR[13]~output (
	.i(\my_slc|d0|MAR_RE|Dout [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \ADDR[14]~output (
	.i(\my_slc|d0|MAR_RE|Dout [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \ADDR[15]~output (
	.i(\my_slc|d0|MAR_RE|Dout [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \my_slc|state_controller|State~37 (
// Equation(s):
// \my_slc|state_controller|State~37_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_04~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~37 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N1
dffeas \my_slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneive_lcell_comb \my_slc|d0|Add0~50 (
// Equation(s):
// \my_slc|d0|Add0~50_combout  = (\my_slc|d0|PC_COUN|Dout [9] & (!\my_slc|d0|Add0~49 )) # (!\my_slc|d0|PC_COUN|Dout [9] & ((\my_slc|d0|Add0~49 ) # (GND)))
// \my_slc|d0|Add0~51  = CARRY((!\my_slc|d0|Add0~49 ) # (!\my_slc|d0|PC_COUN|Dout [9]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_COUN|Dout [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~49 ),
	.combout(\my_slc|d0|Add0~50_combout ),
	.cout(\my_slc|d0|Add0~51 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~50 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneive_lcell_comb \my_slc|d0|Add0~52 (
// Equation(s):
// \my_slc|d0|Add0~52_combout  = (\my_slc|d0|PC_COUN|Dout [10] & (\my_slc|d0|Add0~51  $ (GND))) # (!\my_slc|d0|PC_COUN|Dout [10] & (!\my_slc|d0|Add0~51  & VCC))
// \my_slc|d0|Add0~53  = CARRY((\my_slc|d0|PC_COUN|Dout [10] & !\my_slc|d0|Add0~51 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_COUN|Dout [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~51 ),
	.combout(\my_slc|d0|Add0~52_combout ),
	.cout(\my_slc|d0|Add0~53 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~52 .lut_mask = 16'hC30C;
defparam \my_slc|d0|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \my_slc|state_controller|State~34 (
// Equation(s):
// \my_slc|state_controller|State~34_combout  = (\my_slc|state_controller|State.S_06~q  & \Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~34 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N19
dffeas \my_slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N2
cycloneive_lcell_comb \my_slc|state_controller|State~32 (
// Equation(s):
// \my_slc|state_controller|State~32_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_25_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~32 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N3
dffeas \my_slc|state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
cycloneive_lcell_comb \my_slc|state_controller|State~44 (
// Equation(s):
// \my_slc|state_controller|State~44_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_25_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~44 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N23
dffeas \my_slc|state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \my_slc|state_controller|GateMDR (
// Equation(s):
// \my_slc|state_controller|GateMDR~combout  = (\my_slc|state_controller|State.S_27~q ) # (\my_slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_27~q ),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|GateMDR~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|GateMDR .lut_mask = 16'hFFF0;
defparam \my_slc|state_controller|GateMDR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \my_slc|state_controller|State~35 (
// Equation(s):
// \my_slc|state_controller|State~35_combout  = (\my_slc|state_controller|State.S_23~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~35 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N1
dffeas \my_slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \my_slc|state_controller|State~36 (
// Equation(s):
// \my_slc|state_controller|State~36_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_16_1~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~36 .lut_mask = 16'hAA00;
defparam \my_slc|state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N19
dffeas \my_slc|state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \my_slc|state_controller|Mem_WE~0 (
// Equation(s):
// \my_slc|state_controller|Mem_WE~0_combout  = (\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16_2~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_16_1~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mem_WE~0 .lut_mask = 16'hFFCC;
defparam \my_slc|state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N25
dffeas \my_slc|tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N24
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~31 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~31_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[14]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [14]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [14]),
	.datad(\S[14]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~31 .lut_mask = 16'h3210;
defparam \my_slc|d0|MDR_RE|Dout~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
cycloneive_lcell_comb \my_slc|state_controller|WideOr21~0 (
// Equation(s):
// \my_slc|state_controller|WideOr21~0_combout  = (\my_slc|state_controller|State.S_33_1~q ) # ((\my_slc|state_controller|State.S_25_1~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q )))

	.dataa(\my_slc|state_controller|State.S_33_1~q ),
	.datab(\my_slc|state_controller|State.S_25_1~q ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N24
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[11]~17 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[11]~17_combout  = (\my_slc|state_controller|State.S_23~q ) # (((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q )) # (!\Reset~input_o ))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[11]~17 .lut_mask = 16'hFFFB;
defparam \my_slc|d0|MDR_RE|Dout[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N1
dffeas \my_slc|d0|MDR_RE|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[14]~14_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N31
dffeas \my_slc|tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N30
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~30 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~30_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [13])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[13]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [13]),
	.datad(\my_slc|state_controller|Mem_WE~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~30 .lut_mask = 16'h00D8;
defparam \my_slc|d0|MDR_RE|Dout~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N11
dffeas \my_slc|d0|MDR_RE|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[13]~13_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
cycloneive_lcell_comb \my_slc|d0|my_register|R3[13]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R3[13]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \my_slc|d0|IR_RE|Dout[14]~0 (
// Equation(s):
// \my_slc|d0|IR_RE|Dout[14]~0_combout  = (\my_slc|state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[14]~0 .lut_mask = 16'hFF0F;
defparam \my_slc|d0|IR_RE|Dout[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N5
dffeas \my_slc|d0|IR_RE|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[10] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneive_lcell_comb \my_slc|d0|Add0~54 (
// Equation(s):
// \my_slc|d0|Add0~54_combout  = (\my_slc|d0|PC_COUN|Dout [11] & (!\my_slc|d0|Add0~53 )) # (!\my_slc|d0|PC_COUN|Dout [11] & ((\my_slc|d0|Add0~53 ) # (GND)))
// \my_slc|d0|Add0~55  = CARRY((!\my_slc|d0|Add0~53 ) # (!\my_slc|d0|PC_COUN|Dout [11]))

	.dataa(\my_slc|d0|PC_COUN|Dout [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~53 ),
	.combout(\my_slc|d0|Add0~54_combout ),
	.cout(\my_slc|d0|Add0~55 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~54 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N10
cycloneive_lcell_comb \my_slc|d0|my_register|R5[11]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R5[11]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R5[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R5[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~4 (
// Equation(s):
// \my_slc|state_controller|Decoder0~4_combout  = (\my_slc|d0|IR_RE|Dout [12] & (!\my_slc|d0|IR_RE|Dout [15] & (!\my_slc|d0|IR_RE|Dout [13] & \my_slc|d0|IR_RE|Dout [14])))

	.dataa(\my_slc|d0|IR_RE|Dout [12]),
	.datab(\my_slc|d0|IR_RE|Dout [15]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~4 .lut_mask = 16'h0200;
defparam \my_slc|state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneive_lcell_comb \my_slc|state_controller|State~46 (
// Equation(s):
// \my_slc|state_controller|State~46_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~4_combout ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~46 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N27
dffeas \my_slc|state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_05 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~5 (
// Equation(s):
// \my_slc|state_controller|Decoder0~5_combout  = (\my_slc|d0|IR_RE|Dout [12] & (!\my_slc|d0|IR_RE|Dout [15] & (!\my_slc|d0|IR_RE|Dout [13] & !\my_slc|d0|IR_RE|Dout [14])))

	.dataa(\my_slc|d0|IR_RE|Dout [12]),
	.datab(\my_slc|d0|IR_RE|Dout [15]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~5 .lut_mask = 16'h0002;
defparam \my_slc|state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \my_slc|state_controller|State~47 (
// Equation(s):
// \my_slc|state_controller|State~47_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~5_combout ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~47 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N9
dffeas \my_slc|state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_01 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~3 (
// Equation(s):
// \my_slc|state_controller|Decoder0~3_combout  = (\my_slc|d0|IR_RE|Dout [15] & (!\my_slc|d0|IR_RE|Dout [14] & (!\my_slc|d0|IR_RE|Dout [13] & \my_slc|d0|IR_RE|Dout [12])))

	.dataa(\my_slc|d0|IR_RE|Dout [15]),
	.datab(\my_slc|d0|IR_RE|Dout [14]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~3 .lut_mask = 16'h0200;
defparam \my_slc|state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \my_slc|state_controller|State~45 (
// Equation(s):
// \my_slc|state_controller|State~45_combout  = (\my_slc|state_controller|Decoder0~3_combout  & (\Reset~input_o  & \my_slc|state_controller|State.S_32~q ))

	.dataa(\my_slc|state_controller|Decoder0~3_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~45 .lut_mask = 16'h8080;
defparam \my_slc|state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N13
dffeas \my_slc|state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_09 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \my_slc|d0|my_register|R5[5]~6 (
// Equation(s):
// \my_slc|d0|my_register|R5[5]~6_combout  = (\my_slc|state_controller|State.S_05~q ) # ((\my_slc|state_controller|State.S_01~q ) # (\my_slc|state_controller|State.S_09~q ))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R5[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[5]~6 .lut_mask = 16'hFFEE;
defparam \my_slc|d0|my_register|R5[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \my_slc|d0|my_register|R4[13]~3 (
// Equation(s):
// \my_slc|d0|my_register|R4[13]~3_combout  = (!\my_slc|d0|IR_RE|Dout [10] & (\my_slc|d0|IR_RE|Dout [11] & ((\my_slc|state_controller|State.S_27~q ) # (\my_slc|d0|my_register|R5[5]~6_combout ))))

	.dataa(\my_slc|d0|IR_RE|Dout [10]),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(\my_slc|d0|IR_RE|Dout [11]),
	.datad(\my_slc|d0|my_register|R5[5]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R4[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[13]~3 .lut_mask = 16'h5040;
defparam \my_slc|d0|my_register|R4[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \my_slc|d0|my_register|R5[5]~19 (
// Equation(s):
// \my_slc|d0|my_register|R5[5]~19_combout  = ((!\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|my_register|R4[13]~3_combout  & \my_slc|d0|IR_RE|Dout [9]))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|my_register|R4[13]~3_combout ),
	.datad(\my_slc|d0|IR_RE|Dout [9]),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R5[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[5]~19 .lut_mask = 16'h7555;
defparam \my_slc|d0|my_register|R5[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N11
dffeas \my_slc|d0|my_register|R5[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R5[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[11] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N13
dffeas \my_slc|tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N12
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~23 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~23_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[6]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [6]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [6]),
	.datad(\S[6]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~23 .lut_mask = 16'h3210;
defparam \my_slc|d0|MDR_RE|Dout~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N3
dffeas \my_slc|d0|MDR_RE|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[6]~6_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N3
dffeas \my_slc|tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N2
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~24 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~24_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [7])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[7]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [7]),
	.datad(\my_slc|state_controller|Mem_WE~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~24 .lut_mask = 16'h00D8;
defparam \my_slc|d0|MDR_RE|Dout~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N21
dffeas \my_slc|d0|MDR_RE|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[7]~7_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \my_slc|d0|my_register|R3[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[7] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N4
cycloneive_lcell_comb \my_slc|d0|my_register|R2[3]~19 (
// Equation(s):
// \my_slc|d0|my_register|R2[3]~19_combout  = ((!\my_slc|d0|IR_RE|Dout [9] & (!\my_slc|state_controller|State.S_04~q  & \my_slc|d0|my_register|R2[3]~3_combout ))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|IR_RE|Dout [9]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|my_register|R2[3]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R2[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[3]~19 .lut_mask = 16'h1F0F;
defparam \my_slc|d0|my_register|R2[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \my_slc|d0|my_register|R2[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[7] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \my_slc|d0|my_register|R1[7]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[7]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \my_slc|d0|my_register|R1[5]~3 (
// Equation(s):
// \my_slc|d0|my_register|R1[5]~3_combout  = (!\my_slc|d0|IR_RE|Dout [10] & (!\my_slc|d0|IR_RE|Dout [11] & ((\my_slc|state_controller|State.S_27~q ) # (\my_slc|d0|my_register|R5[5]~6_combout ))))

	.dataa(\my_slc|d0|IR_RE|Dout [10]),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(\my_slc|d0|IR_RE|Dout [11]),
	.datad(\my_slc|d0|my_register|R5[5]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[5]~3 .lut_mask = 16'h0504;
defparam \my_slc|d0|my_register|R1[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \my_slc|d0|my_register|R1[5]~19 (
// Equation(s):
// \my_slc|d0|my_register|R1[5]~19_combout  = (\my_slc|state_controller|State.S_04~q ) # (((\my_slc|d0|my_register|R1[5]~3_combout  & \my_slc|d0|IR_RE|Dout [9])) # (!\Reset~input_o ))

	.dataa(\my_slc|d0|my_register|R1[5]~3_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|IR_RE|Dout [9]),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[5]~19 .lut_mask = 16'hEFCF;
defparam \my_slc|d0|my_register|R1[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N13
dffeas \my_slc|d0|my_register|R1[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[7] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \my_slc|d0|my_register|R0[15]~19 (
// Equation(s):
// \my_slc|d0|my_register|R0[15]~19_combout  = ((\my_slc|d0|my_register|R1[5]~3_combout  & (!\my_slc|state_controller|State.S_04~q  & !\my_slc|d0|IR_RE|Dout [9]))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|my_register|R1[5]~3_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|IR_RE|Dout [9]),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R0[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[15]~19 .lut_mask = 16'h0F2F;
defparam \my_slc|d0|my_register|R0[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N11
dffeas \my_slc|d0|my_register|R0[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[7] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux8~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux8~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [7])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [7])))))

	.dataa(\my_slc|d0|my_register|R1 [7]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R0 [7]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux8~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux8~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux8~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux8~2_combout  & (\my_slc|d0|my_register|R3 [7])) # (!\my_slc|d0|my_register|Mux8~2_combout  & ((\my_slc|d0|my_register|R2 [7]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux8~2_combout ))))

	.dataa(\my_slc|d0|my_register|R3 [7]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R2 [7]),
	.datad(\my_slc|d0|my_register|Mux8~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux8~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N4
cycloneive_lcell_comb \my_slc|d0|my_register|R7[7]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R7[7]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R7[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R7[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \my_slc|d0|my_register|R6[2]~3 (
// Equation(s):
// \my_slc|d0|my_register|R6[2]~3_combout  = (\my_slc|d0|IR_RE|Dout [11] & (\my_slc|d0|IR_RE|Dout [10] & ((\my_slc|state_controller|State.S_27~q ) # (\my_slc|d0|my_register|R5[5]~6_combout ))))

	.dataa(\my_slc|d0|IR_RE|Dout [11]),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(\my_slc|d0|IR_RE|Dout [10]),
	.datad(\my_slc|d0|my_register|R5[5]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[2]~3 .lut_mask = 16'hA080;
defparam \my_slc|d0|my_register|R6[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \my_slc|d0|my_register|R7[6]~19 (
// Equation(s):
// \my_slc|d0|my_register|R7[6]~19_combout  = ((\my_slc|d0|my_register|R6[2]~3_combout  & (!\my_slc|state_controller|State.S_04~q  & \my_slc|d0|IR_RE|Dout [9]))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|my_register|R6[2]~3_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|IR_RE|Dout [9]),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R7[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[6]~19 .lut_mask = 16'h2F0F;
defparam \my_slc|d0|my_register|R7[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N5
dffeas \my_slc|d0|my_register|R7[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R7[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[7] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N31
dffeas \my_slc|d0|my_register|R5[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[7] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \my_slc|d0|my_register|R6[7]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[7]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R6[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \my_slc|d0|my_register|R6[2]~19 (
// Equation(s):
// \my_slc|d0|my_register|R6[2]~19_combout  = ((\my_slc|d0|my_register|R6[2]~3_combout  & (!\my_slc|state_controller|State.S_04~q  & !\my_slc|d0|IR_RE|Dout [9]))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|my_register|R6[2]~3_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|IR_RE|Dout [9]),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[2]~19 .lut_mask = 16'h0F2F;
defparam \my_slc|d0|my_register|R6[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N17
dffeas \my_slc|d0|my_register|R6[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[7] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \my_slc|d0|my_register|R4[13]~19 (
// Equation(s):
// \my_slc|d0|my_register|R4[13]~19_combout  = ((!\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|my_register|R4[13]~3_combout  & !\my_slc|d0|IR_RE|Dout [9]))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|my_register|R4[13]~3_combout ),
	.datad(\my_slc|d0|IR_RE|Dout [9]),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R4[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[13]~19 .lut_mask = 16'h5575;
defparam \my_slc|d0|my_register|R4[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N23
dffeas \my_slc|d0|my_register|R4[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[7] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \my_slc|d0|my_register|Mux8~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux8~0_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|SR1_MUX|out[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|SR1_MUX|out[1]~1_combout  & (\my_slc|d0|my_register|R6 [7])) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R4 [7])))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R6 [7]),
	.datac(\my_slc|d0|my_register|R4 [7]),
	.datad(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux8~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N30
cycloneive_lcell_comb \my_slc|d0|my_register|Mux8~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux8~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux8~0_combout  & (\my_slc|d0|my_register|R7 [7])) # (!\my_slc|d0|my_register|Mux8~0_combout  & ((\my_slc|d0|my_register|R5 [7]))))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux8~0_combout ))))

	.dataa(\my_slc|d0|my_register|R7 [7]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R5 [7]),
	.datad(\my_slc|d0|my_register|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux8~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux8~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux8~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux8~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux8~3_combout 
// ))))

	.dataa(\my_slc|d0|my_register|Mux8~3_combout ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|state_controller|WideOr23~combout ),
	.datad(\my_slc|d0|my_register|Mux8~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux8~1 .lut_mask = 16'h10D0;
defparam \my_slc|d0|Bus_Gate|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux10~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux10~2_combout  = (!\my_slc|state_controller|State.S_05~q  & !\my_slc|state_controller|State.S_09~q )

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux10~2 .lut_mask = 16'h0055;
defparam \my_slc|d0|Bus_Gate|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneive_lcell_comb \my_slc|state_controller|WideOr24 (
// Equation(s):
// \my_slc|state_controller|WideOr24~combout  = (\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_01~q ) # ((\my_slc|state_controller|State.S_12~q ) # (!\my_slc|d0|Bus_Gate|Mux10~2_combout )))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|d0|Bus_Gate|Mux10~2_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr24 .lut_mask = 16'hFEFF;
defparam \my_slc|state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux10~7 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux10~7_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|state_controller|State.S_09~q ) # ((\my_slc|state_controller|State.S_05~q )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|state_controller|WideOr24~combout ))))

	.dataa(\my_slc|state_controller|State.S_09~q ),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(\my_slc|state_controller|WideOr23~combout ),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux10~7 .lut_mask = 16'hEFE0;
defparam \my_slc|d0|Bus_Gate|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux10~3 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux10~3_combout  = (!\my_slc|state_controller|State.S_05~q  & (!\my_slc|state_controller|State.S_12~q  & (!\my_slc|state_controller|State.S_09~q  & !\my_slc|state_controller|State.S_23~q )))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|state_controller|State.S_09~q ),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux10~3 .lut_mask = 16'h0001;
defparam \my_slc|d0|Bus_Gate|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux8~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux8~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux8~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux8~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux8~1_combout ),
	.datad(\my_slc|d0|my_register|Mux8~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux8~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|my_register|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \my_slc|d0|my_register|R5[6]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R5[6]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R5[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R5[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N21
dffeas \my_slc|d0|my_register|R5[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R5[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[6] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N27
dffeas \my_slc|d0|my_register|R7[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[6] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \my_slc|d0|my_register|R6[6]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[6]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R6[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N25
dffeas \my_slc|d0|my_register|R6[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[6] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N27
dffeas \my_slc|d0|my_register|R4[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[6] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \my_slc|d0|my_register|Mux9~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux9~0_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|SR1_MUX|out[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|SR1_MUX|out[1]~1_combout  & (\my_slc|d0|my_register|R6 [6])) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R4 [6])))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R6 [6]),
	.datac(\my_slc|d0|my_register|R4 [6]),
	.datad(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux9~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneive_lcell_comb \my_slc|d0|my_register|Mux9~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux9~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux9~0_combout  & ((\my_slc|d0|my_register|R7 [6]))) # (!\my_slc|d0|my_register|Mux9~0_combout  & (\my_slc|d0|my_register|R5 [6])))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux9~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R5 [6]),
	.datac(\my_slc|d0|my_register|R7 [6]),
	.datad(\my_slc|d0|my_register|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux9~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|my_register|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneive_lcell_comb \my_slc|d0|my_register|Mux9~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux9~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux9~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux9~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux9~1_combout ),
	.datad(\my_slc|d0|my_register|Mux9~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux9~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|my_register|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N8
cycloneive_lcell_comb \my_slc|d0|my_register|R7[5]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R7[5]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R7[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R7[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N9
dffeas \my_slc|d0|my_register|R7[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R7[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[5] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N3
dffeas \my_slc|d0|my_register|R5[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[5] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneive_lcell_comb \my_slc|d0|my_register|R6[5]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[5]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R6[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N1
dffeas \my_slc|d0|my_register|R6[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[5] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N11
dffeas \my_slc|d0|my_register|R4[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[5] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux10~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux10~0_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|SR1_MUX|out[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|SR1_MUX|out[1]~1_combout  & (\my_slc|d0|my_register|R6 [5])) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R4 [5])))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R6 [5]),
	.datac(\my_slc|d0|my_register|R4 [5]),
	.datad(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux10~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N2
cycloneive_lcell_comb \my_slc|d0|my_register|Mux10~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux10~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux10~0_combout  & (\my_slc|d0|my_register|R7 [5])) # (!\my_slc|d0|my_register|Mux10~0_combout  & ((\my_slc|d0|my_register|R5 [5]))))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux10~0_combout ))))

	.dataa(\my_slc|d0|my_register|R7 [5]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R5 [5]),
	.datad(\my_slc|d0|my_register|Mux10~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux10~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
cycloneive_lcell_comb \my_slc|d0|my_register|R3[5]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R3[5]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N13
dffeas \my_slc|d0|my_register|R3[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[5] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N25
dffeas \my_slc|d0|my_register|R2[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[5] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneive_lcell_comb \my_slc|d0|my_register|R1[5]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[5]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N5
dffeas \my_slc|d0|my_register|R1[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[5] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N7
dffeas \my_slc|d0|my_register|R0[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[5] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneive_lcell_comb \my_slc|d0|my_register|Mux10~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux10~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [5])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [5])))))

	.dataa(\my_slc|d0|my_register|R1 [5]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R0 [5]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux10~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneive_lcell_comb \my_slc|d0|my_register|Mux10~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux10~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux10~2_combout  & (\my_slc|d0|my_register|R3 [5])) # (!\my_slc|d0|my_register|Mux10~2_combout  & ((\my_slc|d0|my_register|R2 [5]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux10~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R3 [5]),
	.datac(\my_slc|d0|my_register|R2 [5]),
	.datad(\my_slc|d0|my_register|Mux10~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux10~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|my_register|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneive_lcell_comb \my_slc|d0|my_register|Mux10~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux10~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux10~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux10~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux10~1_combout ),
	.datad(\my_slc|d0|my_register|Mux10~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux10~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|my_register|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneive_lcell_comb \my_slc|d0|Add0~32 (
// Equation(s):
// \my_slc|d0|Add0~32_combout  = \my_slc|d0|PC_COUN|Dout [0] $ (VCC)
// \my_slc|d0|Add0~33  = CARRY(\my_slc|d0|PC_COUN|Dout [0])

	.dataa(\my_slc|d0|PC_COUN|Dout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~32_combout ),
	.cout(\my_slc|d0|Add0~33 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~32 .lut_mask = 16'h55AA;
defparam \my_slc|d0|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[14]~0 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[14]~0_combout  = (!\my_slc|state_controller|State.S_07~q  & !\my_slc|state_controller|State.S_06~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[14]~0 .lut_mask = 16'h000F;
defparam \my_slc|d0|MAR_RE|Dout[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N2
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[0]~35 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[0]~35_combout  = (\my_slc|state_controller|State.S_07~q  & (!\my_slc|d0|SR1_MUX|out[2]~2_combout )) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & (!\my_slc|d0|SR1_MUX|out[2]~2_combout )) # 
// (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|d0|PC_COUN|Dout [0])))))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|PC_COUN|Dout [0]),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[0]~35 .lut_mask = 16'h3732;
defparam \my_slc|d0|ADDR1_MUX|out[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N2
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~1 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~1_combout  = (\my_slc|d0|MDR_RE|Dout[0]~0_combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_RE|Dout[0]~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~1 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_RE|Dout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N14
cycloneive_lcell_comb \my_slc|d0|my_register|R3[0]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R3[0]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N15
dffeas \my_slc|d0|my_register|R3[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[0] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N31
dffeas \my_slc|d0|my_register|R2[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[0] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N9
dffeas \my_slc|d0|my_register|R1[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[0] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N23
dffeas \my_slc|d0|my_register|R0[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[0] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \my_slc|d0|my_register|Mux15~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux15~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [0])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [0])))))

	.dataa(\my_slc|d0|my_register|R1 [0]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R0 [0]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux15~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \my_slc|d0|my_register|Mux15~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux15~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux15~2_combout  & (\my_slc|d0|my_register|R3 [0])) # (!\my_slc|d0|my_register|Mux15~2_combout  & ((\my_slc|d0|my_register|R2 [0]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux15~2_combout ))))

	.dataa(\my_slc|d0|my_register|R3 [0]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R2 [0]),
	.datad(\my_slc|d0|my_register|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux15~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N29
dffeas \my_slc|d0|my_register|R5[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[0] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N17
dffeas \my_slc|d0|my_register|R7[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[0] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \my_slc|d0|my_register|R4[0]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R4[0]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N31
dffeas \my_slc|d0|my_register|R4[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[0] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N9
dffeas \my_slc|d0|my_register|R6[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[0] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneive_lcell_comb \my_slc|d0|my_register|Mux15~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux15~0_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|SR1_MUX|out[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R6 [0]))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (\my_slc|d0|my_register|R4 [0]))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R4 [0]),
	.datac(\my_slc|d0|my_register|R6 [0]),
	.datad(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux15~0 .lut_mask = 16'hFA44;
defparam \my_slc|d0|my_register|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \my_slc|d0|my_register|Mux15~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux15~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux15~0_combout  & ((\my_slc|d0|my_register|R7 [0]))) # (!\my_slc|d0|my_register|Mux15~0_combout  & (\my_slc|d0|my_register|R5 [0])))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux15~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R5 [0]),
	.datac(\my_slc|d0|my_register|R7 [0]),
	.datad(\my_slc|d0|my_register|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux15~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|my_register|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[0]~32 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[0]~32_combout  = (\my_slc|d0|MAR_RE|Dout[14]~0_combout  & (\my_slc|d0|ADDR1_MUX|out[0]~35_combout )) # (!\my_slc|d0|MAR_RE|Dout[14]~0_combout  & ((\my_slc|d0|ADDR1_MUX|out[0]~35_combout  & (\my_slc|d0|my_register|Mux15~3_combout 
// )) # (!\my_slc|d0|ADDR1_MUX|out[0]~35_combout  & ((\my_slc|d0|my_register|Mux15~1_combout )))))

	.dataa(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[0]~35_combout ),
	.datac(\my_slc|d0|my_register|Mux15~3_combout ),
	.datad(\my_slc|d0|my_register|Mux15~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[0]~32 .lut_mask = 16'hD9C8;
defparam \my_slc|d0|ADDR1_MUX|out[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N17
dffeas \my_slc|d0|IR_RE|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[0] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux15~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux15~0_combout  = (\my_slc|d0|IR_RE|Dout [0] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_RE|Dout[14]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|d0|IR_RE|Dout [0]),
	.datad(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux15~0 .lut_mask = 16'hE0F0;
defparam \my_slc|d0|ADDR2_MUX|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \my_slc|d0|ADDROUT[0]~0 (
// Equation(s):
// \my_slc|d0|ADDROUT[0]~0_combout  = (\my_slc|d0|ADDR1_MUX|out[0]~32_combout  & (\my_slc|d0|ADDR2_MUX|Mux15~0_combout  $ (VCC))) # (!\my_slc|d0|ADDR1_MUX|out[0]~32_combout  & (\my_slc|d0|ADDR2_MUX|Mux15~0_combout  & VCC))
// \my_slc|d0|ADDROUT[0]~1  = CARRY((\my_slc|d0|ADDR1_MUX|out[0]~32_combout  & \my_slc|d0|ADDR2_MUX|Mux15~0_combout ))

	.dataa(\my_slc|d0|ADDR1_MUX|out[0]~32_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|ADDROUT[0]~0_combout ),
	.cout(\my_slc|d0|ADDROUT[0]~1 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[0]~0 .lut_mask = 16'h6688;
defparam \my_slc|d0|ADDROUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N26
cycloneive_lcell_comb \my_slc|d0|Add0~64 (
// Equation(s):
// \my_slc|d0|Add0~64_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|ADDROUT[0]~0_combout )))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & ((\my_slc|d0|ADDROUT[0]~0_combout ))) # 
// (!\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|Add0~32_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|Add0~32_combout ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|ADDROUT[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~64 .lut_mask = 16'hFE04;
defparam \my_slc|d0|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N0
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[0]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[0]~feeder_combout  = \my_slc|d0|Add0~64_combout 

	.dataa(\my_slc|d0|Add0~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[0]~feeder .lut_mask = 16'hAAAA;
defparam \my_slc|d0|PC_COUN|Dout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N28
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[12]~0 (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[12]~0_combout  = (!\my_slc|state_controller|State.S_22~q  & !\my_slc|state_controller|State.S_21~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[12]~0 .lut_mask = 16'h000F;
defparam \my_slc|d0|PC_COUN|Dout[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N10
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[12]~1 (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[12]~1_combout  = ((\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_12~q ) # (!\my_slc|d0|PC_COUN|Dout[12]~0_combout ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|d0|PC_COUN|Dout[12]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[12]~1 .lut_mask = 16'hFDFF;
defparam \my_slc|d0|PC_COUN|Dout[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N1
dffeas \my_slc|d0|PC_COUN|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[0]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[0] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N2
cycloneive_lcell_comb \my_slc|d0|Add0~34 (
// Equation(s):
// \my_slc|d0|Add0~34_combout  = (\my_slc|d0|PC_COUN|Dout [1] & (!\my_slc|d0|Add0~33 )) # (!\my_slc|d0|PC_COUN|Dout [1] & ((\my_slc|d0|Add0~33 ) # (GND)))
// \my_slc|d0|Add0~35  = CARRY((!\my_slc|d0|Add0~33 ) # (!\my_slc|d0|PC_COUN|Dout [1]))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~33 ),
	.combout(\my_slc|d0|Add0~34_combout ),
	.cout(\my_slc|d0|Add0~35 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~34 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N8
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N7
dffeas \my_slc|tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N6
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~18 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~18_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [1])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[1]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [1]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~18 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_RE|Dout~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \my_slc|d0|MDR_RE|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[1]~1_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N24
cycloneive_lcell_comb \my_slc|d0|my_register|R3[1]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R3[1]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N25
dffeas \my_slc|d0|my_register|R3[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[1] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N5
dffeas \my_slc|d0|my_register|R2[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[1] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \my_slc|d0|my_register|R1[1]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[1]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N29
dffeas \my_slc|d0|my_register|R1[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[1] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N15
dffeas \my_slc|d0|my_register|R0[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[1] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \my_slc|d0|my_register|Mux14~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux14~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [1])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [1])))))

	.dataa(\my_slc|d0|my_register|R1 [1]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R0 [1]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux14~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N4
cycloneive_lcell_comb \my_slc|d0|my_register|Mux14~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux14~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux14~2_combout  & (\my_slc|d0|my_register|R3 [1])) # (!\my_slc|d0|my_register|Mux14~2_combout  & ((\my_slc|d0|my_register|R2 [1]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux14~2_combout ))))

	.dataa(\my_slc|d0|my_register|R3 [1]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R2 [1]),
	.datad(\my_slc|d0|my_register|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux14~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneive_lcell_comb \my_slc|d0|my_register|R7[1]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R7[1]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R7[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R7[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N13
dffeas \my_slc|d0|my_register|R7[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R7[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[1] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N7
dffeas \my_slc|d0|my_register|R5[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[1] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \my_slc|d0|my_register|R6[1]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[1]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N29
dffeas \my_slc|d0|my_register|R6[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[1] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N15
dffeas \my_slc|d0|my_register|R4[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[1] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \my_slc|d0|my_register|Mux14~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux14~0_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|SR1_MUX|out[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|SR1_MUX|out[1]~1_combout  & (\my_slc|d0|my_register|R6 [1])) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R4 [1])))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R6 [1]),
	.datac(\my_slc|d0|my_register|R4 [1]),
	.datad(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux14~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N6
cycloneive_lcell_comb \my_slc|d0|my_register|Mux14~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux14~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux14~0_combout  & (\my_slc|d0|my_register|R7 [1])) # (!\my_slc|d0|my_register|Mux14~0_combout  & ((\my_slc|d0|my_register|R5 [1]))))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux14~0_combout ))))

	.dataa(\my_slc|d0|my_register|R7 [1]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R5 [1]),
	.datad(\my_slc|d0|my_register|Mux14~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux14~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N22
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux14~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux14~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux14~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux14~3_combout 
// ))))

	.dataa(\my_slc|state_controller|WideOr23~combout ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux14~3_combout ),
	.datad(\my_slc|d0|my_register|Mux14~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux14~1 .lut_mask = 16'h028A;
defparam \my_slc|d0|Bus_Gate|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneive_lcell_comb \my_slc|d0|my_register|Mux14~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux14~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux14~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux14~3_combout ))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|my_register|Mux14~3_combout ),
	.datad(\my_slc|d0|my_register|Mux14~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux14~4 .lut_mask = 16'hFA50;
defparam \my_slc|d0|my_register|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneive_lcell_comb \my_slc|d0|MYALU|ALUMUX|out[0]~0 (
// Equation(s):
// \my_slc|d0|MYALU|ALUMUX|out[0]~0_combout  = ((!\my_slc|state_controller|State.S_05~q  & !\my_slc|state_controller|State.S_01~q )) # (!\my_slc|d0|IR_RE|Dout [5])

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|d0|IR_RE|Dout [5]),
	.datac(\my_slc|state_controller|State.S_01~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MYALU|ALUMUX|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~0 .lut_mask = 16'h3737;
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N5
dffeas \my_slc|tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N4
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~19 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~19_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [2])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[2]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [2]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~19 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_RE|Dout~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N19
dffeas \my_slc|d0|MDR_RE|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[2]~2_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N10
cycloneive_lcell_comb \my_slc|d0|my_register|R5[2]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R5[2]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N11
dffeas \my_slc|d0|my_register|R5[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[2] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N21
dffeas \my_slc|d0|my_register|R7[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[2] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneive_lcell_comb \my_slc|d0|my_register|R6[2]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[2]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R6[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N5
dffeas \my_slc|d0|my_register|R6[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[2] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N19
dffeas \my_slc|d0|my_register|R4[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[2] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \my_slc|d0|my_register|Mux13~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux13~0_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|SR1_MUX|out[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|SR1_MUX|out[1]~1_combout  & (\my_slc|d0|my_register|R6 [2])) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R4 [2])))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R6 [2]),
	.datac(\my_slc|d0|my_register|R4 [2]),
	.datad(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux13~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N20
cycloneive_lcell_comb \my_slc|d0|my_register|Mux13~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux13~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux13~0_combout  & ((\my_slc|d0|my_register|R7 [2]))) # (!\my_slc|d0|my_register|Mux13~0_combout  & (\my_slc|d0|my_register|R5 [2])))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux13~0_combout ))))

	.dataa(\my_slc|d0|my_register|R5 [2]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R7 [2]),
	.datad(\my_slc|d0|my_register|Mux13~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux13~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|my_register|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N27
dffeas \my_slc|d0|my_register|R3[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[2] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N25
dffeas \my_slc|d0|my_register|R2[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[2] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneive_lcell_comb \my_slc|d0|my_register|R1[2]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[2]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N21
dffeas \my_slc|d0|my_register|R1[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[2] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N27
dffeas \my_slc|d0|my_register|R0[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[2] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \my_slc|d0|my_register|Mux13~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux13~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [2])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [2])))))

	.dataa(\my_slc|d0|my_register|R1 [2]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R0 [2]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux13~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \my_slc|d0|my_register|Mux13~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux13~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux13~2_combout  & (\my_slc|d0|my_register|R3 [2])) # (!\my_slc|d0|my_register|Mux13~2_combout  & ((\my_slc|d0|my_register|R2 [2]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux13~2_combout ))))

	.dataa(\my_slc|d0|my_register|R3 [2]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R2 [2]),
	.datad(\my_slc|d0|my_register|Mux13~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux13~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux13~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux13~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux13~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux13~3_combout 
// )))))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(\my_slc|d0|my_register|Mux13~1_combout ),
	.datac(\my_slc|state_controller|WideOr23~combout ),
	.datad(\my_slc|d0|my_register|Mux13~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux13~1 .lut_mask = 16'h2070;
defparam \my_slc|d0|Bus_Gate|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux13~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux13~0_combout  = (\my_slc|d0|IR_RE|Dout [2] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_RE|Dout[14]~0_combout ))))

	.dataa(\my_slc|d0|IR_RE|Dout [2]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux13~0 .lut_mask = 16'hAA8A;
defparam \my_slc|d0|ADDR2_MUX|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[2]~37 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[2]~37_combout  = (\my_slc|state_controller|State.S_07~q  & (!\my_slc|d0|SR1_MUX|out[2]~2_combout )) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & (!\my_slc|d0|SR1_MUX|out[2]~2_combout )) # 
// (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|d0|PC_COUN|Dout [2])))))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|PC_COUN|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[2]~37 .lut_mask = 16'h3732;
defparam \my_slc|d0|ADDR1_MUX|out[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[2]~34 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[2]~34_combout  = (\my_slc|d0|MAR_RE|Dout[14]~0_combout  & (((\my_slc|d0|ADDR1_MUX|out[2]~37_combout )))) # (!\my_slc|d0|MAR_RE|Dout[14]~0_combout  & ((\my_slc|d0|ADDR1_MUX|out[2]~37_combout  & 
// (\my_slc|d0|my_register|Mux13~3_combout )) # (!\my_slc|d0|ADDR1_MUX|out[2]~37_combout  & ((\my_slc|d0|my_register|Mux13~1_combout )))))

	.dataa(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.datab(\my_slc|d0|my_register|Mux13~3_combout ),
	.datac(\my_slc|d0|ADDR1_MUX|out[2]~37_combout ),
	.datad(\my_slc|d0|my_register|Mux13~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[2]~34 .lut_mask = 16'hE5E0;
defparam \my_slc|d0|ADDR1_MUX|out[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N26
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[1]~36 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[1]~36_combout  = (\my_slc|state_controller|State.S_07~q  & (((!\my_slc|d0|SR1_MUX|out[2]~2_combout )))) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & ((!\my_slc|d0|SR1_MUX|out[2]~2_combout 
// ))) # (!\my_slc|state_controller|State.S_06~q  & (\my_slc|d0|PC_COUN|Dout [1]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[1]~36 .lut_mask = 16'h02FE;
defparam \my_slc|d0|ADDR1_MUX|out[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N6
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[1]~33 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[1]~33_combout  = (\my_slc|d0|ADDR1_MUX|out[1]~36_combout  & ((\my_slc|d0|MAR_RE|Dout[14]~0_combout ) # ((\my_slc|d0|my_register|Mux14~3_combout )))) # (!\my_slc|d0|ADDR1_MUX|out[1]~36_combout  & 
// (!\my_slc|d0|MAR_RE|Dout[14]~0_combout  & ((\my_slc|d0|my_register|Mux14~1_combout ))))

	.dataa(\my_slc|d0|ADDR1_MUX|out[1]~36_combout ),
	.datab(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.datac(\my_slc|d0|my_register|Mux14~3_combout ),
	.datad(\my_slc|d0|my_register|Mux14~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[1]~33 .lut_mask = 16'hB9A8;
defparam \my_slc|d0|ADDR1_MUX|out[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \my_slc|d0|ADDROUT[1]~2 (
// Equation(s):
// \my_slc|d0|ADDROUT[1]~2_combout  = (\my_slc|d0|ADDR2_MUX|Mux14~0_combout  & ((\my_slc|d0|ADDR1_MUX|out[1]~33_combout  & (\my_slc|d0|ADDROUT[0]~1  & VCC)) # (!\my_slc|d0|ADDR1_MUX|out[1]~33_combout  & (!\my_slc|d0|ADDROUT[0]~1 )))) # 
// (!\my_slc|d0|ADDR2_MUX|Mux14~0_combout  & ((\my_slc|d0|ADDR1_MUX|out[1]~33_combout  & (!\my_slc|d0|ADDROUT[0]~1 )) # (!\my_slc|d0|ADDR1_MUX|out[1]~33_combout  & ((\my_slc|d0|ADDROUT[0]~1 ) # (GND)))))
// \my_slc|d0|ADDROUT[1]~3  = CARRY((\my_slc|d0|ADDR2_MUX|Mux14~0_combout  & (!\my_slc|d0|ADDR1_MUX|out[1]~33_combout  & !\my_slc|d0|ADDROUT[0]~1 )) # (!\my_slc|d0|ADDR2_MUX|Mux14~0_combout  & ((!\my_slc|d0|ADDROUT[0]~1 ) # 
// (!\my_slc|d0|ADDR1_MUX|out[1]~33_combout ))))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux14~0_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[1]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[0]~1 ),
	.combout(\my_slc|d0|ADDROUT[1]~2_combout ),
	.cout(\my_slc|d0|ADDROUT[1]~3 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[1]~2 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDROUT[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \my_slc|d0|ADDROUT[2]~4 (
// Equation(s):
// \my_slc|d0|ADDROUT[2]~4_combout  = ((\my_slc|d0|ADDR2_MUX|Mux13~0_combout  $ (\my_slc|d0|ADDR1_MUX|out[2]~34_combout  $ (!\my_slc|d0|ADDROUT[1]~3 )))) # (GND)
// \my_slc|d0|ADDROUT[2]~5  = CARRY((\my_slc|d0|ADDR2_MUX|Mux13~0_combout  & ((\my_slc|d0|ADDR1_MUX|out[2]~34_combout ) # (!\my_slc|d0|ADDROUT[1]~3 ))) # (!\my_slc|d0|ADDR2_MUX|Mux13~0_combout  & (\my_slc|d0|ADDR1_MUX|out[2]~34_combout  & 
// !\my_slc|d0|ADDROUT[1]~3 )))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux13~0_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[2]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[1]~3 ),
	.combout(\my_slc|d0|ADDROUT[2]~4_combout ),
	.cout(\my_slc|d0|ADDROUT[2]~5 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[2]~4 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDROUT[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N22
cycloneive_lcell_comb \my_slc|d0|my_register|Mux13~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux13~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux13~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux13~3_combout )))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(\my_slc|d0|my_register|Mux13~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|my_register|Mux13~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux13~4 .lut_mask = 16'hDD88;
defparam \my_slc|d0|my_register|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~2 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~2_combout  = (\my_slc|d0|my_register|Mux14~4_combout  & (!\my_slc|d0|MYALU|Add0~1 )) # (!\my_slc|d0|my_register|Mux14~4_combout  & ((\my_slc|d0|MYALU|Add0~1 ) # (GND)))
// \my_slc|d0|MYALU|Add0~3  = CARRY((!\my_slc|d0|MYALU|Add0~1 ) # (!\my_slc|d0|my_register|Mux14~4_combout ))

	.dataa(\my_slc|d0|my_register|Mux14~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~1 ),
	.combout(\my_slc|d0|MYALU|Add0~2_combout ),
	.cout(\my_slc|d0|MYALU|Add0~3 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~2 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|MYALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~4 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~4_combout  = (\my_slc|d0|my_register|Mux13~4_combout  & (\my_slc|d0|MYALU|Add0~3  $ (GND))) # (!\my_slc|d0|my_register|Mux13~4_combout  & (!\my_slc|d0|MYALU|Add0~3  & VCC))
// \my_slc|d0|MYALU|Add0~5  = CARRY((\my_slc|d0|my_register|Mux13~4_combout  & !\my_slc|d0|MYALU|Add0~3 ))

	.dataa(gnd),
	.datab(\my_slc|d0|my_register|Mux13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~3 ),
	.combout(\my_slc|d0|MYALU|Add0~4_combout ),
	.cout(\my_slc|d0|MYALU|Add0~5 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~4 .lut_mask = 16'hC30C;
defparam \my_slc|d0|MYALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux13~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux13~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|MYALU|Add0~4_combout )))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (((\my_slc|d0|ADDROUT[2]~4_combout )) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout )))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datac(\my_slc|d0|ADDROUT[2]~4_combout ),
	.datad(\my_slc|d0|MYALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux13~0 .lut_mask = 16'hD951;
defparam \my_slc|d0|Bus_Gate|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux13~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux13~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [2])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux13~1_combout  $ (\my_slc|d0|Bus_Gate|Mux13~0_combout ))))

	.dataa(\my_slc|d0|MDR_RE|Dout [2]),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|Bus_Gate|Mux13~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux13~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux13~2 .lut_mask = 16'h8BB8;
defparam \my_slc|d0|Bus_Gate|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[2]~2 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[2]~2_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [2])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux13~2_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [2]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux13~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[2]~2 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~4 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~4_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[2]~2_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~4 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_RE|Dout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N1
dffeas \my_slc|d0|IR_RE|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[2] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \my_slc|d0|MYALU|ALUMUX|out[0]~1 (
// Equation(s):
// \my_slc|d0|MYALU|ALUMUX|out[0]~1_combout  = (\my_slc|d0|IR_RE|Dout [2] & (((\my_slc|d0|IR_RE|Dout [1])))) # (!\my_slc|d0|IR_RE|Dout [2] & ((\my_slc|d0|IR_RE|Dout [1] & (\my_slc|d0|my_register|R3 [0])) # (!\my_slc|d0|IR_RE|Dout [1] & 
// ((\my_slc|d0|my_register|R1 [0])))))

	.dataa(\my_slc|d0|my_register|R3 [0]),
	.datab(\my_slc|d0|IR_RE|Dout [2]),
	.datac(\my_slc|d0|my_register|R1 [0]),
	.datad(\my_slc|d0|IR_RE|Dout [1]),
	.cin(gnd),
	.combout(\my_slc|d0|MYALU|ALUMUX|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~1 .lut_mask = 16'hEE30;
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneive_lcell_comb \my_slc|d0|MYALU|ALUMUX|out[0]~2 (
// Equation(s):
// \my_slc|d0|MYALU|ALUMUX|out[0]~2_combout  = (\my_slc|d0|IR_RE|Dout [2] & ((\my_slc|d0|MYALU|ALUMUX|out[0]~1_combout  & (\my_slc|d0|my_register|R7 [0])) # (!\my_slc|d0|MYALU|ALUMUX|out[0]~1_combout  & ((\my_slc|d0|my_register|R5 [0]))))) # 
// (!\my_slc|d0|IR_RE|Dout [2] & (((\my_slc|d0|MYALU|ALUMUX|out[0]~1_combout ))))

	.dataa(\my_slc|d0|my_register|R7 [0]),
	.datab(\my_slc|d0|IR_RE|Dout [2]),
	.datac(\my_slc|d0|my_register|R5 [0]),
	.datad(\my_slc|d0|MYALU|ALUMUX|out[0]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MYALU|ALUMUX|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~2 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \my_slc|d0|MYALU|ALUMUX|out[0]~3 (
// Equation(s):
// \my_slc|d0|MYALU|ALUMUX|out[0]~3_combout  = (\my_slc|d0|IR_RE|Dout [2] & ((\my_slc|d0|IR_RE|Dout [1] & (\my_slc|d0|my_register|R6 [0])) # (!\my_slc|d0|IR_RE|Dout [1] & ((\my_slc|d0|my_register|R4 [0]))))) # (!\my_slc|d0|IR_RE|Dout [2] & 
// (\my_slc|d0|IR_RE|Dout [1]))

	.dataa(\my_slc|d0|IR_RE|Dout [2]),
	.datab(\my_slc|d0|IR_RE|Dout [1]),
	.datac(\my_slc|d0|my_register|R6 [0]),
	.datad(\my_slc|d0|my_register|R4 [0]),
	.cin(gnd),
	.combout(\my_slc|d0|MYALU|ALUMUX|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~3 .lut_mask = 16'hE6C4;
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneive_lcell_comb \my_slc|d0|MYALU|ALUMUX|out[0]~4 (
// Equation(s):
// \my_slc|d0|MYALU|ALUMUX|out[0]~4_combout  = (\my_slc|d0|MYALU|ALUMUX|out[0]~3_combout  & (((\my_slc|d0|my_register|R2 [0]) # (\my_slc|d0|IR_RE|Dout [2])))) # (!\my_slc|d0|MYALU|ALUMUX|out[0]~3_combout  & (\my_slc|d0|my_register|R0 [0] & 
// ((!\my_slc|d0|IR_RE|Dout [2]))))

	.dataa(\my_slc|d0|my_register|R0 [0]),
	.datab(\my_slc|d0|my_register|R2 [0]),
	.datac(\my_slc|d0|MYALU|ALUMUX|out[0]~3_combout ),
	.datad(\my_slc|d0|IR_RE|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|d0|MYALU|ALUMUX|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~4 .lut_mask = 16'hF0CA;
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N0
cycloneive_lcell_comb \my_slc|d0|MYALU|ALUMUX|out[0]~5 (
// Equation(s):
// \my_slc|d0|MYALU|ALUMUX|out[0]~5_combout  = (\my_slc|d0|MYALU|ALUMUX|out[0]~0_combout  & ((\my_slc|d0|IR_RE|Dout [0] & (\my_slc|d0|MYALU|ALUMUX|out[0]~2_combout )) # (!\my_slc|d0|IR_RE|Dout [0] & ((\my_slc|d0|MYALU|ALUMUX|out[0]~4_combout ))))) # 
// (!\my_slc|d0|MYALU|ALUMUX|out[0]~0_combout  & (((\my_slc|d0|IR_RE|Dout [0]))))

	.dataa(\my_slc|d0|MYALU|ALUMUX|out[0]~0_combout ),
	.datab(\my_slc|d0|MYALU|ALUMUX|out[0]~2_combout ),
	.datac(\my_slc|d0|IR_RE|Dout [0]),
	.datad(\my_slc|d0|MYALU|ALUMUX|out[0]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MYALU|ALUMUX|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~5 .lut_mask = 16'hDAD0;
defparam \my_slc|d0|MYALU|ALUMUX|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~0 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~0_combout  = (\my_slc|d0|MYALU|ALUMUX|out[0]~5_combout  & (\my_slc|d0|my_register|Mux15~4_combout  $ (VCC))) # (!\my_slc|d0|MYALU|ALUMUX|out[0]~5_combout  & (\my_slc|d0|my_register|Mux15~4_combout  & VCC))
// \my_slc|d0|MYALU|Add0~1  = CARRY((\my_slc|d0|MYALU|ALUMUX|out[0]~5_combout  & \my_slc|d0|my_register|Mux15~4_combout ))

	.dataa(\my_slc|d0|MYALU|ALUMUX|out[0]~5_combout ),
	.datab(\my_slc|d0|my_register|Mux15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|MYALU|Add0~0_combout ),
	.cout(\my_slc|d0|MYALU|Add0~1 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~0 .lut_mask = 16'h6688;
defparam \my_slc|d0|MYALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux14~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux14~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|Bus_Gate|Mux10~3_combout  & (\my_slc|d0|MYALU|Add0~2_combout ))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (((\my_slc|d0|ADDROUT[1]~2_combout )) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout )))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datac(\my_slc|d0|MYALU|Add0~2_combout ),
	.datad(\my_slc|d0|ADDROUT[1]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux14~0 .lut_mask = 16'hD591;
defparam \my_slc|d0|Bus_Gate|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux14~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux14~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [1])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux14~1_combout  $ (\my_slc|d0|Bus_Gate|Mux14~0_combout ))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_RE|Dout [1]),
	.datac(\my_slc|d0|Bus_Gate|Mux14~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux14~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux14~2 .lut_mask = 16'h8DD8;
defparam \my_slc|d0|Bus_Gate|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[1]~1 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[1]~1_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [1])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux14~2_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[1]~1 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N0
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~3 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~3_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_RE|Dout[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~3 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_RE|Dout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N21
dffeas \my_slc|d0|IR_RE|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[1] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux14~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux14~0_combout  = (\my_slc|d0|IR_RE|Dout [1] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_RE|Dout[14]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|d0|IR_RE|Dout [1]),
	.datad(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux14~0 .lut_mask = 16'hE0F0;
defparam \my_slc|d0|ADDR2_MUX|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N28
cycloneive_lcell_comb \my_slc|d0|Add0~65 (
// Equation(s):
// \my_slc|d0|Add0~65_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|ADDROUT[1]~2_combout )))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & ((\my_slc|d0|ADDROUT[1]~2_combout ))) # 
// (!\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|Add0~34_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|Add0~34_combout ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|ADDROUT[1]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~65 .lut_mask = 16'hFE04;
defparam \my_slc|d0|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N4
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[1]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[1]~feeder_combout  = \my_slc|d0|Add0~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~65_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N5
dffeas \my_slc|d0|PC_COUN|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[1]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[1] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneive_lcell_comb \my_slc|d0|Add0~36 (
// Equation(s):
// \my_slc|d0|Add0~36_combout  = (\my_slc|d0|PC_COUN|Dout [2] & (\my_slc|d0|Add0~35  $ (GND))) # (!\my_slc|d0|PC_COUN|Dout [2] & (!\my_slc|d0|Add0~35  & VCC))
// \my_slc|d0|Add0~37  = CARRY((\my_slc|d0|PC_COUN|Dout [2] & !\my_slc|d0|Add0~35 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_COUN|Dout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~35 ),
	.combout(\my_slc|d0|Add0~36_combout ),
	.cout(\my_slc|d0|Add0~37 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~36 .lut_mask = 16'hC30C;
defparam \my_slc|d0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N10
cycloneive_lcell_comb \my_slc|d0|Add0~66 (
// Equation(s):
// \my_slc|d0|Add0~66_combout  = (\my_slc|state_controller|State.S_22~q  & (((\my_slc|d0|ADDROUT[2]~4_combout )))) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|ADDROUT[2]~4_combout ))) # 
// (!\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|Add0~36_combout ))))

	.dataa(\my_slc|d0|Add0~36_combout ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|ADDROUT[2]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~66 .lut_mask = 16'hFE02;
defparam \my_slc|d0|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N30
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[2]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[2]~feeder_combout  = \my_slc|d0|Add0~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~66_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N31
dffeas \my_slc|d0|PC_COUN|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[2]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[2] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N6
cycloneive_lcell_comb \my_slc|d0|Add0~38 (
// Equation(s):
// \my_slc|d0|Add0~38_combout  = (\my_slc|d0|PC_COUN|Dout [3] & (!\my_slc|d0|Add0~37 )) # (!\my_slc|d0|PC_COUN|Dout [3] & ((\my_slc|d0|Add0~37 ) # (GND)))
// \my_slc|d0|Add0~39  = CARRY((!\my_slc|d0|Add0~37 ) # (!\my_slc|d0|PC_COUN|Dout [3]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_COUN|Dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~37 ),
	.combout(\my_slc|d0|Add0~38_combout ),
	.cout(\my_slc|d0|Add0~39 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~38 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N15
dffeas \my_slc|tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N14
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~20 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~20_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [3])))))

	.dataa(\S[3]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [3]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~20 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_RE|Dout~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N29
dffeas \my_slc|d0|MDR_RE|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[3]~3_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \my_slc|d0|my_register|R7[3]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R7[3]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R7[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R7[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N15
dffeas \my_slc|d0|my_register|R7[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R7[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[3] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N7
dffeas \my_slc|d0|my_register|R5[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[3] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \my_slc|d0|my_register|R6[3]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[3]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R6[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N13
dffeas \my_slc|d0|my_register|R6[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[3] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N3
dffeas \my_slc|d0|my_register|R4[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[3] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneive_lcell_comb \my_slc|d0|my_register|Mux12~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux12~0_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|SR1_MUX|out[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|SR1_MUX|out[1]~1_combout  & (\my_slc|d0|my_register|R6 [3])) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R4 [3])))))

	.dataa(\my_slc|d0|my_register|R6 [3]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R4 [3]),
	.datad(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux12~0 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \my_slc|d0|my_register|Mux12~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux12~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux12~0_combout  & (\my_slc|d0|my_register|R7 [3])) # (!\my_slc|d0|my_register|Mux12~0_combout  & ((\my_slc|d0|my_register|R5 [3]))))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux12~0_combout ))))

	.dataa(\my_slc|d0|my_register|R7 [3]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R5 [3]),
	.datad(\my_slc|d0|my_register|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux12~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux12~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux12~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux12~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux12~3_combout 
// ))))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|d0|my_register|Mux12~3_combout ),
	.datad(\my_slc|d0|my_register|Mux12~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux12~1 .lut_mask = 16'h048C;
defparam \my_slc|d0|Bus_Gate|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~6 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~6_combout  = (\my_slc|d0|my_register|Mux12~4_combout  & (!\my_slc|d0|MYALU|Add0~5 )) # (!\my_slc|d0|my_register|Mux12~4_combout  & ((\my_slc|d0|MYALU|Add0~5 ) # (GND)))
// \my_slc|d0|MYALU|Add0~7  = CARRY((!\my_slc|d0|MYALU|Add0~5 ) # (!\my_slc|d0|my_register|Mux12~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|my_register|Mux12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~5 ),
	.combout(\my_slc|d0|MYALU|Add0~6_combout ),
	.cout(\my_slc|d0|MYALU|Add0~7 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~6 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|MYALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux12~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux12~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|MYALU|Add0~6_combout )))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (((\my_slc|d0|ADDROUT[3]~6_combout )) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout )))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datac(\my_slc|d0|ADDROUT[3]~6_combout ),
	.datad(\my_slc|d0|MYALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux12~0 .lut_mask = 16'hD951;
defparam \my_slc|d0|Bus_Gate|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux12~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux12~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [3])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux12~1_combout  $ (\my_slc|d0|Bus_Gate|Mux12~0_combout ))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_RE|Dout [3]),
	.datac(\my_slc|d0|Bus_Gate|Mux12~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux12~2 .lut_mask = 16'h8DD8;
defparam \my_slc|d0|Bus_Gate|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[3]~3 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[3]~3_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [3])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux12~2_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [3]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux12~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[3]~3 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N2
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~5 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~5_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_RE|Dout[3]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~5 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_RE|Dout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N22
cycloneive_lcell_comb \my_slc|d0|my_register|R3[3]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R3[3]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N23
dffeas \my_slc|d0|my_register|R3[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[3] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \my_slc|d0|my_register|R2[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[3] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \my_slc|d0|my_register|R1[3]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[3]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N25
dffeas \my_slc|d0|my_register|R1[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[3] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N31
dffeas \my_slc|d0|my_register|R0[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[3] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneive_lcell_comb \my_slc|d0|my_register|Mux12~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux12~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [3])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [3])))))

	.dataa(\my_slc|d0|my_register|R1 [3]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R0 [3]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux12~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \my_slc|d0|my_register|Mux12~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux12~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux12~2_combout  & (\my_slc|d0|my_register|R3 [3])) # (!\my_slc|d0|my_register|Mux12~2_combout  & ((\my_slc|d0|my_register|R2 [3]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux12~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R3 [3]),
	.datac(\my_slc|d0|my_register|R2 [3]),
	.datad(\my_slc|d0|my_register|Mux12~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux12~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|my_register|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux12~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux12~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux12~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux12~3_combout ))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|my_register|Mux12~3_combout ),
	.datad(\my_slc|d0|my_register|Mux12~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux12~4 .lut_mask = 16'hFA50;
defparam \my_slc|d0|my_register|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[3]~38 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[3]~38_combout  = (\my_slc|state_controller|State.S_06~q  & (((\my_slc|d0|my_register|Mux12~4_combout )))) # (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|state_controller|State.S_07~q  & 
// ((\my_slc|d0|my_register|Mux12~4_combout ))) # (!\my_slc|state_controller|State.S_07~q  & (\my_slc|d0|PC_COUN|Dout [3]))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|d0|PC_COUN|Dout [3]),
	.datad(\my_slc|d0|my_register|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[3]~38 .lut_mask = 16'hFE10;
defparam \my_slc|d0|ADDR1_MUX|out[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N19
dffeas \my_slc|d0|IR_RE|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[3] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux12~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux12~0_combout  = (\my_slc|d0|IR_RE|Dout [3] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_RE|Dout[14]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|d0|IR_RE|Dout [3]),
	.datad(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux12~0 .lut_mask = 16'hE0F0;
defparam \my_slc|d0|ADDR2_MUX|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \my_slc|d0|ADDROUT[3]~6 (
// Equation(s):
// \my_slc|d0|ADDROUT[3]~6_combout  = (\my_slc|d0|ADDR1_MUX|out[3]~38_combout  & ((\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & (\my_slc|d0|ADDROUT[2]~5  & VCC)) # (!\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & (!\my_slc|d0|ADDROUT[2]~5 )))) # 
// (!\my_slc|d0|ADDR1_MUX|out[3]~38_combout  & ((\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & (!\my_slc|d0|ADDROUT[2]~5 )) # (!\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & ((\my_slc|d0|ADDROUT[2]~5 ) # (GND)))))
// \my_slc|d0|ADDROUT[3]~7  = CARRY((\my_slc|d0|ADDR1_MUX|out[3]~38_combout  & (!\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & !\my_slc|d0|ADDROUT[2]~5 )) # (!\my_slc|d0|ADDR1_MUX|out[3]~38_combout  & ((!\my_slc|d0|ADDROUT[2]~5 ) # 
// (!\my_slc|d0|ADDR2_MUX|Mux12~0_combout ))))

	.dataa(\my_slc|d0|ADDR1_MUX|out[3]~38_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[2]~5 ),
	.combout(\my_slc|d0|ADDROUT[3]~6_combout ),
	.cout(\my_slc|d0|ADDROUT[3]~7 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[3]~6 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDROUT[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N12
cycloneive_lcell_comb \my_slc|d0|Add0~67 (
// Equation(s):
// \my_slc|d0|Add0~67_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|ADDROUT[3]~6_combout )))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & ((\my_slc|d0|ADDROUT[3]~6_combout ))) # 
// (!\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|Add0~38_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|Add0~38_combout ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|ADDROUT[3]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~67 .lut_mask = 16'hFE04;
defparam \my_slc|d0|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N24
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[3]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[3]~feeder_combout  = \my_slc|d0|Add0~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~67_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N25
dffeas \my_slc|d0|PC_COUN|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[3]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[3] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneive_lcell_comb \my_slc|d0|Add0~40 (
// Equation(s):
// \my_slc|d0|Add0~40_combout  = (\my_slc|d0|PC_COUN|Dout [4] & (\my_slc|d0|Add0~39  $ (GND))) # (!\my_slc|d0|PC_COUN|Dout [4] & (!\my_slc|d0|Add0~39  & VCC))
// \my_slc|d0|Add0~41  = CARRY((\my_slc|d0|PC_COUN|Dout [4] & !\my_slc|d0|Add0~39 ))

	.dataa(\my_slc|d0|PC_COUN|Dout [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~39 ),
	.combout(\my_slc|d0|Add0~40_combout ),
	.cout(\my_slc|d0|Add0~41 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~40 .lut_mask = 16'hA50A;
defparam \my_slc|d0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[4]~39 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[4]~39_combout  = (\my_slc|state_controller|State.S_07~q  & (((\my_slc|d0|my_register|Mux11~4_combout )))) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & 
// ((\my_slc|d0|my_register|Mux11~4_combout ))) # (!\my_slc|state_controller|State.S_06~q  & (\my_slc|d0|PC_COUN|Dout [4]))))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|d0|PC_COUN|Dout [4]),
	.datad(\my_slc|d0|my_register|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[4]~39 .lut_mask = 16'hFE10;
defparam \my_slc|d0|ADDR1_MUX|out[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N25
dffeas \my_slc|d0|IR_RE|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[4] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux11~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux11~0_combout  = (\my_slc|d0|IR_RE|Dout [4] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_RE|Dout[14]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|d0|IR_RE|Dout [4]),
	.datad(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux11~0 .lut_mask = 16'hE0F0;
defparam \my_slc|d0|ADDR2_MUX|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \my_slc|d0|ADDROUT[4]~8 (
// Equation(s):
// \my_slc|d0|ADDROUT[4]~8_combout  = ((\my_slc|d0|ADDR1_MUX|out[4]~39_combout  $ (\my_slc|d0|ADDR2_MUX|Mux11~0_combout  $ (!\my_slc|d0|ADDROUT[3]~7 )))) # (GND)
// \my_slc|d0|ADDROUT[4]~9  = CARRY((\my_slc|d0|ADDR1_MUX|out[4]~39_combout  & ((\my_slc|d0|ADDR2_MUX|Mux11~0_combout ) # (!\my_slc|d0|ADDROUT[3]~7 ))) # (!\my_slc|d0|ADDR1_MUX|out[4]~39_combout  & (\my_slc|d0|ADDR2_MUX|Mux11~0_combout  & 
// !\my_slc|d0|ADDROUT[3]~7 )))

	.dataa(\my_slc|d0|ADDR1_MUX|out[4]~39_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[3]~7 ),
	.combout(\my_slc|d0|ADDROUT[4]~8_combout ),
	.cout(\my_slc|d0|ADDROUT[4]~9 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[4]~8 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDROUT[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N2
cycloneive_lcell_comb \my_slc|d0|Add0~68 (
// Equation(s):
// \my_slc|d0|Add0~68_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|ADDROUT[4]~8_combout )))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & ((\my_slc|d0|ADDROUT[4]~8_combout ))) # 
// (!\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|Add0~40_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|Add0~40_combout ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|ADDROUT[4]~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~68 .lut_mask = 16'hFE04;
defparam \my_slc|d0|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N14
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[4]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[4]~feeder_combout  = \my_slc|d0|Add0~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~68_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N15
dffeas \my_slc|d0|PC_COUN|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[4]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[4] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N21
dffeas \my_slc|tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N20
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~21 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~21_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [4])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[4]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [4]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~21 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_RE|Dout~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \my_slc|d0|MDR_RE|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[4]~4_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N16
cycloneive_lcell_comb \my_slc|d0|my_register|R5[4]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R5[4]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R5[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R5[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N17
dffeas \my_slc|d0|my_register|R5[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R5[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[4] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N7
dffeas \my_slc|d0|my_register|R7[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[4] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \my_slc|d0|my_register|R6[4]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[4]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R6[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N21
dffeas \my_slc|d0|my_register|R6[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[4] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N7
dffeas \my_slc|d0|my_register|R4[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[4] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneive_lcell_comb \my_slc|d0|my_register|Mux11~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux11~0_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|SR1_MUX|out[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|SR1_MUX|out[1]~1_combout  & (\my_slc|d0|my_register|R6 [4])) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R4 [4])))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R6 [4]),
	.datac(\my_slc|d0|my_register|R4 [4]),
	.datad(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux11~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N6
cycloneive_lcell_comb \my_slc|d0|my_register|Mux11~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux11~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux11~0_combout  & ((\my_slc|d0|my_register|R7 [4]))) # (!\my_slc|d0|my_register|Mux11~0_combout  & (\my_slc|d0|my_register|R5 [4])))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux11~0_combout ))))

	.dataa(\my_slc|d0|my_register|R5 [4]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R7 [4]),
	.datad(\my_slc|d0|my_register|Mux11~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux11~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|my_register|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux11~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux11~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux11~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux11~3_combout 
// )))))

	.dataa(\my_slc|d0|my_register|Mux11~1_combout ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|state_controller|WideOr23~combout ),
	.datad(\my_slc|d0|my_register|Mux11~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux11~1 .lut_mask = 16'h4070;
defparam \my_slc|d0|Bus_Gate|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~8 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~8_combout  = (\my_slc|d0|my_register|Mux11~4_combout  & (\my_slc|d0|MYALU|Add0~7  $ (GND))) # (!\my_slc|d0|my_register|Mux11~4_combout  & (!\my_slc|d0|MYALU|Add0~7  & VCC))
// \my_slc|d0|MYALU|Add0~9  = CARRY((\my_slc|d0|my_register|Mux11~4_combout  & !\my_slc|d0|MYALU|Add0~7 ))

	.dataa(gnd),
	.datab(\my_slc|d0|my_register|Mux11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~7 ),
	.combout(\my_slc|d0|MYALU|Add0~8_combout ),
	.cout(\my_slc|d0|MYALU|Add0~9 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~8 .lut_mask = 16'hC30C;
defparam \my_slc|d0|MYALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux11~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux11~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|MYALU|Add0~8_combout )) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & ((\my_slc|d0|ADDROUT[4]~8_combout ))))) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout  & (!\my_slc|d0|Bus_Gate|Mux10~7_combout ))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datac(\my_slc|d0|MYALU|Add0~8_combout ),
	.datad(\my_slc|d0|ADDROUT[4]~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux11~0 .lut_mask = 16'hB391;
defparam \my_slc|d0|Bus_Gate|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux11~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux11~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [4])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux11~1_combout  $ (\my_slc|d0|Bus_Gate|Mux11~0_combout ))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_RE|Dout [4]),
	.datac(\my_slc|d0|Bus_Gate|Mux11~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux11~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux11~2 .lut_mask = 16'h8DD8;
defparam \my_slc|d0|Bus_Gate|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[4]~4 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[4]~4_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [4])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux11~2_combout )))

	.dataa(\my_slc|state_controller|GatePC~combout ),
	.datab(\my_slc|d0|PC_COUN|Dout [4]),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[4]~4 .lut_mask = 16'hDD88;
defparam \my_slc|d0|MDR_RE|Dout[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~6 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~6_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[4]~4_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_RE|Dout[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~6 .lut_mask = 16'hA0A0;
defparam \my_slc|d0|MAR_RE|Dout~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N1
dffeas \my_slc|d0|my_register|R3[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[4] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N9
dffeas \my_slc|d0|my_register|R2[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[4] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N0
cycloneive_lcell_comb \my_slc|d0|my_register|R1[4]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[4]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N1
dffeas \my_slc|d0|my_register|R1[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[4] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N3
dffeas \my_slc|d0|my_register|R0[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[4] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N2
cycloneive_lcell_comb \my_slc|d0|my_register|Mux11~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux11~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [4])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [4])))))

	.dataa(\my_slc|d0|my_register|R1 [4]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R0 [4]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux11~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneive_lcell_comb \my_slc|d0|my_register|Mux11~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux11~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux11~2_combout  & (\my_slc|d0|my_register|R3 [4])) # (!\my_slc|d0|my_register|Mux11~2_combout  & ((\my_slc|d0|my_register|R2 [4]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux11~2_combout ))))

	.dataa(\my_slc|d0|my_register|R3 [4]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R2 [4]),
	.datad(\my_slc|d0|my_register|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux11~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \my_slc|d0|my_register|Mux11~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux11~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux11~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux11~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux11~3_combout ),
	.datad(\my_slc|d0|my_register|Mux11~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux11~4 .lut_mask = 16'hFC30;
defparam \my_slc|d0|my_register|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~10 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~10_combout  = (\my_slc|d0|my_register|Mux10~4_combout  & (!\my_slc|d0|MYALU|Add0~9 )) # (!\my_slc|d0|my_register|Mux10~4_combout  & ((\my_slc|d0|MYALU|Add0~9 ) # (GND)))
// \my_slc|d0|MYALU|Add0~11  = CARRY((!\my_slc|d0|MYALU|Add0~9 ) # (!\my_slc|d0|my_register|Mux10~4_combout ))

	.dataa(\my_slc|d0|my_register|Mux10~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~9 ),
	.combout(\my_slc|d0|MYALU|Add0~10_combout ),
	.cout(\my_slc|d0|MYALU|Add0~11 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~10 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|MYALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~12 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~12_combout  = (\my_slc|d0|my_register|Mux9~4_combout  & (\my_slc|d0|MYALU|Add0~11  $ (GND))) # (!\my_slc|d0|my_register|Mux9~4_combout  & (!\my_slc|d0|MYALU|Add0~11  & VCC))
// \my_slc|d0|MYALU|Add0~13  = CARRY((\my_slc|d0|my_register|Mux9~4_combout  & !\my_slc|d0|MYALU|Add0~11 ))

	.dataa(\my_slc|d0|my_register|Mux9~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~11 ),
	.combout(\my_slc|d0|MYALU|Add0~12_combout ),
	.cout(\my_slc|d0|MYALU|Add0~13 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~12 .lut_mask = 16'hA50A;
defparam \my_slc|d0|MYALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~14 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~14_combout  = (\my_slc|d0|my_register|Mux8~4_combout  & (!\my_slc|d0|MYALU|Add0~13 )) # (!\my_slc|d0|my_register|Mux8~4_combout  & ((\my_slc|d0|MYALU|Add0~13 ) # (GND)))
// \my_slc|d0|MYALU|Add0~15  = CARRY((!\my_slc|d0|MYALU|Add0~13 ) # (!\my_slc|d0|my_register|Mux8~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|my_register|Mux8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~13 ),
	.combout(\my_slc|d0|MYALU|Add0~14_combout ),
	.cout(\my_slc|d0|MYALU|Add0~15 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~14 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|MYALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux9~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux9~0_combout  = (!\my_slc|state_controller|State.S_22~q  & (!\my_slc|state_controller|State.S_21~q  & (!\my_slc|d0|MAR_RE|Dout[14]~0_combout  & \my_slc|d0|IR_RE|Dout [5])))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.datad(\my_slc|d0|IR_RE|Dout [5]),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux9~0 .lut_mask = 16'h0100;
defparam \my_slc|d0|ADDR2_MUX|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux8~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux8~0_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|IR_RE|Dout [7] & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|IR_RE|Dout [7]),
	.datad(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux8~0 .lut_mask = 16'hFFE0;
defparam \my_slc|d0|ADDR2_MUX|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[7]~42 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[7]~42_combout  = (\my_slc|state_controller|State.S_06~q  & (((\my_slc|d0|my_register|Mux8~4_combout )))) # (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|state_controller|State.S_07~q  & 
// ((\my_slc|d0|my_register|Mux8~4_combout ))) # (!\my_slc|state_controller|State.S_07~q  & (\my_slc|d0|PC_COUN|Dout [7]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [7]),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|d0|my_register|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[7]~42 .lut_mask = 16'hFE02;
defparam \my_slc|d0|ADDR1_MUX|out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[6]~41 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[6]~41_combout  = (\my_slc|state_controller|State.S_06~q  & (((\my_slc|d0|my_register|Mux9~4_combout )))) # (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|state_controller|State.S_07~q  & 
// ((\my_slc|d0|my_register|Mux9~4_combout ))) # (!\my_slc|state_controller|State.S_07~q  & (\my_slc|d0|PC_COUN|Dout [6]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [6]),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|d0|my_register|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[6]~41 .lut_mask = 16'hFE02;
defparam \my_slc|d0|ADDR1_MUX|out[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux9~1 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux9~1_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|IR_RE|Dout [6] & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|IR_RE|Dout [6]),
	.datad(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux9~1 .lut_mask = 16'hFFE0;
defparam \my_slc|d0|ADDR2_MUX|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[5]~40 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[5]~40_combout  = (\my_slc|state_controller|State.S_07~q  & (((\my_slc|d0|my_register|Mux10~4_combout )))) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & 
// ((\my_slc|d0|my_register|Mux10~4_combout ))) # (!\my_slc|state_controller|State.S_06~q  & (\my_slc|d0|PC_COUN|Dout [5]))))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|d0|PC_COUN|Dout [5]),
	.datad(\my_slc|d0|my_register|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[5]~40 .lut_mask = 16'hFE10;
defparam \my_slc|d0|ADDR1_MUX|out[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \my_slc|d0|ADDROUT[5]~10 (
// Equation(s):
// \my_slc|d0|ADDROUT[5]~10_combout  = (\my_slc|d0|ADDR2_MUX|Mux10~0_combout  & ((\my_slc|d0|ADDR1_MUX|out[5]~40_combout  & (\my_slc|d0|ADDROUT[4]~9  & VCC)) # (!\my_slc|d0|ADDR1_MUX|out[5]~40_combout  & (!\my_slc|d0|ADDROUT[4]~9 )))) # 
// (!\my_slc|d0|ADDR2_MUX|Mux10~0_combout  & ((\my_slc|d0|ADDR1_MUX|out[5]~40_combout  & (!\my_slc|d0|ADDROUT[4]~9 )) # (!\my_slc|d0|ADDR1_MUX|out[5]~40_combout  & ((\my_slc|d0|ADDROUT[4]~9 ) # (GND)))))
// \my_slc|d0|ADDROUT[5]~11  = CARRY((\my_slc|d0|ADDR2_MUX|Mux10~0_combout  & (!\my_slc|d0|ADDR1_MUX|out[5]~40_combout  & !\my_slc|d0|ADDROUT[4]~9 )) # (!\my_slc|d0|ADDR2_MUX|Mux10~0_combout  & ((!\my_slc|d0|ADDROUT[4]~9 ) # 
// (!\my_slc|d0|ADDR1_MUX|out[5]~40_combout ))))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux10~0_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[5]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[4]~9 ),
	.combout(\my_slc|d0|ADDROUT[5]~10_combout ),
	.cout(\my_slc|d0|ADDROUT[5]~11 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[5]~10 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDROUT[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \my_slc|d0|ADDROUT[6]~12 (
// Equation(s):
// \my_slc|d0|ADDROUT[6]~12_combout  = ((\my_slc|d0|ADDR1_MUX|out[6]~41_combout  $ (\my_slc|d0|ADDR2_MUX|Mux9~1_combout  $ (!\my_slc|d0|ADDROUT[5]~11 )))) # (GND)
// \my_slc|d0|ADDROUT[6]~13  = CARRY((\my_slc|d0|ADDR1_MUX|out[6]~41_combout  & ((\my_slc|d0|ADDR2_MUX|Mux9~1_combout ) # (!\my_slc|d0|ADDROUT[5]~11 ))) # (!\my_slc|d0|ADDR1_MUX|out[6]~41_combout  & (\my_slc|d0|ADDR2_MUX|Mux9~1_combout  & 
// !\my_slc|d0|ADDROUT[5]~11 )))

	.dataa(\my_slc|d0|ADDR1_MUX|out[6]~41_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[5]~11 ),
	.combout(\my_slc|d0|ADDROUT[6]~12_combout ),
	.cout(\my_slc|d0|ADDROUT[6]~13 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[6]~12 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDROUT[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \my_slc|d0|ADDROUT[7]~14 (
// Equation(s):
// \my_slc|d0|ADDROUT[7]~14_combout  = (\my_slc|d0|ADDR2_MUX|Mux8~0_combout  & ((\my_slc|d0|ADDR1_MUX|out[7]~42_combout  & (\my_slc|d0|ADDROUT[6]~13  & VCC)) # (!\my_slc|d0|ADDR1_MUX|out[7]~42_combout  & (!\my_slc|d0|ADDROUT[6]~13 )))) # 
// (!\my_slc|d0|ADDR2_MUX|Mux8~0_combout  & ((\my_slc|d0|ADDR1_MUX|out[7]~42_combout  & (!\my_slc|d0|ADDROUT[6]~13 )) # (!\my_slc|d0|ADDR1_MUX|out[7]~42_combout  & ((\my_slc|d0|ADDROUT[6]~13 ) # (GND)))))
// \my_slc|d0|ADDROUT[7]~15  = CARRY((\my_slc|d0|ADDR2_MUX|Mux8~0_combout  & (!\my_slc|d0|ADDR1_MUX|out[7]~42_combout  & !\my_slc|d0|ADDROUT[6]~13 )) # (!\my_slc|d0|ADDR2_MUX|Mux8~0_combout  & ((!\my_slc|d0|ADDROUT[6]~13 ) # 
// (!\my_slc|d0|ADDR1_MUX|out[7]~42_combout ))))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux8~0_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[7]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[6]~13 ),
	.combout(\my_slc|d0|ADDROUT[7]~14_combout ),
	.cout(\my_slc|d0|ADDROUT[7]~15 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[7]~14 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDROUT[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux8~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux8~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|Bus_Gate|Mux10~3_combout  & (\my_slc|d0|MYALU|Add0~14_combout ))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (((\my_slc|d0|ADDROUT[7]~14_combout )) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout )))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datac(\my_slc|d0|MYALU|Add0~14_combout ),
	.datad(\my_slc|d0|ADDROUT[7]~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux8~0 .lut_mask = 16'hD591;
defparam \my_slc|d0|Bus_Gate|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux8~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux8~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [7])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux8~1_combout  $ (\my_slc|d0|Bus_Gate|Mux8~0_combout ))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_RE|Dout [7]),
	.datac(\my_slc|d0|Bus_Gate|Mux8~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux8~2 .lut_mask = 16'h8DD8;
defparam \my_slc|d0|Bus_Gate|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[7]~7 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[7]~7_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [7])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux8~2_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [7]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux8~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[7]~7 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~9 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~9_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[7]~7_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout[7]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~9 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_RE|Dout~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N19
dffeas \my_slc|d0|IR_RE|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[7] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \my_slc|d0|SR1_MUX|out[1]~1 (
// Equation(s):
// \my_slc|d0|SR1_MUX|out[1]~1_combout  = (\my_slc|state_controller|State.S_23~q  & (\my_slc|d0|IR_RE|Dout [10])) # (!\my_slc|state_controller|State.S_23~q  & ((\my_slc|d0|IR_RE|Dout [7])))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_RE|Dout [10]),
	.datad(\my_slc|d0|IR_RE|Dout [7]),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_MUX|out[1]~1 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|SR1_MUX|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \my_slc|d0|my_register|R3[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[6] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N29
dffeas \my_slc|d0|my_register|R2[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[6] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneive_lcell_comb \my_slc|d0|my_register|R1[6]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[6]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N17
dffeas \my_slc|d0|my_register|R1[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[6] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N19
dffeas \my_slc|d0|my_register|R0[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[6] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \my_slc|d0|my_register|Mux9~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux9~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [6])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [6])))))

	.dataa(\my_slc|d0|my_register|R1 [6]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R0 [6]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux9~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneive_lcell_comb \my_slc|d0|my_register|Mux9~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux9~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux9~2_combout  & (\my_slc|d0|my_register|R3 [6])) # (!\my_slc|d0|my_register|Mux9~2_combout  & ((\my_slc|d0|my_register|R2 [6]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux9~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R3 [6]),
	.datac(\my_slc|d0|my_register|R2 [6]),
	.datad(\my_slc|d0|my_register|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux9~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|my_register|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux9~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux9~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux9~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux9~3_combout 
// ))))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(\my_slc|d0|my_register|Mux9~3_combout ),
	.datac(\my_slc|d0|my_register|Mux9~1_combout ),
	.datad(\my_slc|state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux9~1 .lut_mask = 16'h1B00;
defparam \my_slc|d0|Bus_Gate|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux9~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux9~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|Bus_Gate|Mux10~7_combout  & ((\my_slc|d0|MYALU|Add0~12_combout ))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|ADDROUT[6]~12_combout )))) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout  & (!\my_slc|d0|Bus_Gate|Mux10~7_combout ))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datac(\my_slc|d0|ADDROUT[6]~12_combout ),
	.datad(\my_slc|d0|MYALU|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux9~0 .lut_mask = 16'hB931;
defparam \my_slc|d0|Bus_Gate|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux9~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux9~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [6])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux9~1_combout  $ (\my_slc|d0|Bus_Gate|Mux9~0_combout ))))

	.dataa(\my_slc|d0|MDR_RE|Dout [6]),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|Bus_Gate|Mux9~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux9~2 .lut_mask = 16'h8BB8;
defparam \my_slc|d0|Bus_Gate|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[6]~6 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[6]~6_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [6])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux9~2_combout )))

	.dataa(\my_slc|state_controller|GatePC~combout ),
	.datab(\my_slc|d0|PC_COUN|Dout [6]),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[6]~6 .lut_mask = 16'hDD88;
defparam \my_slc|d0|MDR_RE|Dout[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~8 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~8_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[6]~6_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout[6]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~8 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_RE|Dout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N23
dffeas \my_slc|d0|IR_RE|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[6] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \my_slc|d0|SR1_MUX|out[0]~0 (
// Equation(s):
// \my_slc|d0|SR1_MUX|out[0]~0_combout  = (\my_slc|state_controller|State.S_23~q  & (\my_slc|d0|IR_RE|Dout [9])) # (!\my_slc|state_controller|State.S_23~q  & ((\my_slc|d0|IR_RE|Dout [6])))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_RE|Dout [9]),
	.datac(\my_slc|d0|IR_RE|Dout [6]),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_MUX|out[0]~0 .lut_mask = 16'hCCF0;
defparam \my_slc|d0|SR1_MUX|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N13
dffeas \my_slc|d0|my_register|R7[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[11] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \my_slc|d0|my_register|R6[11]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[11]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R6[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N13
dffeas \my_slc|d0|my_register|R6[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[11] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \my_slc|d0|my_register|R4[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[11] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \my_slc|d0|my_register|Mux4~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux4~0_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R6 [11]) # ((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|R4 [11] & 
// !\my_slc|d0|SR1_MUX|out[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R6 [11]),
	.datac(\my_slc|d0|my_register|R4 [11]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux4~0 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|my_register|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \my_slc|d0|my_register|Mux4~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux4~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux4~0_combout  & ((\my_slc|d0|my_register|R7 [11]))) # (!\my_slc|d0|my_register|Mux4~0_combout  & (\my_slc|d0|my_register|R5 [11])))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux4~0_combout ))))

	.dataa(\my_slc|d0|my_register|R5 [11]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R7 [11]),
	.datad(\my_slc|d0|my_register|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux4~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|my_register|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N16
cycloneive_lcell_comb \my_slc|d0|my_register|R3[11]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R3[11]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N17
dffeas \my_slc|d0|my_register|R3[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[11] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N7
dffeas \my_slc|d0|my_register|R2[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[11] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N0
cycloneive_lcell_comb \my_slc|d0|my_register|R1[11]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[11]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N1
dffeas \my_slc|d0|my_register|R1[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[11] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N15
dffeas \my_slc|d0|my_register|R0[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[11] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneive_lcell_comb \my_slc|d0|my_register|Mux4~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux4~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [11])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [11])))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R1 [11]),
	.datac(\my_slc|d0|my_register|R0 [11]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux4~2 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \my_slc|d0|my_register|Mux4~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux4~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux4~2_combout  & (\my_slc|d0|my_register|R3 [11])) # (!\my_slc|d0|my_register|Mux4~2_combout  & ((\my_slc|d0|my_register|R2 [11]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux4~2_combout ))))

	.dataa(\my_slc|d0|my_register|R3 [11]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R2 [11]),
	.datad(\my_slc|d0|my_register|Mux4~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux4~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \my_slc|d0|my_register|Mux4~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux4~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux4~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux4~3_combout )))

	.dataa(\my_slc|d0|my_register|Mux4~1_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datad(\my_slc|d0|my_register|Mux4~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux4~4 .lut_mask = 16'hAFA0;
defparam \my_slc|d0|my_register|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[11]~46 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[11]~46_combout  = (\my_slc|state_controller|State.S_06~q  & (((\my_slc|d0|my_register|Mux4~4_combout )))) # (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|state_controller|State.S_07~q  & 
// ((\my_slc|d0|my_register|Mux4~4_combout ))) # (!\my_slc|state_controller|State.S_07~q  & (\my_slc|d0|PC_COUN|Dout [11]))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|d0|PC_COUN|Dout [11]),
	.datad(\my_slc|d0|my_register|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[11]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[11]~46 .lut_mask = 16'hFE10;
defparam \my_slc|d0|ADDR1_MUX|out[11]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N31
dffeas \my_slc|d0|my_register|R3[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[9] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N29
dffeas \my_slc|d0|my_register|R2[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[9] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \my_slc|d0|my_register|R1[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[9] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \my_slc|d0|my_register|R0[9]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R0[9]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \my_slc|d0|my_register|R0[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[9] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \my_slc|d0|my_register|Mux6~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux6~2_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|SR1_MUX|out[1]~1_combout ) # ((\my_slc|d0|my_register|R1 [9])))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & 
// ((\my_slc|d0|my_register|R0 [9]))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R1 [9]),
	.datad(\my_slc|d0|my_register|R0 [9]),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux6~2 .lut_mask = 16'hB9A8;
defparam \my_slc|d0|my_register|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \my_slc|d0|my_register|Mux6~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux6~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux6~2_combout  & (\my_slc|d0|my_register|R3 [9])) # (!\my_slc|d0|my_register|Mux6~2_combout  & ((\my_slc|d0|my_register|R2 [9]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux6~2_combout ))))

	.dataa(\my_slc|d0|my_register|R3 [9]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R2 [9]),
	.datad(\my_slc|d0|my_register|Mux6~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux6~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N24
cycloneive_lcell_comb \my_slc|d0|my_register|R7[9]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R7[9]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R7[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R7[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N25
dffeas \my_slc|d0|my_register|R7[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R7[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[9] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N27
dffeas \my_slc|d0|my_register|R5[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[9] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \my_slc|d0|my_register|R6[9]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[9]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R6[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \my_slc|d0|my_register|R6[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[9] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N3
dffeas \my_slc|d0|my_register|R4[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[9] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \my_slc|d0|my_register|Mux6~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux6~0_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R6 [9]) # ((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|R4 [9] & 
// !\my_slc|d0|SR1_MUX|out[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R6 [9]),
	.datac(\my_slc|d0|my_register|R4 [9]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux6~0 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|my_register|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N26
cycloneive_lcell_comb \my_slc|d0|my_register|Mux6~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux6~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux6~0_combout  & (\my_slc|d0|my_register|R7 [9])) # (!\my_slc|d0|my_register|Mux6~0_combout  & ((\my_slc|d0|my_register|R5 [9]))))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux6~0_combout ))))

	.dataa(\my_slc|d0|my_register|R7 [9]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R5 [9]),
	.datad(\my_slc|d0|my_register|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux6~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux6~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux6~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux6~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux6~3_combout ))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|my_register|Mux6~3_combout ),
	.datad(\my_slc|d0|my_register|Mux6~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux6~4 .lut_mask = 16'hFA50;
defparam \my_slc|d0|my_register|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[9]~44 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[9]~44_combout  = (\my_slc|state_controller|State.S_07~q  & (((\my_slc|d0|my_register|Mux6~4_combout )))) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & 
// ((\my_slc|d0|my_register|Mux6~4_combout ))) # (!\my_slc|state_controller|State.S_06~q  & (\my_slc|d0|PC_COUN|Dout [9]))))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|d0|PC_COUN|Dout [9]),
	.datad(\my_slc|d0|my_register|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[9]~44 .lut_mask = 16'hFE10;
defparam \my_slc|d0|ADDR1_MUX|out[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N6
cycloneive_lcell_comb \my_slc|d0|my_register|R5[8]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R5[8]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R5[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R5[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N7
dffeas \my_slc|d0|my_register|R5[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R5[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[8] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N25
dffeas \my_slc|d0|my_register|R7[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[8] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \my_slc|d0|my_register|R6[8]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[8]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R6[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \my_slc|d0|my_register|R6[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[8] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \my_slc|d0|my_register|R4[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[8] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux7~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux7~0_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R6 [8]) # ((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|R4 [8] & 
// !\my_slc|d0|SR1_MUX|out[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R6 [8]),
	.datac(\my_slc|d0|my_register|R4 [8]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux7~0 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|my_register|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N24
cycloneive_lcell_comb \my_slc|d0|my_register|Mux7~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux7~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux7~0_combout  & ((\my_slc|d0|my_register|R7 [8]))) # (!\my_slc|d0|my_register|Mux7~0_combout  & (\my_slc|d0|my_register|R5 [8])))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux7~0_combout ))))

	.dataa(\my_slc|d0|my_register|R5 [8]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R7 [8]),
	.datad(\my_slc|d0|my_register|Mux7~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux7~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|my_register|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N8
cycloneive_lcell_comb \my_slc|d0|my_register|R3[8]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R3[8]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N9
dffeas \my_slc|d0|my_register|R3[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[8] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N31
dffeas \my_slc|d0|my_register|R2[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[8] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N3
dffeas \my_slc|d0|my_register|R1[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[8] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N27
dffeas \my_slc|d0|my_register|R0[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[8] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N28
cycloneive_lcell_comb \my_slc|d0|my_register|Mux7~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux7~2_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R1 [8]) # ((\my_slc|d0|SR1_MUX|out[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|R0 [8] & 
// !\my_slc|d0|SR1_MUX|out[1]~1_combout ))))

	.dataa(\my_slc|d0|my_register|R1 [8]),
	.datab(\my_slc|d0|my_register|R0 [8]),
	.datac(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datad(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux7~2 .lut_mask = 16'hF0AC;
defparam \my_slc|d0|my_register|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N30
cycloneive_lcell_comb \my_slc|d0|my_register|Mux7~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux7~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux7~2_combout  & (\my_slc|d0|my_register|R3 [8])) # (!\my_slc|d0|my_register|Mux7~2_combout  & ((\my_slc|d0|my_register|R2 [8]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux7~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R3 [8]),
	.datac(\my_slc|d0|my_register|R2 [8]),
	.datad(\my_slc|d0|my_register|Mux7~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux7~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|my_register|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux7~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux7~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux7~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux7~3_combout 
// )))))

	.dataa(\my_slc|d0|my_register|Mux7~1_combout ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux7~3_combout ),
	.datad(\my_slc|state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux7~1 .lut_mask = 16'h4700;
defparam \my_slc|d0|Bus_Gate|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N1
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N9
dffeas \my_slc|tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N8
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~25 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~25_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [8])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[8]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [8]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~25 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_RE|Dout~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N27
dffeas \my_slc|d0|MDR_RE|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[8]~8_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux7~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux7~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux7~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux7~3_combout ))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|my_register|Mux7~3_combout ),
	.datad(\my_slc|d0|my_register|Mux7~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux7~4 .lut_mask = 16'hFA50;
defparam \my_slc|d0|my_register|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N20
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[8]~43 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[8]~43_combout  = (\my_slc|state_controller|State.S_07~q  & (((\my_slc|d0|my_register|Mux7~4_combout )))) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & 
// ((\my_slc|d0|my_register|Mux7~4_combout ))) # (!\my_slc|state_controller|State.S_06~q  & (\my_slc|d0|PC_COUN|Dout [8]))))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|d0|PC_COUN|Dout [8]),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|my_register|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[8]~43 .lut_mask = 16'hFE04;
defparam \my_slc|d0|ADDR1_MUX|out[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux7~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux7~0_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|IR_RE|Dout [8] & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|IR_RE|Dout [8]),
	.datad(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux7~0 .lut_mask = 16'hFFE0;
defparam \my_slc|d0|ADDR2_MUX|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \my_slc|d0|ADDROUT[8]~16 (
// Equation(s):
// \my_slc|d0|ADDROUT[8]~16_combout  = ((\my_slc|d0|ADDR1_MUX|out[8]~43_combout  $ (\my_slc|d0|ADDR2_MUX|Mux7~0_combout  $ (!\my_slc|d0|ADDROUT[7]~15 )))) # (GND)
// \my_slc|d0|ADDROUT[8]~17  = CARRY((\my_slc|d0|ADDR1_MUX|out[8]~43_combout  & ((\my_slc|d0|ADDR2_MUX|Mux7~0_combout ) # (!\my_slc|d0|ADDROUT[7]~15 ))) # (!\my_slc|d0|ADDR1_MUX|out[8]~43_combout  & (\my_slc|d0|ADDR2_MUX|Mux7~0_combout  & 
// !\my_slc|d0|ADDROUT[7]~15 )))

	.dataa(\my_slc|d0|ADDR1_MUX|out[8]~43_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[7]~15 ),
	.combout(\my_slc|d0|ADDROUT[8]~16_combout ),
	.cout(\my_slc|d0|ADDROUT[8]~17 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[8]~16 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDROUT[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~16 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~16_combout  = (\my_slc|d0|my_register|Mux7~4_combout  & (\my_slc|d0|MYALU|Add0~15  $ (GND))) # (!\my_slc|d0|my_register|Mux7~4_combout  & (!\my_slc|d0|MYALU|Add0~15  & VCC))
// \my_slc|d0|MYALU|Add0~17  = CARRY((\my_slc|d0|my_register|Mux7~4_combout  & !\my_slc|d0|MYALU|Add0~15 ))

	.dataa(\my_slc|d0|my_register|Mux7~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~15 ),
	.combout(\my_slc|d0|MYALU|Add0~16_combout ),
	.cout(\my_slc|d0|MYALU|Add0~17 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~16 .lut_mask = 16'hA50A;
defparam \my_slc|d0|MYALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux7~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux7~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|Bus_Gate|Mux10~7_combout  & ((\my_slc|d0|MYALU|Add0~16_combout ))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|ADDROUT[8]~16_combout )))) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout  & (!\my_slc|d0|Bus_Gate|Mux10~7_combout ))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datac(\my_slc|d0|ADDROUT[8]~16_combout ),
	.datad(\my_slc|d0|MYALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux7~0 .lut_mask = 16'hB931;
defparam \my_slc|d0|Bus_Gate|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux7~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux7~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (((\my_slc|d0|MDR_RE|Dout [8])))) # (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|Bus_Gate|Mux7~1_combout  $ (((\my_slc|d0|Bus_Gate|Mux7~0_combout )))))

	.dataa(\my_slc|d0|Bus_Gate|Mux7~1_combout ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|MDR_RE|Dout [8]),
	.datad(\my_slc|d0|Bus_Gate|Mux7~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux7~2 .lut_mask = 16'hD1E2;
defparam \my_slc|d0|Bus_Gate|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[8]~8 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[8]~8_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [8])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux7~2_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [8]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux7~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[8]~8 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N26
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~10 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~10_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[8]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_RE|Dout[8]~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~10 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_RE|Dout~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N1
dffeas \my_slc|d0|IR_RE|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[8] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux6~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux6~0_combout  = (\my_slc|d0|MAR_RE|Dout[14]~0_combout  & ((\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|IR_RE|Dout [9]))) # (!\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|IR_RE|Dout [8])))) # 
// (!\my_slc|d0|MAR_RE|Dout[14]~0_combout  & (((\my_slc|d0|IR_RE|Dout [9]))))

	.dataa(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.datab(\my_slc|d0|IR_RE|Dout [8]),
	.datac(\my_slc|d0|IR_RE|Dout [9]),
	.datad(\my_slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux6~0 .lut_mask = 16'hF0D8;
defparam \my_slc|d0|ADDR2_MUX|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux6~1 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux6~1_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|ADDR2_MUX|Mux6~0_combout  & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|ADDR2_MUX|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux6~1 .lut_mask = 16'hFECC;
defparam \my_slc|d0|ADDR2_MUX|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \my_slc|d0|ADDROUT[9]~18 (
// Equation(s):
// \my_slc|d0|ADDROUT[9]~18_combout  = (\my_slc|d0|ADDR1_MUX|out[9]~44_combout  & ((\my_slc|d0|ADDR2_MUX|Mux6~1_combout  & (\my_slc|d0|ADDROUT[8]~17  & VCC)) # (!\my_slc|d0|ADDR2_MUX|Mux6~1_combout  & (!\my_slc|d0|ADDROUT[8]~17 )))) # 
// (!\my_slc|d0|ADDR1_MUX|out[9]~44_combout  & ((\my_slc|d0|ADDR2_MUX|Mux6~1_combout  & (!\my_slc|d0|ADDROUT[8]~17 )) # (!\my_slc|d0|ADDR2_MUX|Mux6~1_combout  & ((\my_slc|d0|ADDROUT[8]~17 ) # (GND)))))
// \my_slc|d0|ADDROUT[9]~19  = CARRY((\my_slc|d0|ADDR1_MUX|out[9]~44_combout  & (!\my_slc|d0|ADDR2_MUX|Mux6~1_combout  & !\my_slc|d0|ADDROUT[8]~17 )) # (!\my_slc|d0|ADDR1_MUX|out[9]~44_combout  & ((!\my_slc|d0|ADDROUT[8]~17 ) # 
// (!\my_slc|d0|ADDR2_MUX|Mux6~1_combout ))))

	.dataa(\my_slc|d0|ADDR1_MUX|out[9]~44_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[8]~17 ),
	.combout(\my_slc|d0|ADDROUT[9]~18_combout ),
	.cout(\my_slc|d0|ADDROUT[9]~19 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[9]~18 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDROUT[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \my_slc|d0|ADDROUT[10]~20 (
// Equation(s):
// \my_slc|d0|ADDROUT[10]~20_combout  = ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  $ (\my_slc|d0|ADDR1_MUX|out[10]~45_combout  $ (!\my_slc|d0|ADDROUT[9]~19 )))) # (GND)
// \my_slc|d0|ADDROUT[10]~21  = CARRY((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((\my_slc|d0|ADDR1_MUX|out[10]~45_combout ) # (!\my_slc|d0|ADDROUT[9]~19 ))) # (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (\my_slc|d0|ADDR1_MUX|out[10]~45_combout  & 
// !\my_slc|d0|ADDROUT[9]~19 )))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[10]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[9]~19 ),
	.combout(\my_slc|d0|ADDROUT[10]~20_combout ),
	.cout(\my_slc|d0|ADDROUT[10]~21 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[10]~20 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDROUT[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \my_slc|d0|ADDROUT[11]~22 (
// Equation(s):
// \my_slc|d0|ADDROUT[11]~22_combout  = (\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((\my_slc|d0|ADDR1_MUX|out[11]~46_combout  & (\my_slc|d0|ADDROUT[10]~21  & VCC)) # (!\my_slc|d0|ADDR1_MUX|out[11]~46_combout  & (!\my_slc|d0|ADDROUT[10]~21 )))) # 
// (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((\my_slc|d0|ADDR1_MUX|out[11]~46_combout  & (!\my_slc|d0|ADDROUT[10]~21 )) # (!\my_slc|d0|ADDR1_MUX|out[11]~46_combout  & ((\my_slc|d0|ADDROUT[10]~21 ) # (GND)))))
// \my_slc|d0|ADDROUT[11]~23  = CARRY((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (!\my_slc|d0|ADDR1_MUX|out[11]~46_combout  & !\my_slc|d0|ADDROUT[10]~21 )) # (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((!\my_slc|d0|ADDROUT[10]~21 ) # 
// (!\my_slc|d0|ADDR1_MUX|out[11]~46_combout ))))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[11]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[10]~21 ),
	.combout(\my_slc|d0|ADDROUT[11]~22_combout ),
	.cout(\my_slc|d0|ADDROUT[11]~23 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[11]~22 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDROUT[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N6
cycloneive_lcell_comb \my_slc|d0|Add0~75 (
// Equation(s):
// \my_slc|d0|Add0~75_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|ADDROUT[11]~22_combout )))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & ((\my_slc|d0|ADDROUT[11]~22_combout ))) # 
// (!\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|Add0~54_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|Add0~54_combout ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|ADDROUT[11]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~75 .lut_mask = 16'hFE04;
defparam \my_slc|d0|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N8
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[11]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[11]~feeder_combout  = \my_slc|d0|Add0~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~75_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N9
dffeas \my_slc|d0|PC_COUN|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[11]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[11] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N23
dffeas \my_slc|tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N22
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~28 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~28_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [11])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[11]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [11]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~28 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_RE|Dout~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N5
dffeas \my_slc|d0|MDR_RE|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[11]~11_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux4~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux4~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux4~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux4~3_combout 
// )))))

	.dataa(\my_slc|state_controller|WideOr23~combout ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux4~1_combout ),
	.datad(\my_slc|d0|my_register|Mux4~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux4~1 .lut_mask = 16'h082A;
defparam \my_slc|d0|Bus_Gate|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N23
dffeas \my_slc|d0|my_register|R5[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[10] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N15
dffeas \my_slc|d0|my_register|R7[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[10] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \my_slc|d0|my_register|R6[10]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[10]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R6[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \my_slc|d0|my_register|R6[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[10] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N15
dffeas \my_slc|d0|my_register|R4[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[10] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \my_slc|d0|my_register|Mux5~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux5~0_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R6 [10]) # ((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|R4 [10] & 
// !\my_slc|d0|SR1_MUX|out[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R6 [10]),
	.datac(\my_slc|d0|my_register|R4 [10]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux5~0 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|my_register|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N14
cycloneive_lcell_comb \my_slc|d0|my_register|Mux5~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux5~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux5~0_combout  & ((\my_slc|d0|my_register|R7 [10]))) # (!\my_slc|d0|my_register|Mux5~0_combout  & (\my_slc|d0|my_register|R5 [10])))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux5~0_combout ))))

	.dataa(\my_slc|d0|my_register|R5 [10]),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R7 [10]),
	.datad(\my_slc|d0|my_register|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux5~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|my_register|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N0
cycloneive_lcell_comb \my_slc|d0|my_register|R3[10]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R3[10]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N1
dffeas \my_slc|d0|my_register|R3[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[10] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N5
dffeas \my_slc|d0|my_register|R2[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[10] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneive_lcell_comb \my_slc|d0|my_register|R1[10]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[10]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N25
dffeas \my_slc|d0|my_register|R1[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[10] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N19
dffeas \my_slc|d0|my_register|R0[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[10] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N18
cycloneive_lcell_comb \my_slc|d0|my_register|Mux5~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux5~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [10])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [10])))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R1 [10]),
	.datac(\my_slc|d0|my_register|R0 [10]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux5~2 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneive_lcell_comb \my_slc|d0|my_register|Mux5~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux5~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux5~2_combout  & (\my_slc|d0|my_register|R3 [10])) # (!\my_slc|d0|my_register|Mux5~2_combout  & ((\my_slc|d0|my_register|R2 [10]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux5~2_combout ))))

	.dataa(\my_slc|d0|my_register|R3 [10]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R2 [10]),
	.datad(\my_slc|d0|my_register|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux5~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N18
cycloneive_lcell_comb \my_slc|d0|my_register|Mux5~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux5~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux5~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux5~3_combout )))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|my_register|Mux5~1_combout ),
	.datad(\my_slc|d0|my_register|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux5~4 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|my_register|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~18 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~18_combout  = (\my_slc|d0|my_register|Mux6~4_combout  & (!\my_slc|d0|MYALU|Add0~17 )) # (!\my_slc|d0|my_register|Mux6~4_combout  & ((\my_slc|d0|MYALU|Add0~17 ) # (GND)))
// \my_slc|d0|MYALU|Add0~19  = CARRY((!\my_slc|d0|MYALU|Add0~17 ) # (!\my_slc|d0|my_register|Mux6~4_combout ))

	.dataa(\my_slc|d0|my_register|Mux6~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~17 ),
	.combout(\my_slc|d0|MYALU|Add0~18_combout ),
	.cout(\my_slc|d0|MYALU|Add0~19 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~18 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|MYALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~20 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~20_combout  = (\my_slc|d0|my_register|Mux5~4_combout  & (\my_slc|d0|MYALU|Add0~19  $ (GND))) # (!\my_slc|d0|my_register|Mux5~4_combout  & (!\my_slc|d0|MYALU|Add0~19  & VCC))
// \my_slc|d0|MYALU|Add0~21  = CARRY((\my_slc|d0|my_register|Mux5~4_combout  & !\my_slc|d0|MYALU|Add0~19 ))

	.dataa(gnd),
	.datab(\my_slc|d0|my_register|Mux5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~19 ),
	.combout(\my_slc|d0|MYALU|Add0~20_combout ),
	.cout(\my_slc|d0|MYALU|Add0~21 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~20 .lut_mask = 16'hC30C;
defparam \my_slc|d0|MYALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~22 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~22_combout  = (\my_slc|d0|my_register|Mux4~4_combout  & (!\my_slc|d0|MYALU|Add0~21 )) # (!\my_slc|d0|my_register|Mux4~4_combout  & ((\my_slc|d0|MYALU|Add0~21 ) # (GND)))
// \my_slc|d0|MYALU|Add0~23  = CARRY((!\my_slc|d0|MYALU|Add0~21 ) # (!\my_slc|d0|my_register|Mux4~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|my_register|Mux4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~21 ),
	.combout(\my_slc|d0|MYALU|Add0~22_combout ),
	.cout(\my_slc|d0|MYALU|Add0~23 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~22 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|MYALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux4~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux4~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|Bus_Gate|Mux10~3_combout  & (\my_slc|d0|MYALU|Add0~22_combout ))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (((\my_slc|d0|ADDROUT[11]~22_combout )) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout )))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datac(\my_slc|d0|MYALU|Add0~22_combout ),
	.datad(\my_slc|d0|ADDROUT[11]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux4~0 .lut_mask = 16'hD591;
defparam \my_slc|d0|Bus_Gate|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux4~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux4~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [11])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux4~1_combout  $ (\my_slc|d0|Bus_Gate|Mux4~0_combout ))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_RE|Dout [11]),
	.datac(\my_slc|d0|Bus_Gate|Mux4~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux4~2 .lut_mask = 16'h8DD8;
defparam \my_slc|d0|Bus_Gate|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N4
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[11]~11 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[11]~11_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [11])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux4~2_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [11]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux4~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[11]~11 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N20
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~13 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~13_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[11]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_RE|Dout[11]~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~13 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_RE|Dout~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N27
dffeas \my_slc|d0|IR_RE|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[11] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \my_slc|d0|my_register|R2[3]~3 (
// Equation(s):
// \my_slc|d0|my_register|R2[3]~3_combout  = (\my_slc|d0|IR_RE|Dout [10] & (!\my_slc|d0|IR_RE|Dout [11] & ((\my_slc|state_controller|State.S_27~q ) # (\my_slc|d0|my_register|R5[5]~6_combout ))))

	.dataa(\my_slc|d0|IR_RE|Dout [10]),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(\my_slc|d0|IR_RE|Dout [11]),
	.datad(\my_slc|d0|my_register|R5[5]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[3]~3 .lut_mask = 16'h0A08;
defparam \my_slc|d0|my_register|R2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N14
cycloneive_lcell_comb \my_slc|d0|my_register|R3[5]~19 (
// Equation(s):
// \my_slc|d0|my_register|R3[5]~19_combout  = ((\my_slc|d0|IR_RE|Dout [9] & (!\my_slc|state_controller|State.S_04~q  & \my_slc|d0|my_register|R2[3]~3_combout ))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|IR_RE|Dout [9]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|my_register|R2[3]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R3[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[5]~19 .lut_mask = 16'h2F0F;
defparam \my_slc|d0|my_register|R3[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N11
dffeas \my_slc|d0|my_register|R3[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[13] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N5
dffeas \my_slc|d0|my_register|R2[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[13] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneive_lcell_comb \my_slc|d0|my_register|R1[13]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[13]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N17
dffeas \my_slc|d0|my_register|R1[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[13] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N23
dffeas \my_slc|d0|my_register|R0[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[13] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneive_lcell_comb \my_slc|d0|my_register|Mux2~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux2~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [13])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [13])))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R1 [13]),
	.datac(\my_slc|d0|my_register|R0 [13]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux2~2 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \my_slc|d0|my_register|Mux2~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux2~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux2~2_combout  & (\my_slc|d0|my_register|R3 [13])) # (!\my_slc|d0|my_register|Mux2~2_combout  & ((\my_slc|d0|my_register|R2 [13]))))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux2~2_combout ))))

	.dataa(\my_slc|d0|my_register|R3 [13]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R2 [13]),
	.datad(\my_slc|d0|my_register|Mux2~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux2~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|my_register|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N29
dffeas \my_slc|d0|my_register|R7[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[13] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N7
dffeas \my_slc|d0|my_register|R5[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[13] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \my_slc|d0|my_register|R6[13]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[13]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R6[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \my_slc|d0|my_register|R6[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[13] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \my_slc|d0|my_register|R4[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[13] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \my_slc|d0|my_register|Mux2~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux2~0_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R6 [13]) # ((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|R4 [13] & 
// !\my_slc|d0|SR1_MUX|out[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R6 [13]),
	.datac(\my_slc|d0|my_register|R4 [13]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux2~0 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|my_register|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneive_lcell_comb \my_slc|d0|my_register|Mux2~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux2~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux2~0_combout  & (\my_slc|d0|my_register|R7 [13])) # (!\my_slc|d0|my_register|Mux2~0_combout  & ((\my_slc|d0|my_register|R5 [13]))))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux2~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R7 [13]),
	.datac(\my_slc|d0|my_register|R5 [13]),
	.datad(\my_slc|d0|my_register|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux2~1 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|my_register|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux2~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux2~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux2~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux2~3_combout 
// ))))

	.dataa(\my_slc|state_controller|WideOr23~combout ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux2~3_combout ),
	.datad(\my_slc|d0|my_register|Mux2~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux2~1 .lut_mask = 16'h028A;
defparam \my_slc|d0|Bus_Gate|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \my_slc|d0|my_register|Mux2~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux2~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux2~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux2~3_combout )))

	.dataa(\my_slc|d0|my_register|Mux2~1_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datad(\my_slc|d0|my_register|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux2~4 .lut_mask = 16'hAFA0;
defparam \my_slc|d0|my_register|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \my_slc|d0|my_register|R2[12]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R2[12]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N13
dffeas \my_slc|d0|my_register|R2[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[12] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N31
dffeas \my_slc|d0|my_register|R3[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[12] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N4
cycloneive_lcell_comb \my_slc|d0|my_register|R1[12]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[12]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N5
dffeas \my_slc|d0|my_register|R1[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[12] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N11
dffeas \my_slc|d0|my_register|R0[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[12] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux3~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux3~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [12])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [12])))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R1 [12]),
	.datac(\my_slc|d0|my_register|R0 [12]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux3~2 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneive_lcell_comb \my_slc|d0|my_register|Mux3~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux3~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux3~2_combout  & ((\my_slc|d0|my_register|R3 [12]))) # (!\my_slc|d0|my_register|Mux3~2_combout  & (\my_slc|d0|my_register|R2 [12])))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux3~2_combout ))))

	.dataa(\my_slc|d0|my_register|R2 [12]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R3 [12]),
	.datad(\my_slc|d0|my_register|Mux3~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux3~3 .lut_mask = 16'hF388;
defparam \my_slc|d0|my_register|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N5
dffeas \my_slc|d0|my_register|R5[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[12] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N23
dffeas \my_slc|d0|my_register|R7[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[12] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \my_slc|d0|my_register|R6[12]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[12]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R6[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \my_slc|d0|my_register|R6[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[12] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \my_slc|d0|my_register|R4[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[12] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \my_slc|d0|my_register|Mux3~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux3~0_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R6 [12]) # ((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|R4 [12] & 
// !\my_slc|d0|SR1_MUX|out[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R6 [12]),
	.datac(\my_slc|d0|my_register|R4 [12]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux3~0 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|my_register|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \my_slc|d0|my_register|Mux3~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux3~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux3~0_combout  & ((\my_slc|d0|my_register|R7 [12]))) # (!\my_slc|d0|my_register|Mux3~0_combout  & (\my_slc|d0|my_register|R5 [12])))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux3~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R5 [12]),
	.datac(\my_slc|d0|my_register|R7 [12]),
	.datad(\my_slc|d0|my_register|Mux3~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux3~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|my_register|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \my_slc|d0|my_register|Mux3~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux3~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux3~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux3~3_combout ))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|my_register|Mux3~3_combout ),
	.datad(\my_slc|d0|my_register|Mux3~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux3~4 .lut_mask = 16'hFA50;
defparam \my_slc|d0|my_register|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~24 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~24_combout  = (\my_slc|d0|my_register|Mux3~4_combout  & (\my_slc|d0|MYALU|Add0~23  $ (GND))) # (!\my_slc|d0|my_register|Mux3~4_combout  & (!\my_slc|d0|MYALU|Add0~23  & VCC))
// \my_slc|d0|MYALU|Add0~25  = CARRY((\my_slc|d0|my_register|Mux3~4_combout  & !\my_slc|d0|MYALU|Add0~23 ))

	.dataa(\my_slc|d0|my_register|Mux3~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~23 ),
	.combout(\my_slc|d0|MYALU|Add0~24_combout ),
	.cout(\my_slc|d0|MYALU|Add0~25 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~24 .lut_mask = 16'hA50A;
defparam \my_slc|d0|MYALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~26 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~26_combout  = (\my_slc|d0|my_register|Mux2~4_combout  & (!\my_slc|d0|MYALU|Add0~25 )) # (!\my_slc|d0|my_register|Mux2~4_combout  & ((\my_slc|d0|MYALU|Add0~25 ) # (GND)))
// \my_slc|d0|MYALU|Add0~27  = CARRY((!\my_slc|d0|MYALU|Add0~25 ) # (!\my_slc|d0|my_register|Mux2~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|my_register|Mux2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~25 ),
	.combout(\my_slc|d0|MYALU|Add0~26_combout ),
	.cout(\my_slc|d0|MYALU|Add0~27 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~26 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|MYALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux2~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux2~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|Bus_Gate|Mux10~3_combout  & (\my_slc|d0|MYALU|Add0~26_combout ))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (((\my_slc|d0|ADDROUT[13]~26_combout )) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout )))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datac(\my_slc|d0|MYALU|Add0~26_combout ),
	.datad(\my_slc|d0|ADDROUT[13]~26_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux2~0 .lut_mask = 16'hD591;
defparam \my_slc|d0|Bus_Gate|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux2~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux2~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [13])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux2~1_combout  $ (\my_slc|d0|Bus_Gate|Mux2~0_combout ))))

	.dataa(\my_slc|d0|MDR_RE|Dout [13]),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|Bus_Gate|Mux2~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux2~2 .lut_mask = 16'h8BB8;
defparam \my_slc|d0|Bus_Gate|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[13]~13 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[13]~13_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [13])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux2~2_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [13]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux2~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[13]~13 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~15 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~15_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[13]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_RE|Dout[13]~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~15 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_RE|Dout~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N31
dffeas \my_slc|d0|IR_RE|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[13] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~6 (
// Equation(s):
// \my_slc|state_controller|Decoder0~6_combout  = (!\my_slc|d0|IR_RE|Dout [12] & (\my_slc|d0|IR_RE|Dout [15] & (!\my_slc|d0|IR_RE|Dout [13] & \my_slc|d0|IR_RE|Dout [14])))

	.dataa(\my_slc|d0|IR_RE|Dout [12]),
	.datab(\my_slc|d0|IR_RE|Dout [15]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~6 .lut_mask = 16'h0400;
defparam \my_slc|state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \my_slc|state_controller|State~48 (
// Equation(s):
// \my_slc|state_controller|State~48_combout  = (\Reset~input_o  & (\my_slc|state_controller|Decoder0~6_combout  & \my_slc|state_controller|State.S_32~q ))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|Decoder0~6_combout ),
	.datad(\my_slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~48 .lut_mask = 16'hA000;
defparam \my_slc|state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N7
dffeas \my_slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \my_slc|state_controller|WideOr23 (
// Equation(s):
// \my_slc|state_controller|WideOr23~combout  = (\my_slc|state_controller|State.S_12~q ) # ((\my_slc|state_controller|State.S_09~q ) # (\my_slc|state_controller|State.S_23~q ))

	.dataa(\my_slc|state_controller|State.S_12~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr23 .lut_mask = 16'hFEFE;
defparam \my_slc|state_controller|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
cycloneive_lcell_comb \my_slc|d0|my_register|R2[14]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R2[14]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N7
dffeas \my_slc|d0|my_register|R2[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[14] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N25
dffeas \my_slc|d0|my_register|R3[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[14] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneive_lcell_comb \my_slc|d0|my_register|R1[14]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[14]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N29
dffeas \my_slc|d0|my_register|R1[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[14] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N31
dffeas \my_slc|d0|my_register|R0[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[14] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneive_lcell_comb \my_slc|d0|my_register|Mux1~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux1~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [14])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [14])))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R1 [14]),
	.datac(\my_slc|d0|my_register|R0 [14]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux1~2 .lut_mask = 16'hEE50;
defparam \my_slc|d0|my_register|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \my_slc|d0|my_register|Mux1~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux1~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux1~2_combout  & ((\my_slc|d0|my_register|R3 [14]))) # (!\my_slc|d0|my_register|Mux1~2_combout  & (\my_slc|d0|my_register|R2 [14])))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux1~2_combout ))))

	.dataa(\my_slc|d0|my_register|R2 [14]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R3 [14]),
	.datad(\my_slc|d0|my_register|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux1~3 .lut_mask = 16'hF388;
defparam \my_slc|d0|my_register|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \my_slc|d0|my_register|R5[14]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R5[14]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R5[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R5[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N11
dffeas \my_slc|d0|my_register|R5[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R5[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[14] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \my_slc|d0|my_register|R7[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[14] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \my_slc|d0|my_register|R6[14]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[14]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R6[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N9
dffeas \my_slc|d0|my_register|R6[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[14] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N27
dffeas \my_slc|d0|my_register|R4[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[14] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \my_slc|d0|my_register|Mux1~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux1~0_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|R6 [14]) # ((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|R4 [14] & 
// !\my_slc|d0|SR1_MUX|out[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|my_register|R6 [14]),
	.datac(\my_slc|d0|my_register|R4 [14]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux1~0 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|my_register|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \my_slc|d0|my_register|Mux1~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux1~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux1~0_combout  & ((\my_slc|d0|my_register|R7 [14]))) # (!\my_slc|d0|my_register|Mux1~0_combout  & (\my_slc|d0|my_register|R5 [14])))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (((\my_slc|d0|my_register|Mux1~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|R5 [14]),
	.datac(\my_slc|d0|my_register|R7 [14]),
	.datad(\my_slc|d0|my_register|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux1~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|my_register|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux1~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux1~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux1~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux1~3_combout 
// ))))

	.dataa(\my_slc|state_controller|WideOr23~combout ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux1~3_combout ),
	.datad(\my_slc|d0|my_register|Mux1~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux1~1 .lut_mask = 16'h028A;
defparam \my_slc|d0|Bus_Gate|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \my_slc|d0|my_register|Mux1~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux1~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux1~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux1~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|my_register|Mux1~1_combout ),
	.datac(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datad(\my_slc|d0|my_register|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux1~4 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|my_register|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~28 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~28_combout  = (\my_slc|d0|my_register|Mux1~4_combout  & (\my_slc|d0|MYALU|Add0~27  $ (GND))) # (!\my_slc|d0|my_register|Mux1~4_combout  & (!\my_slc|d0|MYALU|Add0~27  & VCC))
// \my_slc|d0|MYALU|Add0~29  = CARRY((\my_slc|d0|my_register|Mux1~4_combout  & !\my_slc|d0|MYALU|Add0~27 ))

	.dataa(\my_slc|d0|my_register|Mux1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|MYALU|Add0~27 ),
	.combout(\my_slc|d0|MYALU|Add0~28_combout ),
	.cout(\my_slc|d0|MYALU|Add0~29 ));
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~28 .lut_mask = 16'hA50A;
defparam \my_slc|d0|MYALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[14]~49 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[14]~49_combout  = (\my_slc|state_controller|State.S_06~q  & (((\my_slc|d0|my_register|Mux1~4_combout )))) # (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|state_controller|State.S_07~q  & 
// ((\my_slc|d0|my_register|Mux1~4_combout ))) # (!\my_slc|state_controller|State.S_07~q  & (\my_slc|d0|PC_COUN|Dout [14]))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|d0|PC_COUN|Dout [14]),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|d0|my_register|Mux1~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[14]~49 .lut_mask = 16'hFE04;
defparam \my_slc|d0|ADDR1_MUX|out[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[13]~48 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[13]~48_combout  = (\my_slc|state_controller|State.S_06~q  & (((\my_slc|d0|my_register|Mux2~4_combout )))) # (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|state_controller|State.S_07~q  & 
// ((\my_slc|d0|my_register|Mux2~4_combout ))) # (!\my_slc|state_controller|State.S_07~q  & (\my_slc|d0|PC_COUN|Dout [13]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [13]),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|d0|my_register|Mux2~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[13]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[13]~48 .lut_mask = 16'hFE02;
defparam \my_slc|d0|ADDR1_MUX|out[13]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneive_lcell_comb \my_slc|d0|Add0~56 (
// Equation(s):
// \my_slc|d0|Add0~56_combout  = (\my_slc|d0|PC_COUN|Dout [12] & (\my_slc|d0|Add0~55  $ (GND))) # (!\my_slc|d0|PC_COUN|Dout [12] & (!\my_slc|d0|Add0~55  & VCC))
// \my_slc|d0|Add0~57  = CARRY((\my_slc|d0|PC_COUN|Dout [12] & !\my_slc|d0|Add0~55 ))

	.dataa(\my_slc|d0|PC_COUN|Dout [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~55 ),
	.combout(\my_slc|d0|Add0~56_combout ),
	.cout(\my_slc|d0|Add0~57 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~56 .lut_mask = 16'hA50A;
defparam \my_slc|d0|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \my_slc|d0|ADDROUT[12]~24 (
// Equation(s):
// \my_slc|d0|ADDROUT[12]~24_combout  = ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  $ (\my_slc|d0|ADDR1_MUX|out[12]~47_combout  $ (!\my_slc|d0|ADDROUT[11]~23 )))) # (GND)
// \my_slc|d0|ADDROUT[12]~25  = CARRY((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((\my_slc|d0|ADDR1_MUX|out[12]~47_combout ) # (!\my_slc|d0|ADDROUT[11]~23 ))) # (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (\my_slc|d0|ADDR1_MUX|out[12]~47_combout  & 
// !\my_slc|d0|ADDROUT[11]~23 )))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[12]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[11]~23 ),
	.combout(\my_slc|d0|ADDROUT[12]~24_combout ),
	.cout(\my_slc|d0|ADDROUT[12]~25 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[12]~24 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDROUT[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \my_slc|d0|Add0~76 (
// Equation(s):
// \my_slc|d0|Add0~76_combout  = (\my_slc|state_controller|State.S_22~q  & (((\my_slc|d0|ADDROUT[12]~24_combout )))) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|ADDROUT[12]~24_combout ))) # 
// (!\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|Add0~56_combout ))))

	.dataa(\my_slc|d0|Add0~56_combout ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|ADDROUT[12]~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~76 .lut_mask = 16'hFE02;
defparam \my_slc|d0|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[12]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[12]~feeder_combout  = \my_slc|d0|Add0~76_combout 

	.dataa(\my_slc|d0|Add0~76_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[12]~feeder .lut_mask = 16'hAAAA;
defparam \my_slc|d0|PC_COUN|Dout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \my_slc|d0|PC_COUN|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[12]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[12] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[12]~47 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[12]~47_combout  = (\my_slc|state_controller|State.S_07~q  & (((\my_slc|d0|my_register|Mux3~4_combout )))) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & 
// ((\my_slc|d0|my_register|Mux3~4_combout ))) # (!\my_slc|state_controller|State.S_06~q  & (\my_slc|d0|PC_COUN|Dout [12]))))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|d0|PC_COUN|Dout [12]),
	.datad(\my_slc|d0|my_register|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[12]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[12]~47 .lut_mask = 16'hFE10;
defparam \my_slc|d0|ADDR1_MUX|out[12]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \my_slc|d0|ADDROUT[13]~26 (
// Equation(s):
// \my_slc|d0|ADDROUT[13]~26_combout  = (\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((\my_slc|d0|ADDR1_MUX|out[13]~48_combout  & (\my_slc|d0|ADDROUT[12]~25  & VCC)) # (!\my_slc|d0|ADDR1_MUX|out[13]~48_combout  & (!\my_slc|d0|ADDROUT[12]~25 )))) # 
// (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((\my_slc|d0|ADDR1_MUX|out[13]~48_combout  & (!\my_slc|d0|ADDROUT[12]~25 )) # (!\my_slc|d0|ADDR1_MUX|out[13]~48_combout  & ((\my_slc|d0|ADDROUT[12]~25 ) # (GND)))))
// \my_slc|d0|ADDROUT[13]~27  = CARRY((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (!\my_slc|d0|ADDR1_MUX|out[13]~48_combout  & !\my_slc|d0|ADDROUT[12]~25 )) # (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((!\my_slc|d0|ADDROUT[12]~25 ) # 
// (!\my_slc|d0|ADDR1_MUX|out[13]~48_combout ))))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[13]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[12]~25 ),
	.combout(\my_slc|d0|ADDROUT[13]~26_combout ),
	.cout(\my_slc|d0|ADDROUT[13]~27 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[13]~26 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDROUT[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \my_slc|d0|ADDROUT[14]~28 (
// Equation(s):
// \my_slc|d0|ADDROUT[14]~28_combout  = ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  $ (\my_slc|d0|ADDR1_MUX|out[14]~49_combout  $ (!\my_slc|d0|ADDROUT[13]~27 )))) # (GND)
// \my_slc|d0|ADDROUT[14]~29  = CARRY((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((\my_slc|d0|ADDR1_MUX|out[14]~49_combout ) # (!\my_slc|d0|ADDROUT[13]~27 ))) # (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (\my_slc|d0|ADDR1_MUX|out[14]~49_combout  & 
// !\my_slc|d0|ADDROUT[13]~27 )))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|out[14]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDROUT[13]~27 ),
	.combout(\my_slc|d0|ADDROUT[14]~28_combout ),
	.cout(\my_slc|d0|ADDROUT[14]~29 ));
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[14]~28 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDROUT[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux1~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux1~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|Bus_Gate|Mux10~3_combout  & (\my_slc|d0|MYALU|Add0~28_combout ))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (((\my_slc|d0|ADDROUT[14]~28_combout )) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout )))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datac(\my_slc|d0|MYALU|Add0~28_combout ),
	.datad(\my_slc|d0|ADDROUT[14]~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux1~0 .lut_mask = 16'hD591;
defparam \my_slc|d0|Bus_Gate|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux1~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux1~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [14])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux1~1_combout  $ (\my_slc|d0|Bus_Gate|Mux1~0_combout ))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_RE|Dout [14]),
	.datac(\my_slc|d0|Bus_Gate|Mux1~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux1~2 .lut_mask = 16'h8DD8;
defparam \my_slc|d0|Bus_Gate|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[14]~14 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[14]~14_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [14])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux1~2_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [14]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[14]~14 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~16 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~16_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[14]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_RE|Dout[14]~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~16 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_RE|Dout~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \my_slc|d0|IR_RE|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[14] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~0 (
// Equation(s):
// \my_slc|state_controller|Decoder0~0_combout  = (!\my_slc|d0|IR_RE|Dout [15] & (\my_slc|d0|IR_RE|Dout [14] & (\my_slc|d0|IR_RE|Dout [13] & !\my_slc|d0|IR_RE|Dout [12])))

	.dataa(\my_slc|d0|IR_RE|Dout [15]),
	.datab(\my_slc|d0|IR_RE|Dout [14]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~0 .lut_mask = 16'h0040;
defparam \my_slc|state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \my_slc|state_controller|State~39 (
// Equation(s):
// \my_slc|state_controller|State~39_combout  = (\my_slc|state_controller|State.S_32~q  & (\Reset~input_o  & \my_slc|state_controller|Decoder0~0_combout ))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~39 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N11
dffeas \my_slc|state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_06 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N14
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[10]~45 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[10]~45_combout  = (\my_slc|state_controller|State.S_07~q  & (((\my_slc|d0|my_register|Mux5~4_combout )))) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & 
// ((\my_slc|d0|my_register|Mux5~4_combout ))) # (!\my_slc|state_controller|State.S_06~q  & (\my_slc|d0|PC_COUN|Dout [10]))))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|d0|PC_COUN|Dout [10]),
	.datad(\my_slc|d0|my_register|Mux5~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[10]~45 .lut_mask = 16'hFE10;
defparam \my_slc|d0|ADDR1_MUX|out[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N20
cycloneive_lcell_comb \my_slc|d0|Add0~74 (
// Equation(s):
// \my_slc|d0|Add0~74_combout  = (\my_slc|state_controller|State.S_22~q  & (((\my_slc|d0|ADDROUT[10]~20_combout )))) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|ADDROUT[10]~20_combout ))) # 
// (!\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|Add0~52_combout ))))

	.dataa(\my_slc|d0|Add0~52_combout ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|ADDROUT[10]~20_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~74 .lut_mask = 16'hFE02;
defparam \my_slc|d0|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N22
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[10]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[10]~feeder_combout  = \my_slc|d0|Add0~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~74_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N23
dffeas \my_slc|d0|PC_COUN|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[10]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[10] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N17
dffeas \my_slc|tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N16
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~27 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~27_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[10]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [10])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[10]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [10]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~27 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_RE|Dout~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N17
dffeas \my_slc|d0|MDR_RE|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[10]~10_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux5~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux5~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux5~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux5~3_combout 
// )))))

	.dataa(\my_slc|state_controller|WideOr23~combout ),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux5~1_combout ),
	.datad(\my_slc|d0|my_register|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux5~1 .lut_mask = 16'h082A;
defparam \my_slc|d0|Bus_Gate|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N10
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux5~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux5~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|MYALU|Add0~20_combout )) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & ((\my_slc|d0|ADDROUT[10]~20_combout ))))) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout  & (!\my_slc|d0|Bus_Gate|Mux10~7_combout ))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datac(\my_slc|d0|MYALU|Add0~20_combout ),
	.datad(\my_slc|d0|ADDROUT[10]~20_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux5~0 .lut_mask = 16'hB391;
defparam \my_slc|d0|Bus_Gate|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N20
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux5~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux5~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [10])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux5~1_combout  $ (\my_slc|d0|Bus_Gate|Mux5~0_combout ))))

	.dataa(\my_slc|d0|MDR_RE|Dout [10]),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|Bus_Gate|Mux5~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux5~2 .lut_mask = 16'h8BB8;
defparam \my_slc|d0|Bus_Gate|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N16
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[10]~10 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[10]~10_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [10])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux5~2_combout )))

	.dataa(\my_slc|state_controller|GatePC~combout ),
	.datab(\my_slc|d0|PC_COUN|Dout [10]),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[10]~10 .lut_mask = 16'hDD88;
defparam \my_slc|d0|MDR_RE|Dout[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N12
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~12 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~12_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[10]~10_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout[10]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~12 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MAR_RE|Dout~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N22
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[10]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[10]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MAR_RE|Dout[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N30
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[14]~2 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[14]~2_combout  = ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_18~q ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[14]~2 .lut_mask = 16'hFFFD;
defparam \my_slc|d0|MAR_RE|Dout[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N23
dffeas \my_slc|d0|MAR_RE|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N2
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[8]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[8]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_RE|Dout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N3
dffeas \my_slc|d0|MAR_RE|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N9
dffeas \my_slc|d0|MAR_RE|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N12
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[9]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[9]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MAR_RE|Dout[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N13
dffeas \my_slc|d0|MAR_RE|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~2_combout  = (\my_slc|d0|MAR_RE|Dout [10] & (\my_slc|d0|MAR_RE|Dout [8] & (\my_slc|d0|MAR_RE|Dout [11] & \my_slc|d0|MAR_RE|Dout [9])))

	.dataa(\my_slc|d0|MAR_RE|Dout [10]),
	.datab(\my_slc|d0|MAR_RE|Dout [8]),
	.datac(\my_slc|d0|MAR_RE|Dout [11]),
	.datad(\my_slc|d0|MAR_RE|Dout [9]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N10
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[6]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[6]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_RE|Dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N11
dffeas \my_slc|d0|MAR_RE|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[4]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[4]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_RE|Dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N15
dffeas \my_slc|d0|MAR_RE|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N17
dffeas \my_slc|d0|MAR_RE|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N0
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[5]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[5]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_RE|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N1
dffeas \my_slc|d0|MAR_RE|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~1_combout  = (\my_slc|d0|MAR_RE|Dout [6] & (\my_slc|d0|MAR_RE|Dout [4] & (\my_slc|d0|MAR_RE|Dout [7] & \my_slc|d0|MAR_RE|Dout [5])))

	.dataa(\my_slc|d0|MAR_RE|Dout [6]),
	.datab(\my_slc|d0|MAR_RE|Dout [4]),
	.datac(\my_slc|d0|MAR_RE|Dout [7]),
	.datad(\my_slc|d0|MAR_RE|Dout [5]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N6
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[12]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[12]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_RE|Dout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N7
dffeas \my_slc|d0|MAR_RE|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N18
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[14]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[14]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_RE|Dout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N19
dffeas \my_slc|d0|MAR_RE|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N5
dffeas \my_slc|d0|MAR_RE|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N28
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[13]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[13]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_RE|Dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N29
dffeas \my_slc|d0|MAR_RE|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~3_combout  = (\my_slc|d0|MAR_RE|Dout [12] & (\my_slc|d0|MAR_RE|Dout [14] & (\my_slc|d0|MAR_RE|Dout [15] & \my_slc|d0|MAR_RE|Dout [13])))

	.dataa(\my_slc|d0|MAR_RE|Dout [12]),
	.datab(\my_slc|d0|MAR_RE|Dout [14]),
	.datac(\my_slc|d0|MAR_RE|Dout [15]),
	.datad(\my_slc|d0|MAR_RE|Dout [13]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[2]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[2]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MAR_RE|Dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N31
dffeas \my_slc|d0|MAR_RE|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N24
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[1]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[1]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_RE|Dout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y43_N25
dffeas \my_slc|d0|MAR_RE|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N21
dffeas \my_slc|d0|MAR_RE|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N24
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout[0]~feeder (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout[0]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MAR_RE|Dout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N25
dffeas \my_slc|d0|MAR_RE|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_RE|Dout[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_RE|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_RE|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~0_combout  = (\my_slc|d0|MAR_RE|Dout [2] & (\my_slc|d0|MAR_RE|Dout [1] & (\my_slc|d0|MAR_RE|Dout [3] & \my_slc|d0|MAR_RE|Dout [0])))

	.dataa(\my_slc|d0|MAR_RE|Dout [2]),
	.datab(\my_slc|d0|MAR_RE|Dout [1]),
	.datac(\my_slc|d0|MAR_RE|Dout [3]),
	.datad(\my_slc|d0|MAR_RE|Dout [0]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~4_combout  = (\my_slc|memory_subsystem|Equal0~2_combout  & (\my_slc|memory_subsystem|Equal0~1_combout  & (\my_slc|memory_subsystem|Equal0~3_combout  & \my_slc|memory_subsystem|Equal0~0_combout )))

	.dataa(\my_slc|memory_subsystem|Equal0~2_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~1_combout ),
	.datac(\my_slc|memory_subsystem|Equal0~3_combout ),
	.datad(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N27
dffeas \my_slc|tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N26
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~22 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~22_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[5]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [5]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [5]),
	.datad(\S[5]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~22 .lut_mask = 16'h3210;
defparam \my_slc|d0|MDR_RE|Dout~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N31
dffeas \my_slc|d0|MDR_RE|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[5]~5_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux10~5 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux10~5_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux10~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux10~3_combout 
// )))))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|d0|my_register|Mux10~1_combout ),
	.datad(\my_slc|d0|my_register|Mux10~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux10~5 .lut_mask = 16'h084C;
defparam \my_slc|d0|Bus_Gate|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux10~4 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux10~4_combout  = (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|Bus_Gate|Mux10~7_combout  & ((\my_slc|d0|MYALU|Add0~10_combout ))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|ADDROUT[5]~10_combout )))) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout  & (!\my_slc|d0|Bus_Gate|Mux10~7_combout ))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datac(\my_slc|d0|ADDROUT[5]~10_combout ),
	.datad(\my_slc|d0|MYALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux10~4 .lut_mask = 16'hB931;
defparam \my_slc|d0|Bus_Gate|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux10~6 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux10~6_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [5])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux10~5_combout  $ (\my_slc|d0|Bus_Gate|Mux10~4_combout ))))

	.dataa(\my_slc|d0|MDR_RE|Dout [5]),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|Bus_Gate|Mux10~5_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux10~6 .lut_mask = 16'h8BB8;
defparam \my_slc|d0|Bus_Gate|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N30
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[5]~5 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[5]~5_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [5])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux10~6_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [5]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux10~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[5]~5 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~7 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~7_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[5]~5_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout[5]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~7 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_RE|Dout~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N3
dffeas \my_slc|d0|IR_RE|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[5] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux10~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux10~0_combout  = (\my_slc|d0|IR_RE|Dout [5] & (((\my_slc|state_controller|State.S_21~q ) # (\my_slc|state_controller|State.S_22~q )) # (!\my_slc|d0|MAR_RE|Dout[14]~0_combout )))

	.dataa(\my_slc|d0|IR_RE|Dout [5]),
	.datab(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux10~0 .lut_mask = 16'hAAA2;
defparam \my_slc|d0|ADDR2_MUX|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneive_lcell_comb \my_slc|d0|Add0~42 (
// Equation(s):
// \my_slc|d0|Add0~42_combout  = (\my_slc|d0|PC_COUN|Dout [5] & (!\my_slc|d0|Add0~41 )) # (!\my_slc|d0|PC_COUN|Dout [5] & ((\my_slc|d0|Add0~41 ) # (GND)))
// \my_slc|d0|Add0~43  = CARRY((!\my_slc|d0|Add0~41 ) # (!\my_slc|d0|PC_COUN|Dout [5]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_COUN|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~41 ),
	.combout(\my_slc|d0|Add0~42_combout ),
	.cout(\my_slc|d0|Add0~43 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~42 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N26
cycloneive_lcell_comb \my_slc|d0|Add0~69 (
// Equation(s):
// \my_slc|d0|Add0~69_combout  = (\my_slc|state_controller|State.S_22~q  & (((\my_slc|d0|ADDROUT[5]~10_combout )))) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|ADDROUT[5]~10_combout )) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|Add0~42_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|ADDROUT[5]~10_combout ),
	.datad(\my_slc|d0|Add0~42_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~69 .lut_mask = 16'hF1E0;
defparam \my_slc|d0|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N14
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[5]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[5]~feeder_combout  = \my_slc|d0|Add0~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~69_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N15
dffeas \my_slc|d0|PC_COUN|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[5]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[5] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneive_lcell_comb \my_slc|d0|Add0~44 (
// Equation(s):
// \my_slc|d0|Add0~44_combout  = (\my_slc|d0|PC_COUN|Dout [6] & (\my_slc|d0|Add0~43  $ (GND))) # (!\my_slc|d0|PC_COUN|Dout [6] & (!\my_slc|d0|Add0~43  & VCC))
// \my_slc|d0|Add0~45  = CARRY((\my_slc|d0|PC_COUN|Dout [6] & !\my_slc|d0|Add0~43 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_COUN|Dout [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~43 ),
	.combout(\my_slc|d0|Add0~44_combout ),
	.cout(\my_slc|d0|Add0~45 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~44 .lut_mask = 16'hC30C;
defparam \my_slc|d0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N4
cycloneive_lcell_comb \my_slc|d0|Add0~70 (
// Equation(s):
// \my_slc|d0|Add0~70_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|ADDROUT[6]~12_combout )))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & ((\my_slc|d0|ADDROUT[6]~12_combout ))) # 
// (!\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|Add0~44_combout ))))

	.dataa(\my_slc|d0|Add0~44_combout ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|ADDROUT[6]~12_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~70 .lut_mask = 16'hF0E2;
defparam \my_slc|d0|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N16
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[6]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[6]~feeder_combout  = \my_slc|d0|Add0~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~70_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N17
dffeas \my_slc|d0|PC_COUN|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[6]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[6] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneive_lcell_comb \my_slc|d0|Add0~46 (
// Equation(s):
// \my_slc|d0|Add0~46_combout  = (\my_slc|d0|PC_COUN|Dout [7] & (!\my_slc|d0|Add0~45 )) # (!\my_slc|d0|PC_COUN|Dout [7] & ((\my_slc|d0|Add0~45 ) # (GND)))
// \my_slc|d0|Add0~47  = CARRY((!\my_slc|d0|Add0~45 ) # (!\my_slc|d0|PC_COUN|Dout [7]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_COUN|Dout [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~45 ),
	.combout(\my_slc|d0|Add0~46_combout ),
	.cout(\my_slc|d0|Add0~47 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~46 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N6
cycloneive_lcell_comb \my_slc|d0|Add0~71 (
// Equation(s):
// \my_slc|d0|Add0~71_combout  = (\my_slc|state_controller|State.S_22~q  & (((\my_slc|d0|ADDROUT[7]~14_combout )))) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|ADDROUT[7]~14_combout ))) # 
// (!\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|Add0~46_combout ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|Add0~46_combout ),
	.datad(\my_slc|d0|ADDROUT[7]~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~71 .lut_mask = 16'hFE10;
defparam \my_slc|d0|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N22
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[7]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[7]~feeder_combout  = \my_slc|d0|Add0~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~71_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N23
dffeas \my_slc|d0|PC_COUN|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[7]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[7] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneive_lcell_comb \my_slc|d0|Add0~48 (
// Equation(s):
// \my_slc|d0|Add0~48_combout  = (\my_slc|d0|PC_COUN|Dout [8] & (\my_slc|d0|Add0~47  $ (GND))) # (!\my_slc|d0|PC_COUN|Dout [8] & (!\my_slc|d0|Add0~47  & VCC))
// \my_slc|d0|Add0~49  = CARRY((\my_slc|d0|PC_COUN|Dout [8] & !\my_slc|d0|Add0~47 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_COUN|Dout [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~47 ),
	.combout(\my_slc|d0|Add0~48_combout ),
	.cout(\my_slc|d0|Add0~49 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~48 .lut_mask = 16'hC30C;
defparam \my_slc|d0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N16
cycloneive_lcell_comb \my_slc|d0|Add0~72 (
// Equation(s):
// \my_slc|d0|Add0~72_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|ADDROUT[8]~16_combout )))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & ((\my_slc|d0|ADDROUT[8]~16_combout ))) # 
// (!\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|Add0~48_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|Add0~48_combout ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|ADDROUT[8]~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~72 .lut_mask = 16'hFE04;
defparam \my_slc|d0|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N24
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[8]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[8]~feeder_combout  = \my_slc|d0|Add0~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~72_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N25
dffeas \my_slc|d0|PC_COUN|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[8]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[8] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N18
cycloneive_lcell_comb \my_slc|d0|Add0~73 (
// Equation(s):
// \my_slc|d0|Add0~73_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|ADDROUT[9]~18_combout )))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & ((\my_slc|d0|ADDROUT[9]~18_combout ))) # 
// (!\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|Add0~50_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|Add0~50_combout ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|ADDROUT[9]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~73 .lut_mask = 16'hFE04;
defparam \my_slc|d0|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N4
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[9]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[9]~feeder_combout  = \my_slc|d0|Add0~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~73_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N5
dffeas \my_slc|d0|PC_COUN|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[9]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[9] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux6~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux6~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux6~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux6~3_combout 
// )))))

	.dataa(\my_slc|d0|my_register|Mux6~1_combout ),
	.datab(\my_slc|d0|my_register|Mux6~3_combout ),
	.datac(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datad(\my_slc|state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux6~1 .lut_mask = 16'h5300;
defparam \my_slc|d0|Bus_Gate|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N15
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N19
dffeas \my_slc|tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N18
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~26 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~26_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [9])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[9]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [9]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~26 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_RE|Dout~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N15
dffeas \my_slc|d0|MDR_RE|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[9]~9_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux6~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux6~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|MYALU|Add0~18_combout )) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & ((\my_slc|d0|ADDROUT[9]~18_combout ))))) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout  & (!\my_slc|d0|Bus_Gate|Mux10~7_combout ))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datac(\my_slc|d0|MYALU|Add0~18_combout ),
	.datad(\my_slc|d0|ADDROUT[9]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux6~0 .lut_mask = 16'hB391;
defparam \my_slc|d0|Bus_Gate|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux6~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux6~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (((\my_slc|d0|MDR_RE|Dout [9])))) # (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|Bus_Gate|Mux6~1_combout  $ (((\my_slc|d0|Bus_Gate|Mux6~0_combout )))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux6~1_combout ),
	.datac(\my_slc|d0|MDR_RE|Dout [9]),
	.datad(\my_slc|d0|Bus_Gate|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux6~2 .lut_mask = 16'hB1E4;
defparam \my_slc|d0|Bus_Gate|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[9]~9 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[9]~9_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [9])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux6~2_combout )))

	.dataa(\my_slc|d0|PC_COUN|Dout [9]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux6~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[9]~9 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~11 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~11_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[9]~9_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_RE|Dout[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~11 .lut_mask = 16'hA0A0;
defparam \my_slc|d0|MAR_RE|Dout~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N9
dffeas \my_slc|d0|IR_RE|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[9] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N31
dffeas \my_slc|d0|my_register|R4[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R4[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R4[15] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \my_slc|d0|my_register|R6[15]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R6[15]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R6[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R6[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \my_slc|d0|my_register|R6[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R6[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R6[2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R6[15] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \my_slc|d0|my_register|Mux0~0 (
// Equation(s):
// \my_slc|d0|my_register|Mux0~0_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout ) # ((\my_slc|d0|my_register|R6 [15])))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & 
// (\my_slc|d0|my_register|R4 [15])))

	.dataa(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datab(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datac(\my_slc|d0|my_register|R4 [15]),
	.datad(\my_slc|d0|my_register|R6 [15]),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux0~0 .lut_mask = 16'hBA98;
defparam \my_slc|d0|my_register|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \my_slc|d0|my_register|R7[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R7[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R7[15] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R7[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \my_slc|d0|my_register|R5[15]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R5[15]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R5[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R5[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \my_slc|d0|my_register|R5[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R5[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R5[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R5[15] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \my_slc|d0|my_register|Mux0~1 (
// Equation(s):
// \my_slc|d0|my_register|Mux0~1_combout  = (\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|Mux0~0_combout  & (\my_slc|d0|my_register|R7 [15])) # (!\my_slc|d0|my_register|Mux0~0_combout  & ((\my_slc|d0|my_register|R5 [15]))))) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|Mux0~0_combout ))

	.dataa(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.datab(\my_slc|d0|my_register|Mux0~0_combout ),
	.datac(\my_slc|d0|my_register|R7 [15]),
	.datad(\my_slc|d0|my_register|R5 [15]),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux0~1 .lut_mask = 16'hE6C4;
defparam \my_slc|d0|my_register|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \my_slc|d0|my_register|R2[15]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R2[15]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[15]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|my_register|R2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N23
dffeas \my_slc|d0|my_register|R2[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R2[3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R2[15] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N17
dffeas \my_slc|d0|my_register|R3[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|my_register|R3[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R3[15] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneive_lcell_comb \my_slc|d0|my_register|R1[15]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R1[15]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N9
dffeas \my_slc|d0|my_register|R1[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R1[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R1[15] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneive_lcell_comb \my_slc|d0|my_register|R0[15]~feeder (
// Equation(s):
// \my_slc|d0|my_register|R0[15]~feeder_combout  = \my_slc|d0|MAR_RE|Dout~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|R0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|my_register|R0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N27
dffeas \my_slc|d0|my_register|R0[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|my_register|R0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|my_register|R0[15]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|my_register|R0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|my_register|R0[15] .is_wysiwyg = "true";
defparam \my_slc|d0|my_register|R0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \my_slc|d0|my_register|Mux0~2 (
// Equation(s):
// \my_slc|d0|my_register|Mux0~2_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|SR1_MUX|out[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|SR1_MUX|out[0]~0_combout  & (\my_slc|d0|my_register|R1 [15])) # 
// (!\my_slc|d0|SR1_MUX|out[0]~0_combout  & ((\my_slc|d0|my_register|R0 [15])))))

	.dataa(\my_slc|d0|my_register|R1 [15]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R0 [15]),
	.datad(\my_slc|d0|SR1_MUX|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux0~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|my_register|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
cycloneive_lcell_comb \my_slc|d0|my_register|Mux0~3 (
// Equation(s):
// \my_slc|d0|my_register|Mux0~3_combout  = (\my_slc|d0|SR1_MUX|out[1]~1_combout  & ((\my_slc|d0|my_register|Mux0~2_combout  & ((\my_slc|d0|my_register|R3 [15]))) # (!\my_slc|d0|my_register|Mux0~2_combout  & (\my_slc|d0|my_register|R2 [15])))) # 
// (!\my_slc|d0|SR1_MUX|out[1]~1_combout  & (((\my_slc|d0|my_register|Mux0~2_combout ))))

	.dataa(\my_slc|d0|my_register|R2 [15]),
	.datab(\my_slc|d0|SR1_MUX|out[1]~1_combout ),
	.datac(\my_slc|d0|my_register|R3 [15]),
	.datad(\my_slc|d0|my_register|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux0~3 .lut_mask = 16'hF388;
defparam \my_slc|d0|my_register|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux0~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux0~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux0~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux0~3_combout 
// )))))

	.dataa(\my_slc|state_controller|WideOr23~combout ),
	.datab(\my_slc|d0|my_register|Mux0~1_combout ),
	.datac(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datad(\my_slc|d0|my_register|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux0~1 .lut_mask = 16'h202A;
defparam \my_slc|d0|Bus_Gate|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[15]~feeder (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[15]~feeder_combout  = \my_slc|d0|MDR_RE|Dout[15]~15_combout 

	.dataa(\my_slc|d0|MDR_RE|Dout[15]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[15]~feeder .lut_mask = 16'hAAAA;
defparam \my_slc|d0|MDR_RE|Dout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N11
dffeas \my_slc|tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N10
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~32 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~32_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [15])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[15]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [15]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~32 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_RE|Dout~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N15
dffeas \my_slc|d0|MDR_RE|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[15]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \my_slc|d0|my_register|Mux0~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux0~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux0~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|my_register|Mux0~1_combout ),
	.datac(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datad(\my_slc|d0|my_register|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux0~4 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|my_register|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneive_lcell_comb \my_slc|d0|MYALU|Add0~30 (
// Equation(s):
// \my_slc|d0|MYALU|Add0~30_combout  = \my_slc|d0|MYALU|Add0~29  $ (\my_slc|d0|my_register|Mux0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|my_register|Mux0~4_combout ),
	.cin(\my_slc|d0|MYALU|Add0~29 ),
	.combout(\my_slc|d0|MYALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MYALU|Add0~30 .lut_mask = 16'h0FF0;
defparam \my_slc|d0|MYALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|out[15]~50 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|out[15]~50_combout  = (\my_slc|state_controller|State.S_06~q  & (((\my_slc|d0|my_register|Mux0~4_combout )))) # (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|state_controller|State.S_07~q  & 
// (\my_slc|d0|my_register|Mux0~4_combout )) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|d0|PC_COUN|Dout [15])))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|d0|my_register|Mux0~4_combout ),
	.datad(\my_slc|d0|PC_COUN|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|out[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|out[15]~50 .lut_mask = 16'hF1E0;
defparam \my_slc|d0|ADDR1_MUX|out[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \my_slc|d0|ADDROUT[15]~30 (
// Equation(s):
// \my_slc|d0|ADDROUT[15]~30_combout  = \my_slc|d0|ADDR2_MUX|Mux0~1_combout  $ (\my_slc|d0|ADDROUT[14]~29  $ (\my_slc|d0|ADDR1_MUX|out[15]~50_combout ))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|ADDR1_MUX|out[15]~50_combout ),
	.cin(\my_slc|d0|ADDROUT[14]~29 ),
	.combout(\my_slc|d0|ADDROUT[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDROUT[15]~30 .lut_mask = 16'hA55A;
defparam \my_slc|d0|ADDROUT[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux0~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux0~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|MYALU|Add0~30_combout )) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & ((\my_slc|d0|ADDROUT[15]~30_combout ))))) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout  & (!\my_slc|d0|Bus_Gate|Mux10~7_combout ))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datac(\my_slc|d0|MYALU|Add0~30_combout ),
	.datad(\my_slc|d0|ADDROUT[15]~30_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux0~0 .lut_mask = 16'hB391;
defparam \my_slc|d0|Bus_Gate|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux0~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux0~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (((\my_slc|d0|MDR_RE|Dout [15])))) # (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|Bus_Gate|Mux0~1_combout  $ (((\my_slc|d0|Bus_Gate|Mux0~0_combout )))))

	.dataa(\my_slc|d0|Bus_Gate|Mux0~1_combout ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|MDR_RE|Dout [15]),
	.datad(\my_slc|d0|Bus_Gate|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux0~2 .lut_mask = 16'hD1E2;
defparam \my_slc|d0|Bus_Gate|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[15]~15 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[15]~15_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [15])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(\my_slc|d0|PC_COUN|Dout [15]),
	.datad(\my_slc|d0|Bus_Gate|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[15]~15 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|MDR_RE|Dout[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneive_lcell_comb \my_slc|d0|nzp|Equal0~0 (
// Equation(s):
// \my_slc|d0|nzp|Equal0~0_combout  = (!\my_slc|d0|MDR_RE|Dout[8]~8_combout  & (!\my_slc|d0|MDR_RE|Dout[11]~11_combout  & (!\my_slc|d0|MDR_RE|Dout[9]~9_combout  & !\my_slc|d0|MDR_RE|Dout[10]~10_combout )))

	.dataa(\my_slc|d0|MDR_RE|Dout[8]~8_combout ),
	.datab(\my_slc|d0|MDR_RE|Dout[11]~11_combout ),
	.datac(\my_slc|d0|MDR_RE|Dout[9]~9_combout ),
	.datad(\my_slc|d0|MDR_RE|Dout[10]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|Equal0~0 .lut_mask = 16'h0001;
defparam \my_slc|d0|nzp|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneive_lcell_comb \my_slc|d0|nzp|Equal0~1 (
// Equation(s):
// \my_slc|d0|nzp|Equal0~1_combout  = (!\my_slc|d0|MDR_RE|Dout[0]~0_combout  & (!\my_slc|d0|MDR_RE|Dout[3]~3_combout  & (!\my_slc|d0|MDR_RE|Dout[2]~2_combout  & !\my_slc|d0|MDR_RE|Dout[1]~1_combout )))

	.dataa(\my_slc|d0|MDR_RE|Dout[0]~0_combout ),
	.datab(\my_slc|d0|MDR_RE|Dout[3]~3_combout ),
	.datac(\my_slc|d0|MDR_RE|Dout[2]~2_combout ),
	.datad(\my_slc|d0|MDR_RE|Dout[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|Equal0~1 .lut_mask = 16'h0001;
defparam \my_slc|d0|nzp|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N2
cycloneive_lcell_comb \my_slc|d0|nzp|LOGIC_OUT[0]~0 (
// Equation(s):
// \my_slc|d0|nzp|LOGIC_OUT[0]~0_combout  = (!\my_slc|d0|MDR_RE|Dout[5]~5_combout  & (!\my_slc|d0|MDR_RE|Dout[4]~4_combout  & (\my_slc|d0|nzp|Equal0~1_combout  & !\my_slc|d0|MDR_RE|Dout[6]~6_combout )))

	.dataa(\my_slc|d0|MDR_RE|Dout[5]~5_combout ),
	.datab(\my_slc|d0|MDR_RE|Dout[4]~4_combout ),
	.datac(\my_slc|d0|nzp|Equal0~1_combout ),
	.datad(\my_slc|d0|MDR_RE|Dout[6]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|LOGIC_OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|LOGIC_OUT[0]~0 .lut_mask = 16'h0010;
defparam \my_slc|d0|nzp|LOGIC_OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneive_lcell_comb \my_slc|d0|nzp|LOGIC_OUT[0]~1 (
// Equation(s):
// \my_slc|d0|nzp|LOGIC_OUT[0]~1_combout  = (!\my_slc|d0|MDR_RE|Dout[12]~12_combout  & (!\my_slc|d0|MDR_RE|Dout[7]~7_combout  & (\my_slc|d0|nzp|Equal0~0_combout  & \my_slc|d0|nzp|LOGIC_OUT[0]~0_combout )))

	.dataa(\my_slc|d0|MDR_RE|Dout[12]~12_combout ),
	.datab(\my_slc|d0|MDR_RE|Dout[7]~7_combout ),
	.datac(\my_slc|d0|nzp|Equal0~0_combout ),
	.datad(\my_slc|d0|nzp|LOGIC_OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|LOGIC_OUT[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|LOGIC_OUT[0]~1 .lut_mask = 16'h1000;
defparam \my_slc|d0|nzp|LOGIC_OUT[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneive_lcell_comb \my_slc|d0|nzp|LOGIC_OUT[0]~2 (
// Equation(s):
// \my_slc|d0|nzp|LOGIC_OUT[0]~2_combout  = (!\my_slc|d0|MDR_RE|Dout[15]~15_combout  & ((\my_slc|d0|MDR_RE|Dout[13]~13_combout ) # ((\my_slc|d0|MDR_RE|Dout[14]~14_combout ) # (!\my_slc|d0|nzp|LOGIC_OUT[0]~1_combout ))))

	.dataa(\my_slc|d0|MDR_RE|Dout[13]~13_combout ),
	.datab(\my_slc|d0|MDR_RE|Dout[14]~14_combout ),
	.datac(\my_slc|d0|MDR_RE|Dout[15]~15_combout ),
	.datad(\my_slc|d0|nzp|LOGIC_OUT[0]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|LOGIC_OUT[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|LOGIC_OUT[0]~2 .lut_mask = 16'h0E0F;
defparam \my_slc|d0|nzp|LOGIC_OUT[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \my_slc|state_controller|WideOr25~0 (
// Equation(s):
// \my_slc|state_controller|WideOr25~0_combout  = (\my_slc|state_controller|State.S_27~q ) # ((\my_slc|state_controller|State.S_01~q ) # ((\my_slc|state_controller|State.S_05~q ) # (\my_slc|state_controller|State.S_09~q )))

	.dataa(\my_slc|state_controller|State.S_27~q ),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(\my_slc|state_controller|State.S_05~q ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr25~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N1
dffeas \my_slc|d0|nzp|nzp|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|nzp|LOGIC_OUT[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|nzp|nzp|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|nzp|nzp|Dout[0] .is_wysiwyg = "true";
defparam \my_slc|d0|nzp|nzp|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N6
cycloneive_lcell_comb \my_slc|d0|nzp|Equal0~2 (
// Equation(s):
// \my_slc|d0|nzp|Equal0~2_combout  = (!\my_slc|d0|MDR_RE|Dout[5]~5_combout  & (!\my_slc|d0|MDR_RE|Dout[4]~4_combout  & (\my_slc|d0|nzp|Equal0~1_combout  & !\my_slc|d0|MDR_RE|Dout[6]~6_combout )))

	.dataa(\my_slc|d0|MDR_RE|Dout[5]~5_combout ),
	.datab(\my_slc|d0|MDR_RE|Dout[4]~4_combout ),
	.datac(\my_slc|d0|nzp|Equal0~1_combout ),
	.datad(\my_slc|d0|MDR_RE|Dout[6]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|Equal0~2 .lut_mask = 16'h0010;
defparam \my_slc|d0|nzp|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneive_lcell_comb \my_slc|d0|nzp|Equal0~3 (
// Equation(s):
// \my_slc|d0|nzp|Equal0~3_combout  = (!\my_slc|d0|MDR_RE|Dout[12]~12_combout  & (!\my_slc|d0|MDR_RE|Dout[7]~7_combout  & (\my_slc|d0|nzp|Equal0~0_combout  & \my_slc|d0|nzp|Equal0~2_combout )))

	.dataa(\my_slc|d0|MDR_RE|Dout[12]~12_combout ),
	.datab(\my_slc|d0|MDR_RE|Dout[7]~7_combout ),
	.datac(\my_slc|d0|nzp|Equal0~0_combout ),
	.datad(\my_slc|d0|nzp|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|Equal0~3 .lut_mask = 16'h1000;
defparam \my_slc|d0|nzp|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \my_slc|d0|nzp|Equal0~4 (
// Equation(s):
// \my_slc|d0|nzp|Equal0~4_combout  = (!\my_slc|d0|MDR_RE|Dout[13]~13_combout  & (!\my_slc|d0|MDR_RE|Dout[14]~14_combout  & (!\my_slc|d0|MDR_RE|Dout[15]~15_combout  & \my_slc|d0|nzp|Equal0~3_combout )))

	.dataa(\my_slc|d0|MDR_RE|Dout[13]~13_combout ),
	.datab(\my_slc|d0|MDR_RE|Dout[14]~14_combout ),
	.datac(\my_slc|d0|MDR_RE|Dout[15]~15_combout ),
	.datad(\my_slc|d0|nzp|Equal0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|Equal0~4 .lut_mask = 16'h0100;
defparam \my_slc|d0|nzp|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N31
dffeas \my_slc|d0|nzp|nzp|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|nzp|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|nzp|nzp|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|nzp|nzp|Dout[1] .is_wysiwyg = "true";
defparam \my_slc|d0|nzp|nzp|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N18
cycloneive_lcell_comb \my_slc|d0|nzp|dff|Dout~1 (
// Equation(s):
// \my_slc|d0|nzp|dff|Dout~1_combout  = (\my_slc|d0|IR_RE|Dout [9] & ((\my_slc|d0|nzp|nzp|Dout [0]) # ((\my_slc|d0|nzp|nzp|Dout [1] & \my_slc|d0|IR_RE|Dout [10])))) # (!\my_slc|d0|IR_RE|Dout [9] & (((\my_slc|d0|nzp|nzp|Dout [1] & \my_slc|d0|IR_RE|Dout 
// [10]))))

	.dataa(\my_slc|d0|IR_RE|Dout [9]),
	.datab(\my_slc|d0|nzp|nzp|Dout [0]),
	.datac(\my_slc|d0|nzp|nzp|Dout [1]),
	.datad(\my_slc|d0|IR_RE|Dout [10]),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|dff|Dout~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|dff|Dout~1 .lut_mask = 16'hF888;
defparam \my_slc|d0|nzp|dff|Dout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \my_slc|d0|nzp|nzp|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|nzp|nzp|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|nzp|nzp|Dout[2] .is_wysiwyg = "true";
defparam \my_slc|d0|nzp|nzp|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \my_slc|d0|nzp|dff|Dout~0 (
// Equation(s):
// \my_slc|d0|nzp|dff|Dout~0_combout  = (\my_slc|d0|IR_RE|Dout [11] & \my_slc|d0|nzp|nzp|Dout [2])

	.dataa(\my_slc|d0|IR_RE|Dout [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|nzp|nzp|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|dff|Dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|dff|Dout~0 .lut_mask = 16'hAA00;
defparam \my_slc|d0|nzp|dff|Dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \my_slc|d0|nzp|dff|Dout~2 (
// Equation(s):
// \my_slc|d0|nzp|dff|Dout~2_combout  = (\my_slc|state_controller|State.S_32~q  & ((\my_slc|d0|nzp|dff|Dout~1_combout ) # ((\my_slc|d0|nzp|dff|Dout~0_combout )))) # (!\my_slc|state_controller|State.S_32~q  & (((\my_slc|d0|nzp|dff|Dout~q ))))

	.dataa(\my_slc|d0|nzp|dff|Dout~1_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|d0|nzp|dff|Dout~q ),
	.datad(\my_slc|d0|nzp|dff|Dout~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|nzp|dff|Dout~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|nzp|dff|Dout~2 .lut_mask = 16'hFCB8;
defparam \my_slc|d0|nzp|dff|Dout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N1
dffeas \my_slc|d0|nzp|dff|Dout (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|nzp|dff|Dout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|nzp|dff|Dout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|nzp|dff|Dout .is_wysiwyg = "true";
defparam \my_slc|d0|nzp|dff|Dout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~7 (
// Equation(s):
// \my_slc|state_controller|Decoder0~7_combout  = (!\my_slc|d0|IR_RE|Dout [12] & (!\my_slc|d0|IR_RE|Dout [15] & (!\my_slc|d0|IR_RE|Dout [13] & !\my_slc|d0|IR_RE|Dout [14])))

	.dataa(\my_slc|d0|IR_RE|Dout [12]),
	.datab(\my_slc|d0|IR_RE|Dout [15]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~7 .lut_mask = 16'h0001;
defparam \my_slc|state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneive_lcell_comb \my_slc|state_controller|State~49 (
// Equation(s):
// \my_slc|state_controller|State~49_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~7_combout ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~49 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N23
dffeas \my_slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \my_slc|state_controller|State~38 (
// Equation(s):
// \my_slc|state_controller|State~38_combout  = (\my_slc|d0|nzp|dff|Dout~q  & (\my_slc|state_controller|State.S_00~q  & \Reset~input_o ))

	.dataa(\my_slc|d0|nzp|dff|Dout~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_00~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~38 .lut_mask = 16'hA000;
defparam \my_slc|state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N7
dffeas \my_slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux0~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux0~0_combout  = (\my_slc|d0|MAR_RE|Dout[14]~0_combout  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|IR_RE|Dout [10])) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|IR_RE|Dout [8]))))) # 
// (!\my_slc|d0|MAR_RE|Dout[14]~0_combout  & (\my_slc|d0|IR_RE|Dout [10]))

	.dataa(\my_slc|d0|IR_RE|Dout [10]),
	.datab(\my_slc|d0|IR_RE|Dout [8]),
	.datac(\my_slc|d0|MAR_RE|Dout[14]~0_combout ),
	.datad(\my_slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux0~0 .lut_mask = 16'hAACA;
defparam \my_slc|d0|ADDR2_MUX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux0~1 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux0~1_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|ADDR2_MUX|Mux0~0_combout  & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|ADDR2_MUX|Mux0~0_combout ),
	.datad(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux0~1 .lut_mask = 16'hFFE0;
defparam \my_slc|d0|ADDR2_MUX|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneive_lcell_comb \my_slc|d0|Add0~58 (
// Equation(s):
// \my_slc|d0|Add0~58_combout  = (\my_slc|d0|PC_COUN|Dout [13] & (!\my_slc|d0|Add0~57 )) # (!\my_slc|d0|PC_COUN|Dout [13] & ((\my_slc|d0|Add0~57 ) # (GND)))
// \my_slc|d0|Add0~59  = CARRY((!\my_slc|d0|Add0~57 ) # (!\my_slc|d0|PC_COUN|Dout [13]))

	.dataa(\my_slc|d0|PC_COUN|Dout [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~57 ),
	.combout(\my_slc|d0|Add0~58_combout ),
	.cout(\my_slc|d0|Add0~59 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~58 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \my_slc|d0|Add0~77 (
// Equation(s):
// \my_slc|d0|Add0~77_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|ADDROUT[13]~26_combout )) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|ADDROUT[13]~26_combout )) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|Add0~58_combout )))))

	.dataa(\my_slc|d0|ADDROUT[13]~26_combout ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|Add0~58_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~77 .lut_mask = 16'hABA8;
defparam \my_slc|d0|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[13]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[13]~feeder_combout  = \my_slc|d0|Add0~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~77_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \my_slc|d0|PC_COUN|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[13]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[13] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneive_lcell_comb \my_slc|d0|Add0~60 (
// Equation(s):
// \my_slc|d0|Add0~60_combout  = (\my_slc|d0|PC_COUN|Dout [14] & (\my_slc|d0|Add0~59  $ (GND))) # (!\my_slc|d0|PC_COUN|Dout [14] & (!\my_slc|d0|Add0~59  & VCC))
// \my_slc|d0|Add0~61  = CARRY((\my_slc|d0|PC_COUN|Dout [14] & !\my_slc|d0|Add0~59 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_COUN|Dout [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Add0~59 ),
	.combout(\my_slc|d0|Add0~60_combout ),
	.cout(\my_slc|d0|Add0~61 ));
// synopsys translate_off
defparam \my_slc|d0|Add0~60 .lut_mask = 16'hC30C;
defparam \my_slc|d0|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \my_slc|d0|Add0~78 (
// Equation(s):
// \my_slc|d0|Add0~78_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|ADDROUT[14]~28_combout )))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & ((\my_slc|d0|ADDROUT[14]~28_combout ))) # 
// (!\my_slc|state_controller|State.S_22~q  & (\my_slc|d0|Add0~60_combout ))))

	.dataa(\my_slc|d0|Add0~60_combout ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|ADDROUT[14]~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~78 .lut_mask = 16'hFE02;
defparam \my_slc|d0|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[14]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[14]~feeder_combout  = \my_slc|d0|Add0~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~78_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N9
dffeas \my_slc|d0|PC_COUN|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[14]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[14] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N30
cycloneive_lcell_comb \my_slc|d0|Add0~62 (
// Equation(s):
// \my_slc|d0|Add0~62_combout  = \my_slc|d0|Add0~61  $ (\my_slc|d0|PC_COUN|Dout [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|PC_COUN|Dout [15]),
	.cin(\my_slc|d0|Add0~61 ),
	.combout(\my_slc|d0|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~62 .lut_mask = 16'h0FF0;
defparam \my_slc|d0|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \my_slc|d0|Add0~79 (
// Equation(s):
// \my_slc|d0|Add0~79_combout  = (\my_slc|state_controller|State.S_22~q  & (((\my_slc|d0|ADDROUT[15]~30_combout )))) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|ADDROUT[15]~30_combout ))) # 
// (!\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|Add0~62_combout ))))

	.dataa(\my_slc|d0|Add0~62_combout ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|ADDROUT[15]~30_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Add0~79 .lut_mask = 16'hFE02;
defparam \my_slc|d0|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \my_slc|d0|PC_COUN|Dout[15]~feeder (
// Equation(s):
// \my_slc|d0|PC_COUN|Dout[15]~feeder_combout  = \my_slc|d0|Add0~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Add0~79_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_COUN|Dout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|PC_COUN|Dout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \my_slc|d0|PC_COUN|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_COUN|Dout[15]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|State.S_12~q ),
	.ena(\my_slc|d0|PC_COUN|Dout[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_COUN|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_COUN|Dout[15] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_COUN|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~17 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~17_combout  = (\Reset~input_o  & ((\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [15])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux0~2_combout )))))

	.dataa(\my_slc|d0|PC_COUN|Dout [15]),
	.datab(\my_slc|state_controller|GatePC~combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Bus_Gate|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~17 .lut_mask = 16'hB080;
defparam \my_slc|d0|MAR_RE|Dout~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \my_slc|d0|IR_RE|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[15] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~2 (
// Equation(s):
// \my_slc|state_controller|Decoder0~2_combout  = (!\my_slc|d0|IR_RE|Dout [15] & (\my_slc|d0|IR_RE|Dout [14] & (!\my_slc|d0|IR_RE|Dout [13] & !\my_slc|d0|IR_RE|Dout [12])))

	.dataa(\my_slc|d0|IR_RE|Dout [15]),
	.datab(\my_slc|d0|IR_RE|Dout [14]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~2 .lut_mask = 16'h0004;
defparam \my_slc|state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \my_slc|state_controller|State~42 (
// Equation(s):
// \my_slc|state_controller|State~42_combout  = (\Reset~input_o  & (\my_slc|state_controller|Decoder0~2_combout  & \my_slc|state_controller|State.S_32~q ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|Decoder0~2_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~42 .lut_mask = 16'h8080;
defparam \my_slc|state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \my_slc|state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_04 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \my_slc|state_controller|GatePC (
// Equation(s):
// \my_slc|state_controller|GatePC~combout  = (\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_04~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|GatePC~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|GatePC .lut_mask = 16'hFFF0;
defparam \my_slc|state_controller|GatePC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N29
dffeas \my_slc|tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N28
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~29 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~29_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [12])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[12]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [12]),
	.datad(\my_slc|state_controller|Mem_WE~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~29 .lut_mask = 16'h00D8;
defparam \my_slc|d0|MDR_RE|Dout~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N21
dffeas \my_slc|d0|MDR_RE|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[12]~12_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux3~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux3~1_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|d0|SR1_MUX|out[2]~2_combout  & (!\my_slc|d0|my_register|Mux3~1_combout )) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((!\my_slc|d0|my_register|Mux3~3_combout 
// )))))

	.dataa(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datab(\my_slc|d0|my_register|Mux3~1_combout ),
	.datac(\my_slc|d0|my_register|Mux3~3_combout ),
	.datad(\my_slc|state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux3~1 .lut_mask = 16'h2700;
defparam \my_slc|d0|Bus_Gate|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux3~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux3~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~7_combout  & (\my_slc|d0|Bus_Gate|Mux10~3_combout  & ((\my_slc|d0|MYALU|Add0~24_combout )))) # (!\my_slc|d0|Bus_Gate|Mux10~7_combout  & (((\my_slc|d0|ADDROUT[12]~24_combout )) # 
// (!\my_slc|d0|Bus_Gate|Mux10~3_combout )))

	.dataa(\my_slc|d0|Bus_Gate|Mux10~7_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~3_combout ),
	.datac(\my_slc|d0|ADDROUT[12]~24_combout ),
	.datad(\my_slc|d0|MYALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux3~0 .lut_mask = 16'hD951;
defparam \my_slc|d0|Bus_Gate|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux3~2 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux3~2_combout  = (\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_RE|Dout [12])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|Bus_Gate|Mux3~1_combout  $ (\my_slc|d0|Bus_Gate|Mux3~0_combout ))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_RE|Dout [12]),
	.datac(\my_slc|d0|Bus_Gate|Mux3~1_combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux3~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux3~2 .lut_mask = 16'h8DD8;
defparam \my_slc|d0|Bus_Gate|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[12]~12 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[12]~12_combout  = (\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [12])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|Bus_Gate|Mux3~2_combout )))

	.dataa(\my_slc|state_controller|GatePC~combout ),
	.datab(\my_slc|d0|PC_COUN|Dout [12]),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux3~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[12]~12 .lut_mask = 16'hDD88;
defparam \my_slc|d0|MDR_RE|Dout[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \my_slc|d0|MAR_RE|Dout~14 (
// Equation(s):
// \my_slc|d0|MAR_RE|Dout~14_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout[12]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_RE|Dout[12]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_RE|Dout~14 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_RE|Dout~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N1
dffeas \my_slc|d0|IR_RE|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_RE|Dout~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_RE|Dout[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_RE|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_RE|Dout[12] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_RE|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~8 (
// Equation(s):
// \my_slc|state_controller|Decoder0~8_combout  = (\my_slc|d0|IR_RE|Dout [12] & (\my_slc|d0|IR_RE|Dout [15] & (!\my_slc|d0|IR_RE|Dout [13] & \my_slc|d0|IR_RE|Dout [14])))

	.dataa(\my_slc|d0|IR_RE|Dout [12]),
	.datab(\my_slc|d0|IR_RE|Dout [15]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~8 .lut_mask = 16'h0800;
defparam \my_slc|state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \my_slc|state_controller|Selector0~0 (
// Equation(s):
// \my_slc|state_controller|Selector0~0_combout  = (\my_slc|state_controller|Decoder0~8_combout  & ((\my_slc|state_controller|State.S_32~q ) # ((\Continue~input_o  & \my_slc|state_controller|State.PauseIR1~q )))) # 
// (!\my_slc|state_controller|Decoder0~8_combout  & (\Continue~input_o  & (\my_slc|state_controller|State.PauseIR1~q )))

	.dataa(\my_slc|state_controller|Decoder0~8_combout ),
	.datab(\Continue~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\my_slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector0~0 .lut_mask = 16'hEAC0;
defparam \my_slc|state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N3
dffeas \my_slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \my_slc|state_controller|State~51 (
// Equation(s):
// \my_slc|state_controller|State~51_combout  = (\Reset~input_o  & (!\Continue~input_o  & ((\my_slc|state_controller|State.PauseIR2~q ) # (\my_slc|state_controller|State.PauseIR1~q ))))

	.dataa(\Reset~input_o ),
	.datab(\Continue~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~51 .lut_mask = 16'h2220;
defparam \my_slc|state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N31
dffeas \my_slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \my_slc|state_controller|State~52 (
// Equation(s):
// \my_slc|state_controller|State~52_combout  = (\Reset~input_o  & ((\my_slc|state_controller|State.Halted~q ) # (!\Run~input_o )))

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~52 .lut_mask = 16'hF500;
defparam \my_slc|state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \my_slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \my_slc|state_controller|Selector2~2 (
// Equation(s):
// \my_slc|state_controller|Selector2~2_combout  = (\Run~input_o  & (\Continue~input_o  & (\my_slc|state_controller|State.PauseIR2~q ))) # (!\Run~input_o  & (((\Continue~input_o  & \my_slc|state_controller|State.PauseIR2~q )) # 
// (!\my_slc|state_controller|State.Halted~q )))

	.dataa(\Run~input_o ),
	.datab(\Continue~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\my_slc|state_controller|State.Halted~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~2 .lut_mask = 16'hC0D5;
defparam \my_slc|state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N8
cycloneive_lcell_comb \my_slc|state_controller|Selector2~1 (
// Equation(s):
// \my_slc|state_controller|Selector2~1_combout  = (\my_slc|state_controller|State.S_22~q ) # ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_12~q ) # (\my_slc|state_controller|State.S_16_2~q )))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~1 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \my_slc|state_controller|WideOr0~0 (
// Equation(s):
// \my_slc|state_controller|WideOr0~0_combout  = (\my_slc|d0|IR_RE|Dout [15] & ((\my_slc|d0|IR_RE|Dout [13]) # ((!\my_slc|d0|IR_RE|Dout [14] & !\my_slc|d0|IR_RE|Dout [12])))) # (!\my_slc|d0|IR_RE|Dout [15] & (!\my_slc|d0|IR_RE|Dout [14] & 
// (\my_slc|d0|IR_RE|Dout [13])))

	.dataa(\my_slc|d0|IR_RE|Dout [15]),
	.datab(\my_slc|d0|IR_RE|Dout [14]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr0~0 .lut_mask = 16'hB0B2;
defparam \my_slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \my_slc|state_controller|Selector2~0 (
// Equation(s):
// \my_slc|state_controller|Selector2~0_combout  = (\my_slc|d0|nzp|dff|Dout~q  & (\my_slc|state_controller|State.S_32~q  & ((\my_slc|state_controller|WideOr0~0_combout )))) # (!\my_slc|d0|nzp|dff|Dout~q  & ((\my_slc|state_controller|State.S_00~q ) # 
// ((\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|WideOr0~0_combout ))))

	.dataa(\my_slc|d0|nzp|dff|Dout~q ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|state_controller|State.S_00~q ),
	.datad(\my_slc|state_controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~0 .lut_mask = 16'hDC50;
defparam \my_slc|state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \my_slc|state_controller|Selector2~3 (
// Equation(s):
// \my_slc|state_controller|Selector2~3_combout  = (\my_slc|state_controller|Selector2~2_combout ) # ((\my_slc|state_controller|WideOr25~0_combout ) # ((\my_slc|state_controller|Selector2~1_combout ) # (\my_slc|state_controller|Selector2~0_combout )))

	.dataa(\my_slc|state_controller|Selector2~2_combout ),
	.datab(\my_slc|state_controller|WideOr25~0_combout ),
	.datac(\my_slc|state_controller|Selector2~1_combout ),
	.datad(\my_slc|state_controller|Selector2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~3 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N5
dffeas \my_slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \my_slc|state_controller|State~33 (
// Equation(s):
// \my_slc|state_controller|State~33_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~33 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N13
dffeas \my_slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \my_slc|state_controller|State~31 (
// Equation(s):
// \my_slc|state_controller|State~31_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_33_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~31 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N9
dffeas \my_slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \my_slc|state_controller|State~43 (
// Equation(s):
// \my_slc|state_controller|State~43_combout  = (\my_slc|state_controller|State.S_33_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~43 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N17
dffeas \my_slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \my_slc|state_controller|State~50 (
// Equation(s):
// \my_slc|state_controller|State~50_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~50 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N1
dffeas \my_slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~1 (
// Equation(s):
// \my_slc|state_controller|Decoder0~1_combout  = (!\my_slc|d0|IR_RE|Dout [15] & (\my_slc|d0|IR_RE|Dout [14] & (\my_slc|d0|IR_RE|Dout [13] & \my_slc|d0|IR_RE|Dout [12])))

	.dataa(\my_slc|d0|IR_RE|Dout [15]),
	.datab(\my_slc|d0|IR_RE|Dout [14]),
	.datac(\my_slc|d0|IR_RE|Dout [13]),
	.datad(\my_slc|d0|IR_RE|Dout [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~1 .lut_mask = 16'h4000;
defparam \my_slc|state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
cycloneive_lcell_comb \my_slc|state_controller|State~40 (
// Equation(s):
// \my_slc|state_controller|State~40_combout  = (\my_slc|state_controller|State.S_32~q  & (\Reset~input_o  & \my_slc|state_controller|Decoder0~1_combout ))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~40 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N5
dffeas \my_slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneive_lcell_comb \my_slc|state_controller|State~41 (
// Equation(s):
// \my_slc|state_controller|State~41_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_07~q )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~41 .lut_mask = 16'h8888;
defparam \my_slc|state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N13
dffeas \my_slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneive_lcell_comb \my_slc|d0|SR1_MUX|out[2]~2 (
// Equation(s):
// \my_slc|d0|SR1_MUX|out[2]~2_combout  = (\my_slc|state_controller|State.S_23~q  & (\my_slc|d0|IR_RE|Dout [11])) # (!\my_slc|state_controller|State.S_23~q  & ((\my_slc|d0|IR_RE|Dout [8])))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_RE|Dout [11]),
	.datad(\my_slc|d0|IR_RE|Dout [8]),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_MUX|out[2]~2 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|SR1_MUX|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \my_slc|d0|my_register|Mux15~4 (
// Equation(s):
// \my_slc|d0|my_register|Mux15~4_combout  = (\my_slc|d0|SR1_MUX|out[2]~2_combout  & ((\my_slc|d0|my_register|Mux15~1_combout ))) # (!\my_slc|d0|SR1_MUX|out[2]~2_combout  & (\my_slc|d0|my_register|Mux15~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|out[2]~2_combout ),
	.datac(\my_slc|d0|my_register|Mux15~3_combout ),
	.datad(\my_slc|d0|my_register|Mux15~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|my_register|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|my_register|Mux15~4 .lut_mask = 16'hFC30;
defparam \my_slc|d0|my_register|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N0
cycloneive_lcell_comb \my_slc|d0|MYALU|Mux15~0 (
// Equation(s):
// \my_slc|d0|MYALU|Mux15~0_combout  = (\my_slc|d0|Bus_Gate|Mux10~2_combout  & (((\my_slc|d0|MYALU|Add0~0_combout )))) # (!\my_slc|d0|Bus_Gate|Mux10~2_combout  & (\my_slc|d0|MYALU|ALUMUX|out[0]~5_combout  & ((\my_slc|d0|my_register|Mux15~4_combout ))))

	.dataa(\my_slc|d0|MYALU|ALUMUX|out[0]~5_combout ),
	.datab(\my_slc|d0|MYALU|Add0~0_combout ),
	.datac(\my_slc|d0|Bus_Gate|Mux10~2_combout ),
	.datad(\my_slc|d0|my_register|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MYALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MYALU|Mux15~0 .lut_mask = 16'hCAC0;
defparam \my_slc|d0|MYALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \my_slc|d0|MYALU|Mux15~1 (
// Equation(s):
// \my_slc|d0|MYALU|Mux15~1_combout  = (\my_slc|state_controller|WideOr23~combout  & (\my_slc|d0|my_register|Mux15~4_combout  $ ((!\my_slc|d0|Bus_Gate|Mux10~2_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & (((\my_slc|d0|MYALU|Mux15~0_combout 
// ))))

	.dataa(\my_slc|d0|my_register|Mux15~4_combout ),
	.datab(\my_slc|d0|Bus_Gate|Mux10~2_combout ),
	.datac(\my_slc|state_controller|WideOr23~combout ),
	.datad(\my_slc|d0|MYALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MYALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MYALU|Mux15~1 .lut_mask = 16'h9F90;
defparam \my_slc|d0|MYALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N28
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux15~0 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux15~0_combout  = (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|PC_COUN|Dout [0])) # (!\my_slc|state_controller|GatePC~combout  & ((\my_slc|d0|ADDROUT[0]~0_combout )))))

	.dataa(\my_slc|state_controller|GatePC~combout ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|PC_COUN|Dout [0]),
	.datad(\my_slc|d0|ADDROUT[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux15~0 .lut_mask = 16'h3120;
defparam \my_slc|d0|Bus_Gate|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N18
cycloneive_lcell_comb \my_slc|d0|Bus_Gate|Mux15~1 (
// Equation(s):
// \my_slc|d0|Bus_Gate|Mux15~1_combout  = (\my_slc|d0|Bus_Gate|Mux15~0_combout ) # ((!\my_slc|state_controller|GatePC~combout  & (\my_slc|d0|MDR_RE|Dout [0] & \my_slc|state_controller|GateMDR~combout )))

	.dataa(\my_slc|state_controller|GatePC~combout ),
	.datab(\my_slc|d0|MDR_RE|Dout [0]),
	.datac(\my_slc|state_controller|GateMDR~combout ),
	.datad(\my_slc|d0|Bus_Gate|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Bus_Gate|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Bus_Gate|Mux15~1 .lut_mask = 16'hFF40;
defparam \my_slc|d0|Bus_Gate|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N24
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout[0]~0 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout[0]~0_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MYALU|Mux15~1_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|Bus_Gate|Mux15~1_combout )))

	.dataa(\my_slc|d0|MYALU|Mux15~1_combout ),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Bus_Gate|Mux15~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[0]~0 .lut_mask = 16'hBB88;
defparam \my_slc|d0|MDR_RE|Dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y69_N1
dffeas \my_slc|tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N0
cycloneive_lcell_comb \my_slc|d0|MDR_RE|Dout~16 (
// Equation(s):
// \my_slc|d0|MDR_RE|Dout~16_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [0])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[0]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [0]),
	.datad(\my_slc|state_controller|Mem_WE~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_RE|Dout~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout~16 .lut_mask = 16'h00D8;
defparam \my_slc|d0|MDR_RE|Dout~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N25
dffeas \my_slc|d0|MDR_RE|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_RE|Dout[0]~0_combout ),
	.asdata(\my_slc|d0|MDR_RE|Dout~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_RE|Dout[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_RE|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_RE|Dout[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_RE|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[0]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [0]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y69_N5
dffeas \my_slc|tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[1]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [1]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y69_N3
dffeas \my_slc|tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N18
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[2]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[2]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y43_N19
dffeas \my_slc|tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N0
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[3]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[3]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [3]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y69_N1
dffeas \my_slc|tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[4]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[4]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [4]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N5
dffeas \my_slc|tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N10
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[5]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [5]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N11
dffeas \my_slc|tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N0
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[6]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[6]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [6]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N1
dffeas \my_slc|tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[7]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [7]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N3
dffeas \my_slc|tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N0
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[8]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [8]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N1
dffeas \my_slc|tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[9]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [9]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N3
dffeas \my_slc|tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N28
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[10]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[10]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [10]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N29
dffeas \my_slc|tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N6
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[11]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[11]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [11]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N7
dffeas \my_slc|tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[12]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[12]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [12]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N27
dffeas \my_slc|tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[13]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[13]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [13]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N9
dffeas \my_slc|tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \my_slc|tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_RE|Dout [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[15]~feeder_combout  = \my_slc|d0|MDR_RE|Dout [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \my_slc|tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N30
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~5_combout  = (\my_slc|d0|MDR_RE|Dout [3] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|d0|MDR_RE|Dout [3]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~5 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N2
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data[9]~18 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data[9]~18_combout  = ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16_2~q )))) # (!\Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(\my_slc|state_controller|State.S_16_2~q ),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[9]~18 .lut_mask = 16'hE0FF;
defparam \my_slc|memory_subsystem|hex_data[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N31
dffeas \my_slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~2_combout  = (\my_slc|d0|MDR_RE|Dout [0] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_RE|Dout [0]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~2 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N21
dffeas \my_slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~4_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout [2])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~4 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \my_slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~3_combout  = (\my_slc|d0|MDR_RE|Dout [1] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_RE|Dout [1]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~3 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N9
dffeas \my_slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N0
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [1])))) # (!\my_slc|memory_subsystem|hex_data [3] & 
// (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [2]),
	.datad(\my_slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr6~0 .lut_mask = 16'h0894;
defparam \my_slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N10
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [1]))) # (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [2])))) # 
// (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [1]))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [2]),
	.datad(\my_slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr5~0 .lut_mask = 16'hB860;
defparam \my_slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N24
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [1]) # (!\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [3] & 
// (!\my_slc|memory_subsystem|hex_data [0] & (!\my_slc|memory_subsystem|hex_data [2] & \my_slc|memory_subsystem|hex_data [1])))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [2]),
	.datad(\my_slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr4~0 .lut_mask = 16'hA120;
defparam \my_slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N6
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [2]))) # (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [3] & 
// !\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [2]),
	.datad(\my_slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr3~0 .lut_mask = 16'hC214;
defparam \my_slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N12
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [0]))) # (!\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & 
// (!\my_slc|memory_subsystem|hex_data [3])) # (!\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [0])))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [2]),
	.datad(\my_slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr2~0 .lut_mask = 16'h445C;
defparam \my_slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N2
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [3] $ (((\my_slc|memory_subsystem|hex_data [1]) # (!\my_slc|memory_subsystem|hex_data [2]))))) # (!\my_slc|memory_subsystem|hex_data [0] & 
// (!\my_slc|memory_subsystem|hex_data [3] & (!\my_slc|memory_subsystem|hex_data [2] & \my_slc|memory_subsystem|hex_data [1])))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [2]),
	.datad(\my_slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr1~0 .lut_mask = 16'h4584;
defparam \my_slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N4
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]) # (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [1])))) # (!\my_slc|memory_subsystem|hex_data [0] & 
// ((\my_slc|memory_subsystem|hex_data [1]) # (\my_slc|memory_subsystem|hex_data [3] $ (\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [2]),
	.datad(\my_slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \my_slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~8_combout  = (\my_slc|d0|MDR_RE|Dout [6] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_RE|Dout [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~8 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N13
dffeas \my_slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~6_combout  = (\my_slc|d0|MDR_RE|Dout [4] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_RE|Dout [4]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~6 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N25
dffeas \my_slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~7_combout  = (\my_slc|d0|MDR_RE|Dout [5] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|d0|MDR_RE|Dout [5]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~7 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N27
dffeas \my_slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~9_combout  = (\my_slc|d0|MDR_RE|Dout [7] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_RE|Dout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~9 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N19
dffeas \my_slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N16
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [4] $ (!\my_slc|memory_subsystem|hex_data [7])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] $ (!\my_slc|memory_subsystem|hex_data [7]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [4]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr6~0 .lut_mask = 16'h4806;
defparam \my_slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N22
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]))) # (!\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [6])))) # 
// (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4] $ (\my_slc|memory_subsystem|hex_data [7]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [4]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr5~0 .lut_mask = 16'hE228;
defparam \my_slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N8
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [5]) # (!\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] & !\my_slc|memory_subsystem|hex_data [7])))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [4]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr4~0 .lut_mask = 16'hA210;
defparam \my_slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N6
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4])) # (!\my_slc|memory_subsystem|hex_data [6] & (!\my_slc|memory_subsystem|hex_data [4] & 
// \my_slc|memory_subsystem|hex_data [7])))) # (!\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [4]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr3~0 .lut_mask = 16'h9086;
defparam \my_slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N28
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & (((\my_slc|memory_subsystem|hex_data [4] & !\my_slc|memory_subsystem|hex_data [7])))) # (!\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & 
// ((!\my_slc|memory_subsystem|hex_data [7]))) # (!\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [4]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr2~0 .lut_mask = 16'h04CE;
defparam \my_slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N14
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [7])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [4]) # (\my_slc|memory_subsystem|hex_data [5]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [4]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr1~0 .lut_mask = 16'h08D4;
defparam \my_slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N4
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]) # (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [5])))) # (!\my_slc|memory_subsystem|hex_data [4] & 
// ((\my_slc|memory_subsystem|hex_data [5]) # (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [7]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [4]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \my_slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~12_combout  = (\my_slc|d0|MDR_RE|Dout [10] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_RE|Dout [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~12 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N23
dffeas \my_slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~13_combout  = (\my_slc|d0|MDR_RE|Dout [11] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_RE|Dout [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~13 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N21
dffeas \my_slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N30
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~10_combout  = (\my_slc|d0|MDR_RE|Dout [8] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_RE|Dout [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~10 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N31
dffeas \my_slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~11_combout  = (\my_slc|d0|MDR_RE|Dout [9] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_RE|Dout [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~11 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N13
dffeas \my_slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N18
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [11] $ (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [10] & 
// (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [11] $ (!\my_slc|memory_subsystem|hex_data [9]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr6~0 .lut_mask = 16'h4092;
defparam \my_slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N24
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [9]))) # (!\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10])))) 
// # (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [8] $ (\my_slc|memory_subsystem|hex_data [9]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr5~0 .lut_mask = 16'hCA28;
defparam \my_slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N26
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [9]) # (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [10] 
// & (!\my_slc|memory_subsystem|hex_data [11] & (!\my_slc|memory_subsystem|hex_data [8] & \my_slc|memory_subsystem|hex_data [9])))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr4~0 .lut_mask = 16'h8908;
defparam \my_slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N4
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8]))) # (!\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & 
// !\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr3~0 .lut_mask = 16'hA412;
defparam \my_slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N14
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (((!\my_slc|memory_subsystem|hex_data [11] & \my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & 
// (!\my_slc|memory_subsystem|hex_data [11])) # (!\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8])))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr2~0 .lut_mask = 16'h3072;
defparam \my_slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N16
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [11] $ (\my_slc|memory_subsystem|hex_data [9])))) # (!\my_slc|memory_subsystem|hex_data [10] & 
// (!\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8]) # (\my_slc|memory_subsystem|hex_data [9]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr1~0 .lut_mask = 16'h3190;
defparam \my_slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N10
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]) # (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [9])))) # (!\my_slc|memory_subsystem|hex_data [8] & 
// ((\my_slc|memory_subsystem|hex_data [9]) # (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [11]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \my_slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~16_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout [14])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_RE|Dout [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~16 .lut_mask = 16'hA0A0;
defparam \my_slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \my_slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~15_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout [13])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [13]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~15 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N25
dffeas \my_slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~17_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout [15])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~17 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \my_slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~14_combout  = (\Reset~input_o  & \my_slc|d0|MDR_RE|Dout [12])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_RE|Dout [12]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~14 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \my_slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [15] $ (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [14] 
// & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [13] $ (!\my_slc|memory_subsystem|hex_data [15]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [13]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr6~0 .lut_mask = 16'h6102;
defparam \my_slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]))) # (!\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data 
// [14])))) # (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [13]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [13]) # (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data 
// [14] & (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & !\my_slc|memory_subsystem|hex_data [12])))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [13]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12]))) # (!\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] 
// & !\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [13]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr3~0 .lut_mask = 16'h8942;
defparam \my_slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (((!\my_slc|memory_subsystem|hex_data [15] & \my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data 
// [14] & (!\my_slc|memory_subsystem|hex_data [15])) # (!\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12])))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [13]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr2~0 .lut_mask = 16'h1F02;
defparam \my_slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [13] $ (\my_slc|memory_subsystem|hex_data [15])))) # (!\my_slc|memory_subsystem|hex_data [14] & 
// (!\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [13]) # (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [13]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr1~0 .lut_mask = 16'h2D04;
defparam \my_slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]) # (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [13])))) # (!\my_slc|memory_subsystem|hex_data [12] 
// & ((\my_slc|memory_subsystem|hex_data [13]) # (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [15]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [13]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \my_slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N28
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr6~0_combout  = (\my_slc|d0|PC_COUN|Dout [3] & (\my_slc|d0|PC_COUN|Dout [0] & (\my_slc|d0|PC_COUN|Dout [1] $ (\my_slc|d0|PC_COUN|Dout [2])))) # (!\my_slc|d0|PC_COUN|Dout [3] & (!\my_slc|d0|PC_COUN|Dout [1] & 
// (\my_slc|d0|PC_COUN|Dout [0] $ (\my_slc|d0|PC_COUN|Dout [2]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(\my_slc|d0|PC_COUN|Dout [0]),
	.datac(\my_slc|d0|PC_COUN|Dout [3]),
	.datad(\my_slc|d0|PC_COUN|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr6~0 .lut_mask = 16'h4184;
defparam \my_slc|hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N22
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr5~0_combout  = (\my_slc|d0|PC_COUN|Dout [1] & ((\my_slc|d0|PC_COUN|Dout [0] & (\my_slc|d0|PC_COUN|Dout [3])) # (!\my_slc|d0|PC_COUN|Dout [0] & ((\my_slc|d0|PC_COUN|Dout [2]))))) # (!\my_slc|d0|PC_COUN|Dout [1] & 
// (\my_slc|d0|PC_COUN|Dout [2] & (\my_slc|d0|PC_COUN|Dout [0] $ (\my_slc|d0|PC_COUN|Dout [3]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(\my_slc|d0|PC_COUN|Dout [0]),
	.datac(\my_slc|d0|PC_COUN|Dout [3]),
	.datad(\my_slc|d0|PC_COUN|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr5~0 .lut_mask = 16'hB680;
defparam \my_slc|hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N12
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr4~0_combout  = (\my_slc|d0|PC_COUN|Dout [3] & (\my_slc|d0|PC_COUN|Dout [2] & ((\my_slc|d0|PC_COUN|Dout [1]) # (!\my_slc|d0|PC_COUN|Dout [0])))) # (!\my_slc|d0|PC_COUN|Dout [3] & (\my_slc|d0|PC_COUN|Dout [1] & 
// (!\my_slc|d0|PC_COUN|Dout [0] & !\my_slc|d0|PC_COUN|Dout [2])))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(\my_slc|d0|PC_COUN|Dout [0]),
	.datac(\my_slc|d0|PC_COUN|Dout [3]),
	.datad(\my_slc|d0|PC_COUN|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr4~0 .lut_mask = 16'hB002;
defparam \my_slc|hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N26
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr3~0_combout  = (\my_slc|d0|PC_COUN|Dout [1] & ((\my_slc|d0|PC_COUN|Dout [0] & ((\my_slc|d0|PC_COUN|Dout [2]))) # (!\my_slc|d0|PC_COUN|Dout [0] & (\my_slc|d0|PC_COUN|Dout [3] & !\my_slc|d0|PC_COUN|Dout [2])))) # 
// (!\my_slc|d0|PC_COUN|Dout [1] & (!\my_slc|d0|PC_COUN|Dout [3] & (\my_slc|d0|PC_COUN|Dout [0] $ (\my_slc|d0|PC_COUN|Dout [2]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(\my_slc|d0|PC_COUN|Dout [0]),
	.datac(\my_slc|d0|PC_COUN|Dout [3]),
	.datad(\my_slc|d0|PC_COUN|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N20
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr2~0_combout  = (\my_slc|d0|PC_COUN|Dout [1] & (\my_slc|d0|PC_COUN|Dout [0] & (!\my_slc|d0|PC_COUN|Dout [3]))) # (!\my_slc|d0|PC_COUN|Dout [1] & ((\my_slc|d0|PC_COUN|Dout [2] & ((!\my_slc|d0|PC_COUN|Dout [3]))) # 
// (!\my_slc|d0|PC_COUN|Dout [2] & (\my_slc|d0|PC_COUN|Dout [0]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(\my_slc|d0|PC_COUN|Dout [0]),
	.datac(\my_slc|d0|PC_COUN|Dout [3]),
	.datad(\my_slc|d0|PC_COUN|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \my_slc|hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N10
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr1~0_combout  = (\my_slc|d0|PC_COUN|Dout [1] & (!\my_slc|d0|PC_COUN|Dout [3] & ((\my_slc|d0|PC_COUN|Dout [0]) # (!\my_slc|d0|PC_COUN|Dout [2])))) # (!\my_slc|d0|PC_COUN|Dout [1] & (\my_slc|d0|PC_COUN|Dout [0] & 
// (\my_slc|d0|PC_COUN|Dout [3] $ (!\my_slc|d0|PC_COUN|Dout [2]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(\my_slc|d0|PC_COUN|Dout [0]),
	.datac(\my_slc|d0|PC_COUN|Dout [3]),
	.datad(\my_slc|d0|PC_COUN|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr1~0 .lut_mask = 16'h480E;
defparam \my_slc|hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N4
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr0~0_combout  = (\my_slc|d0|PC_COUN|Dout [0] & ((\my_slc|d0|PC_COUN|Dout [3]) # (\my_slc|d0|PC_COUN|Dout [1] $ (\my_slc|d0|PC_COUN|Dout [2])))) # (!\my_slc|d0|PC_COUN|Dout [0] & ((\my_slc|d0|PC_COUN|Dout [1]) # 
// (\my_slc|d0|PC_COUN|Dout [3] $ (\my_slc|d0|PC_COUN|Dout [2]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [1]),
	.datab(\my_slc|d0|PC_COUN|Dout [0]),
	.datac(\my_slc|d0|PC_COUN|Dout [3]),
	.datad(\my_slc|d0|PC_COUN|Dout [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \my_slc|hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N30
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr6~0_combout  = (\my_slc|d0|PC_COUN|Dout [7] & (\my_slc|d0|PC_COUN|Dout [4] & (\my_slc|d0|PC_COUN|Dout [6] $ (\my_slc|d0|PC_COUN|Dout [5])))) # (!\my_slc|d0|PC_COUN|Dout [7] & (!\my_slc|d0|PC_COUN|Dout [5] & 
// (\my_slc|d0|PC_COUN|Dout [6] $ (\my_slc|d0|PC_COUN|Dout [4]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [7]),
	.datab(\my_slc|d0|PC_COUN|Dout [6]),
	.datac(\my_slc|d0|PC_COUN|Dout [5]),
	.datad(\my_slc|d0|PC_COUN|Dout [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr6~0 .lut_mask = 16'h2904;
defparam \my_slc|hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N20
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr5~0_combout  = (\my_slc|d0|PC_COUN|Dout [7] & ((\my_slc|d0|PC_COUN|Dout [4] & ((\my_slc|d0|PC_COUN|Dout [5]))) # (!\my_slc|d0|PC_COUN|Dout [4] & (\my_slc|d0|PC_COUN|Dout [6])))) # (!\my_slc|d0|PC_COUN|Dout [7] & 
// (\my_slc|d0|PC_COUN|Dout [6] & (\my_slc|d0|PC_COUN|Dout [5] $ (\my_slc|d0|PC_COUN|Dout [4]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [7]),
	.datab(\my_slc|d0|PC_COUN|Dout [6]),
	.datac(\my_slc|d0|PC_COUN|Dout [5]),
	.datad(\my_slc|d0|PC_COUN|Dout [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N6
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr4~0_combout  = (\my_slc|d0|PC_COUN|Dout [7] & (\my_slc|d0|PC_COUN|Dout [6] & ((\my_slc|d0|PC_COUN|Dout [5]) # (!\my_slc|d0|PC_COUN|Dout [4])))) # (!\my_slc|d0|PC_COUN|Dout [7] & (!\my_slc|d0|PC_COUN|Dout [6] & 
// (\my_slc|d0|PC_COUN|Dout [5] & !\my_slc|d0|PC_COUN|Dout [4])))

	.dataa(\my_slc|d0|PC_COUN|Dout [7]),
	.datab(\my_slc|d0|PC_COUN|Dout [6]),
	.datac(\my_slc|d0|PC_COUN|Dout [5]),
	.datad(\my_slc|d0|PC_COUN|Dout [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr4~0 .lut_mask = 16'h8098;
defparam \my_slc|hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N0
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr3~0_combout  = (\my_slc|d0|PC_COUN|Dout [5] & ((\my_slc|d0|PC_COUN|Dout [6] & ((\my_slc|d0|PC_COUN|Dout [4]))) # (!\my_slc|d0|PC_COUN|Dout [6] & (\my_slc|d0|PC_COUN|Dout [7] & !\my_slc|d0|PC_COUN|Dout [4])))) # 
// (!\my_slc|d0|PC_COUN|Dout [5] & (!\my_slc|d0|PC_COUN|Dout [7] & (\my_slc|d0|PC_COUN|Dout [6] $ (\my_slc|d0|PC_COUN|Dout [4]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [7]),
	.datab(\my_slc|d0|PC_COUN|Dout [6]),
	.datac(\my_slc|d0|PC_COUN|Dout [5]),
	.datad(\my_slc|d0|PC_COUN|Dout [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr3~0 .lut_mask = 16'hC124;
defparam \my_slc|hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N18
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr2~0_combout  = (\my_slc|d0|PC_COUN|Dout [5] & (!\my_slc|d0|PC_COUN|Dout [7] & ((\my_slc|d0|PC_COUN|Dout [4])))) # (!\my_slc|d0|PC_COUN|Dout [5] & ((\my_slc|d0|PC_COUN|Dout [6] & (!\my_slc|d0|PC_COUN|Dout [7])) # 
// (!\my_slc|d0|PC_COUN|Dout [6] & ((\my_slc|d0|PC_COUN|Dout [4])))))

	.dataa(\my_slc|d0|PC_COUN|Dout [7]),
	.datab(\my_slc|d0|PC_COUN|Dout [6]),
	.datac(\my_slc|d0|PC_COUN|Dout [5]),
	.datad(\my_slc|d0|PC_COUN|Dout [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr2~0 .lut_mask = 16'h5704;
defparam \my_slc|hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N12
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr1~0_combout  = (\my_slc|d0|PC_COUN|Dout [6] & (\my_slc|d0|PC_COUN|Dout [4] & (\my_slc|d0|PC_COUN|Dout [7] $ (\my_slc|d0|PC_COUN|Dout [5])))) # (!\my_slc|d0|PC_COUN|Dout [6] & (!\my_slc|d0|PC_COUN|Dout [7] & 
// ((\my_slc|d0|PC_COUN|Dout [5]) # (\my_slc|d0|PC_COUN|Dout [4]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [7]),
	.datab(\my_slc|d0|PC_COUN|Dout [6]),
	.datac(\my_slc|d0|PC_COUN|Dout [5]),
	.datad(\my_slc|d0|PC_COUN|Dout [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr1~0 .lut_mask = 16'h5910;
defparam \my_slc|hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N26
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr0~0_combout  = (\my_slc|d0|PC_COUN|Dout [4] & ((\my_slc|d0|PC_COUN|Dout [7]) # (\my_slc|d0|PC_COUN|Dout [6] $ (\my_slc|d0|PC_COUN|Dout [5])))) # (!\my_slc|d0|PC_COUN|Dout [4] & ((\my_slc|d0|PC_COUN|Dout [5]) # 
// (\my_slc|d0|PC_COUN|Dout [7] $ (\my_slc|d0|PC_COUN|Dout [6]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [7]),
	.datab(\my_slc|d0|PC_COUN|Dout [6]),
	.datac(\my_slc|d0|PC_COUN|Dout [5]),
	.datad(\my_slc|d0|PC_COUN|Dout [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \my_slc|hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N20
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr6~0_combout  = (\my_slc|d0|PC_COUN|Dout [10] & (!\my_slc|d0|PC_COUN|Dout [9] & (\my_slc|d0|PC_COUN|Dout [11] $ (!\my_slc|d0|PC_COUN|Dout [8])))) # (!\my_slc|d0|PC_COUN|Dout [10] & (\my_slc|d0|PC_COUN|Dout [8] & 
// (\my_slc|d0|PC_COUN|Dout [11] $ (!\my_slc|d0|PC_COUN|Dout [9]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [10]),
	.datab(\my_slc|d0|PC_COUN|Dout [11]),
	.datac(\my_slc|d0|PC_COUN|Dout [9]),
	.datad(\my_slc|d0|PC_COUN|Dout [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr6~0 .lut_mask = 16'h4902;
defparam \my_slc|hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N2
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr5~0_combout  = (\my_slc|d0|PC_COUN|Dout [11] & ((\my_slc|d0|PC_COUN|Dout [8] & ((\my_slc|d0|PC_COUN|Dout [9]))) # (!\my_slc|d0|PC_COUN|Dout [8] & (\my_slc|d0|PC_COUN|Dout [10])))) # (!\my_slc|d0|PC_COUN|Dout [11] & 
// (\my_slc|d0|PC_COUN|Dout [10] & (\my_slc|d0|PC_COUN|Dout [9] $ (\my_slc|d0|PC_COUN|Dout [8]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [10]),
	.datab(\my_slc|d0|PC_COUN|Dout [11]),
	.datac(\my_slc|d0|PC_COUN|Dout [9]),
	.datad(\my_slc|d0|PC_COUN|Dout [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N0
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr4~0_combout  = (\my_slc|d0|PC_COUN|Dout [10] & (\my_slc|d0|PC_COUN|Dout [11] & ((\my_slc|d0|PC_COUN|Dout [9]) # (!\my_slc|d0|PC_COUN|Dout [8])))) # (!\my_slc|d0|PC_COUN|Dout [10] & (!\my_slc|d0|PC_COUN|Dout [11] & 
// (\my_slc|d0|PC_COUN|Dout [9] & !\my_slc|d0|PC_COUN|Dout [8])))

	.dataa(\my_slc|d0|PC_COUN|Dout [10]),
	.datab(\my_slc|d0|PC_COUN|Dout [11]),
	.datac(\my_slc|d0|PC_COUN|Dout [9]),
	.datad(\my_slc|d0|PC_COUN|Dout [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr4~0 .lut_mask = 16'h8098;
defparam \my_slc|hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N26
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr3~0_combout  = (\my_slc|d0|PC_COUN|Dout [9] & ((\my_slc|d0|PC_COUN|Dout [10] & ((\my_slc|d0|PC_COUN|Dout [8]))) # (!\my_slc|d0|PC_COUN|Dout [10] & (\my_slc|d0|PC_COUN|Dout [11] & !\my_slc|d0|PC_COUN|Dout [8])))) # 
// (!\my_slc|d0|PC_COUN|Dout [9] & (!\my_slc|d0|PC_COUN|Dout [11] & (\my_slc|d0|PC_COUN|Dout [10] $ (\my_slc|d0|PC_COUN|Dout [8]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [10]),
	.datab(\my_slc|d0|PC_COUN|Dout [11]),
	.datac(\my_slc|d0|PC_COUN|Dout [9]),
	.datad(\my_slc|d0|PC_COUN|Dout [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr3~0 .lut_mask = 16'hA142;
defparam \my_slc|hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N28
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr2~0_combout  = (\my_slc|d0|PC_COUN|Dout [9] & (((!\my_slc|d0|PC_COUN|Dout [11] & \my_slc|d0|PC_COUN|Dout [8])))) # (!\my_slc|d0|PC_COUN|Dout [9] & ((\my_slc|d0|PC_COUN|Dout [10] & (!\my_slc|d0|PC_COUN|Dout [11])) # 
// (!\my_slc|d0|PC_COUN|Dout [10] & ((\my_slc|d0|PC_COUN|Dout [8])))))

	.dataa(\my_slc|d0|PC_COUN|Dout [10]),
	.datab(\my_slc|d0|PC_COUN|Dout [11]),
	.datac(\my_slc|d0|PC_COUN|Dout [9]),
	.datad(\my_slc|d0|PC_COUN|Dout [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr2~0 .lut_mask = 16'h3702;
defparam \my_slc|hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N10
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr1~0_combout  = (\my_slc|d0|PC_COUN|Dout [10] & (\my_slc|d0|PC_COUN|Dout [8] & (\my_slc|d0|PC_COUN|Dout [11] $ (\my_slc|d0|PC_COUN|Dout [9])))) # (!\my_slc|d0|PC_COUN|Dout [10] & (!\my_slc|d0|PC_COUN|Dout [11] & 
// ((\my_slc|d0|PC_COUN|Dout [9]) # (\my_slc|d0|PC_COUN|Dout [8]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [10]),
	.datab(\my_slc|d0|PC_COUN|Dout [11]),
	.datac(\my_slc|d0|PC_COUN|Dout [9]),
	.datad(\my_slc|d0|PC_COUN|Dout [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr1~0 .lut_mask = 16'h3910;
defparam \my_slc|hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N4
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr0~0_combout  = (\my_slc|d0|PC_COUN|Dout [8] & ((\my_slc|d0|PC_COUN|Dout [11]) # (\my_slc|d0|PC_COUN|Dout [10] $ (\my_slc|d0|PC_COUN|Dout [9])))) # (!\my_slc|d0|PC_COUN|Dout [8] & ((\my_slc|d0|PC_COUN|Dout [9]) # 
// (\my_slc|d0|PC_COUN|Dout [10] $ (\my_slc|d0|PC_COUN|Dout [11]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [10]),
	.datab(\my_slc|d0|PC_COUN|Dout [11]),
	.datac(\my_slc|d0|PC_COUN|Dout [9]),
	.datad(\my_slc|d0|PC_COUN|Dout [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \my_slc|hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr6~0_combout  = (\my_slc|d0|PC_COUN|Dout [14] & (!\my_slc|d0|PC_COUN|Dout [13] & (\my_slc|d0|PC_COUN|Dout [12] $ (!\my_slc|d0|PC_COUN|Dout [15])))) # (!\my_slc|d0|PC_COUN|Dout [14] & (\my_slc|d0|PC_COUN|Dout [12] & 
// (\my_slc|d0|PC_COUN|Dout [13] $ (!\my_slc|d0|PC_COUN|Dout [15]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [12]),
	.datab(\my_slc|d0|PC_COUN|Dout [14]),
	.datac(\my_slc|d0|PC_COUN|Dout [13]),
	.datad(\my_slc|d0|PC_COUN|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr6~0 .lut_mask = 16'h2806;
defparam \my_slc|hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr5~0_combout  = (\my_slc|d0|PC_COUN|Dout [13] & ((\my_slc|d0|PC_COUN|Dout [12] & ((\my_slc|d0|PC_COUN|Dout [15]))) # (!\my_slc|d0|PC_COUN|Dout [12] & (\my_slc|d0|PC_COUN|Dout [14])))) # (!\my_slc|d0|PC_COUN|Dout [13] & 
// (\my_slc|d0|PC_COUN|Dout [14] & (\my_slc|d0|PC_COUN|Dout [12] $ (\my_slc|d0|PC_COUN|Dout [15]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [12]),
	.datab(\my_slc|d0|PC_COUN|Dout [14]),
	.datac(\my_slc|d0|PC_COUN|Dout [13]),
	.datad(\my_slc|d0|PC_COUN|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr5~0 .lut_mask = 16'hE448;
defparam \my_slc|hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr4~0_combout  = (\my_slc|d0|PC_COUN|Dout [14] & (\my_slc|d0|PC_COUN|Dout [15] & ((\my_slc|d0|PC_COUN|Dout [13]) # (!\my_slc|d0|PC_COUN|Dout [12])))) # (!\my_slc|d0|PC_COUN|Dout [14] & (!\my_slc|d0|PC_COUN|Dout [12] & 
// (\my_slc|d0|PC_COUN|Dout [13] & !\my_slc|d0|PC_COUN|Dout [15])))

	.dataa(\my_slc|d0|PC_COUN|Dout [14]),
	.datab(\my_slc|d0|PC_COUN|Dout [12]),
	.datac(\my_slc|d0|PC_COUN|Dout [13]),
	.datad(\my_slc|d0|PC_COUN|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr4~0 .lut_mask = 16'hA210;
defparam \my_slc|hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr3~0_combout  = (\my_slc|d0|PC_COUN|Dout [13] & ((\my_slc|d0|PC_COUN|Dout [14] & (\my_slc|d0|PC_COUN|Dout [12])) # (!\my_slc|d0|PC_COUN|Dout [14] & (!\my_slc|d0|PC_COUN|Dout [12] & \my_slc|d0|PC_COUN|Dout [15])))) # 
// (!\my_slc|d0|PC_COUN|Dout [13] & (!\my_slc|d0|PC_COUN|Dout [15] & (\my_slc|d0|PC_COUN|Dout [14] $ (\my_slc|d0|PC_COUN|Dout [12]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [14]),
	.datab(\my_slc|d0|PC_COUN|Dout [12]),
	.datac(\my_slc|d0|PC_COUN|Dout [13]),
	.datad(\my_slc|d0|PC_COUN|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr3~0 .lut_mask = 16'h9086;
defparam \my_slc|hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr2~0_combout  = (\my_slc|d0|PC_COUN|Dout [13] & (((\my_slc|d0|PC_COUN|Dout [12] & !\my_slc|d0|PC_COUN|Dout [15])))) # (!\my_slc|d0|PC_COUN|Dout [13] & ((\my_slc|d0|PC_COUN|Dout [14] & ((!\my_slc|d0|PC_COUN|Dout [15]))) # 
// (!\my_slc|d0|PC_COUN|Dout [14] & (\my_slc|d0|PC_COUN|Dout [12]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [14]),
	.datab(\my_slc|d0|PC_COUN|Dout [12]),
	.datac(\my_slc|d0|PC_COUN|Dout [13]),
	.datad(\my_slc|d0|PC_COUN|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr2~0 .lut_mask = 16'h04CE;
defparam \my_slc|hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr1~0_combout  = (\my_slc|d0|PC_COUN|Dout [14] & (\my_slc|d0|PC_COUN|Dout [12] & (\my_slc|d0|PC_COUN|Dout [13] $ (\my_slc|d0|PC_COUN|Dout [15])))) # (!\my_slc|d0|PC_COUN|Dout [14] & (!\my_slc|d0|PC_COUN|Dout [15] & 
// ((\my_slc|d0|PC_COUN|Dout [12]) # (\my_slc|d0|PC_COUN|Dout [13]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [14]),
	.datab(\my_slc|d0|PC_COUN|Dout [12]),
	.datac(\my_slc|d0|PC_COUN|Dout [13]),
	.datad(\my_slc|d0|PC_COUN|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr1~0 .lut_mask = 16'h08D4;
defparam \my_slc|hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr0~0_combout  = (\my_slc|d0|PC_COUN|Dout [12] & ((\my_slc|d0|PC_COUN|Dout [15]) # (\my_slc|d0|PC_COUN|Dout [14] $ (\my_slc|d0|PC_COUN|Dout [13])))) # (!\my_slc|d0|PC_COUN|Dout [12] & ((\my_slc|d0|PC_COUN|Dout [13]) # 
// (\my_slc|d0|PC_COUN|Dout [14] $ (\my_slc|d0|PC_COUN|Dout [15]))))

	.dataa(\my_slc|d0|PC_COUN|Dout [14]),
	.datab(\my_slc|d0|PC_COUN|Dout [12]),
	.datac(\my_slc|d0|PC_COUN|Dout [13]),
	.datad(\my_slc|d0|PC_COUN|Dout [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \my_slc|hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
