
---------- Begin Simulation Statistics ----------
final_tick                                41358197000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675128                       # Number of bytes of host memory used
host_op_rate                                   153941                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1223.70                       # Real time elapsed on the host
host_tick_rate                               33797596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041358                       # Number of seconds simulated
sim_ticks                                 41358197000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119856806                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58019072                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.827164                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.827164                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5463921                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3073487                       # number of floating regfile writes
system.cpu.idleCycles                           88547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               483772                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22136696                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.363781                       # Inst execution rate
system.cpu.iew.exec_refs                     39326727                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15907428                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4984269                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23739503                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 65                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6753                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16214705                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           199571637                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23419299                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1125336                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             195523426                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49337                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3452780                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 387098                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3536996                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1155                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       358279                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         125493                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 218524463                       # num instructions consuming a value
system.cpu.iew.wb_count                     195137654                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621447                       # average fanout of values written-back
system.cpu.iew.wb_producers                 135801448                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.359117                       # insts written-back per cycle
system.cpu.iew.wb_sent                      195304676                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                298437384                       # number of integer regfile reads
system.cpu.int_regfile_writes               155019152                       # number of integer regfile writes
system.cpu.ipc                               1.208950                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.208950                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1764388      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151311218     76.94%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               752176      0.38%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                812889      0.41%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476898      0.24%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  450      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193649      0.10%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               376365      0.19%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1246261      0.63%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                275      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22670021     11.53%     91.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14457900      7.35%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          985686      0.50%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1600533      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              196648767                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5326315                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10493372                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4982729                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6359328                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2905658                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014776                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2424125     83.43%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  11474      0.39%     83.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1816      0.06%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 224286      7.72%     91.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102881      3.54%     95.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19702      0.68%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121351      4.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              192463722                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          468405594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    190154925                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         204407707                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  199571482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 196648767                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 155                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11194246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67931                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             89                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14410300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82627848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.379933                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.459669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31909635     38.62%     38.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6847202      8.29%     46.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8179374      9.90%     56.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9066856     10.97%     67.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7890166      9.55%     77.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5971009      7.23%     84.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6793393      8.22%     92.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3695522      4.47%     97.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2274691      2.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82627848                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.377386                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            661510                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           169774                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23739503                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16214705                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83381744                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82716395                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412209                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          838                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       807786                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            859                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23739018                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19484176                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            479170                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9993009                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9271681                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.781674                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1115201                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          518429                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             503873                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14556                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          438                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        11154186                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            382720                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     81008255                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.325409                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.815819                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        34953795     43.15%     43.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10214809     12.61%     55.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5248711      6.48%     62.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9340180     11.53%     73.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2582719      3.19%     76.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3802844      4.69%     81.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3324337      4.10%     85.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1973413      2.44%     88.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9567447     11.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     81008255                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9567447                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34566454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34566454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34566454                       # number of overall hits
system.cpu.dcache.overall_hits::total        34566454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       351380                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         351380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       351380                       # number of overall misses
system.cpu.dcache.overall_misses::total        351380                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22477834991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22477834991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22477834991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22477834991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34917834                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34917834                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34917834                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34917834                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010063                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63970.160484                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63970.160484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63970.160484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63970.160484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23598                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               881                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.785471                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       242900                       # number of writebacks
system.cpu.dcache.writebacks::total            242900                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        92839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        92839                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92839                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258541                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258541                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18122504991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18122504991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18122504991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18122504991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007404                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007404                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70095.284659                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70095.284659                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70095.284659                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70095.284659                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258027                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19181775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19181775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       158474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8182266000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8182266000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19340249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19340249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008194                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008194                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51631.598874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51631.598874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        80551                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80551                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4237632000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4237632000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54382.300476                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54382.300476                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       192906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       192906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14295568991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14295568991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74106.398925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74106.398925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12288                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12288                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13884872991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13884872991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011595                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011595                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76874.248364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76874.248364                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.651692                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34824995                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258539                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.699194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.651692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70094207                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70094207                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19966831                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29565860                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30612946                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2095113                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 387098                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9114390                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96665                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              204093766                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                540486                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23443599                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15907433                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23444                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109801                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21123021                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      110821859                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23739018                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10890755                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61019122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  967500                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  230                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1705                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  17333597                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                202040                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82627848                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.532596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.358043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47616157     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1500253      1.82%     59.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3831095      4.64%     64.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3158623      3.82%     67.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1963753      2.38%     70.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2306398      2.79%     73.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2459161      2.98%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1856546      2.25%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17935862     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82627848                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.286993                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.339781                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17187190                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17187190                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17187190                       # number of overall hits
system.cpu.icache.overall_hits::total        17187190                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146407                       # number of overall misses
system.cpu.icache.overall_misses::total        146407                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2004344000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2004344000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2004344000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2004344000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17333597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17333597                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17333597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17333597                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008446                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008446                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008446                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008446                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13690.219730                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13690.219730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13690.219730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13690.219730                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145354                       # number of writebacks
system.cpu.icache.writebacks::total            145354                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          543                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          543                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          543                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          543                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145864                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145864                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145864                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145864                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1834854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1834854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1834854000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1834854000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008415                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008415                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008415                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008415                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12579.210772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12579.210772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12579.210772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12579.210772                       # average overall mshr miss latency
system.cpu.icache.replacements                 145354                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17187190                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17187190                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146407                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2004344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2004344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17333597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17333597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13690.219730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13690.219730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          543                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          543                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1834854000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1834854000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008415                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008415                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12579.210772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12579.210772                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.609470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17333054                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.830239                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.609470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34813058                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34813058                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17333837                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           372                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4054703                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1280241                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                37816                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1155                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 637119                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48033                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    500                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41358197000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 387098                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21049451                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9475481                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3255                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31569746                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20142817                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              202614873                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64837                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 717375                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1779                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19064862                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           224525548                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   528979260                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                310303423                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6203111                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16192755                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      37                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11518888                       # count of insts added to the skid buffer
system.cpu.rob.reads                        270929359                       # The number of ROB reads
system.cpu.rob.writes                       400691369                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49423                       # number of demand (read+write) hits
system.l2.demand_hits::total                   193938                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144515                       # number of overall hits
system.l2.overall_hits::.cpu.data               49423                       # number of overall hits
system.l2.overall_hits::total                  193938                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1346                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209116                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210462                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1346                       # number of overall misses
system.l2.overall_misses::.cpu.data            209116                       # number of overall misses
system.l2.overall_misses::total                210462                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94569500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17203747500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17298317000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94569500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17203747500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17298317000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145861                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258539                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145861                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258539                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404400                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808837                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520430                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808837                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520430                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70259.658247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82268.920121                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82192.115441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70259.658247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82268.920121                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82192.115441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198753                       # number of writebacks
system.l2.writebacks::total                    198753                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210462                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210462                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80811250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15076940250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15157751500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80811250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15076940250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15157751500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520430                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520430                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60038.075780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72098.453729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72021.322139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60038.075780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72098.453729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72021.322139                       # average overall mshr miss latency
system.l2.replacements                         202580                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       242900                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           242900                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       242900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       242900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145354                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145354                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145354                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145354                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19590                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161045                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13401330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13401330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83214.815735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83214.815735                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11763765250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11763765250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73046.448198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73046.448198                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94569500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94569500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70259.658247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70259.658247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80811250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80811250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60038.075780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60038.075780                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3802417500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3802417500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.617054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79100.029124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79100.029124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3313175000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3313175000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.617054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.617054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68922.531256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68922.531256                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8123.962240                       # Cycle average of tags in use
system.l2.tags.total_refs                      807754                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210772                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.832359                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.925286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.931861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8071.105093                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991695                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6672996                       # Number of tag accesses
system.l2.tags.data_accesses                  6672996                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000788500500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11893                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11893                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611302                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210462                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198753                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210462                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198753                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210462                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198753                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.694526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.830364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.963613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11888     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11893                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.709409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.675491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8153     68.55%     68.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.07%     68.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2922     24.57%     93.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              657      5.52%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              151      1.27%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11893                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13469568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    325.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    307.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41357939000                       # Total gap between requests
system.mem_ctrls.avgGap                     101066.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13382912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2082876.098297998775                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 323585479.318646311760                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 307518241.184450089931                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1346                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198753                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36393250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8176167000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 987479598500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27038.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39098.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4968375.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13383424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13469568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209116                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198753                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198753                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2082876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    323597859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        325680735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2082876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2082876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    307561570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       307561570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    307561570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2082876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    323597859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       633242305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210454                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198725                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4266547750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052270000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8212560250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20273.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39023.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77889                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91450                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.188432                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.800849                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.411952                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173640     72.40%     72.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45520     18.98%     91.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9650      4.02%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5142      2.14%     97.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3502      1.46%     99.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1309      0.55%     99.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          591      0.25%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          203      0.08%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          275      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13469056                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              325.668355                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              307.518241                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       857356920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455684625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751299360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518288580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3264353040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17856366630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    844607520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24547956675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.545136                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2045790500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1380860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37931546500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855100680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454477815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751342200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519055920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3264353040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17888585310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    817476000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24550390965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.603995                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1974162750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1380860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38003174250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198753                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2994                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161045                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161045                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49417                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26189760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26189760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26189760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210462                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301805250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263077500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145354                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18954                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180635                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180635                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145864                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77904                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437079                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775109                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1212188                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18637760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32092096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50729856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202583                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           606985                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001567                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040417                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606055     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    909      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             606985                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41358197000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792147000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218804483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         387809500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
