{"Source Block": ["oh/elink/hdl/erx_io.v@270:287@HdlStmProcess", "\telse\n          rxenb_sync[1:0] <= {1'b1, rxenb_sync[1]};\n     end\n\n   //TODO: Is this the right place for the enable signal?\n   always @ (posedge rx_lclk_div4) \n     begin      \n\trxgpio_sync       <= {ecfg_rx_gpio_enable, rxgpio_sync[1]};      \n\trx_data_reg[63:0] <= rx_data_des[63:0];\n\trx_data_par[63:0] <= rx_data_reg[63:0];\n\trx_frame_reg[7:0] <= rx_frame_des[7:0] & {8{rxenb}} & {8{~rxgpio}};     \n\trx_frame_par[7:0] <= rx_frame_reg[7:0];\n     end\n\n//#############\n//# GPIO mode inputs\n//#############\nreg [8:0] datain_reg;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[275, "   always @ (posedge rx_lclk_div4) \n"], [276, "     begin      \n"], [277, "\trxgpio_sync       <= {ecfg_rx_gpio_enable, rxgpio_sync[1]};      \n"], [278, "\trx_data_reg[63:0] <= rx_data_des[63:0];\n"], [279, "\trx_data_par[63:0] <= rx_data_reg[63:0];\n"], [280, "\trx_frame_reg[7:0] <= rx_frame_des[7:0] & {8{rxenb}} & {8{~rxgpio}};     \n"], [281, "\trx_frame_par[7:0] <= rx_frame_reg[7:0];\n"], [282, "     end\n"]], "Add": []}}