"""
Microkernel filenames lists for wasmsimd.

Auto-generated file. Do not edit!
  Generator: tools/update-microkernels.py
"""

PROD_WASMSIMD_MICROKERNEL_SRCS = [
    "src/f16-f32-vcvt/gen/f16-f32-vcvt-wasmsimd-int16-u16.c",
    "src/f32-argmaxpool/f32-argmaxpool-4x-wasmsimd-c4.c",
    "src/f32-argmaxpool/f32-argmaxpool-9p8x-wasmsimd-c4.c",
    "src/f32-argmaxpool/f32-argmaxpool-9x-wasmsimd-c4.c",
    "src/f32-avgpool/f32-avgpool-9p8x-minmax-wasmsimd-arm-c4.c",
    "src/f32-avgpool/f32-avgpool-9p8x-minmax-wasmsimd-x86-c4.c",
    "src/f32-avgpool/f32-avgpool-9x-minmax-wasmsimd-arm-c4.c",
    "src/f32-avgpool/f32-avgpool-9x-minmax-wasmsimd-x86-c4.c",
    "src/f32-conv-hwc2chw/f32-conv-hwc2chw-3x3s2p1c3x4-wasmsimd-2x2.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l4c4s4r-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l4c4s4r-wasmsimd.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l8c4s4r-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l8c4s4r-wasmsimd.c",
    "src/f32-dwconv/gen/f32-dwconv-3p4c-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-3p4c-wasmsimd.c",
    "src/f32-dwconv/gen/f32-dwconv-3p8c-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-3p8c-wasmsimd.c",
    "src/f32-dwconv/gen/f32-dwconv-4p4c-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-4p4c-wasmsimd.c",
    "src/f32-dwconv/gen/f32-dwconv-4p8c-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-4p8c-wasmsimd.c",
    "src/f32-dwconv/gen/f32-dwconv-5f5m5l4c4s4r-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-5f5m5l4c4s4r-wasmsimd.c",
    "src/f32-dwconv/gen/f32-dwconv-9p4c-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-9p4c-wasmsimd.c",
    "src/f32-dwconv/gen/f32-dwconv-9p8c-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-9p8c-wasmsimd.c",
    "src/f32-dwconv/gen/f32-dwconv-25p4c-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-25p4c-wasmsimd.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-splat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-splat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc2.c",
    "src/f32-f16-vcvt/gen/f32-f16-vcvt-wasmsimd-u24.c",
    "src/f32-gavgpool-cw/f32-gavgpool-cw-wasmsimd-arm-u4.c",
    "src/f32-gavgpool-cw/f32-gavgpool-cw-wasmsimd-x86-u4.c",
    "src/f32-gavgpool/f32-gavgpool-7p7x-minmax-wasmsimd-arm-c4.c",
    "src/f32-gavgpool/f32-gavgpool-7p7x-minmax-wasmsimd-x86-c4.c",
    "src/f32-gavgpool/f32-gavgpool-7x-minmax-wasmsimd-arm-c4.c",
    "src/f32-gavgpool/f32-gavgpool-7x-minmax-wasmsimd-x86-c4.c",
    "src/f32-gemm/gen/f32-gemm-1x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemm/gen/f32-gemm-1x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-1x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemm/gen/f32-gemm-1x8-relu-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-1x8-relu-wasmsimd-splat.c",
    "src/f32-gemm/gen/f32-gemm-1x8-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-1x8-wasmsimd-splat.c",
    "src/f32-gemm/gen/f32-gemm-4x2c4-minmax-wasmsimd-arm.c",
    "src/f32-gemm/gen/f32-gemm-4x2c4-minmax-wasmsimd-x86.c",
    "src/f32-gemm/gen/f32-gemm-4x2c4-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-4x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-4x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemm/gen/f32-gemm-4x8-relu-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-4x8-relu-wasmsimd-splat.c",
    "src/f32-gemm/gen/f32-gemm-4x8-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-4x8-wasmsimd-splat.c",
    "src/f32-gemm/gen/f32-gemm-5x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemm/gen/f32-gemm-5x8-relu-wasmsimd-splat.c",
    "src/f32-gemm/gen/f32-gemm-5x8-wasmsimd-splat.c",
    "src/f32-ibilinear-chw/gen/f32-ibilinear-chw-wasmsimd-p8.c",
    "src/f32-ibilinear/gen/f32-ibilinear-wasmsimd-c8.c",
    "src/f32-igemm/gen/f32-igemm-1x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-igemm/gen/f32-igemm-1x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-1x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-igemm/gen/f32-igemm-1x8-relu-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-1x8-relu-wasmsimd-splat.c",
    "src/f32-igemm/gen/f32-igemm-1x8-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-1x8-wasmsimd-splat.c",
    "src/f32-igemm/gen/f32-igemm-4x2c4-minmax-wasmsimd-arm.c",
    "src/f32-igemm/gen/f32-igemm-4x2c4-minmax-wasmsimd-x86.c",
    "src/f32-igemm/gen/f32-igemm-4x2c4-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-4x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-4x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-igemm/gen/f32-igemm-4x8-relu-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-4x8-relu-wasmsimd-splat.c",
    "src/f32-igemm/gen/f32-igemm-4x8-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-4x8-wasmsimd-splat.c",
    "src/f32-igemm/gen/f32-igemm-5x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-igemm/gen/f32-igemm-5x8-relu-wasmsimd-splat.c",
    "src/f32-igemm/gen/f32-igemm-5x8-wasmsimd-splat.c",
    "src/f32-maxpool/f32-maxpool-9p8x-minmax-wasmsimd-arm-c4.c",
    "src/f32-maxpool/f32-maxpool-9p8x-minmax-wasmsimd-x86-c4.c",
    "src/f32-pavgpool/f32-pavgpool-9p8x-minmax-wasmsimd-arm-c4.c",
    "src/f32-pavgpool/f32-pavgpool-9p8x-minmax-wasmsimd-x86-c4.c",
    "src/f32-pavgpool/f32-pavgpool-9x-minmax-wasmsimd-arm-c4.c",
    "src/f32-pavgpool/f32-pavgpool-9x-minmax-wasmsimd-x86-c4.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8-relu-wasmsimd-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8-wasmsimd-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8-relu-wasmsimd-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8-wasmsimd-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8-relu-wasmsimd-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8-wasmsimd-splat.c",
    "src/f32-qs8-vcvt/gen/f32-qs8-vcvt-wasmsimd-magic-u32.c",
    "src/f32-qu8-vcvt/gen/f32-qu8-vcvt-wasmsimd-magic-u32.c",
    "src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-wasmsimd-rr2-p5-u16-acc2.c",
    "src/f32-rdsum/gen/f32-rdsum-7p7x-minmax-wasmsimd-c16.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-pminmax-u16-acc4.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-minmax-u16-acc4.c",
    "src/f32-rsum/gen/f32-rsum-wasmsimd-u16-acc4.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-arm.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-x86.c",
    "src/f32-vbinary/gen/f32-vadd-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vaddc-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vdiv-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vdivc-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vmax-wasmsimd-arm-u16.c",
    "src/f32-vbinary/gen/f32-vmax-wasmsimd-x86-u16.c",
    "src/f32-vbinary/gen/f32-vmaxc-wasmsimd-arm-u16.c",
    "src/f32-vbinary/gen/f32-vmaxc-wasmsimd-x86-u16.c",
    "src/f32-vbinary/gen/f32-vmin-wasmsimd-arm-u16.c",
    "src/f32-vbinary/gen/f32-vmin-wasmsimd-x86-u16.c",
    "src/f32-vbinary/gen/f32-vminc-wasmsimd-arm-u16.c",
    "src/f32-vbinary/gen/f32-vminc-wasmsimd-x86-u16.c",
    "src/f32-vbinary/gen/f32-vmul-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vmulc-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vprelu-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vpreluc-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vrdivc-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vrpreluc-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vrsubc-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vsqrdiff-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vsqrdiffc-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vsub-wasmsimd-u16.c",
    "src/f32-vbinary/gen/f32-vsubc-wasmsimd-u16.c",
    "src/f32-vclamp/gen/f32-vclamp-wasmsimd-arm-u8.c",
    "src/f32-vclamp/gen/f32-vclamp-wasmsimd-x86-u8.c",
    "src/f32-vcmul/gen/f32-vcmul-wasmsimd-u8.c",
    "src/f32-vcopysign/gen/f32-vcopysign-wasmsimd.c",
    "src/f32-vcopysign/gen/f32-vcopysignc-wasmsimd.c",
    "src/f32-vcopysign/gen/f32-vrcopysignc-wasmsimd.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-p6-u20.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-p6-u20.c",
    "src/f32-vgelu/gen/f32-vgelu-wasmsimd-rational-12-10-div.c",
    "src/f32-vhswish/gen/f32-vhswish-wasmsimd-u16.c",
    "src/f32-vlog/gen/f32-vlog-wasmsimd-rational-3-3-div.c",
    "src/f32-vlrelu/gen/f32-vlrelu-wasmsimd-iminmax-u8.c",
    "src/f32-vlrelu/gen/f32-vlrelu-wasmsimd-laneselect-u8.c",
    "src/f32-vmulcaddc/gen/f32-vmulcaddc-c4-minmax-wasmsimd-arm-2x.c",
    "src/f32-vmulcaddc/gen/f32-vmulcaddc-c4-minmax-wasmsimd-x86-2x.c",
    "src/f32-vrelu/gen/f32-vrelu-wasmsimd-u16.c",
    "src/f32-vrnd/gen/f32-vrndd-wasmsimd-u8.c",
    "src/f32-vrnd/gen/f32-vrndne-wasmsimd-u8.c",
    "src/f32-vrnd/gen/f32-vrndu-wasmsimd-u8.c",
    "src/f32-vrnd/gen/f32-vrndz-wasmsimd-u8.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-p5-div-u16.c",
    "src/f32-vsqrt/gen/f32-vsqrt-wasmsimd-sqrt-u8.c",
    "src/f32-vtanh/gen/f32-vtanh-wasmsimd-rational-9-8-div.c",
    "src/f32-vunary/gen/f32-vabs-wasmsimd.c",
    "src/f32-vunary/gen/f32-vneg-wasmsimd.c",
    "src/f32-vunary/gen/f32-vsqr-wasmsimd.c",
    "src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-4x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x4c2s4-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x4c2s4-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x4c2s4-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4c2s4-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qs8-dwconv/gen/qs8-dwconv-9p16c-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-25p16c-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-f32-vcvt/gen/qs8-f32-vcvt-wasmsimd-u32.c",
    "src/qs8-gavgpool/gen/qs8-gavgpool-7p7x-minmax-fp32-wasmsimd-c16.c",
    "src/qs8-gavgpool/gen/qs8-gavgpool-7x-minmax-fp32-wasmsimd-c16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-3p16c-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p16c-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p16c-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-rdsum/gen/qs8-rdsum-7p7x-wasmsimd-c32.c",
    "src/qs8-rsum/gen/qs8-rsum-wasmsimd-u32-acc4.c",
    "src/qs8-vadd/gen/qs8-vadd-minmax-wasmsimd-u32.c",
    "src/qs8-vaddc/gen/qs8-vaddc-minmax-wasmsimd-u32.c",
    "src/qs8-vcvt/gen/qs8-vcvt-wasmsimd-u16.c",
    "src/qs8-vlrelu/gen/qs8-vlrelu-wasmsimd-arm-u32.c",
    "src/qs8-vlrelu/gen/qs8-vlrelu-wasmsimd-x86-u16.c",
    "src/qs8-vmul/gen/qs8-vmul-minmax-fp32-wasmsimd-mul32-ld64-u8.c",
    "src/qs8-vmulc/gen/qs8-vmulc-minmax-fp32-wasmsimd-mul32-ld64-u8.c",
    "src/qs16-qs8-vcvt/gen/qs16-qs8-vcvt-wasmsimd-u16.c",
    "src/qu8-dwconv/gen/qu8-dwconv-9p8c-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-dwconv/gen/qu8-dwconv-25p8c-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-f32-vcvt/gen/qu8-f32-vcvt-wasmsimd-u32.c",
    "src/qu8-gavgpool/gen/qu8-gavgpool-7p7x-minmax-fp32-wasmsimd-c16.c",
    "src/qu8-gavgpool/gen/qu8-gavgpool-7x-minmax-fp32-wasmsimd-c16.c",
    "src/qu8-gemm/gen/qu8-gemm-1x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-4x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-1x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-4x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-rdsum/gen/qu8-rdsum-7p7x-wasmsimd-c32.c",
    "src/qu8-rsum/gen/qu8-rsum-wasmsimd-u32-acc4.c",
    "src/qu8-vadd/gen/qu8-vadd-minmax-wasmsimd-u32.c",
    "src/qu8-vaddc/gen/qu8-vaddc-minmax-wasmsimd-u32.c",
    "src/qu8-vcvt/gen/qu8-vcvt-wasmsimd-u16.c",
    "src/qu8-vlrelu/gen/qu8-vlrelu-wasmsimd-arm-u32.c",
    "src/qu8-vlrelu/gen/qu8-vlrelu-wasmsimd-x86-u16.c",
    "src/qu8-vmul/gen/qu8-vmul-minmax-fp32-wasmsimd-mul32-ld64-u8.c",
    "src/qu8-vmulc/gen/qu8-vmulc-minmax-fp32-wasmsimd-mul32-ld64-u8.c",
    "src/s8-ibilinear/gen/s8-ibilinear-wasmsimd-dot16x2-c8.c",
    "src/s8-maxpool/s8-maxpool-9p8x-minmax-wasmsimd-c16.c",
    "src/s8-vclamp/s8-vclamp-wasmsimd-u64.c",
    "src/s32-f32-vcvt/gen/s32-f32-vcvt-wasmsimd.c",
    "src/s32-vmul/gen/s32-vmul-wasmsimd.c",
    "src/s32-vmul/gen/s32-vmulc-wasmsimd.c",
    "src/u8-ibilinear/gen/u8-ibilinear-wasmsimd-dot16x2-c8.c",
    "src/u8-maxpool/u8-maxpool-9p8x-minmax-wasmsimd-c16.c",
    "src/u8-vclamp/u8-vclamp-wasmsimd-u64.c",
    "src/u32-f32-vcvt/gen/u32-f32-vcvt-wasmsimd.c",
    "src/x8-lut/gen/x8-lut-wasmsimd-u32.c",
    "src/x8-transposec/gen/x8-transposec-16x16-reuse-mov-wasmsimd.c",
    "src/x16-transposec/gen/x16-transposec-8x8-reuse-mov-wasmsimd.c",
    "src/x32-packw/gen/x32-packw-x2c4-gemm-goi-wasmsimd-u4.c",
    "src/x32-packw/gen/x32-packw-x8-gemm-goi-wasmsimd-u4.c",
    "src/x32-transposec/gen/x32-transposec-4x4-reuse-mov-wasmsimd.c",
    "src/x32-unpool/x32-unpool-wasmsimd.c",
    "src/x32-zip/x32-zip-x2-wasmsimd.c",
    "src/x32-zip/x32-zip-x3-wasmsimd.c",
    "src/x32-zip/x32-zip-x4-wasmsimd.c",
    "src/x32-zip/x32-zip-xm-wasmsimd.c",
    "src/xx-fill/xx-fill-wasmsimd-u64.c",
    "src/xx-pad/xx-pad-p16-wasmsimd-u16.c",
]

NON_PROD_WASMSIMD_MICROKERNEL_SRCS = [
    "src/f16-f32-vcvt/gen/f16-f32-vcvt-wasmsimd-int16-u8.c",
    "src/f16-f32-vcvt/gen/f16-f32-vcvt-wasmsimd-int16-u24.c",
    "src/f16-f32-vcvt/gen/f16-f32-vcvt-wasmsimd-int16-u32.c",
    "src/f16-f32-vcvt/gen/f16-f32-vcvt-wasmsimd-int32-u8.c",
    "src/f16-f32-vcvt/gen/f16-f32-vcvt-wasmsimd-int32-u16.c",
    "src/f16-f32-vcvt/gen/f16-f32-vcvt-wasmsimd-int32-u24.c",
    "src/f16-f32-vcvt/gen/f16-f32-vcvt-wasmsimd-int32-u32.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l4c4s4r-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l4c4s4r-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l4c4s4r-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l4c4s4r-wasmsimd-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l8c4s4r-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l8c4s4r-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l8c4s4r-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-3f3m3l8c4s4r-wasmsimd-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-3p4c-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-3p4c-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-3p4c-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-3p8c-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-3p8c-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-3p8c-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-4p4c-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-4p4c-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-4p4c-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-4p8c-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-4p8c-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-4p8c-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-5f5m5l4c4s4r-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-5f5m5l4c4s4r-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-5f5m5l4c4s4r-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-5f5m5l4c4s4r-wasmsimd-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-9p4c-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-9p4c-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-9p4c-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-9p4c-wasmsimd-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-9p8c-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-9p8c-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-9p8c-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-9p8c-wasmsimd-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-25p4c-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-25p4c-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-25p4c-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-25p8c-minmax-wasmsimd-arm-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-25p8c-minmax-wasmsimd-arm.c",
    "src/f32-dwconv/gen/f32-dwconv-25p8c-minmax-wasmsimd-x86-acc2.c",
    "src/f32-dwconv/gen/f32-dwconv-25p8c-minmax-wasmsimd-x86.c",
    "src/f32-dwconv/gen/f32-dwconv-25p8c-wasmsimd.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-5x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-loadsplat-6x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-5x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-arm-splat-6x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-5x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-loadsplat-6x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-5x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-wasmsimd-x86-splat-6x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-loadsplat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-loadsplat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-loadsplat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-splat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-splat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-splat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-splat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-splat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-splat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-arm-splat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-loadsplat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-loadsplat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-loadsplat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-splat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-splat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-splat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-splat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-splat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-splat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-wasmsimd-x86-splat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc5.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-2x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-3x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-4x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-loadsplat-5x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-1x4-acc5.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-2x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-3x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-4x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-arm-splat-5x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc5.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-2x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-3x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-4x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-loadsplat-5x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-1x4-acc5.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-2x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-3x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-4x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-4x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-wasmsimd-x86-splat-5x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc5.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-2x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-3x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-loadsplat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc5.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-2x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-3x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-arm-splat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc5.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-2x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-3x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-loadsplat-3x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc5.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-1x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-2x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-2x4-acc3.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-2x4.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-3x4-acc2.c",
    "src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-wasmsimd-x86-splat-3x4.c",
    "src/f32-f16-vcvt/gen/f32-f16-vcvt-wasmsimd-u8.c",
    "src/f32-f16-vcvt/gen/f32-f16-vcvt-wasmsimd-u16.c",
    "src/f32-f16-vcvt/gen/f32-f16-vcvt-wasmsimd-u32.c",
    "src/f32-gemm/gen/f32-gemm-1x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-1x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemm/gen/f32-gemm-1x8s4-minmax-wasmsimd-x86.c",
    "src/f32-gemm/gen/f32-gemm-1x8s4-relu-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-1x8s4-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-3x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-3x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemm/gen/f32-gemm-3x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-3x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemm/gen/f32-gemm-3x8-relu-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-3x8-relu-wasmsimd-splat.c",
    "src/f32-gemm/gen/f32-gemm-3x8-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-3x8-wasmsimd-splat.c",
    "src/f32-gemm/gen/f32-gemm-3x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemm/gen/f32-gemm-3x8s4-minmax-wasmsimd-x86.c",
    "src/f32-gemm/gen/f32-gemm-3x8s4-relu-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-3x8s4-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-4x2c4-relu-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-4x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-4x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemm/gen/f32-gemm-4x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemm/gen/f32-gemm-4x8s4-minmax-wasmsimd-x86.c",
    "src/f32-gemm/gen/f32-gemm-4x8s4-relu-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-4x8s4-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-5x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-5x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-5x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemm/gen/f32-gemm-5x8-relu-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-5x8-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-5x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemm/gen/f32-gemm-5x8s4-minmax-wasmsimd-x86.c",
    "src/f32-gemm/gen/f32-gemm-5x8s4-relu-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-5x8s4-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-6x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-6x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemm/gen/f32-gemm-6x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-6x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemm/gen/f32-gemm-6x8-relu-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-6x8-relu-wasmsimd-splat.c",
    "src/f32-gemm/gen/f32-gemm-6x8-wasmsimd-loadsplat.c",
    "src/f32-gemm/gen/f32-gemm-6x8-wasmsimd-splat.c",
    "src/f32-gemm/gen/f32-gemm-6x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemm/gen/f32-gemm-6x8s4-minmax-wasmsimd-x86.c",
    "src/f32-gemm/gen/f32-gemm-6x8s4-relu-wasmsimd.c",
    "src/f32-gemm/gen/f32-gemm-6x8s4-wasmsimd.c",
    "src/f32-gemminc/gen/f32-gemminc-1x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-1x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-1x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-1x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-1x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemminc/gen/f32-gemminc-1x8s4-minmax-wasmsimd-x86.c",
    "src/f32-gemminc/gen/f32-gemminc-3x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-3x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-3x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-3x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-3x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemminc/gen/f32-gemminc-3x8s4-minmax-wasmsimd-x86.c",
    "src/f32-gemminc/gen/f32-gemminc-4x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-4x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-4x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-4x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-4x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemminc/gen/f32-gemminc-4x8s4-minmax-wasmsimd-x86.c",
    "src/f32-gemminc/gen/f32-gemminc-5x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-5x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-5x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-5x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-5x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemminc/gen/f32-gemminc-5x8s4-minmax-wasmsimd-x86.c",
    "src/f32-gemminc/gen/f32-gemminc-6x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-6x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-6x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-gemminc/gen/f32-gemminc-6x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-gemminc/gen/f32-gemminc-6x8s4-minmax-wasmsimd-arm.c",
    "src/f32-gemminc/gen/f32-gemminc-6x8s4-minmax-wasmsimd-x86.c",
    "src/f32-ibilinear-chw/gen/f32-ibilinear-chw-wasmsimd-p4.c",
    "src/f32-ibilinear/gen/f32-ibilinear-wasmsimd-c4.c",
    "src/f32-igemm/gen/f32-igemm-1x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-1x8s4-minmax-wasmsimd-arm.c",
    "src/f32-igemm/gen/f32-igemm-1x8s4-minmax-wasmsimd-x86.c",
    "src/f32-igemm/gen/f32-igemm-1x8s4-relu-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-1x8s4-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-3x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-3x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-igemm/gen/f32-igemm-3x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-3x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-igemm/gen/f32-igemm-3x8-relu-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-3x8-relu-wasmsimd-splat.c",
    "src/f32-igemm/gen/f32-igemm-3x8-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-3x8-wasmsimd-splat.c",
    "src/f32-igemm/gen/f32-igemm-3x8s4-minmax-wasmsimd-arm.c",
    "src/f32-igemm/gen/f32-igemm-3x8s4-minmax-wasmsimd-x86.c",
    "src/f32-igemm/gen/f32-igemm-3x8s4-relu-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-3x8s4-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-4x2c4-relu-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-4x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-4x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-igemm/gen/f32-igemm-4x8s4-minmax-wasmsimd-arm.c",
    "src/f32-igemm/gen/f32-igemm-4x8s4-minmax-wasmsimd-x86.c",
    "src/f32-igemm/gen/f32-igemm-4x8s4-relu-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-4x8s4-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-5x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-5x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-5x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-igemm/gen/f32-igemm-5x8-relu-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-5x8-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-5x8s4-minmax-wasmsimd-arm.c",
    "src/f32-igemm/gen/f32-igemm-5x8s4-minmax-wasmsimd-x86.c",
    "src/f32-igemm/gen/f32-igemm-5x8s4-relu-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-5x8s4-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-6x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-6x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-igemm/gen/f32-igemm-6x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-6x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-igemm/gen/f32-igemm-6x8-relu-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-6x8-relu-wasmsimd-splat.c",
    "src/f32-igemm/gen/f32-igemm-6x8-wasmsimd-loadsplat.c",
    "src/f32-igemm/gen/f32-igemm-6x8-wasmsimd-splat.c",
    "src/f32-igemm/gen/f32-igemm-6x8s4-minmax-wasmsimd-arm.c",
    "src/f32-igemm/gen/f32-igemm-6x8s4-minmax-wasmsimd-x86.c",
    "src/f32-igemm/gen/f32-igemm-6x8s4-relu-wasmsimd.c",
    "src/f32-igemm/gen/f32-igemm-6x8s4-wasmsimd.c",
    "src/f32-ppmm/gen/f32-ppmm-4x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-ppmm/gen/f32-ppmm-4x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8-relu-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8s4-minmax-wasmsimd-arm.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8s4-minmax-wasmsimd-x86.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8s4-relu-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8s4-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8-relu-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8-relu-wasmsimd-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8-wasmsimd-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8s4-minmax-wasmsimd-arm.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8s4-minmax-wasmsimd-x86.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8s4-relu-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x8s4-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x2c4-minmax-wasmsimd-arm.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x2c4-minmax-wasmsimd-x86.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x2c4-relu-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x2c4-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8-relu-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8s4-minmax-wasmsimd-arm.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8s4-minmax-wasmsimd-x86.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8s4-relu-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8s4-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8-relu-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8s4-minmax-wasmsimd-arm.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8s4-minmax-wasmsimd-x86.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8s4-relu-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8s4-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8-minmax-wasmsimd-arm-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8-minmax-wasmsimd-arm-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8-minmax-wasmsimd-x86-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8-minmax-wasmsimd-x86-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8-relu-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8-relu-wasmsimd-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8-wasmsimd-loadsplat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8-wasmsimd-splat.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8s4-minmax-wasmsimd-arm.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8s4-minmax-wasmsimd-x86.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8s4-relu-wasmsimd.c",
    "src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8s4-wasmsimd.c",
    "src/f32-qs8-vcvt/gen/f32-qs8-vcvt-wasmsimd-cvt-u8.c",
    "src/f32-qs8-vcvt/gen/f32-qs8-vcvt-wasmsimd-cvt-u16.c",
    "src/f32-qs8-vcvt/gen/f32-qs8-vcvt-wasmsimd-cvt-u24.c",
    "src/f32-qs8-vcvt/gen/f32-qs8-vcvt-wasmsimd-cvt-u32.c",
    "src/f32-qs8-vcvt/gen/f32-qs8-vcvt-wasmsimd-magic-u8.c",
    "src/f32-qs8-vcvt/gen/f32-qs8-vcvt-wasmsimd-magic-u16.c",
    "src/f32-qs8-vcvt/gen/f32-qs8-vcvt-wasmsimd-magic-u24.c",
    "src/f32-qu8-vcvt/gen/f32-qu8-vcvt-wasmsimd-cvt-u8.c",
    "src/f32-qu8-vcvt/gen/f32-qu8-vcvt-wasmsimd-cvt-u16.c",
    "src/f32-qu8-vcvt/gen/f32-qu8-vcvt-wasmsimd-cvt-u24.c",
    "src/f32-qu8-vcvt/gen/f32-qu8-vcvt-wasmsimd-cvt-u32.c",
    "src/f32-qu8-vcvt/gen/f32-qu8-vcvt-wasmsimd-magic-u8.c",
    "src/f32-qu8-vcvt/gen/f32-qu8-vcvt-wasmsimd-magic-u16.c",
    "src/f32-qu8-vcvt/gen/f32-qu8-vcvt-wasmsimd-magic-u24.c",
    "src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-wasmsimd-rr2-p5-u4.c",
    "src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-wasmsimd-rr2-p5-u8-acc2.c",
    "src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-wasmsimd-rr2-p5-u16-acc4.c",
    "src/f32-rdsum/gen/f32-rdsum-7p7x-minmax-wasmsimd-c32.c",
    "src/f32-rdsum/gen/f32-rdsum-7p7x-minmax-wasmsimd-c64.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-minmax-u4.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-minmax-u8-acc2.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-minmax-u12-acc3.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-minmax-u16-acc2.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-minmax-u16-acc4.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-pminmax-u4.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-pminmax-u8-acc2.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-pminmax-u12-acc3.c",
    "src/f32-rminmax/gen/f32-rmax-wasmsimd-pminmax-u16-acc2.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-minmax-u4.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-minmax-u8-acc2.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-minmax-u12-acc3.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-minmax-u16-acc2.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-minmax-u16-acc4.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-pminmax-u4.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-pminmax-u8-acc2.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-pminmax-u12-acc3.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-pminmax-u16-acc2.c",
    "src/f32-rminmax/gen/f32-rmin-wasmsimd-pminmax-u16-acc4.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-minmax-u4.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-minmax-u8-acc2.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-minmax-u12-acc3.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-minmax-u16-acc2.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-pminmax-u4.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-pminmax-u8-acc2.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-pminmax-u12-acc3.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-pminmax-u16-acc2.c",
    "src/f32-rminmax/gen/f32-rminmax-wasmsimd-pminmax-u16-acc4.c",
    "src/f32-rsum/gen/f32-rsum-wasmsimd-u4.c",
    "src/f32-rsum/gen/f32-rsum-wasmsimd-u8-acc2.c",
    "src/f32-rsum/gen/f32-rsum-wasmsimd-u12-acc3.c",
    "src/f32-rsum/gen/f32-rsum-wasmsimd-u16-acc2.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-arm-pipelined-x2.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-arm-pipelined.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-arm-x2.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-arm-x4.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-arm.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-x86-pipelined-x2.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-x86-pipelined.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-x86-x2.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-x86-x4.c",
    "src/f32-spmm/gen/f32-spmm-4x1-minmax-wasmsimd-x86.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-arm-pipelined-x2.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-arm-pipelined.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-arm-x2.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-arm-x4.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-arm.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-x86-pipelined-x2.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-x86-pipelined.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-x86-x2.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-x86-x4.c",
    "src/f32-spmm/gen/f32-spmm-8x1-minmax-wasmsimd-x86.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-arm-pipelined-x2.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-arm-pipelined.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-arm-x2.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-arm-x4.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-arm.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-x86-pipelined-x2.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-x86-pipelined.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-x86-x2.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-x86-x4.c",
    "src/f32-spmm/gen/f32-spmm-16x1-minmax-wasmsimd-x86.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-arm-pipelined-x2.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-arm-pipelined.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-arm-x2.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-arm-x4.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-x86-pipelined-x2.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-x86-pipelined.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-x86-x2.c",
    "src/f32-spmm/gen/f32-spmm-32x1-minmax-wasmsimd-x86-x4.c",
    "src/f32-vbinary/gen/f32-vadd-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vadd-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vaddc-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vaddc-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vdiv-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vdiv-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vdivc-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vdivc-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vmax-wasmsimd-arm-u4.c",
    "src/f32-vbinary/gen/f32-vmax-wasmsimd-arm-u8.c",
    "src/f32-vbinary/gen/f32-vmax-wasmsimd-x86-u4.c",
    "src/f32-vbinary/gen/f32-vmax-wasmsimd-x86-u8.c",
    "src/f32-vbinary/gen/f32-vmaxc-wasmsimd-arm-u4.c",
    "src/f32-vbinary/gen/f32-vmaxc-wasmsimd-arm-u8.c",
    "src/f32-vbinary/gen/f32-vmaxc-wasmsimd-x86-u4.c",
    "src/f32-vbinary/gen/f32-vmaxc-wasmsimd-x86-u8.c",
    "src/f32-vbinary/gen/f32-vmin-wasmsimd-arm-u4.c",
    "src/f32-vbinary/gen/f32-vmin-wasmsimd-arm-u8.c",
    "src/f32-vbinary/gen/f32-vmin-wasmsimd-x86-u4.c",
    "src/f32-vbinary/gen/f32-vmin-wasmsimd-x86-u8.c",
    "src/f32-vbinary/gen/f32-vminc-wasmsimd-arm-u4.c",
    "src/f32-vbinary/gen/f32-vminc-wasmsimd-arm-u8.c",
    "src/f32-vbinary/gen/f32-vminc-wasmsimd-x86-u4.c",
    "src/f32-vbinary/gen/f32-vminc-wasmsimd-x86-u8.c",
    "src/f32-vbinary/gen/f32-vmul-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vmul-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vmulc-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vmulc-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vprelu-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vprelu-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vpreluc-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vpreluc-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vrdivc-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vrdivc-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vrpreluc-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vrpreluc-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vrsubc-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vrsubc-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vsqrdiff-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vsqrdiff-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vsqrdiffc-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vsqrdiffc-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vsub-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vsub-wasmsimd-u8.c",
    "src/f32-vbinary/gen/f32-vsubc-wasmsimd-u4.c",
    "src/f32-vbinary/gen/f32-vsubc-wasmsimd-u8.c",
    "src/f32-vclamp/gen/f32-vclamp-wasmsimd-arm-u4.c",
    "src/f32-vclamp/gen/f32-vclamp-wasmsimd-x86-u4.c",
    "src/f32-vcmul/gen/f32-vcmul-wasmsimd-u4.c",
    "src/f32-vcmul/gen/f32-vcmul-wasmsimd-u12.c",
    "src/f32-vcmul/gen/f32-vcmul-wasmsimd-u16.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-lut16-p3-u4.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-lut16-p3-u8.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-lut16-p3-u12.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-lut16-p3-u16.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-lut16-p3-u20.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-lut16-p3-u24.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-p6-u4.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-p6-u8.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-p6-u12.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-p6-u16.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-arm-rr2-p6-u24.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-lut16-p3-u4.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-lut16-p3-u8.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-lut16-p3-u12.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-lut16-p3-u16.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-lut16-p3-u20.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-lut16-p3-u24.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-p6-u4.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-p6-u8.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-p6-u12.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-p6-u16.c",
    "src/f32-velu/gen/f32-velu-wasmsimd-x86-rr2-p6-u24.c",
    "src/f32-vhswish/gen/f32-vhswish-wasmsimd-u4.c",
    "src/f32-vhswish/gen/f32-vhswish-wasmsimd-u8.c",
    "src/f32-vlrelu/gen/f32-vlrelu-wasmsimd-iminmax-u4.c",
    "src/f32-vlrelu/gen/f32-vlrelu-wasmsimd-laneselect-u4.c",
    "src/f32-vmulcaddc/gen/f32-vmulcaddc-c8-minmax-wasmsimd-arm-2x.c",
    "src/f32-vmulcaddc/gen/f32-vmulcaddc-c8-minmax-wasmsimd-x86-2x.c",
    "src/f32-vrelu/gen/f32-vrelu-wasmsimd-u4.c",
    "src/f32-vrelu/gen/f32-vrelu-wasmsimd-u8.c",
    "src/f32-vrnd/gen/f32-vrndd-wasmsimd-u4.c",
    "src/f32-vrnd/gen/f32-vrndne-wasmsimd-u4.c",
    "src/f32-vrnd/gen/f32-vrndu-wasmsimd-u4.c",
    "src/f32-vrnd/gen/f32-vrndz-wasmsimd-u4.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-lut64-p2-div-u4.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-lut64-p2-div-u8.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-lut64-p2-div-u12.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-lut64-p2-div-u16.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-lut64-p2-div-u20.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-lut64-p2-div-u24.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-p5-div-u4.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-p5-div-u8.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-p5-div-u12.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-p5-div-u20.c",
    "src/f32-vsigmoid/gen/f32-vsigmoid-wasmsimd-rr2-p5-div-u24.c",
    "src/f32-vsqrt/gen/f32-vsqrt-wasmsimd-sqrt-u4.c",
    "src/f32-vsqrt/gen/f32-vsqrt-wasmsimd-sqrt-u16.c",
    "src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-2x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-3x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x4c2-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x4c2-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x4c2s4-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x4c8-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-2x4c2-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-2x4c2-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-2x4c2s4-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-2x4c2s4-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-2x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-2x4c8-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-3x4c2-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-3x4c2-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-3x4c2s4-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-3x4c2s4-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-3x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-3x4c8-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x4c2-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x4c2-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x4c2s4-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x4c8-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x4c2-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x4c2-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x4c2s4-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x4c8-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-2x4c2-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-2x4c2-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-2x4c2s4-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-2x4c2s4-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-2x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-2x4c8-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-3x4c2-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-3x4c2-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-3x4c2s4-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-3x4c2s4-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-3x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-3x4c8-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4c2-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4c2-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4c2s4-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4c8-minmax-wasmsimd-dot16x2-ld64.c",
    "src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4c8-minmax-wasmsimd-dot16x2-ld128.c",
    "src/qs8-dwconv/gen/qs8-dwconv-5f5m5l8c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-5f5m5l8c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-5f5m5l16c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-5f5m5l16c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-6f6m7l8c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-6f6m7l8c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-6f6m7l16c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-6f6m7l16c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-8f8m9l8c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-8f8m9l8c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-8f8m9l16c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-8f8m9l16c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-9p8c-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-9p8c-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-9p16c-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-25p8c-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-25p8c-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-dwconv/gen/qs8-dwconv-25p16c-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-f32-vcvt/gen/qs8-f32-vcvt-wasmsimd-u8.c",
    "src/qs8-f32-vcvt/gen/qs8-f32-vcvt-wasmsimd-u16.c",
    "src/qs8-f32-vcvt/gen/qs8-f32-vcvt-wasmsimd-u24.c",
    "src/qs8-gavgpool/gen/qs8-gavgpool-7p7x-minmax-fp32-wasmsimd-c8.c",
    "src/qs8-gavgpool/gen/qs8-gavgpool-7p7x-minmax-fp32-wasmsimd-c24.c",
    "src/qs8-gavgpool/gen/qs8-gavgpool-7p7x-minmax-fp32-wasmsimd-c32.c",
    "src/qs8-gavgpool/gen/qs8-gavgpool-7x-minmax-fp32-wasmsimd-c8.c",
    "src/qs8-gavgpool/gen/qs8-gavgpool-7x-minmax-fp32-wasmsimd-c24.c",
    "src/qs8-gavgpool/gen/qs8-gavgpool-7x-minmax-fp32-wasmsimd-c32.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-5f5m5l8c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-5f5m5l8c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-5f5m5l16c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-5f5m5l16c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-6f6m7l8c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-6f6m7l8c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-6f6m7l16c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-6f6m7l16c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-8f8m9l8c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-8f8m9l8c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-8f8m9l16c8s8r-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-8f8m9l16c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p8c-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p8c-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p16c-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p8c-minmax-fp32-wasmsimd-mul16-add16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p8c-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p16c-minmax-fp32-wasmsimd-mul16.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qs8-rdsum/gen/qs8-rdsum-7p7x-wasmsimd-c16.c",
    "src/qs8-rdsum/gen/qs8-rdsum-7p7x-wasmsimd-c64.c",
    "src/qs8-requantization/qs8-requantization-fp32-wasmsimd.c",
    "src/qs8-requantization/qs8-requantization-gemmlowp-wasmsimd.c",
    "src/qs8-rsum/gen/qs8-rsum-wasmsimd-u8.c",
    "src/qs8-rsum/gen/qs8-rsum-wasmsimd-u16-acc2.c",
    "src/qs8-rsum/gen/qs8-rsum-wasmsimd-u32-acc2.c",
    "src/qs8-vadd/gen/qs8-vadd-minmax-wasmsimd-u8.c",
    "src/qs8-vadd/gen/qs8-vadd-minmax-wasmsimd-u16.c",
    "src/qs8-vadd/gen/qs8-vadd-minmax-wasmsimd-u24.c",
    "src/qs8-vaddc/gen/qs8-vaddc-minmax-wasmsimd-u8.c",
    "src/qs8-vaddc/gen/qs8-vaddc-minmax-wasmsimd-u16.c",
    "src/qs8-vaddc/gen/qs8-vaddc-minmax-wasmsimd-u24.c",
    "src/qs8-vcvt/gen/qs8-vcvt-wasmsimd-u8.c",
    "src/qs8-vcvt/gen/qs8-vcvt-wasmsimd-u32.c",
    "src/qs8-vhswish/gen/qs8-vhswish-wasmsimd-u8.c",
    "src/qs8-vhswish/gen/qs8-vhswish-wasmsimd-u16.c",
    "src/qs8-vhswish/gen/qs8-vhswish-wasmsimd-u32.c",
    "src/qs8-vlrelu/gen/qs8-vlrelu-wasmsimd-arm-u16.c",
    "src/qs8-vlrelu/gen/qs8-vlrelu-wasmsimd-x86-u8.c",
    "src/qs8-vlrelu/gen/qs8-vlrelu-wasmsimd-x86-u32.c",
    "src/qs8-vmul/gen/qs8-vmul-minmax-fp32-wasmsimd-mul32-ld64-u16.c",
    "src/qs8-vmulc/gen/qs8-vmulc-minmax-fp32-wasmsimd-mul32-ld64-u16.c",
    "src/qs16-qs8-vcvt/gen/qs16-qs8-vcvt-wasmsimd-u8.c",
    "src/qs16-qs8-vcvt/gen/qs16-qs8-vcvt-wasmsimd-u32.c",
    "src/qu8-dwconv/gen/qu8-dwconv-5f5m5l8c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-dwconv/gen/qu8-dwconv-5f5m5l16c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-dwconv/gen/qu8-dwconv-6f6m7l8c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-dwconv/gen/qu8-dwconv-6f6m7l16c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-dwconv/gen/qu8-dwconv-8f8m9l8c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-dwconv/gen/qu8-dwconv-8f8m9l16c8s8r-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-dwconv/gen/qu8-dwconv-9p16c-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-dwconv/gen/qu8-dwconv-25p16c-minmax-fp32-wasmsimd-mul16.c",
    "src/qu8-f32-vcvt/gen/qu8-f32-vcvt-wasmsimd-u8.c",
    "src/qu8-f32-vcvt/gen/qu8-f32-vcvt-wasmsimd-u16.c",
    "src/qu8-f32-vcvt/gen/qu8-f32-vcvt-wasmsimd-u24.c",
    "src/qu8-gavgpool/gen/qu8-gavgpool-7p7x-minmax-fp32-wasmsimd-c8.c",
    "src/qu8-gavgpool/gen/qu8-gavgpool-7p7x-minmax-fp32-wasmsimd-c24.c",
    "src/qu8-gavgpool/gen/qu8-gavgpool-7p7x-minmax-fp32-wasmsimd-c32.c",
    "src/qu8-gavgpool/gen/qu8-gavgpool-7x-minmax-fp32-wasmsimd-c8.c",
    "src/qu8-gavgpool/gen/qu8-gavgpool-7x-minmax-fp32-wasmsimd-c24.c",
    "src/qu8-gavgpool/gen/qu8-gavgpool-7x-minmax-fp32-wasmsimd-c32.c",
    "src/qu8-gemm/gen/qu8-gemm-1x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-1x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-1x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-1x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-1x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-2x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-2x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-2x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-2x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-2x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-2x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-3x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-3x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-3x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-3x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-3x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-3x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-4x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-4x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-gemm/gen/qu8-gemm-4x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-4x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-gemm/gen/qu8-gemm-4x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-1x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-1x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-1x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-1x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-1x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-2x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-2x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-2x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-2x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-2x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-2x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-3x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-3x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-3x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-3x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-3x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-3x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-4x4c2-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-4x4c2-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-igemm/gen/qu8-igemm-4x4c2s4-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-4x4c8-minmax-fp32-wasmsimd-dot16x2-ld64.c",
    "src/qu8-igemm/gen/qu8-igemm-4x4c8-minmax-fp32-wasmsimd-dot16x2-ld128.c",
    "src/qu8-rdsum/gen/qu8-rdsum-7p7x-wasmsimd-c16.c",
    "src/qu8-rdsum/gen/qu8-rdsum-7p7x-wasmsimd-c64.c",
    "src/qu8-requantization/qu8-requantization-fp32-wasmsimd.c",
    "src/qu8-requantization/qu8-requantization-gemmlowp-wasmsimd.c",
    "src/qu8-rsum/gen/qu8-rsum-wasmsimd-u8.c",
    "src/qu8-rsum/gen/qu8-rsum-wasmsimd-u16-acc2.c",
    "src/qu8-rsum/gen/qu8-rsum-wasmsimd-u32-acc2.c",
    "src/qu8-vadd/gen/qu8-vadd-minmax-wasmsimd-u8.c",
    "src/qu8-vadd/gen/qu8-vadd-minmax-wasmsimd-u16.c",
    "src/qu8-vaddc/gen/qu8-vaddc-minmax-wasmsimd-u8.c",
    "src/qu8-vaddc/gen/qu8-vaddc-minmax-wasmsimd-u16.c",
    "src/qu8-vcvt/gen/qu8-vcvt-wasmsimd-u8.c",
    "src/qu8-vcvt/gen/qu8-vcvt-wasmsimd-u32.c",
    "src/qu8-vhswish/gen/qu8-vhswish-wasmsimd-u8.c",
    "src/qu8-vhswish/gen/qu8-vhswish-wasmsimd-u16.c",
    "src/qu8-vhswish/gen/qu8-vhswish-wasmsimd-u32.c",
    "src/qu8-vlrelu/gen/qu8-vlrelu-wasmsimd-arm-u16.c",
    "src/qu8-vlrelu/gen/qu8-vlrelu-wasmsimd-x86-u8.c",
    "src/qu8-vlrelu/gen/qu8-vlrelu-wasmsimd-x86-u32.c",
    "src/qu8-vmul/gen/qu8-vmul-minmax-fp32-wasmsimd-mul32-ld64-u16.c",
    "src/qu8-vmulc/gen/qu8-vmulc-minmax-fp32-wasmsimd-mul32-ld64-u16.c",
    "src/s8-ibilinear/gen/s8-ibilinear-wasmsimd-dot16x2-c16.c",
    "src/s8-ibilinear/gen/s8-ibilinear-wasmsimd-mul32-c8.c",
    "src/s8-ibilinear/gen/s8-ibilinear-wasmsimd-mul32-c16.c",
    "src/u8-ibilinear/gen/u8-ibilinear-wasmsimd-dot16x2-c16.c",
    "src/u8-ibilinear/gen/u8-ibilinear-wasmsimd-mul32-c8.c",
    "src/u8-ibilinear/gen/u8-ibilinear-wasmsimd-mul32-c16.c",
    "src/x8-lut/gen/x8-lut-wasmsimd-u16.c",
    "src/x8-lut/gen/x8-lut-wasmsimd-u48.c",
    "src/x8-lut/gen/x8-lut-wasmsimd-u64.c",
    "src/x8-transposec/gen/x8-transposec-16x16-reuse-switch-wasmsimd.c",
    "src/x16-transposec/gen/x16-transposec-8x8-multi-mov-wasmsimd.c",
    "src/x16-transposec/gen/x16-transposec-8x8-multi-switch-wasmsimd.c",
    "src/x16-transposec/gen/x16-transposec-8x8-reuse-multi-wasmsimd.c",
    "src/x16-transposec/gen/x16-transposec-8x8-reuse-switch-wasmsimd.c",
    "src/x32-packw/gen/x32-packw-x8s4-gemm-goi-wasmsimd-u4.c",
    "src/x32-packx/x32-packx-4x-wasmsimd.c",
    "src/x32-transposec/gen/x32-transposec-4x4-multi-mov-wasmsimd.c",
    "src/x32-transposec/gen/x32-transposec-4x4-multi-multi-wasmsimd.c",
    "src/x32-transposec/gen/x32-transposec-4x4-multi-switch-wasmsimd.c",
    "src/x32-transposec/gen/x32-transposec-4x4-reuse-multi-wasmsimd.c",
    "src/x32-transposec/gen/x32-transposec-4x4-reuse-switch-wasmsimd.c",
]

ALL_WASMSIMD_MICROKERNEL_SRCS = PROD_WASMSIMD_MICROKERNEL_SRCS + NON_PROD_WASMSIMD_MICROKERNEL_SRCS
