
---------- Begin Simulation Statistics ----------
final_tick                               546375689000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 266352                       # Simulator instruction rate (inst/s)
host_mem_usage                                 643568                       # Number of bytes of host memory used
host_op_rate                                   266792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3546.05                       # Real time elapsed on the host
host_tick_rate                              161177420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   942525265                       # Number of instructions simulated
sim_ops                                     944085022                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.576379                       # Number of seconds simulated
sim_ticks                                566378689000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 150084447                       # number of cc regfile reads
system.cpu.cc_regfile_writes                150086252                       # number of cc regfile writes
system.cpu.committedInsts                   952525265                       # Number of Instructions Simulated
system.cpu.committedOps                     954085022                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.605106                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.605106                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           29908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1305316                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                151355812                       # Number of branches executed
system.cpu.iew.exec_nop                         25974                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.701870                       # Inst execution rate
system.cpu.iew.exec_refs                    503952795                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  125292826                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6763202                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             391620403                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                103                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2926                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            130479909                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1013575403                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             378659969                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1655600                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             980921371                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 101474                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4094340                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1322987                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               5814702                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          18090                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       442306                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         863010                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 816522130                       # num instructions consuming a value
system.cpu.iew.wb_count                     978864290                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.785760                       # average fanout of values written-back
system.cpu.iew.wb_producers                 641590166                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.698301                       # insts written-back per cycle
system.cpu.iew.wb_sent                      980069017                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1143545901                       # number of integer regfile reads
system.cpu.int_regfile_writes               730702217                       # number of integer regfile writes
system.cpu.ipc                               1.652603                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.652603                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             468848946     47.72%     47.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  136      0.00%     47.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1409811      0.14%     47.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     47.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     47.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt             4232126      0.43%     48.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1410298      0.14%     48.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc            1410823      0.14%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   11      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    8      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    8      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3699      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     48.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            379861217     38.66%     87.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           125399883     12.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              982576971                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   657918521                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.669585                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1799579      0.27%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              403177398     61.28%     61.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite             252941544     38.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1630906382                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         3185395586                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    970536427                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1062339720                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1013549326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 982576971                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 103                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        59464406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3897829                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             41                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     54998685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     576348782                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.704830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.814775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            34870815      6.05%      6.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           196861884     34.16%     40.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           248133162     43.05%     83.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            96482921     16.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       576348782                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.704742                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                9589108                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           17923488                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      8327863                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          10692197                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads         198521472                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         32280343                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            391620403                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           130479909                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              3216320063                       # number of misc regfile reads
system.cpu.misc_regfile_writes                5639431                       # number of misc regfile writes
system.cpu.numCycles                        576378690                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  6912669                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 5646673                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2446                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               155284857                       # Number of BP lookups
system.cpu.branchPred.condPredicted          51411406                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1305622                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             83138736                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                83137347                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.998329                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                33028930                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4170                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               3901                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              269                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          119                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        59465714                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1304971                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    568262847                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.678996                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.962129                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       156150122     27.48%     27.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       168468602     29.65%     57.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       144445933     25.42%     82.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        56655085      9.97%     92.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           28778      0.01%     92.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          833272      0.15%     92.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4437169      0.78%     93.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2070336      0.36%     93.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        35173550      6.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    568262847                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            952551204                       # Number of instructions committed
system.cpu.commit.opsCommitted              954110961                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   493325614                       # Number of memory references committed
system.cpu.commit.loads                     370271075                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                  144011441                       # Number of branches committed
system.cpu.commit.vector                      8323121                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   868433518                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              30586493                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    452323204     47.41%     47.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           95      0.00%     47.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv      1409809      0.15%     47.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            1      0.00%     47.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            1      0.00%     47.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt      4229420      0.44%     48.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult      1409806      0.15%     48.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     48.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc      1409809      0.15%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           11      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            8      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            8      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3172      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     48.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    370271075     38.81%     87.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    123054539     12.90%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    954110961                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      35173550                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    354771922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        354771922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    354771932                       # number of overall hits
system.cpu.dcache.overall_hits::total       354771932                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2002                       # number of overall misses
system.cpu.dcache.overall_misses::total          2002                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    111508929                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    111508929                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    111508929                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    111508929                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    354773921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    354773921                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    354773934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    354773934                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55782.355678                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55782.355678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55698.765734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55698.765734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1661                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.948980                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           73                       # number of writebacks
system.cpu.dcache.writebacks::total                73                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1426                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1426                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     35039496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     35039496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     35229996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     35229996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61150.952880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61150.952880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61163.187500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61163.187500                       # average overall mshr miss latency
system.cpu.dcache.replacements                    160                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231715867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       231715867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22880000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22880000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231716266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    231716266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57343.358396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57343.358396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        59806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        59806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    123056055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      123056055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     88318932                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88318932                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    123057646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    123057646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55511.585167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55511.585167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19796499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19796499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63046.175159                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63046.175159                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           13                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           13                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       190500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       190500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.230769                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.230769                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        63500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        63500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            9                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            9                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       309997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       309997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            9                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            9                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34444.111111                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34444.111111                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            9                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            9                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       291497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       291497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32388.555556                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32388.555556                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           76                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       151000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       151000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           80                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           80                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        37750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        37750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        76500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        76500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.025000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        38250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           405.945097                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           354772636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               578                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          613793.487889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            138500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   405.945097                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.792862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.792862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         709548706                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        709548706                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                119155503                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              53978653                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 378364489                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              23527150                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1322987                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             82780333                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   668                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             1022276568                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1522                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          150862864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     1024752046                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   155284857                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          116170178                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     424162280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2647276                       # Number of cycles fetch has spent squashing
system.cpu.fetch.cacheLines                 150348507                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                134933                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          576348782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.780883                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.311090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                161741253     28.06%     28.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 87115467     15.12%     43.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 43181976      7.49%     50.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                284310086     49.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            576348782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.269415                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.777915                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    150347243                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        150347243                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    150347243                       # number of overall hits
system.cpu.icache.overall_hits::total       150347243                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1264                       # number of overall misses
system.cpu.icache.overall_misses::total          1264                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74084000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74084000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74084000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74084000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    150348507                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    150348507                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    150348507                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    150348507                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58610.759494                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58610.759494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58610.759494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58610.759494                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          627                       # number of writebacks
system.cpu.icache.writebacks::total               627                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          183                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          183                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          183                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          183                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1081                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1081                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1081                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1081                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63382500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63382500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63382500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63382500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58633.209991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58633.209991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58633.209991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58633.209991                       # average overall mshr miss latency
system.cpu.icache.replacements                    627                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    150347243                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       150347243                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1264                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74084000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74084000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    150348507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    150348507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58610.759494                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58610.759494                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          183                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          183                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1081                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1081                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63382500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63382500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58633.209991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58633.209991                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           440.965907                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           150348323                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1080                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          139211.410185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             63500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   440.965907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.861262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         300698094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        300698094                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                   146927212                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                21349328                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                69383                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               18090                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                7425370                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                16364                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     84                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 576378689000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1322987                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                132772325                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                13896081                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5138                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 386497176                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              41855075                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             1019714987                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6504604                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               26562177                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 230239                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           933551075                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1385448560                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               1192357196                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  7914390                       # Number of vector rename lookups
system.cpu.rename.committedMaps             871330924                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 62220151                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     300                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 109                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  55965104                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1546665764                       # The number of ROB reads
system.cpu.rob.writes                      2035240414                       # The number of ROB writes
system.cpu.thread_0.numInsts                952525265                       # Number of Instructions committed
system.cpu.thread_0.numOps                  954085022                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   31                       # number of demand (read+write) hits
system.l2.demand_hits::total                      140                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 109                       # number of overall hits
system.l2.overall_hits::.cpu.data                  31                       # number of overall hits
system.l2.overall_hits::total                     140                       # number of overall hits
system.l2.demand_misses::.cpu.inst                972                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                538                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1510                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               972                       # number of overall misses
system.l2.overall_misses::.cpu.data               538                       # number of overall misses
system.l2.overall_misses::total                  1510                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     33262000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92789500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59527500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     33262000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92789500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              569                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1650                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             569                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1650                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.899167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.945518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.915152                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.899167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.945518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.915152                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 61242.283951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 61825.278810                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        61450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 61242.283951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 61825.278810                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        61450                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1510                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1510                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49817500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     27882000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     77699500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49817500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     27882000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     77699500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.899167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.945518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.915152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.899167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.945518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.915152                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 51252.572016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 51825.278810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51456.622517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 51252.572016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 51825.278810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51456.622517                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           73                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               73                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           73                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           73                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          627                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              627                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          627                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 307                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     18935500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18935500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.977707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 61679.153094                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61679.153094                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     15865500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15865500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.977707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 51679.153094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51679.153094                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59527500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59527500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.899167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 61242.283951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61242.283951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49817500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49817500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.899167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 51252.572016                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51252.572016                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     14326500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14326500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.905882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.905882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 62019.480519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 62019.480519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12016500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12016500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.905882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.905882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 52019.480519                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 52019.480519                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               9                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       176000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       176000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19555.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19555.555556                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1386.790316                       # Cycle average of tags in use
system.l2.tags.total_refs                        2435                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1511                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.611516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     53000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.998660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       863.897089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       520.894567                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.021161                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1387                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.023056                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11291                       # Number of tag accesses
system.l2.tags.data_accesses                    11291                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1202                       # Transaction distribution
system.membus.trans_dist::ReadExReq               307                       # Transaction distribution
system.membus.trans_dist::ReadExResp              307                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1203                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             9                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.physmem.port         3028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.physmem.port        96576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   96576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1733                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             2564080                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7545000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.physmem.bytes_read::.cpu.inst            62208                       # Number of bytes read from this memory
system.physmem.bytes_read::.cpu.data            34432                       # Number of bytes read from this memory
system.physmem.bytes_read::total                96640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::.cpu.inst        62208                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           62208                       # Number of instructions bytes read from this memory
system.physmem.num_reads::.cpu.inst               972                       # Number of read requests responded to by this memory
system.physmem.num_reads::.cpu.data               538                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1510                       # Number of read requests responded to by this memory
system.physmem.bw_read::.cpu.inst              107929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::.cpu.data               59739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  167668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::.cpu.inst         107929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             107929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::.cpu.inst             107929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::.cpu.data              59739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 167668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           73                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          627                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             314                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1081                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          255                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            9                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            9                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2788                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1316                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  4104                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       109248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        41088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 150336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1659                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001206                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1657     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1659                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 576378689000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            1923000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1620000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            858000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
