Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jul 18 22:32:35 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_drc -file sseg_mux_drc_routed.rpt -pb sseg_mux_drc_routed.pb -rpx sseg_mux_drc_routed.rpx
| Design       : sseg_mux
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 1          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net serialSeven_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin serialSeven_reg[3]_i_2/O, cell serialSeven_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


