/* Generated by Yosys 0.8+     369 (git sha1 ea0e0722, clang 10.0.1 -fPIC -Os) */

(* \nmigen.hierarchy  = "top.integration_1.normalize.anonymous" *)
(* generator = "nMigen" *)
module anonymous(val_in, val_in_mns, end_in, rst, clk, val_out, ssss, valid_o, end_out, valid);
  wire \$1 ;
  wire [13:0] \$11 ;
  wire [13:0] \$12 ;
  wire [13:0] \$14 ;
  wire [13:0] \$15 ;
  wire [13:0] \$17 ;
  wire [13:0] \$18 ;
  wire \$20 ;
  wire \$22 ;
  wire [13:0] \$24 ;
  wire [13:0] \$25 ;
  wire [13:0] \$27 ;
  wire [13:0] \$28 ;
  wire \$3 ;
  wire [13:0] \$30 ;
  wire [13:0] \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire [13:0] \$39 ;
  wire [13:0] \$40 ;
  wire [13:0] \$42 ;
  wire [13:0] \$43 ;
  wire [13:0] \$45 ;
  wire [13:0] \$46 ;
  wire \$48 ;
  wire \$5 ;
  wire \$50 ;
  wire [13:0] \$52 ;
  wire [13:0] \$53 ;
  wire [13:0] \$55 ;
  wire [13:0] \$56 ;
  wire [13:0] \$58 ;
  wire [13:0] \$59 ;
  wire \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire \$69 ;
  wire \$7 ;
  wire \$71 ;
  wire \$73 ;
  wire \$75 ;
  wire \$77 ;
  wire \$79 ;
  wire \$81 ;
  wire \$83 ;
  wire \$9 ;
  (* src = "normalize.py:133" *)
  reg \$next\end_out ;
  (* src = "normalize.py:126" *)
  reg [4:0] \$next\ssss ;
  (* src = "normalize.py:124" *)
  reg [11:0] \$next\val_out ;
  (* src = "normalize.py:129" *)
  reg \$next\valid_o ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "normalize.py:132" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "normalize.py:133" *)
  output end_out;
  reg end_out = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* init = 5'h00 *)
  (* src = "normalize.py:126" *)
  output [4:0] ssss;
  reg [4:0] ssss = 5'h00;
  (* src = "normalize.py:119" *)
  input [12:0] val_in;
  (* src = "normalize.py:121" *)
  input [12:0] val_in_mns;
  (* init = 12'h000 *)
  (* src = "normalize.py:124" *)
  output [11:0] val_out;
  reg [11:0] val_out = 12'h000;
  (* src = "normalize.py:128" *)
  input valid;
  (* init = 1'h0 *)
  (* src = "normalize.py:129" *)
  output valid_o;
  reg valid_o = 1'h0;
  assign \$9  = val_in_mns[12:1] == (* src = "normalize.py:65" *) 12'hfff;
  assign \$12  = val_in + (* src = "normalize.py:67" *) 1'h1;
  assign \$15  = val_in + (* src = "normalize.py:72" *) 2'h3;
  assign \$18  = val_in + (* src = "normalize.py:58" *) 3'h7;
  assign \$1  = val_in[12] == (* src = "normalize.py:156" *) 1'h1;
  assign \$20  = val_in_mns[12:5] == (* src = "normalize.py:81" *) 8'hff;
  assign \$22  = val_in_mns[12:4] == (* src = "normalize.py:65" *) 9'h1ff;
  assign \$25  = val_in + (* src = "normalize.py:67" *) 4'hf;
  assign \$28  = val_in + (* src = "normalize.py:72" *) 5'h1f;
  assign \$31  = val_in + (* src = "normalize.py:58" *) 6'h3f;
  assign \$33  = val_in_mns[12:9] == (* src = "normalize.py:81" *) 4'hf;
  assign \$35  = val_in_mns[12:8] == (* src = "normalize.py:81" *) 5'h1f;
  assign \$37  = val_in_mns[12:7] == (* src = "normalize.py:65" *) 6'h3f;
  assign \$3  = val_in_mns[12:6] == (* src = "normalize.py:81" *) 7'h7f;
  assign \$40  = val_in + (* src = "normalize.py:67" *) 7'h7f;
  assign \$43  = val_in + (* src = "normalize.py:72" *) 8'hff;
  assign \$46  = val_in + (* src = "normalize.py:58" *) 9'h1ff;
  assign \$48  = val_in_mns[12:11] == (* src = "normalize.py:81" *) 2'h3;
  assign \$50  = val_in_mns[12:10] == (* src = "normalize.py:65" *) 3'h7;
  assign \$53  = val_in + (* src = "normalize.py:67" *) 10'h3ff;
  assign \$56  = val_in + (* src = "normalize.py:72" *) 11'h7ff;
  assign \$5  = val_in_mns[12:3] == (* src = "normalize.py:81" *) 10'h3ff;
  assign \$59  = val_in + (* src = "normalize.py:58" *) 12'hfff;
  assign \$61  = val_in[12] == (* src = "normalize.py:156" *) 1'h1;
  assign \$63  = val_in_mns[12:6] == (* src = "normalize.py:81" *) 7'h7f;
  assign \$65  = val_in_mns[12:3] == (* src = "normalize.py:81" *) 10'h3ff;
  assign \$67  = val_in_mns[12:2] == (* src = "normalize.py:81" *) 11'h7ff;
  assign \$69  = val_in_mns[12:1] == (* src = "normalize.py:65" *) 12'hfff;
  assign \$71  = val_in_mns[12:5] == (* src = "normalize.py:81" *) 8'hff;
  assign \$73  = val_in_mns[12:4] == (* src = "normalize.py:65" *) 9'h1ff;
  assign \$75  = val_in_mns[12:9] == (* src = "normalize.py:81" *) 4'hf;
  assign \$77  = val_in_mns[12:8] == (* src = "normalize.py:81" *) 5'h1f;
  assign \$7  = val_in_mns[12:2] == (* src = "normalize.py:81" *) 11'h7ff;
  assign \$79  = val_in_mns[12:7] == (* src = "normalize.py:65" *) 6'h3f;
  assign \$81  = val_in_mns[12:11] == (* src = "normalize.py:81" *) 2'h3;
  assign \$83  = val_in_mns[12:10] == (* src = "normalize.py:65" *) 3'h7;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      valid_o <= \$next\valid_o ;
  always @(posedge clk)
      ssss <= \$next\ssss ;
  always @(posedge clk)
      val_out <= \$next\val_out ;
  always @* begin
    \$next\val_out  = val_out;
    casez (valid)
      1'h1:
          casez (\$1 )
            1'h1:
                casez (\$3 )
                  1'h1:
                      casez (\$5 )
                        1'h1:
                            casez (\$7 )
                              1'h1:
                                  casez (\$9 )
                                    1'h1:
                                        \$next\val_out  = \$11 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$14 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$17 [11:0];
                            endcase
                        1'hz:
                            casez (\$20 )
                              1'h1:
                                  casez (\$22 )
                                    1'h1:
                                        \$next\val_out  = \$24 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$27 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$30 [11:0];
                            endcase
                      endcase
                  1'hz:
                      casez (\$33 )
                        1'h1:
                            casez (\$35 )
                              1'h1:
                                  casez (\$37 )
                                    1'h1:
                                        \$next\val_out  = \$39 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$42 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$45 [11:0];
                            endcase
                        1'hz:
                            casez (\$48 )
                              1'h1:
                                  casez (\$50 )
                                    1'h1:
                                        \$next\val_out  = \$52 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$55 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$58 [11:0];
                            endcase
                      endcase
                endcase
            1'hz:
                \$next\val_out  = val_in[11:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\val_out  = 12'h000;
    endcase
  end
  always @* begin
    \$next\ssss  = ssss;
    casez (valid)
      1'h1:
          casez (\$61 )
            1'h1:
                casez (\$63 )
                  1'h1:
                      casez (\$65 )
                        1'h1:
                            casez (\$67 )
                              1'h1:
                                  casez (\$69 )
                                    1'h1:
                                        \$next\ssss  = 5'h01;
                                    1'hz:
                                        \$next\ssss  = 5'h02;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h03;
                            endcase
                        1'hz:
                            casez (\$71 )
                              1'h1:
                                  casez (\$73 )
                                    1'h1:
                                        \$next\ssss  = 5'h04;
                                    1'hz:
                                        \$next\ssss  = 5'h05;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h06;
                            endcase
                      endcase
                  1'hz:
                      casez (\$75 )
                        1'h1:
                            casez (\$77 )
                              1'h1:
                                  casez (\$79 )
                                    1'h1:
                                        \$next\ssss  = 5'h07;
                                    1'hz:
                                        \$next\ssss  = 5'h08;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h09;
                            endcase
                        1'hz:
                            casez (\$81 )
                              1'h1:
                                  casez (\$83 )
                                    1'h1:
                                        \$next\ssss  = 5'h0a;
                                    1'hz:
                                        \$next\ssss  = 5'h0b;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h0c;
                            endcase
                      endcase
                endcase
            1'hz:
              begin
                \$next\ssss  = 5'h00;
                casez ({ val_in[0], val_in[1], val_in[2], val_in[3], val_in[4], val_in[5], val_in[6], val_in[7], val_in[8], val_in[9], val_in[10], val_in[11] })
                  12'bzzzzzzzzzzz1:
                      \$next\ssss  = 5'h0c;
                  12'bzzzzzzzzzz1z:
                      \$next\ssss  = 5'h0b;
                  12'bzzzzzzzzz1zz:
                      \$next\ssss  = 5'h0a;
                  12'bzzzzzzzz1zzz:
                      \$next\ssss  = 5'h09;
                  12'bzzzzzzz1zzzz:
                      \$next\ssss  = 5'h08;
                  12'bzzzzzz1zzzzz:
                      \$next\ssss  = 5'h07;
                  12'bzzzzz1zzzzzz:
                      \$next\ssss  = 5'h06;
                  12'bzzzz1zzzzzzz:
                      \$next\ssss  = 5'h05;
                  12'bzzz1zzzzzzzz:
                      \$next\ssss  = 5'h04;
                  12'bzz1zzzzzzzzz:
                      \$next\ssss  = 5'h03;
                  12'bz1zzzzzzzzzz:
                      \$next\ssss  = 5'h02;
                  12'b1zzzzzzzzzzz:
                      \$next\ssss  = 5'h01;
                endcase
              end
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\ssss  = 5'h00;
    endcase
  end
  always @* begin
    \$next\valid_o  = valid_o;
    \$next\valid_o  = valid;
    casez (rst)
      1'h1:
          \$next\valid_o  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_in;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  assign \$11  = \$12 ;
  assign \$14  = \$15 ;
  assign \$17  = \$18 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign \$30  = \$31 ;
  assign \$39  = \$40 ;
  assign \$42  = \$43 ;
  assign \$45  = \$46 ;
  assign \$52  = \$53 ;
  assign \$55  = \$56 ;
  assign \$58  = \$59 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.normalize.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$1 (val_in, val_in_mns, end_in, rst, clk, val_out, ssss, valid);
  wire \$1 ;
  wire [13:0] \$11 ;
  wire [13:0] \$12 ;
  wire [13:0] \$14 ;
  wire [13:0] \$15 ;
  wire [13:0] \$17 ;
  wire [13:0] \$18 ;
  wire \$20 ;
  wire \$22 ;
  wire [13:0] \$24 ;
  wire [13:0] \$25 ;
  wire [13:0] \$27 ;
  wire [13:0] \$28 ;
  wire \$3 ;
  wire [13:0] \$30 ;
  wire [13:0] \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire [13:0] \$39 ;
  wire [13:0] \$40 ;
  wire [13:0] \$42 ;
  wire [13:0] \$43 ;
  wire [13:0] \$45 ;
  wire [13:0] \$46 ;
  wire \$48 ;
  wire \$5 ;
  wire \$50 ;
  wire [13:0] \$52 ;
  wire [13:0] \$53 ;
  wire [13:0] \$55 ;
  wire [13:0] \$56 ;
  wire [13:0] \$58 ;
  wire [13:0] \$59 ;
  wire \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire \$69 ;
  wire \$7 ;
  wire \$71 ;
  wire \$73 ;
  wire \$75 ;
  wire \$77 ;
  wire \$79 ;
  wire \$81 ;
  wire \$83 ;
  wire \$9 ;
  (* src = "normalize.py:133" *)
  reg \$next\end_out ;
  (* src = "normalize.py:126" *)
  reg [4:0] \$next\ssss ;
  (* src = "normalize.py:124" *)
  reg [11:0] \$next\val_out ;
  (* src = "normalize.py:129" *)
  reg \$next\valid_o ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "normalize.py:132" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "normalize.py:133" *)
  reg end_out = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* init = 5'h00 *)
  (* src = "normalize.py:126" *)
  output [4:0] ssss;
  reg [4:0] ssss = 5'h00;
  (* src = "normalize.py:119" *)
  input [12:0] val_in;
  (* src = "normalize.py:121" *)
  input [12:0] val_in_mns;
  (* init = 12'h000 *)
  (* src = "normalize.py:124" *)
  output [11:0] val_out;
  reg [11:0] val_out = 12'h000;
  (* src = "normalize.py:128" *)
  input valid;
  (* init = 1'h0 *)
  (* src = "normalize.py:129" *)
  reg valid_o = 1'h0;
  assign \$9  = val_in_mns[12:1] == (* src = "normalize.py:65" *) 12'hfff;
  assign \$12  = val_in + (* src = "normalize.py:67" *) 1'h1;
  assign \$15  = val_in + (* src = "normalize.py:72" *) 2'h3;
  assign \$18  = val_in + (* src = "normalize.py:58" *) 3'h7;
  assign \$1  = val_in[12] == (* src = "normalize.py:156" *) 1'h1;
  assign \$20  = val_in_mns[12:5] == (* src = "normalize.py:81" *) 8'hff;
  assign \$22  = val_in_mns[12:4] == (* src = "normalize.py:65" *) 9'h1ff;
  assign \$25  = val_in + (* src = "normalize.py:67" *) 4'hf;
  assign \$28  = val_in + (* src = "normalize.py:72" *) 5'h1f;
  assign \$31  = val_in + (* src = "normalize.py:58" *) 6'h3f;
  assign \$33  = val_in_mns[12:9] == (* src = "normalize.py:81" *) 4'hf;
  assign \$35  = val_in_mns[12:8] == (* src = "normalize.py:81" *) 5'h1f;
  assign \$37  = val_in_mns[12:7] == (* src = "normalize.py:65" *) 6'h3f;
  assign \$3  = val_in_mns[12:6] == (* src = "normalize.py:81" *) 7'h7f;
  assign \$40  = val_in + (* src = "normalize.py:67" *) 7'h7f;
  assign \$43  = val_in + (* src = "normalize.py:72" *) 8'hff;
  assign \$46  = val_in + (* src = "normalize.py:58" *) 9'h1ff;
  assign \$48  = val_in_mns[12:11] == (* src = "normalize.py:81" *) 2'h3;
  assign \$50  = val_in_mns[12:10] == (* src = "normalize.py:65" *) 3'h7;
  assign \$53  = val_in + (* src = "normalize.py:67" *) 10'h3ff;
  assign \$56  = val_in + (* src = "normalize.py:72" *) 11'h7ff;
  assign \$5  = val_in_mns[12:3] == (* src = "normalize.py:81" *) 10'h3ff;
  assign \$59  = val_in + (* src = "normalize.py:58" *) 12'hfff;
  assign \$61  = val_in[12] == (* src = "normalize.py:156" *) 1'h1;
  assign \$63  = val_in_mns[12:6] == (* src = "normalize.py:81" *) 7'h7f;
  assign \$65  = val_in_mns[12:3] == (* src = "normalize.py:81" *) 10'h3ff;
  assign \$67  = val_in_mns[12:2] == (* src = "normalize.py:81" *) 11'h7ff;
  assign \$69  = val_in_mns[12:1] == (* src = "normalize.py:65" *) 12'hfff;
  assign \$71  = val_in_mns[12:5] == (* src = "normalize.py:81" *) 8'hff;
  assign \$73  = val_in_mns[12:4] == (* src = "normalize.py:65" *) 9'h1ff;
  assign \$75  = val_in_mns[12:9] == (* src = "normalize.py:81" *) 4'hf;
  assign \$77  = val_in_mns[12:8] == (* src = "normalize.py:81" *) 5'h1f;
  assign \$7  = val_in_mns[12:2] == (* src = "normalize.py:81" *) 11'h7ff;
  assign \$79  = val_in_mns[12:7] == (* src = "normalize.py:65" *) 6'h3f;
  assign \$81  = val_in_mns[12:11] == (* src = "normalize.py:81" *) 2'h3;
  assign \$83  = val_in_mns[12:10] == (* src = "normalize.py:65" *) 3'h7;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      valid_o <= \$next\valid_o ;
  always @(posedge clk)
      ssss <= \$next\ssss ;
  always @(posedge clk)
      val_out <= \$next\val_out ;
  always @* begin
    \$next\val_out  = val_out;
    casez (valid)
      1'h1:
          casez (\$1 )
            1'h1:
                casez (\$3 )
                  1'h1:
                      casez (\$5 )
                        1'h1:
                            casez (\$7 )
                              1'h1:
                                  casez (\$9 )
                                    1'h1:
                                        \$next\val_out  = \$11 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$14 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$17 [11:0];
                            endcase
                        1'hz:
                            casez (\$20 )
                              1'h1:
                                  casez (\$22 )
                                    1'h1:
                                        \$next\val_out  = \$24 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$27 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$30 [11:0];
                            endcase
                      endcase
                  1'hz:
                      casez (\$33 )
                        1'h1:
                            casez (\$35 )
                              1'h1:
                                  casez (\$37 )
                                    1'h1:
                                        \$next\val_out  = \$39 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$42 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$45 [11:0];
                            endcase
                        1'hz:
                            casez (\$48 )
                              1'h1:
                                  casez (\$50 )
                                    1'h1:
                                        \$next\val_out  = \$52 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$55 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$58 [11:0];
                            endcase
                      endcase
                endcase
            1'hz:
                \$next\val_out  = val_in[11:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\val_out  = 12'h000;
    endcase
  end
  always @* begin
    \$next\ssss  = ssss;
    casez (valid)
      1'h1:
          casez (\$61 )
            1'h1:
                casez (\$63 )
                  1'h1:
                      casez (\$65 )
                        1'h1:
                            casez (\$67 )
                              1'h1:
                                  casez (\$69 )
                                    1'h1:
                                        \$next\ssss  = 5'h01;
                                    1'hz:
                                        \$next\ssss  = 5'h02;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h03;
                            endcase
                        1'hz:
                            casez (\$71 )
                              1'h1:
                                  casez (\$73 )
                                    1'h1:
                                        \$next\ssss  = 5'h04;
                                    1'hz:
                                        \$next\ssss  = 5'h05;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h06;
                            endcase
                      endcase
                  1'hz:
                      casez (\$75 )
                        1'h1:
                            casez (\$77 )
                              1'h1:
                                  casez (\$79 )
                                    1'h1:
                                        \$next\ssss  = 5'h07;
                                    1'hz:
                                        \$next\ssss  = 5'h08;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h09;
                            endcase
                        1'hz:
                            casez (\$81 )
                              1'h1:
                                  casez (\$83 )
                                    1'h1:
                                        \$next\ssss  = 5'h0a;
                                    1'hz:
                                        \$next\ssss  = 5'h0b;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h0c;
                            endcase
                      endcase
                endcase
            1'hz:
              begin
                \$next\ssss  = 5'h00;
                casez ({ val_in[0], val_in[1], val_in[2], val_in[3], val_in[4], val_in[5], val_in[6], val_in[7], val_in[8], val_in[9], val_in[10], val_in[11] })
                  12'bzzzzzzzzzzz1:
                      \$next\ssss  = 5'h0c;
                  12'bzzzzzzzzzz1z:
                      \$next\ssss  = 5'h0b;
                  12'bzzzzzzzzz1zz:
                      \$next\ssss  = 5'h0a;
                  12'bzzzzzzzz1zzz:
                      \$next\ssss  = 5'h09;
                  12'bzzzzzzz1zzzz:
                      \$next\ssss  = 5'h08;
                  12'bzzzzzz1zzzzz:
                      \$next\ssss  = 5'h07;
                  12'bzzzzz1zzzzzz:
                      \$next\ssss  = 5'h06;
                  12'bzzzz1zzzzzzz:
                      \$next\ssss  = 5'h05;
                  12'bzzz1zzzzzzzz:
                      \$next\ssss  = 5'h04;
                  12'bzz1zzzzzzzzz:
                      \$next\ssss  = 5'h03;
                  12'bz1zzzzzzzzzz:
                      \$next\ssss  = 5'h02;
                  12'b1zzzzzzzzzzz:
                      \$next\ssss  = 5'h01;
                endcase
              end
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\ssss  = 5'h00;
    endcase
  end
  always @* begin
    \$next\valid_o  = valid_o;
    \$next\valid_o  = valid;
    casez (rst)
      1'h1:
          \$next\valid_o  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_in;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  assign \$11  = \$12 ;
  assign \$14  = \$15 ;
  assign \$17  = \$18 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign \$30  = \$31 ;
  assign \$39  = \$40 ;
  assign \$42  = \$43 ;
  assign \$45  = \$46 ;
  assign \$52  = \$53 ;
  assign \$55  = \$56 ;
  assign \$58  = \$59 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.merge.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$10 (enc_in_ctr1, enc_in_ctr2, enc_in1, enc_in2, end_in, rst, clk, enc_out_ctr, enc_out, valid_out, end_out, valid_in);
  wire [6:0] \$1 ;
  wire [118:0] \$3 ;
  wire [118:0] \$4 ;
  wire [118:0] \$6 ;
  (* src = "merge.py:49" *)
  reg [111:0] \$next\enc_out ;
  (* src = "merge.py:50" *)
  reg [6:0] \$next\enc_out_ctr ;
  (* src = "merge.py:58" *)
  reg \$next\end_out ;
  (* src = "merge.py:54" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "merge.py:43" *)
  input [55:0] enc_in1;
  (* src = "merge.py:46" *)
  input [55:0] enc_in2;
  (* src = "merge.py:44" *)
  input [5:0] enc_in_ctr1;
  (* src = "merge.py:47" *)
  input [5:0] enc_in_ctr2;
  (* init = 112'h0000000000000000000000000000 *)
  (* src = "merge.py:49" *)
  output [111:0] enc_out;
  reg [111:0] enc_out = 112'h0000000000000000000000000000;
  (* init = 7'h00 *)
  (* src = "merge.py:50" *)
  output [6:0] enc_out_ctr;
  reg [6:0] enc_out_ctr = 7'h00;
  (* src = "merge.py:57" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "merge.py:58" *)
  output end_out;
  reg end_out = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "merge.py:53" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "merge.py:54" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign \$1  = enc_in_ctr1 + (* src = "merge.py:74" *) enc_in_ctr2;
  assign \$4  = enc_in1 <<< (* src = "merge.py:75" *) enc_in_ctr2;
  assign \$6  = \$4  | (* src = "merge.py:75" *) enc_in2;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      enc_out_ctr <= \$next\enc_out_ctr ;
  always @* begin
    \$next\enc_out_ctr  = enc_out_ctr;
    casez (valid_in)
      1'h1:
          \$next\enc_out_ctr  = \$1 ;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_ctr  = 7'h00;
    endcase
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_in)
      1'h1:
          \$next\enc_out  = \$3 [111:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 112'h0000000000000000000000000000;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_in;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  assign \$3  = \$6 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.normalize.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$2 (val_in, val_in_mns, end_in, rst, clk, val_out, ssss, valid);
  wire \$1 ;
  wire [13:0] \$11 ;
  wire [13:0] \$12 ;
  wire [13:0] \$14 ;
  wire [13:0] \$15 ;
  wire [13:0] \$17 ;
  wire [13:0] \$18 ;
  wire \$20 ;
  wire \$22 ;
  wire [13:0] \$24 ;
  wire [13:0] \$25 ;
  wire [13:0] \$27 ;
  wire [13:0] \$28 ;
  wire \$3 ;
  wire [13:0] \$30 ;
  wire [13:0] \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire [13:0] \$39 ;
  wire [13:0] \$40 ;
  wire [13:0] \$42 ;
  wire [13:0] \$43 ;
  wire [13:0] \$45 ;
  wire [13:0] \$46 ;
  wire \$48 ;
  wire \$5 ;
  wire \$50 ;
  wire [13:0] \$52 ;
  wire [13:0] \$53 ;
  wire [13:0] \$55 ;
  wire [13:0] \$56 ;
  wire [13:0] \$58 ;
  wire [13:0] \$59 ;
  wire \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire \$69 ;
  wire \$7 ;
  wire \$71 ;
  wire \$73 ;
  wire \$75 ;
  wire \$77 ;
  wire \$79 ;
  wire \$81 ;
  wire \$83 ;
  wire \$9 ;
  (* src = "normalize.py:133" *)
  reg \$next\end_out ;
  (* src = "normalize.py:126" *)
  reg [4:0] \$next\ssss ;
  (* src = "normalize.py:124" *)
  reg [11:0] \$next\val_out ;
  (* src = "normalize.py:129" *)
  reg \$next\valid_o ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "normalize.py:132" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "normalize.py:133" *)
  reg end_out = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* init = 5'h00 *)
  (* src = "normalize.py:126" *)
  output [4:0] ssss;
  reg [4:0] ssss = 5'h00;
  (* src = "normalize.py:119" *)
  input [12:0] val_in;
  (* src = "normalize.py:121" *)
  input [12:0] val_in_mns;
  (* init = 12'h000 *)
  (* src = "normalize.py:124" *)
  output [11:0] val_out;
  reg [11:0] val_out = 12'h000;
  (* src = "normalize.py:128" *)
  input valid;
  (* init = 1'h0 *)
  (* src = "normalize.py:129" *)
  reg valid_o = 1'h0;
  assign \$9  = val_in_mns[12:1] == (* src = "normalize.py:65" *) 12'hfff;
  assign \$12  = val_in + (* src = "normalize.py:67" *) 1'h1;
  assign \$15  = val_in + (* src = "normalize.py:72" *) 2'h3;
  assign \$18  = val_in + (* src = "normalize.py:58" *) 3'h7;
  assign \$1  = val_in[12] == (* src = "normalize.py:156" *) 1'h1;
  assign \$20  = val_in_mns[12:5] == (* src = "normalize.py:81" *) 8'hff;
  assign \$22  = val_in_mns[12:4] == (* src = "normalize.py:65" *) 9'h1ff;
  assign \$25  = val_in + (* src = "normalize.py:67" *) 4'hf;
  assign \$28  = val_in + (* src = "normalize.py:72" *) 5'h1f;
  assign \$31  = val_in + (* src = "normalize.py:58" *) 6'h3f;
  assign \$33  = val_in_mns[12:9] == (* src = "normalize.py:81" *) 4'hf;
  assign \$35  = val_in_mns[12:8] == (* src = "normalize.py:81" *) 5'h1f;
  assign \$37  = val_in_mns[12:7] == (* src = "normalize.py:65" *) 6'h3f;
  assign \$3  = val_in_mns[12:6] == (* src = "normalize.py:81" *) 7'h7f;
  assign \$40  = val_in + (* src = "normalize.py:67" *) 7'h7f;
  assign \$43  = val_in + (* src = "normalize.py:72" *) 8'hff;
  assign \$46  = val_in + (* src = "normalize.py:58" *) 9'h1ff;
  assign \$48  = val_in_mns[12:11] == (* src = "normalize.py:81" *) 2'h3;
  assign \$50  = val_in_mns[12:10] == (* src = "normalize.py:65" *) 3'h7;
  assign \$53  = val_in + (* src = "normalize.py:67" *) 10'h3ff;
  assign \$56  = val_in + (* src = "normalize.py:72" *) 11'h7ff;
  assign \$5  = val_in_mns[12:3] == (* src = "normalize.py:81" *) 10'h3ff;
  assign \$59  = val_in + (* src = "normalize.py:58" *) 12'hfff;
  assign \$61  = val_in[12] == (* src = "normalize.py:156" *) 1'h1;
  assign \$63  = val_in_mns[12:6] == (* src = "normalize.py:81" *) 7'h7f;
  assign \$65  = val_in_mns[12:3] == (* src = "normalize.py:81" *) 10'h3ff;
  assign \$67  = val_in_mns[12:2] == (* src = "normalize.py:81" *) 11'h7ff;
  assign \$69  = val_in_mns[12:1] == (* src = "normalize.py:65" *) 12'hfff;
  assign \$71  = val_in_mns[12:5] == (* src = "normalize.py:81" *) 8'hff;
  assign \$73  = val_in_mns[12:4] == (* src = "normalize.py:65" *) 9'h1ff;
  assign \$75  = val_in_mns[12:9] == (* src = "normalize.py:81" *) 4'hf;
  assign \$77  = val_in_mns[12:8] == (* src = "normalize.py:81" *) 5'h1f;
  assign \$7  = val_in_mns[12:2] == (* src = "normalize.py:81" *) 11'h7ff;
  assign \$79  = val_in_mns[12:7] == (* src = "normalize.py:65" *) 6'h3f;
  assign \$81  = val_in_mns[12:11] == (* src = "normalize.py:81" *) 2'h3;
  assign \$83  = val_in_mns[12:10] == (* src = "normalize.py:65" *) 3'h7;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      valid_o <= \$next\valid_o ;
  always @(posedge clk)
      ssss <= \$next\ssss ;
  always @(posedge clk)
      val_out <= \$next\val_out ;
  always @* begin
    \$next\val_out  = val_out;
    casez (valid)
      1'h1:
          casez (\$1 )
            1'h1:
                casez (\$3 )
                  1'h1:
                      casez (\$5 )
                        1'h1:
                            casez (\$7 )
                              1'h1:
                                  casez (\$9 )
                                    1'h1:
                                        \$next\val_out  = \$11 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$14 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$17 [11:0];
                            endcase
                        1'hz:
                            casez (\$20 )
                              1'h1:
                                  casez (\$22 )
                                    1'h1:
                                        \$next\val_out  = \$24 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$27 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$30 [11:0];
                            endcase
                      endcase
                  1'hz:
                      casez (\$33 )
                        1'h1:
                            casez (\$35 )
                              1'h1:
                                  casez (\$37 )
                                    1'h1:
                                        \$next\val_out  = \$39 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$42 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$45 [11:0];
                            endcase
                        1'hz:
                            casez (\$48 )
                              1'h1:
                                  casez (\$50 )
                                    1'h1:
                                        \$next\val_out  = \$52 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$55 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$58 [11:0];
                            endcase
                      endcase
                endcase
            1'hz:
                \$next\val_out  = val_in[11:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\val_out  = 12'h000;
    endcase
  end
  always @* begin
    \$next\ssss  = ssss;
    casez (valid)
      1'h1:
          casez (\$61 )
            1'h1:
                casez (\$63 )
                  1'h1:
                      casez (\$65 )
                        1'h1:
                            casez (\$67 )
                              1'h1:
                                  casez (\$69 )
                                    1'h1:
                                        \$next\ssss  = 5'h01;
                                    1'hz:
                                        \$next\ssss  = 5'h02;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h03;
                            endcase
                        1'hz:
                            casez (\$71 )
                              1'h1:
                                  casez (\$73 )
                                    1'h1:
                                        \$next\ssss  = 5'h04;
                                    1'hz:
                                        \$next\ssss  = 5'h05;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h06;
                            endcase
                      endcase
                  1'hz:
                      casez (\$75 )
                        1'h1:
                            casez (\$77 )
                              1'h1:
                                  casez (\$79 )
                                    1'h1:
                                        \$next\ssss  = 5'h07;
                                    1'hz:
                                        \$next\ssss  = 5'h08;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h09;
                            endcase
                        1'hz:
                            casez (\$81 )
                              1'h1:
                                  casez (\$83 )
                                    1'h1:
                                        \$next\ssss  = 5'h0a;
                                    1'hz:
                                        \$next\ssss  = 5'h0b;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h0c;
                            endcase
                      endcase
                endcase
            1'hz:
              begin
                \$next\ssss  = 5'h00;
                casez ({ val_in[0], val_in[1], val_in[2], val_in[3], val_in[4], val_in[5], val_in[6], val_in[7], val_in[8], val_in[9], val_in[10], val_in[11] })
                  12'bzzzzzzzzzzz1:
                      \$next\ssss  = 5'h0c;
                  12'bzzzzzzzzzz1z:
                      \$next\ssss  = 5'h0b;
                  12'bzzzzzzzzz1zz:
                      \$next\ssss  = 5'h0a;
                  12'bzzzzzzzz1zzz:
                      \$next\ssss  = 5'h09;
                  12'bzzzzzzz1zzzz:
                      \$next\ssss  = 5'h08;
                  12'bzzzzzz1zzzzz:
                      \$next\ssss  = 5'h07;
                  12'bzzzzz1zzzzzz:
                      \$next\ssss  = 5'h06;
                  12'bzzzz1zzzzzzz:
                      \$next\ssss  = 5'h05;
                  12'bzzz1zzzzzzzz:
                      \$next\ssss  = 5'h04;
                  12'bzz1zzzzzzzzz:
                      \$next\ssss  = 5'h03;
                  12'bz1zzzzzzzzzz:
                      \$next\ssss  = 5'h02;
                  12'b1zzzzzzzzzzz:
                      \$next\ssss  = 5'h01;
                endcase
              end
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\ssss  = 5'h00;
    endcase
  end
  always @* begin
    \$next\valid_o  = valid_o;
    \$next\valid_o  = valid;
    casez (rst)
      1'h1:
          \$next\valid_o  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_in;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  assign \$11  = \$12 ;
  assign \$14  = \$15 ;
  assign \$17  = \$18 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign \$30  = \$31 ;
  assign \$39  = \$40 ;
  assign \$42  = \$43 ;
  assign \$45  = \$46 ;
  assign \$52  = \$53 ;
  assign \$55  = \$56 ;
  assign \$58  = \$59 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.normalize.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$3 (val_in, val_in_mns, end_in, rst, clk, val_out, ssss, valid);
  wire \$1 ;
  wire [13:0] \$11 ;
  wire [13:0] \$12 ;
  wire [13:0] \$14 ;
  wire [13:0] \$15 ;
  wire [13:0] \$17 ;
  wire [13:0] \$18 ;
  wire \$20 ;
  wire \$22 ;
  wire [13:0] \$24 ;
  wire [13:0] \$25 ;
  wire [13:0] \$27 ;
  wire [13:0] \$28 ;
  wire \$3 ;
  wire [13:0] \$30 ;
  wire [13:0] \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire [13:0] \$39 ;
  wire [13:0] \$40 ;
  wire [13:0] \$42 ;
  wire [13:0] \$43 ;
  wire [13:0] \$45 ;
  wire [13:0] \$46 ;
  wire \$48 ;
  wire \$5 ;
  wire \$50 ;
  wire [13:0] \$52 ;
  wire [13:0] \$53 ;
  wire [13:0] \$55 ;
  wire [13:0] \$56 ;
  wire [13:0] \$58 ;
  wire [13:0] \$59 ;
  wire \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire \$69 ;
  wire \$7 ;
  wire \$71 ;
  wire \$73 ;
  wire \$75 ;
  wire \$77 ;
  wire \$79 ;
  wire \$81 ;
  wire \$83 ;
  wire \$9 ;
  (* src = "normalize.py:133" *)
  reg \$next\end_out ;
  (* src = "normalize.py:126" *)
  reg [4:0] \$next\ssss ;
  (* src = "normalize.py:124" *)
  reg [11:0] \$next\val_out ;
  (* src = "normalize.py:129" *)
  reg \$next\valid_o ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "normalize.py:132" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "normalize.py:133" *)
  reg end_out = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* init = 5'h00 *)
  (* src = "normalize.py:126" *)
  output [4:0] ssss;
  reg [4:0] ssss = 5'h00;
  (* src = "normalize.py:119" *)
  input [12:0] val_in;
  (* src = "normalize.py:121" *)
  input [12:0] val_in_mns;
  (* init = 12'h000 *)
  (* src = "normalize.py:124" *)
  output [11:0] val_out;
  reg [11:0] val_out = 12'h000;
  (* src = "normalize.py:128" *)
  input valid;
  (* init = 1'h0 *)
  (* src = "normalize.py:129" *)
  reg valid_o = 1'h0;
  assign \$9  = val_in_mns[12:1] == (* src = "normalize.py:65" *) 12'hfff;
  assign \$12  = val_in + (* src = "normalize.py:67" *) 1'h1;
  assign \$15  = val_in + (* src = "normalize.py:72" *) 2'h3;
  assign \$18  = val_in + (* src = "normalize.py:58" *) 3'h7;
  assign \$1  = val_in[12] == (* src = "normalize.py:156" *) 1'h1;
  assign \$20  = val_in_mns[12:5] == (* src = "normalize.py:81" *) 8'hff;
  assign \$22  = val_in_mns[12:4] == (* src = "normalize.py:65" *) 9'h1ff;
  assign \$25  = val_in + (* src = "normalize.py:67" *) 4'hf;
  assign \$28  = val_in + (* src = "normalize.py:72" *) 5'h1f;
  assign \$31  = val_in + (* src = "normalize.py:58" *) 6'h3f;
  assign \$33  = val_in_mns[12:9] == (* src = "normalize.py:81" *) 4'hf;
  assign \$35  = val_in_mns[12:8] == (* src = "normalize.py:81" *) 5'h1f;
  assign \$37  = val_in_mns[12:7] == (* src = "normalize.py:65" *) 6'h3f;
  assign \$3  = val_in_mns[12:6] == (* src = "normalize.py:81" *) 7'h7f;
  assign \$40  = val_in + (* src = "normalize.py:67" *) 7'h7f;
  assign \$43  = val_in + (* src = "normalize.py:72" *) 8'hff;
  assign \$46  = val_in + (* src = "normalize.py:58" *) 9'h1ff;
  assign \$48  = val_in_mns[12:11] == (* src = "normalize.py:81" *) 2'h3;
  assign \$50  = val_in_mns[12:10] == (* src = "normalize.py:65" *) 3'h7;
  assign \$53  = val_in + (* src = "normalize.py:67" *) 10'h3ff;
  assign \$56  = val_in + (* src = "normalize.py:72" *) 11'h7ff;
  assign \$5  = val_in_mns[12:3] == (* src = "normalize.py:81" *) 10'h3ff;
  assign \$59  = val_in + (* src = "normalize.py:58" *) 12'hfff;
  assign \$61  = val_in[12] == (* src = "normalize.py:156" *) 1'h1;
  assign \$63  = val_in_mns[12:6] == (* src = "normalize.py:81" *) 7'h7f;
  assign \$65  = val_in_mns[12:3] == (* src = "normalize.py:81" *) 10'h3ff;
  assign \$67  = val_in_mns[12:2] == (* src = "normalize.py:81" *) 11'h7ff;
  assign \$69  = val_in_mns[12:1] == (* src = "normalize.py:65" *) 12'hfff;
  assign \$71  = val_in_mns[12:5] == (* src = "normalize.py:81" *) 8'hff;
  assign \$73  = val_in_mns[12:4] == (* src = "normalize.py:65" *) 9'h1ff;
  assign \$75  = val_in_mns[12:9] == (* src = "normalize.py:81" *) 4'hf;
  assign \$77  = val_in_mns[12:8] == (* src = "normalize.py:81" *) 5'h1f;
  assign \$7  = val_in_mns[12:2] == (* src = "normalize.py:81" *) 11'h7ff;
  assign \$79  = val_in_mns[12:7] == (* src = "normalize.py:65" *) 6'h3f;
  assign \$81  = val_in_mns[12:11] == (* src = "normalize.py:81" *) 2'h3;
  assign \$83  = val_in_mns[12:10] == (* src = "normalize.py:65" *) 3'h7;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      valid_o <= \$next\valid_o ;
  always @(posedge clk)
      ssss <= \$next\ssss ;
  always @(posedge clk)
      val_out <= \$next\val_out ;
  always @* begin
    \$next\val_out  = val_out;
    casez (valid)
      1'h1:
          casez (\$1 )
            1'h1:
                casez (\$3 )
                  1'h1:
                      casez (\$5 )
                        1'h1:
                            casez (\$7 )
                              1'h1:
                                  casez (\$9 )
                                    1'h1:
                                        \$next\val_out  = \$11 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$14 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$17 [11:0];
                            endcase
                        1'hz:
                            casez (\$20 )
                              1'h1:
                                  casez (\$22 )
                                    1'h1:
                                        \$next\val_out  = \$24 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$27 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$30 [11:0];
                            endcase
                      endcase
                  1'hz:
                      casez (\$33 )
                        1'h1:
                            casez (\$35 )
                              1'h1:
                                  casez (\$37 )
                                    1'h1:
                                        \$next\val_out  = \$39 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$42 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$45 [11:0];
                            endcase
                        1'hz:
                            casez (\$48 )
                              1'h1:
                                  casez (\$50 )
                                    1'h1:
                                        \$next\val_out  = \$52 [11:0];
                                    1'hz:
                                        \$next\val_out  = \$55 [11:0];
                                  endcase
                              1'hz:
                                  \$next\val_out  = \$58 [11:0];
                            endcase
                      endcase
                endcase
            1'hz:
                \$next\val_out  = val_in[11:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\val_out  = 12'h000;
    endcase
  end
  always @* begin
    \$next\ssss  = ssss;
    casez (valid)
      1'h1:
          casez (\$61 )
            1'h1:
                casez (\$63 )
                  1'h1:
                      casez (\$65 )
                        1'h1:
                            casez (\$67 )
                              1'h1:
                                  casez (\$69 )
                                    1'h1:
                                        \$next\ssss  = 5'h01;
                                    1'hz:
                                        \$next\ssss  = 5'h02;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h03;
                            endcase
                        1'hz:
                            casez (\$71 )
                              1'h1:
                                  casez (\$73 )
                                    1'h1:
                                        \$next\ssss  = 5'h04;
                                    1'hz:
                                        \$next\ssss  = 5'h05;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h06;
                            endcase
                      endcase
                  1'hz:
                      casez (\$75 )
                        1'h1:
                            casez (\$77 )
                              1'h1:
                                  casez (\$79 )
                                    1'h1:
                                        \$next\ssss  = 5'h07;
                                    1'hz:
                                        \$next\ssss  = 5'h08;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h09;
                            endcase
                        1'hz:
                            casez (\$81 )
                              1'h1:
                                  casez (\$83 )
                                    1'h1:
                                        \$next\ssss  = 5'h0a;
                                    1'hz:
                                        \$next\ssss  = 5'h0b;
                                  endcase
                              1'hz:
                                  \$next\ssss  = 5'h0c;
                            endcase
                      endcase
                endcase
            1'hz:
              begin
                \$next\ssss  = 5'h00;
                casez ({ val_in[0], val_in[1], val_in[2], val_in[3], val_in[4], val_in[5], val_in[6], val_in[7], val_in[8], val_in[9], val_in[10], val_in[11] })
                  12'bzzzzzzzzzzz1:
                      \$next\ssss  = 5'h0c;
                  12'bzzzzzzzzzz1z:
                      \$next\ssss  = 5'h0b;
                  12'bzzzzzzzzz1zz:
                      \$next\ssss  = 5'h0a;
                  12'bzzzzzzzz1zzz:
                      \$next\ssss  = 5'h09;
                  12'bzzzzzzz1zzzz:
                      \$next\ssss  = 5'h08;
                  12'bzzzzzz1zzzzz:
                      \$next\ssss  = 5'h07;
                  12'bzzzzz1zzzzzz:
                      \$next\ssss  = 5'h06;
                  12'bzzzz1zzzzzzz:
                      \$next\ssss  = 5'h05;
                  12'bzzz1zzzzzzzz:
                      \$next\ssss  = 5'h04;
                  12'bzz1zzzzzzzzz:
                      \$next\ssss  = 5'h03;
                  12'bz1zzzzzzzzzz:
                      \$next\ssss  = 5'h02;
                  12'b1zzzzzzzzzzz:
                      \$next\ssss  = 5'h01;
                endcase
              end
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\ssss  = 5'h00;
    endcase
  end
  always @* begin
    \$next\valid_o  = valid_o;
    \$next\valid_o  = valid;
    casez (rst)
      1'h1:
          \$next\valid_o  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_in;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  assign \$11  = \$12 ;
  assign \$14  = \$15 ;
  assign \$17  = \$18 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign \$30  = \$31 ;
  assign \$39  = \$40 ;
  assign \$42  = \$43 ;
  assign \$45  = \$46 ;
  assign \$52  = \$53 ;
  assign \$55  = \$56 ;
  assign \$58  = \$59 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.encode.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$4 (end_in, ssss, val_in, rp_data, rst, clk, valid_out, end_out, rp_addr, enc_out, enc_ctr, valid_in);
  wire [32:0] \$1 ;
  wire [32:0] \$2 ;
  wire [5:0] \$4 ;
  wire [5:0] \$5 ;
  (* src = "encode.py:99" *)
  reg [4:0] \$next\enc_ctr ;
  (* src = "encode.py:97" *)
  reg [27:0] \$next\enc_out ;
  (* src = "encode.py:123" *)
  reg \$next\end_late ;
  (* src = "encode.py:107" *)
  reg \$next\end_out ;
  (* src = "encode.py:88" *)
  reg [4:0] \$next\rp_addr ;
  (* src = "encode.py:128" *)
  reg [4:0] \$next\ssss_late ;
  (* src = "encode.py:130" *)
  reg [11:0] \$next\val_in_late ;
  (* src = "encode.py:118" *)
  reg \$next\valid_late ;
  (* src = "encode.py:103" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 5'h00 *)
  (* src = "encode.py:99" *)
  output [4:0] enc_ctr;
  reg [4:0] enc_ctr = 5'h00;
  (* init = 28'h0000000 *)
  (* src = "encode.py:97" *)
  output [27:0] enc_out;
  reg [27:0] enc_out = 28'h0000000;
  (* src = "encode.py:106" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "encode.py:123" *)
  reg end_late = 1'h0;
  (* init = 1'h0 *)
  (* src = "encode.py:107" *)
  output end_out;
  reg end_out = 1'h0;
  (* src = "encode.py:88" *)
  output [4:0] rp_addr;
  (* src = "encode.py:89" *)
  input [32:0] rp_data;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "encode.py:94" *)
  input [4:0] ssss;
  (* init = 5'h00 *)
  (* src = "encode.py:128" *)
  reg [4:0] ssss_late = 5'h00;
  (* src = "encode.py:92" *)
  input [11:0] val_in;
  (* init = 12'h000 *)
  (* src = "encode.py:130" *)
  reg [11:0] val_in_late = 12'h000;
  (* src = "encode.py:102" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "encode.py:118" *)
  reg valid_late = 1'h0;
  (* init = 1'h0 *)
  (* src = "encode.py:103" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign \$2  = rp_data | (* src = "encode.py:156" *) val_in_late;
  assign \$5  = rp_data[32:28] + (* src = "encode.py:157" *) ssss_late[3:0];
  always @(posedge clk)
      enc_ctr <= \$next\enc_ctr ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      val_in_late <= \$next\val_in_late ;
  always @(posedge clk)
      ssss_late <= \$next\ssss_late ;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      end_late <= \$next\end_late ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      valid_late <= \$next\valid_late ;
  always @* begin
    \$next\valid_late  = valid_late;
    \$next\valid_late  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_late;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_late  = end_late;
    \$next\end_late  = end_in;
    casez (rst)
      1'h1:
          \$next\end_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_late;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\ssss_late  = ssss_late;
    \$next\ssss_late  = ssss;
    casez (rst)
      1'h1:
          \$next\ssss_late  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_in_late  = val_in_late;
    \$next\val_in_late  = val_in;
    casez (rst)
      1'h1:
          \$next\val_in_late  = 12'h000;
    endcase
  end
  always @* begin
    \$next\rp_addr  = 5'h00;
    \$next\rp_addr  = ssss;
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_late)
      1'h1:
          \$next\enc_out  = \$1 [27:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 28'h0000000;
    endcase
  end
  always @* begin
    \$next\enc_ctr  = enc_ctr;
    casez (valid_late)
      1'h1:
          \$next\enc_ctr  = \$4 [4:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_ctr  = 5'h00;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$4  = \$5 ;
  assign rp_addr = \$next\rp_addr ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.encode.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$5 (end_in, ssss, val_in, rp_data, rst, clk, rp_addr, enc_out, enc_ctr, valid_in);
  wire [32:0] \$1 ;
  wire [32:0] \$2 ;
  wire [5:0] \$4 ;
  wire [5:0] \$5 ;
  (* src = "encode.py:99" *)
  reg [4:0] \$next\enc_ctr ;
  (* src = "encode.py:97" *)
  reg [27:0] \$next\enc_out ;
  (* src = "encode.py:123" *)
  reg \$next\end_late ;
  (* src = "encode.py:107" *)
  reg \$next\end_out ;
  (* src = "encode.py:88" *)
  reg [4:0] \$next\rp_addr ;
  (* src = "encode.py:128" *)
  reg [4:0] \$next\ssss_late ;
  (* src = "encode.py:130" *)
  reg [11:0] \$next\val_in_late ;
  (* src = "encode.py:118" *)
  reg \$next\valid_late ;
  (* src = "encode.py:103" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 5'h00 *)
  (* src = "encode.py:99" *)
  output [4:0] enc_ctr;
  reg [4:0] enc_ctr = 5'h00;
  (* init = 28'h0000000 *)
  (* src = "encode.py:97" *)
  output [27:0] enc_out;
  reg [27:0] enc_out = 28'h0000000;
  (* src = "encode.py:106" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "encode.py:123" *)
  reg end_late = 1'h0;
  (* init = 1'h0 *)
  (* src = "encode.py:107" *)
  reg end_out = 1'h0;
  (* src = "encode.py:88" *)
  output [4:0] rp_addr;
  (* src = "encode.py:89" *)
  input [32:0] rp_data;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "encode.py:94" *)
  input [4:0] ssss;
  (* init = 5'h00 *)
  (* src = "encode.py:128" *)
  reg [4:0] ssss_late = 5'h00;
  (* src = "encode.py:92" *)
  input [11:0] val_in;
  (* init = 12'h000 *)
  (* src = "encode.py:130" *)
  reg [11:0] val_in_late = 12'h000;
  (* src = "encode.py:102" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "encode.py:118" *)
  reg valid_late = 1'h0;
  (* init = 1'h0 *)
  (* src = "encode.py:103" *)
  reg valid_out = 1'h0;
  assign \$2  = rp_data | (* src = "encode.py:156" *) val_in_late;
  assign \$5  = rp_data[32:28] + (* src = "encode.py:157" *) ssss_late[3:0];
  always @(posedge clk)
      enc_ctr <= \$next\enc_ctr ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      val_in_late <= \$next\val_in_late ;
  always @(posedge clk)
      ssss_late <= \$next\ssss_late ;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      end_late <= \$next\end_late ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      valid_late <= \$next\valid_late ;
  always @* begin
    \$next\valid_late  = valid_late;
    \$next\valid_late  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_late;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_late  = end_late;
    \$next\end_late  = end_in;
    casez (rst)
      1'h1:
          \$next\end_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_late;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\ssss_late  = ssss_late;
    \$next\ssss_late  = ssss;
    casez (rst)
      1'h1:
          \$next\ssss_late  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_in_late  = val_in_late;
    \$next\val_in_late  = val_in;
    casez (rst)
      1'h1:
          \$next\val_in_late  = 12'h000;
    endcase
  end
  always @* begin
    \$next\rp_addr  = 5'h00;
    \$next\rp_addr  = ssss;
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_late)
      1'h1:
          \$next\enc_out  = \$1 [27:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 28'h0000000;
    endcase
  end
  always @* begin
    \$next\enc_ctr  = enc_ctr;
    casez (valid_late)
      1'h1:
          \$next\enc_ctr  = \$4 [4:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_ctr  = 5'h00;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$4  = \$5 ;
  assign rp_addr = \$next\rp_addr ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.encode.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$6 (end_in, ssss, val_in, rp_data, rst, clk, rp_addr, enc_out, enc_ctr, valid_in);
  wire [32:0] \$1 ;
  wire [32:0] \$2 ;
  wire [5:0] \$4 ;
  wire [5:0] \$5 ;
  (* src = "encode.py:99" *)
  reg [4:0] \$next\enc_ctr ;
  (* src = "encode.py:97" *)
  reg [27:0] \$next\enc_out ;
  (* src = "encode.py:123" *)
  reg \$next\end_late ;
  (* src = "encode.py:107" *)
  reg \$next\end_out ;
  (* src = "encode.py:88" *)
  reg [4:0] \$next\rp_addr ;
  (* src = "encode.py:128" *)
  reg [4:0] \$next\ssss_late ;
  (* src = "encode.py:130" *)
  reg [11:0] \$next\val_in_late ;
  (* src = "encode.py:118" *)
  reg \$next\valid_late ;
  (* src = "encode.py:103" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 5'h00 *)
  (* src = "encode.py:99" *)
  output [4:0] enc_ctr;
  reg [4:0] enc_ctr = 5'h00;
  (* init = 28'h0000000 *)
  (* src = "encode.py:97" *)
  output [27:0] enc_out;
  reg [27:0] enc_out = 28'h0000000;
  (* src = "encode.py:106" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "encode.py:123" *)
  reg end_late = 1'h0;
  (* init = 1'h0 *)
  (* src = "encode.py:107" *)
  reg end_out = 1'h0;
  (* src = "encode.py:88" *)
  output [4:0] rp_addr;
  (* src = "encode.py:89" *)
  input [32:0] rp_data;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "encode.py:94" *)
  input [4:0] ssss;
  (* init = 5'h00 *)
  (* src = "encode.py:128" *)
  reg [4:0] ssss_late = 5'h00;
  (* src = "encode.py:92" *)
  input [11:0] val_in;
  (* init = 12'h000 *)
  (* src = "encode.py:130" *)
  reg [11:0] val_in_late = 12'h000;
  (* src = "encode.py:102" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "encode.py:118" *)
  reg valid_late = 1'h0;
  (* init = 1'h0 *)
  (* src = "encode.py:103" *)
  reg valid_out = 1'h0;
  assign \$2  = rp_data | (* src = "encode.py:156" *) val_in_late;
  assign \$5  = rp_data[32:28] + (* src = "encode.py:157" *) ssss_late[3:0];
  always @(posedge clk)
      enc_ctr <= \$next\enc_ctr ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      val_in_late <= \$next\val_in_late ;
  always @(posedge clk)
      ssss_late <= \$next\ssss_late ;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      end_late <= \$next\end_late ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      valid_late <= \$next\valid_late ;
  always @* begin
    \$next\valid_late  = valid_late;
    \$next\valid_late  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_late;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_late  = end_late;
    \$next\end_late  = end_in;
    casez (rst)
      1'h1:
          \$next\end_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_late;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\ssss_late  = ssss_late;
    \$next\ssss_late  = ssss;
    casez (rst)
      1'h1:
          \$next\ssss_late  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_in_late  = val_in_late;
    \$next\val_in_late  = val_in;
    casez (rst)
      1'h1:
          \$next\val_in_late  = 12'h000;
    endcase
  end
  always @* begin
    \$next\rp_addr  = 5'h00;
    \$next\rp_addr  = ssss;
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_late)
      1'h1:
          \$next\enc_out  = \$1 [27:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 28'h0000000;
    endcase
  end
  always @* begin
    \$next\enc_ctr  = enc_ctr;
    casez (valid_late)
      1'h1:
          \$next\enc_ctr  = \$4 [4:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_ctr  = 5'h00;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$4  = \$5 ;
  assign rp_addr = \$next\rp_addr ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.encode.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$7 (end_in, ssss, val_in, rp_data, rst, clk, rp_addr, enc_out, enc_ctr, valid_in);
  wire [32:0] \$1 ;
  wire [32:0] \$2 ;
  wire [5:0] \$4 ;
  wire [5:0] \$5 ;
  (* src = "encode.py:99" *)
  reg [4:0] \$next\enc_ctr ;
  (* src = "encode.py:97" *)
  reg [27:0] \$next\enc_out ;
  (* src = "encode.py:123" *)
  reg \$next\end_late ;
  (* src = "encode.py:107" *)
  reg \$next\end_out ;
  (* src = "encode.py:88" *)
  reg [4:0] \$next\rp_addr ;
  (* src = "encode.py:128" *)
  reg [4:0] \$next\ssss_late ;
  (* src = "encode.py:130" *)
  reg [11:0] \$next\val_in_late ;
  (* src = "encode.py:118" *)
  reg \$next\valid_late ;
  (* src = "encode.py:103" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 5'h00 *)
  (* src = "encode.py:99" *)
  output [4:0] enc_ctr;
  reg [4:0] enc_ctr = 5'h00;
  (* init = 28'h0000000 *)
  (* src = "encode.py:97" *)
  output [27:0] enc_out;
  reg [27:0] enc_out = 28'h0000000;
  (* src = "encode.py:106" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "encode.py:123" *)
  reg end_late = 1'h0;
  (* init = 1'h0 *)
  (* src = "encode.py:107" *)
  reg end_out = 1'h0;
  (* src = "encode.py:88" *)
  output [4:0] rp_addr;
  (* src = "encode.py:89" *)
  input [32:0] rp_data;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "encode.py:94" *)
  input [4:0] ssss;
  (* init = 5'h00 *)
  (* src = "encode.py:128" *)
  reg [4:0] ssss_late = 5'h00;
  (* src = "encode.py:92" *)
  input [11:0] val_in;
  (* init = 12'h000 *)
  (* src = "encode.py:130" *)
  reg [11:0] val_in_late = 12'h000;
  (* src = "encode.py:102" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "encode.py:118" *)
  reg valid_late = 1'h0;
  (* init = 1'h0 *)
  (* src = "encode.py:103" *)
  reg valid_out = 1'h0;
  assign \$2  = rp_data | (* src = "encode.py:156" *) val_in_late;
  assign \$5  = rp_data[32:28] + (* src = "encode.py:157" *) ssss_late[3:0];
  always @(posedge clk)
      enc_ctr <= \$next\enc_ctr ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      val_in_late <= \$next\val_in_late ;
  always @(posedge clk)
      ssss_late <= \$next\ssss_late ;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      end_late <= \$next\end_late ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      valid_late <= \$next\valid_late ;
  always @* begin
    \$next\valid_late  = valid_late;
    \$next\valid_late  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_late;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_late  = end_late;
    \$next\end_late  = end_in;
    casez (rst)
      1'h1:
          \$next\end_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_late;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\ssss_late  = ssss_late;
    \$next\ssss_late  = ssss;
    casez (rst)
      1'h1:
          \$next\ssss_late  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_in_late  = val_in_late;
    \$next\val_in_late  = val_in;
    casez (rst)
      1'h1:
          \$next\val_in_late  = 12'h000;
    endcase
  end
  always @* begin
    \$next\rp_addr  = 5'h00;
    \$next\rp_addr  = ssss;
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_late)
      1'h1:
          \$next\enc_out  = \$1 [27:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 28'h0000000;
    endcase
  end
  always @* begin
    \$next\enc_ctr  = enc_ctr;
    casez (valid_late)
      1'h1:
          \$next\enc_ctr  = \$4 [4:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_ctr  = 5'h00;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$4  = \$5 ;
  assign rp_addr = \$next\rp_addr ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.merge.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$8 (enc_in_ctr1, enc_in_ctr2, enc_in1, enc_in2, end_in, rst, clk, enc_out_ctr, enc_out, valid_out, end_out, valid_in);
  wire [5:0] \$1 ;
  wire [58:0] \$3 ;
  wire [58:0] \$4 ;
  wire [58:0] \$6 ;
  (* src = "merge.py:49" *)
  reg [55:0] \$next\enc_out ;
  (* src = "merge.py:50" *)
  reg [5:0] \$next\enc_out_ctr ;
  (* src = "merge.py:58" *)
  reg \$next\end_out ;
  (* src = "merge.py:54" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "merge.py:43" *)
  input [27:0] enc_in1;
  (* src = "merge.py:46" *)
  input [27:0] enc_in2;
  (* src = "merge.py:44" *)
  input [4:0] enc_in_ctr1;
  (* src = "merge.py:47" *)
  input [4:0] enc_in_ctr2;
  (* init = 56'h00000000000000 *)
  (* src = "merge.py:49" *)
  output [55:0] enc_out;
  reg [55:0] enc_out = 56'h00000000000000;
  (* init = 6'h00 *)
  (* src = "merge.py:50" *)
  output [5:0] enc_out_ctr;
  reg [5:0] enc_out_ctr = 6'h00;
  (* src = "merge.py:57" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "merge.py:58" *)
  output end_out;
  reg end_out = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "merge.py:53" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "merge.py:54" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign \$1  = enc_in_ctr1 + (* src = "merge.py:74" *) enc_in_ctr2;
  assign \$4  = enc_in1 <<< (* src = "merge.py:75" *) enc_in_ctr2;
  assign \$6  = \$4  | (* src = "merge.py:75" *) enc_in2;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      enc_out_ctr <= \$next\enc_out_ctr ;
  always @* begin
    \$next\enc_out_ctr  = enc_out_ctr;
    casez (valid_in)
      1'h1:
          \$next\enc_out_ctr  = \$1 ;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_ctr  = 6'h00;
    endcase
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_in)
      1'h1:
          \$next\enc_out  = \$3 [55:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 56'h00000000000000;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_in;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  assign \$3  = \$6 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.merge.anonymous" *)
(* generator = "nMigen" *)
module \anonymous$9 (enc_in_ctr1, enc_in_ctr2, enc_in1, enc_in2, end_in, rst, clk, enc_out_ctr, enc_out, valid_in);
  wire [5:0] \$1 ;
  wire [58:0] \$3 ;
  wire [58:0] \$4 ;
  wire [58:0] \$6 ;
  (* src = "merge.py:49" *)
  reg [55:0] \$next\enc_out ;
  (* src = "merge.py:50" *)
  reg [5:0] \$next\enc_out_ctr ;
  (* src = "merge.py:58" *)
  reg \$next\end_out ;
  (* src = "merge.py:54" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "merge.py:43" *)
  input [27:0] enc_in1;
  (* src = "merge.py:46" *)
  input [27:0] enc_in2;
  (* src = "merge.py:44" *)
  input [4:0] enc_in_ctr1;
  (* src = "merge.py:47" *)
  input [4:0] enc_in_ctr2;
  (* init = 56'h00000000000000 *)
  (* src = "merge.py:49" *)
  output [55:0] enc_out;
  reg [55:0] enc_out = 56'h00000000000000;
  (* init = 6'h00 *)
  (* src = "merge.py:50" *)
  output [5:0] enc_out_ctr;
  reg [5:0] enc_out_ctr = 6'h00;
  (* src = "merge.py:57" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "merge.py:58" *)
  reg end_out = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "merge.py:53" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "merge.py:54" *)
  reg valid_out = 1'h0;
  assign \$1  = enc_in_ctr1 + (* src = "merge.py:74" *) enc_in_ctr2;
  assign \$4  = enc_in1 <<< (* src = "merge.py:75" *) enc_in_ctr2;
  assign \$6  = \$4  | (* src = "merge.py:75" *) enc_in2;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      enc_out_ctr <= \$next\enc_out_ctr ;
  always @* begin
    \$next\enc_out_ctr  = enc_out_ctr;
    casez (valid_in)
      1'h1:
          \$next\enc_out_ctr  = \$1 ;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_ctr  = 6'h00;
    endcase
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_in)
      1'h1:
          \$next\enc_out  = \$3 [55:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 56'h00000000000000;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_in;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  assign \$3  = \$6 ;
endmodule

(* \nmigen.hierarchy  = "top.converter" *)
(* generator = "nMigen" *)
module converter(valid_out, enc_out, enc_out_ctr, out_end, rst, clk, valid_in, latch_output, enc_in, enc_in_ctr, in_end, close_full);
  wire \$1 ;
  wire \$11 ;
  wire \$13 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire \$29 ;
  wire \$3 ;
  wire \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire \$39 ;
  wire \$41 ;
  wire \$43 ;
  wire \$45 ;
  wire \$47 ;
  wire [47:0] \$49 ;
  wire \$5 ;
  wire \$51 ;
  wire \$53 ;
  wire \$55 ;
  wire [7:0] \$57 ;
  wire [7:0] \$58 ;
  wire [7:0] \$60 ;
  wire [7:0] \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire \$7 ;
  wire \$9 ;
  (* src = "converter.py:66" *)
  reg [47:0] \$next\enc_in ;
  (* src = "converter.py:67" *)
  reg [5:0] \$next\enc_in_ctr ;
  (* src = "converter.py:95" *)
  reg [6:0] \$next\enc_out_ctr_reg ;
  (* src = "converter.py:90" *)
  reg [95:0] \$next\enc_out_latch ;
  (* src = "converter.py:94" *)
  reg [111:0] \$next\enc_out_reg ;
  (* src = "nmigen/hdl/dsl.py:244" *)
  reg [2:0] \$next\fsm_state ;
  (* src = "converter.py:68" *)
  reg \$next\in_end ;
  (* src = "converter.py:59" *)
  reg \$next\latch_output ;
  (* src = "converter.py:91" *)
  reg \$next\out_end_latch ;
  (* src = "converter.py:96" *)
  reg \$next\out_end_reg ;
  (* src = "converter.py:69" *)
  reg \$next\valid_in ;
  (* src = "converter.py:97" *)
  reg \$next\valid_out_reg ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "converter.py:70" *)
  input close_full;
  (* init = 48'h000000000000 *)
  (* src = "converter.py:66" *)
  output [47:0] enc_in;
  reg [47:0] enc_in = 48'h000000000000;
  (* init = 6'h00 *)
  (* src = "converter.py:67" *)
  output [5:0] enc_in_ctr;
  reg [5:0] enc_in_ctr = 6'h00;
  (* src = "converter.py:60" *)
  input [111:0] enc_out;
  (* src = "converter.py:61" *)
  input [6:0] enc_out_ctr;
  (* init = 7'h00 *)
  (* src = "converter.py:95" *)
  reg [6:0] enc_out_ctr_reg = 7'h00;
  (* init = 96'h000000000000000000000000 *)
  (* src = "converter.py:90" *)
  reg [95:0] enc_out_latch = 96'h000000000000000000000000;
  (* init = 112'h0000000000000000000000000000 *)
  (* src = "converter.py:94" *)
  reg [111:0] enc_out_reg = 112'h0000000000000000000000000000;
  (* init = 3'h0 *)
  (* src = "nmigen/hdl/dsl.py:244" *)
  reg [2:0] fsm_state = 3'h0;
  (* init = 1'h0 *)
  (* src = "converter.py:68" *)
  output in_end;
  reg in_end = 1'h0;
  (* init = 1'h0 *)
  (* src = "converter.py:59" *)
  output latch_output;
  reg latch_output = 1'h0;
  (* src = "converter.py:62" *)
  input out_end;
  (* init = 1'h0 *)
  (* src = "converter.py:91" *)
  reg out_end_latch = 1'h0;
  (* init = 1'h0 *)
  (* src = "converter.py:96" *)
  reg out_end_reg = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* init = 1'h0 *)
  (* src = "converter.py:69" *)
  output valid_in;
  reg valid_in = 1'h0;
  (* src = "converter.py:63" *)
  input valid_out;
  (* init = 1'h0 *)
  (* src = "converter.py:97" *)
  reg valid_out_reg = 1'h0;
  assign \$9  = valid_out & (* src = "converter.py:121" *) \$7 ;
  assign \$11  = enc_out_ctr_reg <= (* src = "converter.py:158" *) 6'h30;
  assign \$13  = close_full == (* src = "converter.py:113" *) 1'h0;
  assign \$15  = valid_out_reg & (* src = "converter.py:113" *) \$13 ;
  assign \$17  = close_full == (* src = "converter.py:121" *) 1'h0;
  assign \$1  = enc_out_ctr_reg <= (* src = "converter.py:158" *) 6'h30;
  assign \$19  = valid_out & (* src = "converter.py:121" *) \$17 ;
  assign \$21  = close_full == (* src = "converter.py:113" *) 1'h0;
  assign \$23  = valid_out_reg & (* src = "converter.py:113" *) \$21 ;
  assign \$25  = close_full == (* src = "converter.py:121" *) 1'h0;
  assign \$27  = valid_out & (* src = "converter.py:121" *) \$25 ;
  assign \$29  = enc_out_ctr_reg <= (* src = "converter.py:158" *) 6'h30;
  assign \$31  = enc_out_ctr_reg <= (* src = "converter.py:192" *) 7'h60;
  assign \$33  = enc_out_ctr_reg <= (* src = "converter.py:199" *) 7'h70;
  assign \$35  = close_full == (* src = "converter.py:113" *) 1'h0;
  assign \$37  = valid_out_reg & (* src = "converter.py:113" *) \$35 ;
  assign \$3  = close_full == (* src = "converter.py:113" *) 1'h0;
  assign \$39  = close_full == (* src = "converter.py:121" *) 1'h0;
  assign \$41  = valid_out & (* src = "converter.py:121" *) \$39 ;
  assign \$43  = enc_out_ctr_reg <= (* src = "converter.py:158" *) 6'h30;
  assign \$45  = enc_out_ctr_reg <= (* src = "converter.py:192" *) 7'h60;
  assign \$47  = enc_out_ctr_reg <= (* src = "converter.py:199" *) 7'h70;
  assign \$49  = + (* src = "nmigen/hdl/ast.py:123" *) enc_out_reg[111:96];
  assign \$51  = enc_out_ctr_reg <= (* src = "converter.py:158" *) 6'h30;
  assign \$53  = enc_out_ctr_reg <= (* src = "converter.py:192" *) 7'h60;
  assign \$55  = enc_out_ctr_reg <= (* src = "converter.py:199" *) 7'h70;
  assign \$58  = enc_out_ctr_reg - (* src = "converter.py:195" *) 6'h30;
  assign \$5  = valid_out_reg & (* src = "converter.py:113" *) \$3 ;
  assign \$61  = enc_out_ctr_reg - (* src = "converter.py:202" *) 7'h60;
  assign \$63  = enc_out_ctr_reg <= (* src = "converter.py:158" *) 6'h30;
  assign \$65  = enc_out_ctr_reg <= (* src = "converter.py:158" *) 6'h30;
  assign \$67  = enc_out_ctr_reg <= (* src = "converter.py:158" *) 6'h30;
  assign \$7  = close_full == (* src = "converter.py:121" *) 1'h0;
  always @(posedge clk)
      out_end_latch <= \$next\out_end_latch ;
  always @(posedge clk)
      enc_out_latch <= \$next\enc_out_latch ;
  always @(posedge clk)
      in_end <= \$next\in_end ;
  always @(posedge clk)
      enc_in_ctr <= \$next\enc_in_ctr ;
  always @(posedge clk)
      enc_in <= \$next\enc_in ;
  always @(posedge clk)
      valid_out_reg <= \$next\valid_out_reg ;
  always @(posedge clk)
      out_end_reg <= \$next\out_end_reg ;
  always @(posedge clk)
      enc_out_ctr_reg <= \$next\enc_out_ctr_reg ;
  always @(posedge clk)
      enc_out_reg <= \$next\enc_out_reg ;
  always @(posedge clk)
      fsm_state <= \$next\fsm_state ;
  always @(posedge clk)
      latch_output <= \$next\latch_output ;
  always @(posedge clk)
      valid_in <= \$next\valid_in ;
  always @* begin
    \$next\valid_in  = valid_in;
    casez (fsm_state)
      3'h0:
          \$next\valid_in  = 1'h0;
      3'h2:
          \$next\valid_in  = 1'h0;
      3'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$1 )
                  1'h1:
                      \$next\valid_in  = 1'h1;
                  1'hz:
                      \$next\valid_in  = 1'h1;
                endcase
            1'hz:
                \$next\valid_in  = 1'h0;
          endcase
      3'h3:
          \$next\valid_in  = 1'h1;
      3'h4:
          \$next\valid_in  = 1'h1;
    endcase
    casez (rst)
      1'h1:
          \$next\valid_in  = 1'h0;
    endcase
  end
  always @* begin
    \$next\latch_output  = latch_output;
    casez (fsm_state)
      3'h0:
        begin
          \$next\latch_output  = 1'h0;
          casez ({ \$9 , \$5  })
            2'bz1:
                \$next\latch_output  = 1'h1;
            2'b1z:
                \$next\latch_output  = 1'h1;
          endcase
        end
      3'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$11 )
                  1'h1:
                      casez (close_full)
                        1'h1:
                            \$next\latch_output  = 1'h0;
                      endcase
                  1'hz:
                      \$next\latch_output  = 1'h0;
                endcase
          endcase
      3'h3:
          casez ({ \$19 , \$15  })
            2'bz1:
                \$next\latch_output  = 1'h1;
            2'b1z:
                \$next\latch_output  = 1'h1;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\latch_output  = 1'h0;
    endcase
  end
  always @* begin
    \$next\enc_out_latch  = enc_out_latch;
    casez (fsm_state)
      3'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$65 )
                  1'h1:
                      /* empty */;
                  1'hz:
                      \$next\enc_out_latch  = enc_out_reg[95:0];
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_latch  = 96'h000000000000000000000000;
    endcase
  end
  always @* begin
    \$next\out_end_latch  = out_end_latch;
    casez (fsm_state)
      3'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$67 )
                  1'h1:
                      /* empty */;
                  1'hz:
                      \$next\out_end_latch  = out_end_reg;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\out_end_latch  = 1'h0;
    endcase
  end
  always @* begin
    \$next\fsm_state  = fsm_state;
    casez (fsm_state)
      3'h0:
          casez ({ \$27 , \$23  })
            2'bz1:
                \$next\fsm_state  = 3'h1;
            2'b1z:
                \$next\fsm_state  = 3'h2;
            2'hz:
                \$next\fsm_state  = 3'h0;
          endcase
      3'h2:
          \$next\fsm_state  = 3'h1;
      3'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$29 )
                  1'h1:
                      casez (close_full)
                        1'h1:
                            \$next\fsm_state  = 3'h0;
                      endcase
                  1'hz:
                      casez ({ \$33 , \$31  })
                        2'bz1:
                            \$next\fsm_state  = 3'h3;
                        2'b1z:
                            \$next\fsm_state  = 3'h4;
                      endcase
                endcase
          endcase
      3'h3:
          casez ({ \$41 , \$37  })
            2'bz1:
                \$next\fsm_state  = 3'h1;
            2'b1z:
                \$next\fsm_state  = 3'h2;
            2'hz:
                \$next\fsm_state  = 3'h0;
          endcase
      3'h4:
          \$next\fsm_state  = 3'h3;
    endcase
    casez (rst)
      1'h1:
          \$next\fsm_state  = 3'h0;
    endcase
  end
  always @* begin
    \$next\enc_out_reg  = enc_out_reg;
    casez (fsm_state)
      3'h2:
          \$next\enc_out_reg  = enc_out;
      3'h1:
          \$next\enc_out_reg  = enc_out;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_reg  = 112'h0000000000000000000000000000;
    endcase
  end
  always @* begin
    \$next\enc_out_ctr_reg  = enc_out_ctr_reg;
    casez (fsm_state)
      3'h2:
          \$next\enc_out_ctr_reg  = enc_out_ctr;
      3'h1:
          \$next\enc_out_ctr_reg  = enc_out_ctr;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_ctr_reg  = 7'h00;
    endcase
  end
  always @* begin
    \$next\out_end_reg  = out_end_reg;
    casez (fsm_state)
      3'h2:
          \$next\out_end_reg  = out_end;
      3'h1:
          \$next\out_end_reg  = out_end;
    endcase
    casez (rst)
      1'h1:
          \$next\out_end_reg  = 1'h0;
    endcase
  end
  always @* begin
    \$next\valid_out_reg  = valid_out_reg;
    casez (fsm_state)
      3'h2:
          \$next\valid_out_reg  = valid_out;
      3'h1:
          \$next\valid_out_reg  = valid_out;
    endcase
    casez (rst)
      1'h1:
          \$next\valid_out_reg  = 1'h0;
    endcase
  end
  always @* begin
    \$next\enc_in  = enc_in;
    casez (fsm_state)
      3'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$43 )
                  1'h1:
                      \$next\enc_in  = enc_out_reg[47:0];
                  1'hz:
                      casez ({ \$47 , \$45  })
                        2'bz1:
                            \$next\enc_in  = enc_out_reg[95:48];
                        2'b1z:
                            \$next\enc_in  = \$49 ;
                      endcase
                endcase
          endcase
      3'h3:
          \$next\enc_in  = enc_out_latch[47:0];
      3'h4:
          \$next\enc_in  = enc_out_latch[95:48];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_in  = 48'h000000000000;
    endcase
  end
  always @* begin
    \$next\enc_in_ctr  = enc_in_ctr;
    casez (fsm_state)
      3'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$51 )
                  1'h1:
                      \$next\enc_in_ctr  = enc_out_ctr_reg[5:0];
                  1'hz:
                    begin
                      \$next\enc_in_ctr  = 6'h30;
                      casez ({ \$55 , \$53  })
                        2'bz1:
                            \$next\enc_in_ctr  = \$57 [5:0];
                        2'b1z:
                            \$next\enc_in_ctr  = \$60 [5:0];
                      endcase
                    end
                endcase
          endcase
      3'h3:
          \$next\enc_in_ctr  = 6'h30;
      3'h4:
          \$next\enc_in_ctr  = 6'h30;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_in_ctr  = 6'h00;
    endcase
  end
  always @* begin
    \$next\in_end  = in_end;
    casez (fsm_state)
      3'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$63 )
                  1'h1:
                      \$next\in_end  = out_end_reg;
                  1'hz:
                      \$next\in_end  = 1'h0;
                endcase
          endcase
      3'h3:
          \$next\in_end  = out_end_latch;
      3'h4:
          \$next\in_end  = 1'h0;
    endcase
    casez (rst)
      1'h1:
          \$next\in_end  = 1'h0;
    endcase
  end
  assign \$57  = \$58 ;
  assign \$60  = \$61 ;
endmodule

(* \nmigen.hierarchy  = "top.converter_fifo" *)
(* generator = "nMigen" *)
module converter_fifo(enc_in, enc_in_ctr, in_end, latch_output, rst, clk, valid_out, enc_out, enc_out_ctr, out_end, close_full, valid_in);
  wire \$1 ;
  (* src = "converter_fifo.py:61" *)
  reg \$next\close_full ;
  (* src = "converter_fifo.py:65" *)
  reg [47:0] \$next\enc_out ;
  (* src = "converter_fifo.py:66" *)
  reg [5:0] \$next\enc_out_ctr ;
  (* src = "nmigen/lib/fifo.py:65" *)
  reg [54:0] \$next\fifo_din ;
  (* src = "nmigen/lib/fifo.py:71" *)
  reg \$next\fifo_re ;
  (* src = "nmigen/lib/fifo.py:67" *)
  reg \$next\fifo_we ;
  (* src = "converter_fifo.py:67" *)
  reg \$next\out_end ;
  (* src = "converter_fifo.py:68" *)
  reg \$next\valid_out ;
  (* src = "converter_fifo.py:60" *)
  reg \$next\writable ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 1'h0 *)
  (* src = "converter_fifo.py:61" *)
  output close_full;
  reg close_full = 1'h0;
  (* src = "converter_fifo.py:56" *)
  input [47:0] enc_in;
  (* src = "converter_fifo.py:57" *)
  input [5:0] enc_in_ctr;
  (* src = "converter_fifo.py:65" *)
  output [47:0] enc_out;
  (* src = "converter_fifo.py:66" *)
  output [5:0] enc_out_ctr;
  (* src = "nmigen/lib/fifo.py:65" *)
  wire [54:0] fifo_din;
  (* src = "nmigen/lib/fifo.py:69" *)
  wire [54:0] fifo_dout;
  (* src = "nmigen/lib/fifo.py:238" *)
  wire [8:0] fifo_level;
  (* src = "nmigen/lib/fifo.py:71" *)
  wire fifo_re;
  (* src = "nmigen/lib/fifo.py:70" *)
  wire fifo_readable;
  (* src = "nmigen/lib/fifo.py:67" *)
  wire fifo_we;
  (* src = "nmigen/lib/fifo.py:66" *)
  wire fifo_writable;
  (* src = "converter_fifo.py:58" *)
  input in_end;
  (* src = "converter_fifo.py:64" *)
  input latch_output;
  (* src = "converter_fifo.py:67" *)
  output out_end;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "converter_fifo.py:59" *)
  input valid_in;
  (* src = "converter_fifo.py:68" *)
  output valid_out;
  (* src = "converter_fifo.py:60" *)
  wire writable;
  assign \$1  = fifo_level >= (* src = "converter_fifo.py:100" *) 8'hfa;
  always @(posedge clk)
      close_full <= \$next\close_full ;
  \fifo$11  fifo (
    .clk(clk),
    .din(fifo_din),
    .dout(fifo_dout),
    .level(fifo_level),
    .re(fifo_re),
    .readable(fifo_readable),
    .rst(rst),
    .we(fifo_we),
    .writable(fifo_writable)
  );
  always @* begin
    \$next\fifo_we  = 1'h0;
    \$next\fifo_we  = valid_in;
  end
  always @* begin
    \$next\fifo_din  = 55'h00000000000000;
    \$next\fifo_din  = { in_end, enc_in_ctr, enc_in };
  end
  always @* begin
    \$next\writable  = 1'h0;
    \$next\writable  = fifo_writable;
  end
  always @* begin
    \$next\valid_out  = 1'h0;
    \$next\valid_out  = fifo_readable;
  end
  always @* begin
    \$next\enc_out  = 48'h000000000000;
    \$next\enc_out  = fifo_dout[47:0];
  end
  always @* begin
    \$next\enc_out_ctr  = 6'h00;
    \$next\enc_out_ctr  = fifo_dout[53:48];
  end
  always @* begin
    \$next\out_end  = 1'h0;
    \$next\out_end  = fifo_dout[54];
  end
  always @* begin
    \$next\fifo_re  = 1'h0;
    \$next\fifo_re  = latch_output;
  end
  always @* begin
    \$next\close_full  = close_full;
    \$next\close_full  = \$1 ;
    casez (rst)
      1'h1:
          \$next\close_full  = 1'h0;
    endcase
  end
  assign fifo_re = \$next\fifo_re ;
  assign out_end = \$next\out_end ;
  assign enc_out_ctr = \$next\enc_out_ctr ;
  assign enc_out = \$next\enc_out ;
  assign valid_out = \$next\valid_out ;
  assign writable = \$next\writable ;
  assign fifo_din = \$next\fifo_din ;
  assign fifo_we = \$next\fifo_we ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.difference" *)
(* generator = "nMigen" *)
module difference(pixel_in, predic_in, \pixel_in$1 , \predic_in$2 , \pixel_in$3 , \predic_in$4 , \pixel_in$5 , \predic_in$6 , end_in, rst, clk, val_out, \val_out$7 , \val_out$8 , \val_out$9 , \val_out$10 , \val_out$11 , \val_out$12 , \val_out$13 , valid_out, end_out, valid_in);
  wire [12:0] \$14 ;
  wire [12:0] \$16 ;
  wire [12:0] \$18 ;
  wire [12:0] \$20 ;
  wire [13:0] \$22 ;
  wire [12:0] \$23 ;
  wire [13:0] \$25 ;
  wire [13:0] \$27 ;
  wire [12:0] \$28 ;
  wire [13:0] \$30 ;
  wire [13:0] \$32 ;
  wire [12:0] \$33 ;
  wire [13:0] \$35 ;
  wire [13:0] \$37 ;
  wire [12:0] \$38 ;
  wire [13:0] \$40 ;
  (* src = "difference.py:72" *)
  reg \$next\end_out ;
  (* src = "difference.py:61" *)
  reg [12:0] \$next\val_out ;
  (* src = "difference.py:64" *)
  reg [12:0] \$next\val_out$10 ;
  (* src = "difference.py:64" *)
  reg [12:0] \$next\val_out$11 ;
  (* src = "difference.py:64" *)
  reg [12:0] \$next\val_out$12 ;
  (* src = "difference.py:64" *)
  reg [12:0] \$next\val_out$13 ;
  (* src = "difference.py:61" *)
  reg [12:0] \$next\val_out$7 ;
  (* src = "difference.py:61" *)
  reg [12:0] \$next\val_out$8 ;
  (* src = "difference.py:61" *)
  reg [12:0] \$next\val_out$9 ;
  (* src = "difference.py:68" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "difference.py:71" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "difference.py:72" *)
  output end_out;
  reg end_out = 1'h0;
  (* src = "difference.py:55" *)
  input [11:0] pixel_in;
  (* src = "difference.py:55" *)
  input [11:0] \pixel_in$1 ;
  (* src = "difference.py:55" *)
  input [11:0] \pixel_in$3 ;
  (* src = "difference.py:55" *)
  input [11:0] \pixel_in$5 ;
  (* src = "difference.py:58" *)
  input [11:0] predic_in;
  (* src = "difference.py:58" *)
  input [11:0] \predic_in$2 ;
  (* src = "difference.py:58" *)
  input [11:0] \predic_in$4 ;
  (* src = "difference.py:58" *)
  input [11:0] \predic_in$6 ;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* init = 13'h0000 *)
  (* src = "difference.py:61" *)
  output [12:0] val_out;
  reg [12:0] val_out = 13'h0000;
  (* init = 13'h0000 *)
  (* src = "difference.py:64" *)
  output [12:0] \val_out$10 ;
  reg [12:0] \val_out$10  = 13'h0000;
  (* init = 13'h0000 *)
  (* src = "difference.py:64" *)
  output [12:0] \val_out$11 ;
  reg [12:0] \val_out$11  = 13'h0000;
  (* init = 13'h0000 *)
  (* src = "difference.py:64" *)
  output [12:0] \val_out$12 ;
  reg [12:0] \val_out$12  = 13'h0000;
  (* init = 13'h0000 *)
  (* src = "difference.py:64" *)
  output [12:0] \val_out$13 ;
  reg [12:0] \val_out$13  = 13'h0000;
  (* init = 13'h0000 *)
  (* src = "difference.py:61" *)
  output [12:0] \val_out$7 ;
  reg [12:0] \val_out$7  = 13'h0000;
  (* init = 13'h0000 *)
  (* src = "difference.py:61" *)
  output [12:0] \val_out$8 ;
  reg [12:0] \val_out$8  = 13'h0000;
  (* init = 13'h0000 *)
  (* src = "difference.py:61" *)
  output [12:0] \val_out$9 ;
  reg [12:0] \val_out$9  = 13'h0000;
  (* src = "difference.py:67" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "difference.py:68" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign \$14  = pixel_in - (* src = "difference.py:89" *) predic_in;
  assign \$16  = \pixel_in$1  - (* src = "difference.py:89" *) \predic_in$2 ;
  assign \$18  = \pixel_in$3  - (* src = "difference.py:89" *) \predic_in$4 ;
  assign \$20  = \pixel_in$5  - (* src = "difference.py:89" *) \predic_in$6 ;
  assign \$23  = pixel_in - (* src = "difference.py:90" *) predic_in;
  assign \$25  = \$23  - (* src = "difference.py:90" *) 1'h1;
  assign \$28  = \pixel_in$1  - (* src = "difference.py:90" *) \predic_in$2 ;
  assign \$30  = \$28  - (* src = "difference.py:90" *) 1'h1;
  assign \$33  = \pixel_in$3  - (* src = "difference.py:90" *) \predic_in$4 ;
  assign \$35  = \$33  - (* src = "difference.py:90" *) 1'h1;
  assign \$38  = \pixel_in$5  - (* src = "difference.py:90" *) \predic_in$6 ;
  assign \$40  = \$38  - (* src = "difference.py:90" *) 1'h1;
  always @(posedge clk)
      \val_out$13  <= \$next\val_out$13 ;
  always @(posedge clk)
      \val_out$12  <= \$next\val_out$12 ;
  always @(posedge clk)
      \val_out$11  <= \$next\val_out$11 ;
  always @(posedge clk)
      \val_out$10  <= \$next\val_out$10 ;
  always @(posedge clk)
      \val_out$9  <= \$next\val_out$9 ;
  always @(posedge clk)
      \val_out$8  <= \$next\val_out$8 ;
  always @(posedge clk)
      \val_out$7  <= \$next\val_out$7 ;
  always @(posedge clk)
      val_out <= \$next\val_out ;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @* begin
    \$next\val_out  = val_out;
    casez (valid_in)
      1'h1:
          \$next\val_out  = \$14 ;
    endcase
    casez (rst)
      1'h1:
          \$next\val_out  = 13'h0000;
    endcase
  end
  always @* begin
    \$next\val_out$7  = \val_out$7 ;
    casez (valid_in)
      1'h1:
          \$next\val_out$7  = \$16 ;
    endcase
    casez (rst)
      1'h1:
          \$next\val_out$7  = 13'h0000;
    endcase
  end
  always @* begin
    \$next\val_out$8  = \val_out$8 ;
    casez (valid_in)
      1'h1:
          \$next\val_out$8  = \$18 ;
    endcase
    casez (rst)
      1'h1:
          \$next\val_out$8  = 13'h0000;
    endcase
  end
  always @* begin
    \$next\val_out$9  = \val_out$9 ;
    casez (valid_in)
      1'h1:
          \$next\val_out$9  = \$20 ;
    endcase
    casez (rst)
      1'h1:
          \$next\val_out$9  = 13'h0000;
    endcase
  end
  always @* begin
    \$next\val_out$10  = \val_out$10 ;
    casez (valid_in)
      1'h1:
          \$next\val_out$10  = \$22 [12:0];
    endcase
    casez (rst)
      1'h1:
          \$next\val_out$10  = 13'h0000;
    endcase
  end
  always @* begin
    \$next\val_out$11  = \val_out$11 ;
    casez (valid_in)
      1'h1:
          \$next\val_out$11  = \$27 [12:0];
    endcase
    casez (rst)
      1'h1:
          \$next\val_out$11  = 13'h0000;
    endcase
  end
  always @* begin
    \$next\val_out$12  = \val_out$12 ;
    casez (valid_in)
      1'h1:
          \$next\val_out$12  = \$32 [12:0];
    endcase
    casez (rst)
      1'h1:
          \$next\val_out$12  = 13'h0000;
    endcase
  end
  always @* begin
    \$next\val_out$13  = \val_out$13 ;
    casez (valid_in)
      1'h1:
          \$next\val_out$13  = \$37 [12:0];
    endcase
    casez (rst)
      1'h1:
          \$next\val_out$13  = 13'h0000;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_in;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  assign \$22  = \$25 ;
  assign \$27  = \$30 ;
  assign \$32  = \$35 ;
  assign \$37  = \$40 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.encode" *)
(* generator = "nMigen" *)
module encode(end_in, valid_in, ssss, \val_in$1 , \ssss$2 , \val_in$3 , \ssss$4 , \val_in$5 , \ssss$6 , rst, clk, enc_out, enc_ctr, \enc_out$7 , \enc_ctr$8 , \enc_out$9 , \enc_ctr$10 , \enc_out$11 , \enc_ctr$12 , valid_out, end_out, val_in);
  (* src = "encode.py:184" *)
  reg [4:0] \$next\enc_ctr ;
  (* src = "encode.py:184" *)
  reg [4:0] \$next\enc_ctr$10 ;
  (* src = "encode.py:184" *)
  reg [4:0] \$next\enc_ctr$12 ;
  (* src = "encode.py:184" *)
  reg [4:0] \$next\enc_ctr$8 ;
  (* src = "encode.py:182" *)
  reg [27:0] \$next\enc_out ;
  (* src = "encode.py:182" *)
  reg [27:0] \$next\enc_out$11 ;
  (* src = "encode.py:182" *)
  reg [27:0] \$next\enc_out$7 ;
  (* src = "encode.py:182" *)
  reg [27:0] \$next\enc_out$9 ;
  (* src = "encode.py:106" *)
  reg \$next\end_in$14 ;
  (* src = "encode.py:106" *)
  reg \$next\end_in$23 ;
  (* src = "encode.py:106" *)
  reg \$next\end_in$32 ;
  (* src = "encode.py:106" *)
  reg \$next\end_in$41 ;
  (* src = "encode.py:192" *)
  reg \$next\end_out ;
  (* src = "nmigen/hdl/mem.py:81" *)
  reg [3:0] \$next\mem_r_addr ;
  (* src = "nmigen/hdl/mem.py:81" *)
  reg [3:0] \$next\mem_r_addr$51 ;
  (* src = "nmigen/hdl/mem.py:81" *)
  reg [3:0] \$next\mem_r_addr$54 ;
  (* src = "nmigen/hdl/mem.py:81" *)
  reg [3:0] \$next\mem_r_addr$57 ;
  (* src = "encode.py:89" *)
  reg [32:0] \$next\rp_data ;
  (* src = "encode.py:89" *)
  reg [32:0] \$next\rp_data$26 ;
  (* src = "encode.py:89" *)
  reg [32:0] \$next\rp_data$35 ;
  (* src = "encode.py:89" *)
  reg [32:0] \$next\rp_data$44 ;
  (* src = "encode.py:94" *)
  reg [4:0] \$next\ssss$15 ;
  (* src = "encode.py:94" *)
  reg [4:0] \$next\ssss$24 ;
  (* src = "encode.py:94" *)
  reg [4:0] \$next\ssss$33 ;
  (* src = "encode.py:94" *)
  reg [4:0] \$next\ssss$42 ;
  (* src = "encode.py:92" *)
  reg [11:0] \$next\val_in$16 ;
  (* src = "encode.py:92" *)
  reg [11:0] \$next\val_in$25 ;
  (* src = "encode.py:92" *)
  reg [11:0] \$next\val_in$34 ;
  (* src = "encode.py:92" *)
  reg [11:0] \$next\val_in$43 ;
  (* src = "encode.py:102" *)
  reg \$next\valid_in$13 ;
  (* src = "encode.py:102" *)
  reg \$next\valid_in$22 ;
  (* src = "encode.py:102" *)
  reg \$next\valid_in$31 ;
  (* src = "encode.py:102" *)
  reg \$next\valid_in$40 ;
  (* src = "encode.py:188" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "encode.py:184" *)
  output [4:0] enc_ctr;
  (* src = "encode.py:184" *)
  output [4:0] \enc_ctr$10 ;
  (* src = "encode.py:184" *)
  output [4:0] \enc_ctr$12 ;
  (* src = "encode.py:99" *)
  wire [4:0] \enc_ctr$20 ;
  (* src = "encode.py:99" *)
  wire [4:0] \enc_ctr$29 ;
  (* src = "encode.py:99" *)
  wire [4:0] \enc_ctr$38 ;
  (* src = "encode.py:99" *)
  wire [4:0] \enc_ctr$47 ;
  (* src = "encode.py:184" *)
  output [4:0] \enc_ctr$8 ;
  (* src = "encode.py:182" *)
  output [27:0] enc_out;
  (* src = "encode.py:182" *)
  output [27:0] \enc_out$11 ;
  (* src = "encode.py:97" *)
  wire [27:0] \enc_out$19 ;
  (* src = "encode.py:97" *)
  wire [27:0] \enc_out$28 ;
  (* src = "encode.py:97" *)
  wire [27:0] \enc_out$37 ;
  (* src = "encode.py:97" *)
  wire [27:0] \enc_out$46 ;
  (* src = "encode.py:182" *)
  output [27:0] \enc_out$7 ;
  (* src = "encode.py:182" *)
  output [27:0] \enc_out$9 ;
  (* src = "encode.py:191" *)
  input end_in;
  (* src = "encode.py:106" *)
  wire \end_in$14 ;
  (* src = "encode.py:106" *)
  wire \end_in$23 ;
  (* src = "encode.py:106" *)
  wire \end_in$32 ;
  (* src = "encode.py:106" *)
  wire \end_in$41 ;
  (* src = "encode.py:192" *)
  output end_out;
  (* src = "encode.py:107" *)
  wire \end_out$18 ;
  (* src = "nmigen/hdl/mem.py:81" *)
  wire [3:0] mem_r_addr;
  (* src = "nmigen/hdl/mem.py:81" *)
  wire [3:0] \mem_r_addr$51 ;
  (* src = "nmigen/hdl/mem.py:81" *)
  wire [3:0] \mem_r_addr$54 ;
  (* src = "nmigen/hdl/mem.py:81" *)
  wire [3:0] \mem_r_addr$57 ;
  (* src = "nmigen/hdl/mem.py:83" *)
  wire [32:0] mem_r_data;
  (* src = "nmigen/hdl/mem.py:83" *)
  wire [32:0] \mem_r_data$52 ;
  (* src = "nmigen/hdl/mem.py:83" *)
  wire [32:0] \mem_r_data$55 ;
  (* src = "nmigen/hdl/mem.py:83" *)
  wire [32:0] \mem_r_data$58 ;
  (* src = "encode.py:88" *)
  wire [4:0] rp_addr;
  (* src = "encode.py:88" *)
  wire [4:0] \rp_addr$27 ;
  (* src = "encode.py:88" *)
  wire [4:0] \rp_addr$36 ;
  (* src = "encode.py:88" *)
  wire [4:0] \rp_addr$45 ;
  (* src = "encode.py:89" *)
  wire [32:0] rp_data;
  (* src = "encode.py:89" *)
  wire [32:0] \rp_data$26 ;
  (* src = "encode.py:89" *)
  wire [32:0] \rp_data$35 ;
  (* src = "encode.py:89" *)
  wire [32:0] \rp_data$44 ;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "encode.py:179" *)
  input [4:0] ssss;
  (* src = "encode.py:94" *)
  wire [4:0] \ssss$15 ;
  (* src = "encode.py:179" *)
  input [4:0] \ssss$2 ;
  (* src = "encode.py:94" *)
  wire [4:0] \ssss$24 ;
  (* src = "encode.py:94" *)
  wire [4:0] \ssss$33 ;
  (* src = "encode.py:179" *)
  input [4:0] \ssss$4 ;
  (* src = "encode.py:94" *)
  wire [4:0] \ssss$42 ;
  (* src = "encode.py:179" *)
  input [4:0] \ssss$6 ;
  (* src = "encode.py:177" *)
  input [11:0] val_in;
  (* src = "encode.py:177" *)
  input [11:0] \val_in$1 ;
  (* src = "encode.py:92" *)
  wire [11:0] \val_in$16 ;
  (* src = "encode.py:92" *)
  wire [11:0] \val_in$25 ;
  (* src = "encode.py:177" *)
  input [11:0] \val_in$3 ;
  (* src = "encode.py:92" *)
  wire [11:0] \val_in$34 ;
  (* src = "encode.py:92" *)
  wire [11:0] \val_in$43 ;
  (* src = "encode.py:177" *)
  input [11:0] \val_in$5 ;
  (* src = "encode.py:187" *)
  input valid_in;
  (* src = "encode.py:102" *)
  wire \valid_in$13 ;
  (* src = "encode.py:102" *)
  wire \valid_in$22 ;
  (* src = "encode.py:102" *)
  wire \valid_in$31 ;
  (* src = "encode.py:102" *)
  wire \valid_in$40 ;
  (* src = "encode.py:188" *)
  output valid_out;
  (* src = "encode.py:103" *)
  wire \valid_out$17 ;
  \anonymous$4  \$21  (
    .clk(clk),
    .enc_ctr(\enc_ctr$20 ),
    .enc_out(\enc_out$19 ),
    .end_in(\end_in$14 ),
    .end_out(\end_out$18 ),
    .rp_addr(rp_addr),
    .rp_data(rp_data),
    .rst(rst),
    .ssss(\ssss$15 ),
    .val_in(\val_in$16 ),
    .valid_in(\valid_in$13 ),
    .valid_out(\valid_out$17 )
  );
  \anonymous$5  \$30  (
    .clk(clk),
    .enc_ctr(\enc_ctr$29 ),
    .enc_out(\enc_out$28 ),
    .end_in(\end_in$23 ),
    .rp_addr(\rp_addr$27 ),
    .rp_data(\rp_data$26 ),
    .rst(rst),
    .ssss(\ssss$24 ),
    .val_in(\val_in$25 ),
    .valid_in(\valid_in$22 )
  );
  \anonymous$6  \$39  (
    .clk(clk),
    .enc_ctr(\enc_ctr$38 ),
    .enc_out(\enc_out$37 ),
    .end_in(\end_in$32 ),
    .rp_addr(\rp_addr$36 ),
    .rp_data(\rp_data$35 ),
    .rst(rst),
    .ssss(\ssss$33 ),
    .val_in(\val_in$34 ),
    .valid_in(\valid_in$31 )
  );
  \anonymous$7  \$48  (
    .clk(clk),
    .enc_ctr(\enc_ctr$47 ),
    .enc_out(\enc_out$46 ),
    .end_in(\end_in$41 ),
    .rp_addr(\rp_addr$45 ),
    .rp_data(\rp_data$44 ),
    .rst(rst),
    .ssss(\ssss$42 ),
    .val_in(\val_in$43 ),
    .valid_in(\valid_in$40 )
  );
  reg [32:0] mem [12:0];
  initial begin
    mem[0] = 33'h04000000e;
    mem[1] = 33'h030000000;
    mem[2] = 33'h030000004;
    mem[3] = 33'h030000010;
    mem[4] = 33'h030000030;
    mem[5] = 33'h030000080;
    mem[6] = 33'h030000140;
    mem[7] = 33'h030000300;
    mem[8] = 33'h050001e00;
    mem[9] = 33'h060007c00;
    mem[10] = 33'h07001f800;
    mem[11] = 33'h08007f000;
    mem[12] = 33'h0901fe000;
  end
  reg [3:0] _0_;
  reg [3:0] _1_;
  reg [3:0] _2_;
  reg [3:0] _3_;
  always @(posedge clk) begin
    _0_ <= \$next\mem_r_addr ;
    _1_ <= \$next\mem_r_addr$51 ;
    _2_ <= \$next\mem_r_addr$54 ;
    _3_ <= \$next\mem_r_addr$57 ;
  end
  assign mem_r_data = mem[_0_];
  assign \mem_r_data$52  = mem[_1_];
  assign \mem_r_data$55  = mem[_2_];
  assign \mem_r_data$58  = mem[_3_];
  always @* begin
    \$next\val_in$16  = 12'h000;
    \$next\val_in$16  = val_in;
  end
  always @* begin
    \$next\end_in$14  = 1'h0;
    \$next\end_in$14  = end_in;
  end
  always @* begin
    \$next\valid_in$22  = 1'h0;
    \$next\valid_in$22  = valid_in;
  end
  always @* begin
    \$next\ssss$24  = 5'h00;
    \$next\ssss$24  = \ssss$2 ;
  end
  always @* begin
    \$next\mem_r_addr$51  = 4'h0;
    \$next\mem_r_addr$51  = \rp_addr$27 [3:0];
  end
  always @* begin
    \$next\rp_data$26  = 33'h000000000;
    \$next\rp_data$26  = \mem_r_data$52 ;
  end
  always @* begin
    \$next\enc_out$7  = 28'h0000000;
    \$next\enc_out$7  = \enc_out$28 ;
  end
  always @* begin
    \$next\enc_ctr$8  = 5'h00;
    \$next\enc_ctr$8  = \enc_ctr$29 ;
  end
  always @* begin
    \$next\val_in$34  = 12'h000;
    \$next\val_in$34  = \val_in$3 ;
  end
  always @* begin
    \$next\end_in$32  = 1'h0;
    \$next\end_in$32  = end_in;
  end
  always @* begin
    \$next\valid_in$31  = 1'h0;
    \$next\valid_in$31  = valid_in;
  end
  always @* begin
    \$next\ssss$33  = 5'h00;
    \$next\ssss$33  = \ssss$4 ;
  end
  always @* begin
    \$next\valid_in$13  = 1'h0;
    \$next\valid_in$13  = valid_in;
  end
  always @* begin
    \$next\mem_r_addr$54  = 4'h0;
    \$next\mem_r_addr$54  = \rp_addr$36 [3:0];
  end
  always @* begin
    \$next\rp_data$35  = 33'h000000000;
    \$next\rp_data$35  = \mem_r_data$55 ;
  end
  always @* begin
    \$next\enc_out$9  = 28'h0000000;
    \$next\enc_out$9  = \enc_out$37 ;
  end
  always @* begin
    \$next\enc_ctr$10  = 5'h00;
    \$next\enc_ctr$10  = \enc_ctr$38 ;
  end
  always @* begin
    \$next\val_in$43  = 12'h000;
    \$next\val_in$43  = \val_in$5 ;
  end
  always @* begin
    \$next\end_in$41  = 1'h0;
    \$next\end_in$41  = end_in;
  end
  always @* begin
    \$next\valid_in$40  = 1'h0;
    \$next\valid_in$40  = valid_in;
  end
  always @* begin
    \$next\ssss$42  = 5'h00;
    \$next\ssss$42  = \ssss$6 ;
  end
  always @* begin
    \$next\mem_r_addr$57  = 4'h0;
    \$next\mem_r_addr$57  = \rp_addr$45 [3:0];
  end
  always @* begin
    \$next\rp_data$44  = 33'h000000000;
    \$next\rp_data$44  = \mem_r_data$58 ;
  end
  always @* begin
    \$next\ssss$15  = 5'h00;
    \$next\ssss$15  = ssss;
  end
  always @* begin
    \$next\enc_out$11  = 28'h0000000;
    \$next\enc_out$11  = \enc_out$46 ;
  end
  always @* begin
    \$next\enc_ctr$12  = 5'h00;
    \$next\enc_ctr$12  = \enc_ctr$47 ;
  end
  always @* begin
    \$next\valid_out  = 1'h0;
    \$next\valid_out  = \valid_out$17 ;
  end
  always @* begin
    \$next\end_out  = 1'h0;
    \$next\end_out  = \end_out$18 ;
  end
  always @* begin
    \$next\mem_r_addr  = 4'h0;
    \$next\mem_r_addr  = rp_addr[3:0];
  end
  always @* begin
    \$next\rp_data  = 33'h000000000;
    \$next\rp_data  = mem_r_data;
  end
  always @* begin
    \$next\enc_out  = 28'h0000000;
    \$next\enc_out  = \enc_out$19 ;
  end
  always @* begin
    \$next\enc_ctr  = 5'h00;
    \$next\enc_ctr  = \enc_ctr$20 ;
  end
  always @* begin
    \$next\val_in$25  = 12'h000;
    \$next\val_in$25  = \val_in$1 ;
  end
  always @* begin
    \$next\end_in$23  = 1'h0;
    \$next\end_in$23  = end_in;
  end
  assign end_out = \$next\end_out ;
  assign valid_out = \$next\valid_out ;
  assign \enc_ctr$12  = \$next\enc_ctr$12 ;
  assign \enc_out$11  = \$next\enc_out$11 ;
  assign \rp_data$44  = \$next\rp_data$44 ;
  assign \mem_r_addr$57  = \$next\mem_r_addr$57 ;
  assign \ssss$42  = \$next\ssss$42 ;
  assign \valid_in$40  = \$next\valid_in$40 ;
  assign \end_in$41  = \$next\end_in$41 ;
  assign \val_in$43  = \$next\val_in$43 ;
  assign \enc_ctr$10  = \$next\enc_ctr$10 ;
  assign \enc_out$9  = \$next\enc_out$9 ;
  assign \rp_data$35  = \$next\rp_data$35 ;
  assign \mem_r_addr$54  = \$next\mem_r_addr$54 ;
  assign \ssss$33  = \$next\ssss$33 ;
  assign \valid_in$31  = \$next\valid_in$31 ;
  assign \end_in$32  = \$next\end_in$32 ;
  assign \val_in$34  = \$next\val_in$34 ;
  assign \enc_ctr$8  = \$next\enc_ctr$8 ;
  assign \enc_out$7  = \$next\enc_out$7 ;
  assign \rp_data$26  = \$next\rp_data$26 ;
  assign \mem_r_addr$51  = \$next\mem_r_addr$51 ;
  assign \ssss$24  = \$next\ssss$24 ;
  assign \valid_in$22  = \$next\valid_in$22 ;
  assign \end_in$23  = \$next\end_in$23 ;
  assign \val_in$25  = \$next\val_in$25 ;
  assign enc_ctr = \$next\enc_ctr ;
  assign enc_out = \$next\enc_out ;
  assign rp_data = \$next\rp_data ;
  assign mem_r_addr = \$next\mem_r_addr ;
  assign \ssss$15  = \$next\ssss$15 ;
  assign \valid_in$13  = \$next\valid_in$13 ;
  assign \end_in$14  = \$next\end_in$14 ;
  assign \val_in$16  = \$next\val_in$16 ;
endmodule

(* \nmigen.hierarchy  = "top.lj92_pipeline_fifo.fifo" *)
(* generator = "nMigen" *)
module fifo(we, re, rst, clk, dout, readable, level, din);
  wire \$1 ;
  wire \$3 ;
  wire \$5 ;
  wire [7:0] \$7 ;
  (* src = "nmigen/lib/fifo.py:69" *)
  reg [119:0] \$next\dout ;
  (* src = "nmigen/lib/fifo.py:238" *)
  reg [7:0] \$next\level ;
  (* src = "nmigen/lib/fifo.py:70" *)
  reg \$next\readable ;
  (* src = "nmigen/lib/fifo.py:65" *)
  reg [119:0] \$next\unbuffered_din ;
  (* src = "nmigen/lib/fifo.py:71" *)
  reg \$next\unbuffered_re ;
  (* src = "nmigen/lib/fifo.py:139" *)
  reg \$next\unbuffered_replace ;
  (* src = "nmigen/lib/fifo.py:67" *)
  reg \$next\unbuffered_we ;
  (* src = "nmigen/lib/fifo.py:66" *)
  reg \$next\writable ;
  (* init = 1'h0 *)
  reg \$verilog_initial_trigger  = 1'h0;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "nmigen/lib/fifo.py:65" *)
  input [119:0] din;
  (* src = "nmigen/lib/fifo.py:69" *)
  output [119:0] dout;
  (* src = "nmigen/lib/fifo.py:238" *)
  output [7:0] level;
  (* src = "nmigen/lib/fifo.py:71" *)
  input re;
  (* init = 1'h0 *)
  (* src = "nmigen/lib/fifo.py:70" *)
  output readable;
  reg readable = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "nmigen/lib/fifo.py:65" *)
  wire [119:0] unbuffered_din;
  (* src = "nmigen/lib/fifo.py:69" *)
  wire [119:0] unbuffered_dout;
  (* src = "nmigen/lib/fifo.py:138" *)
  wire [6:0] unbuffered_level;
  (* src = "nmigen/lib/fifo.py:71" *)
  wire unbuffered_re;
  (* src = "nmigen/lib/fifo.py:70" *)
  wire unbuffered_readable;
  (* src = "nmigen/lib/fifo.py:139" *)
  wire unbuffered_replace;
  (* src = "nmigen/lib/fifo.py:67" *)
  wire unbuffered_we;
  (* src = "nmigen/lib/fifo.py:66" *)
  wire unbuffered_writable;
  (* src = "nmigen/lib/fifo.py:67" *)
  input we;
  (* src = "nmigen/lib/fifo.py:66" *)
  wire writable;
  assign \$1  = ~ (* src = "nmigen/lib/fifo.py:256" *) readable;
  assign \$3  = \$1  | (* src = "nmigen/lib/fifo.py:256" *) re;
  assign \$5  = unbuffered_readable & (* src = "nmigen/lib/fifo.py:256" *) \$3 ;
  assign \$7  = unbuffered_level + (* src = "nmigen/lib/fifo.py:263" *) readable;
  always @(posedge clk)
      readable <= \$next\readable ;
  unbuffered unbuffered (
    .clk(clk),
    .din(unbuffered_din),
    .dout(unbuffered_dout),
    .level(unbuffered_level),
    .re(unbuffered_re),
    .readable(unbuffered_readable),
    .replace(unbuffered_replace),
    .rst(rst),
    .we(unbuffered_we),
    .writable(unbuffered_writable)
  );
  always @* begin
    \$next\unbuffered_din  = 120'h000000000000000000000000000000;
    \$next\unbuffered_din  = din;
  end
  always @* begin
    \$next\unbuffered_we  = 1'h0;
    \$next\unbuffered_we  = we;
  end
  always @* begin
    \$next\writable  = 1'h0;
    \$next\writable  = unbuffered_writable;
  end
  always @* begin
    \$next\unbuffered_replace  = 1'h0;
    \$next\unbuffered_replace  = 1'h0;
    \$verilog_initial_trigger  = \$verilog_initial_trigger ;
  end
  always @* begin
    \$next\dout  = 120'h000000000000000000000000000000;
    \$next\dout  = unbuffered_dout;
  end
  always @* begin
    \$next\unbuffered_re  = 1'h0;
    \$next\unbuffered_re  = \$5 ;
  end
  always @* begin
    \$next\readable  = readable;
    casez ({ re, unbuffered_re })
      2'bz1:
          \$next\readable  = 1'h1;
      2'b1z:
          \$next\readable  = 1'h0;
    endcase
    casez (rst)
      1'h1:
          \$next\readable  = 1'h0;
    endcase
  end
  always @* begin
    \$next\level  = 8'h00;
    \$next\level  = \$7 ;
  end
  assign level = \$next\level ;
  assign unbuffered_re = \$next\unbuffered_re ;
  assign dout = \$next\dout ;
  assign unbuffered_replace = \$next\unbuffered_replace ;
  assign writable = \$next\writable ;
  assign unbuffered_we = \$next\unbuffered_we ;
  assign unbuffered_din = \$next\unbuffered_din ;
endmodule

(* \nmigen.hierarchy  = "top.converter_fifo.fifo" *)
(* generator = "nMigen" *)
module \fifo$11 (we, re, rst, clk, writable, dout, readable, level, din);
  wire \$1 ;
  wire \$3 ;
  wire \$5 ;
  wire [8:0] \$7 ;
  (* src = "nmigen/lib/fifo.py:69" *)
  reg [54:0] \$next\dout ;
  (* src = "nmigen/lib/fifo.py:238" *)
  reg [8:0] \$next\level ;
  (* src = "nmigen/lib/fifo.py:70" *)
  reg \$next\readable ;
  (* src = "nmigen/lib/fifo.py:65" *)
  reg [54:0] \$next\unbuffered_din ;
  (* src = "nmigen/lib/fifo.py:71" *)
  reg \$next\unbuffered_re ;
  (* src = "nmigen/lib/fifo.py:139" *)
  reg \$next\unbuffered_replace ;
  (* src = "nmigen/lib/fifo.py:67" *)
  reg \$next\unbuffered_we ;
  (* src = "nmigen/lib/fifo.py:66" *)
  reg \$next\writable ;
  (* init = 1'h0 *)
  reg \$verilog_initial_trigger  = 1'h0;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "nmigen/lib/fifo.py:65" *)
  input [54:0] din;
  (* src = "nmigen/lib/fifo.py:69" *)
  output [54:0] dout;
  (* src = "nmigen/lib/fifo.py:238" *)
  output [8:0] level;
  (* src = "nmigen/lib/fifo.py:71" *)
  input re;
  (* init = 1'h0 *)
  (* src = "nmigen/lib/fifo.py:70" *)
  output readable;
  reg readable = 1'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "nmigen/lib/fifo.py:65" *)
  wire [54:0] unbuffered_din;
  (* src = "nmigen/lib/fifo.py:69" *)
  wire [54:0] unbuffered_dout;
  (* src = "nmigen/lib/fifo.py:138" *)
  wire [7:0] unbuffered_level;
  (* src = "nmigen/lib/fifo.py:71" *)
  wire unbuffered_re;
  (* src = "nmigen/lib/fifo.py:70" *)
  wire unbuffered_readable;
  (* src = "nmigen/lib/fifo.py:139" *)
  wire unbuffered_replace;
  (* src = "nmigen/lib/fifo.py:67" *)
  wire unbuffered_we;
  (* src = "nmigen/lib/fifo.py:66" *)
  wire unbuffered_writable;
  (* src = "nmigen/lib/fifo.py:67" *)
  input we;
  (* src = "nmigen/lib/fifo.py:66" *)
  output writable;
  assign \$1  = ~ (* src = "nmigen/lib/fifo.py:256" *) readable;
  assign \$3  = \$1  | (* src = "nmigen/lib/fifo.py:256" *) re;
  assign \$5  = unbuffered_readable & (* src = "nmigen/lib/fifo.py:256" *) \$3 ;
  assign \$7  = unbuffered_level + (* src = "nmigen/lib/fifo.py:263" *) readable;
  always @(posedge clk)
      readable <= \$next\readable ;
  \unbuffered$12  unbuffered (
    .clk(clk),
    .din(unbuffered_din),
    .dout(unbuffered_dout),
    .level(unbuffered_level),
    .re(unbuffered_re),
    .readable(unbuffered_readable),
    .replace(unbuffered_replace),
    .rst(rst),
    .we(unbuffered_we),
    .writable(unbuffered_writable)
  );
  always @* begin
    \$next\unbuffered_din  = 55'h00000000000000;
    \$next\unbuffered_din  = din;
  end
  always @* begin
    \$next\unbuffered_we  = 1'h0;
    \$next\unbuffered_we  = we;
  end
  always @* begin
    \$next\writable  = 1'h0;
    \$next\writable  = unbuffered_writable;
  end
  always @* begin
    \$next\unbuffered_replace  = 1'h0;
    \$next\unbuffered_replace  = 1'h0;
    \$verilog_initial_trigger  = \$verilog_initial_trigger ;
  end
  always @* begin
    \$next\dout  = 55'h00000000000000;
    \$next\dout  = unbuffered_dout;
  end
  always @* begin
    \$next\unbuffered_re  = 1'h0;
    \$next\unbuffered_re  = \$5 ;
  end
  always @* begin
    \$next\readable  = readable;
    casez ({ re, unbuffered_re })
      2'bz1:
          \$next\readable  = 1'h1;
      2'b1z:
          \$next\readable  = 1'h0;
    endcase
    casez (rst)
      1'h1:
          \$next\readable  = 1'h0;
    endcase
  end
  always @* begin
    \$next\level  = 9'h000;
    \$next\level  = \$7 ;
  end
  assign level = \$next\level ;
  assign unbuffered_re = \$next\unbuffered_re ;
  assign dout = \$next\dout ;
  assign unbuffered_replace = \$next\unbuffered_replace ;
  assign writable = \$next\writable ;
  assign unbuffered_we = \$next\unbuffered_we ;
  assign unbuffered_din = \$next\unbuffered_din ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.force_end" *)
(* generator = "nMigen" *)
module force_end(allowed_cycles, rst, clk, fend, valid_in);
  wire \$1 ;
  wire [25:0] \$3 ;
  wire [25:0] \$4 ;
  (* src = "force_end.py:51" *)
  reg [24:0] \$next\counter ;
  (* src = "force_end.py:41" *)
  reg \$next\fend ;
  (* src = "nmigen/hdl/dsl.py:244" *)
  reg [1:0] \$next\fsm_state ;
  (* src = "force_end.py:39" *)
  input [23:0] allowed_cycles;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 25'h0000000 *)
  (* src = "force_end.py:51" *)
  reg [24:0] counter = 25'h0000000;
  (* init = 1'h0 *)
  (* src = "force_end.py:41" *)
  output fend;
  reg fend = 1'h0;
  (* init = 2'h0 *)
  (* src = "nmigen/hdl/dsl.py:244" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "force_end.py:38" *)
  input valid_in;
  assign \$1  = counter == (* src = "force_end.py:61" *) allowed_cycles;
  assign \$4  = counter + (* src = "force_end.py:60" *) 1'h1;
  always @(posedge clk)
      fend <= \$next\fend ;
  always @(posedge clk)
      counter <= \$next\counter ;
  always @(posedge clk)
      fsm_state <= \$next\fsm_state ;
  always @* begin
    \$next\fsm_state  = fsm_state;
    casez (fsm_state)
      2'h0:
          casez (valid_in)
            1'h1:
                \$next\fsm_state  = 2'h1;
          endcase
      2'h1:
          casez (\$1 )
            1'h1:
                \$next\fsm_state  = 2'h2;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\fsm_state  = 2'h0;
    endcase
  end
  always @* begin
    \$next\counter  = counter;
    casez (fsm_state)
      2'h1:
          \$next\counter  = \$3 [24:0];
    endcase
    casez (rst)
      1'h1:
          \$next\counter  = 25'h0000000;
    endcase
  end
  always @* begin
    \$next\fend  = fend;
    casez (fsm_state)
      2'h2:
          \$next\fend  = 1'h1;
    endcase
    casez (rst)
      1'h1:
          \$next\fend  = 1'h0;
    endcase
  end
  assign \$3  = \$4 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1" *)
(* generator = "nMigen" *)
module integration_1(pixel_in, \pixel_in$1 , \pixel_in$2 , \pixel_in$3 , rst, full_clk, full_rst, fend_out, enc_out, enc_out_ctr, valid_out, end_out, end_of_frame, clk, valid_in);
  (* src = "difference.py:71" *)
  reg \$next\difference_end_in ;
  (* src = "difference.py:55" *)
  reg [11:0] \$next\difference_pixel_in ;
  (* src = "difference.py:55" *)
  reg [11:0] \$next\difference_pixel_in$13 ;
  (* src = "difference.py:55" *)
  reg [11:0] \$next\difference_pixel_in$15 ;
  (* src = "difference.py:55" *)
  reg [11:0] \$next\difference_pixel_in$17 ;
  (* src = "difference.py:58" *)
  reg [11:0] \$next\difference_predic_in ;
  (* src = "difference.py:58" *)
  reg [11:0] \$next\difference_predic_in$14 ;
  (* src = "difference.py:58" *)
  reg [11:0] \$next\difference_predic_in$16 ;
  (* src = "difference.py:58" *)
  reg [11:0] \$next\difference_predic_in$18 ;
  (* src = "difference.py:67" *)
  reg \$next\difference_valid_in ;
  (* src = "integration_1.py:26" *)
  reg [111:0] \$next\enc_out ;
  (* src = "integration_1.py:27" *)
  reg [6:0] \$next\enc_out_ctr ;
  (* src = "encode.py:191" *)
  reg \$next\encode_end_in ;
  (* src = "encode.py:179" *)
  reg [4:0] \$next\encode_ssss ;
  (* src = "encode.py:179" *)
  reg [4:0] \$next\encode_ssss$39 ;
  (* src = "encode.py:179" *)
  reg [4:0] \$next\encode_ssss$41 ;
  (* src = "encode.py:179" *)
  reg [4:0] \$next\encode_ssss$43 ;
  (* src = "encode.py:177" *)
  reg [11:0] \$next\encode_val_in ;
  (* src = "encode.py:177" *)
  reg [11:0] \$next\encode_val_in$38 ;
  (* src = "encode.py:177" *)
  reg [11:0] \$next\encode_val_in$40 ;
  (* src = "encode.py:177" *)
  reg [11:0] \$next\encode_val_in$42 ;
  (* src = "encode.py:187" *)
  reg \$next\encode_valid_in ;
  (* src = "integration_1.py:34" *)
  reg \$next\end_out ;
  (* src = "integration_1.py:35" *)
  reg \$next\fend_out ;
  (* src = "force_end.py:39" *)
  reg [23:0] \$next\force_end_allowed_cycles ;
  (* src = "force_end.py:38" *)
  reg \$next\force_end_valid_in ;
  (* src = "merge.py:109" *)
  reg [27:0] \$next\merge_enc_in ;
  (* src = "merge.py:109" *)
  reg [27:0] \$next\merge_enc_in$50 ;
  (* src = "merge.py:109" *)
  reg [27:0] \$next\merge_enc_in$52 ;
  (* src = "merge.py:109" *)
  reg [27:0] \$next\merge_enc_in$54 ;
  (* src = "merge.py:110" *)
  reg [4:0] \$next\merge_enc_in_ctr ;
  (* src = "merge.py:110" *)
  reg [4:0] \$next\merge_enc_in_ctr$51 ;
  (* src = "merge.py:110" *)
  reg [4:0] \$next\merge_enc_in_ctr$53 ;
  (* src = "merge.py:110" *)
  reg [4:0] \$next\merge_enc_in_ctr$55 ;
  (* src = "merge.py:120" *)
  reg \$next\merge_end_in ;
  (* src = "merge.py:116" *)
  reg \$next\merge_valid_in ;
  (* src = "normalize.py:207" *)
  reg \$next\normalize_end_in ;
  (* src = "normalize.py:194" *)
  reg [12:0] \$next\normalize_val_in ;
  (* src = "normalize.py:194" *)
  reg [12:0] \$next\normalize_val_in$26 ;
  (* src = "normalize.py:194" *)
  reg [12:0] \$next\normalize_val_in$28 ;
  (* src = "normalize.py:194" *)
  reg [12:0] \$next\normalize_val_in$30 ;
  (* src = "normalize.py:203" *)
  reg \$next\normalize_valid_in ;
  (* src = "normalize.py:196" *)
  reg [12:0] \$next\normalize_vals_in_mns ;
  (* src = "normalize.py:196" *)
  reg [12:0] \$next\normalize_vals_in_mns$27 ;
  (* src = "normalize.py:196" *)
  reg [12:0] \$next\normalize_vals_in_mns$29 ;
  (* src = "normalize.py:196" *)
  reg [12:0] \$next\normalize_vals_in_mns$31 ;
  (* src = "predictor_p1_c4_px4.py:79" *)
  reg \$next\predictor_end_in ;
  (* src = "predictor_p1_c4_px4.py:66" *)
  reg \$next\predictor_new_row ;
  (* src = "predictor_p1_c4_px4.py:63" *)
  reg [11:0] \$next\predictor_pixel_in ;
  (* src = "predictor_p1_c4_px4.py:63" *)
  reg [11:0] \$next\predictor_pixel_in$4 ;
  (* src = "predictor_p1_c4_px4.py:63" *)
  reg [11:0] \$next\predictor_pixel_in$5 ;
  (* src = "predictor_p1_c4_px4.py:63" *)
  reg [11:0] \$next\predictor_pixel_in$6 ;
  (* src = "predictor_p1_c4_px4.py:75" *)
  reg \$next\predictor_valid_in ;
  (* src = "signals.py:41" *)
  reg [15:0] \$next\signals_height ;
  (* src = "signals.py:43" *)
  reg \$next\signals_new_input ;
  (* src = "signals.py:42" *)
  reg [15:0] \$next\signals_width ;
  (* src = "integration_1.py:31" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  output clk;
  (* src = "difference.py:71" *)
  wire difference_end_in;
  (* src = "difference.py:72" *)
  wire difference_end_out;
  (* src = "difference.py:55" *)
  wire [11:0] difference_pixel_in;
  (* src = "difference.py:55" *)
  wire [11:0] \difference_pixel_in$13 ;
  (* src = "difference.py:55" *)
  wire [11:0] \difference_pixel_in$15 ;
  (* src = "difference.py:55" *)
  wire [11:0] \difference_pixel_in$17 ;
  (* src = "difference.py:58" *)
  wire [11:0] difference_predic_in;
  (* src = "difference.py:58" *)
  wire [11:0] \difference_predic_in$14 ;
  (* src = "difference.py:58" *)
  wire [11:0] \difference_predic_in$16 ;
  (* src = "difference.py:58" *)
  wire [11:0] \difference_predic_in$18 ;
  (* src = "difference.py:61" *)
  wire [12:0] difference_val_out;
  (* src = "difference.py:61" *)
  wire [12:0] \difference_val_out$19 ;
  (* src = "difference.py:61" *)
  wire [12:0] \difference_val_out$20 ;
  (* src = "difference.py:61" *)
  wire [12:0] \difference_val_out$21 ;
  (* src = "difference.py:64" *)
  wire [12:0] \difference_val_out$22 ;
  (* src = "difference.py:64" *)
  wire [12:0] \difference_val_out$23 ;
  (* src = "difference.py:64" *)
  wire [12:0] \difference_val_out$24 ;
  (* src = "difference.py:64" *)
  wire [12:0] \difference_val_out$25 ;
  (* src = "difference.py:67" *)
  wire difference_valid_in;
  (* src = "difference.py:68" *)
  wire difference_valid_out;
  (* src = "integration_1.py:26" *)
  output [111:0] enc_out;
  (* src = "integration_1.py:27" *)
  output [6:0] enc_out_ctr;
  (* src = "encode.py:184" *)
  wire [4:0] encode_enc_ctr;
  (* src = "encode.py:184" *)
  wire [4:0] \encode_enc_ctr$45 ;
  (* src = "encode.py:184" *)
  wire [4:0] \encode_enc_ctr$47 ;
  (* src = "encode.py:184" *)
  wire [4:0] \encode_enc_ctr$49 ;
  (* src = "encode.py:182" *)
  wire [27:0] encode_enc_out;
  (* src = "encode.py:182" *)
  wire [27:0] \encode_enc_out$44 ;
  (* src = "encode.py:182" *)
  wire [27:0] \encode_enc_out$46 ;
  (* src = "encode.py:182" *)
  wire [27:0] \encode_enc_out$48 ;
  (* src = "encode.py:191" *)
  wire encode_end_in;
  (* src = "encode.py:192" *)
  wire encode_end_out;
  (* src = "encode.py:179" *)
  wire [4:0] encode_ssss;
  (* src = "encode.py:179" *)
  wire [4:0] \encode_ssss$39 ;
  (* src = "encode.py:179" *)
  wire [4:0] \encode_ssss$41 ;
  (* src = "encode.py:179" *)
  wire [4:0] \encode_ssss$43 ;
  (* src = "encode.py:177" *)
  wire [11:0] encode_val_in;
  (* src = "encode.py:177" *)
  wire [11:0] \encode_val_in$38 ;
  (* src = "encode.py:177" *)
  wire [11:0] \encode_val_in$40 ;
  (* src = "encode.py:177" *)
  wire [11:0] \encode_val_in$42 ;
  (* src = "encode.py:187" *)
  wire encode_valid_in;
  (* src = "encode.py:188" *)
  wire encode_valid_out;
  (* src = "signals.py:45" *)
  output end_of_frame;
  (* src = "integration_1.py:34" *)
  output end_out;
  (* src = "integration_1.py:35" *)
  output fend_out;
  (* src = "force_end.py:39" *)
  wire [23:0] force_end_allowed_cycles;
  (* src = "force_end.py:41" *)
  wire force_end_fend;
  (* src = "force_end.py:38" *)
  wire force_end_valid_in;
  (* src = "clk_domains.py:4" *)
  input full_clk;
  (* src = "clk_domains.py:4" *)
  input full_rst;
  (* src = "merge.py:109" *)
  wire [27:0] merge_enc_in;
  (* src = "merge.py:109" *)
  wire [27:0] \merge_enc_in$50 ;
  (* src = "merge.py:109" *)
  wire [27:0] \merge_enc_in$52 ;
  (* src = "merge.py:109" *)
  wire [27:0] \merge_enc_in$54 ;
  (* src = "merge.py:110" *)
  wire [4:0] merge_enc_in_ctr;
  (* src = "merge.py:110" *)
  wire [4:0] \merge_enc_in_ctr$51 ;
  (* src = "merge.py:110" *)
  wire [4:0] \merge_enc_in_ctr$53 ;
  (* src = "merge.py:110" *)
  wire [4:0] \merge_enc_in_ctr$55 ;
  (* src = "merge.py:112" *)
  wire [111:0] merge_enc_out;
  (* src = "merge.py:113" *)
  wire [6:0] merge_enc_out_ctr;
  (* src = "merge.py:120" *)
  wire merge_end_in;
  (* src = "merge.py:121" *)
  wire merge_end_out;
  (* src = "merge.py:116" *)
  wire merge_valid_in;
  (* src = "merge.py:117" *)
  wire merge_valid_out;
  (* src = "normalize.py:207" *)
  wire normalize_end_in;
  (* src = "normalize.py:208" *)
  wire normalize_end_out;
  (* src = "normalize.py:201" *)
  wire [4:0] normalize_ssss;
  (* src = "normalize.py:201" *)
  wire [4:0] \normalize_ssss$32 ;
  (* src = "normalize.py:201" *)
  wire [4:0] \normalize_ssss$34 ;
  (* src = "normalize.py:201" *)
  wire [4:0] \normalize_ssss$36 ;
  (* src = "normalize.py:194" *)
  wire [12:0] normalize_val_in;
  (* src = "normalize.py:194" *)
  wire [12:0] \normalize_val_in$26 ;
  (* src = "normalize.py:194" *)
  wire [12:0] \normalize_val_in$28 ;
  (* src = "normalize.py:194" *)
  wire [12:0] \normalize_val_in$30 ;
  (* src = "normalize.py:199" *)
  wire [11:0] normalize_val_out;
  (* src = "normalize.py:199" *)
  wire [11:0] \normalize_val_out$33 ;
  (* src = "normalize.py:199" *)
  wire [11:0] \normalize_val_out$35 ;
  (* src = "normalize.py:199" *)
  wire [11:0] \normalize_val_out$37 ;
  (* src = "normalize.py:203" *)
  wire normalize_valid_in;
  (* src = "normalize.py:204" *)
  wire normalize_valid_out;
  (* src = "normalize.py:196" *)
  wire [12:0] normalize_vals_in_mns;
  (* src = "normalize.py:196" *)
  wire [12:0] \normalize_vals_in_mns$27 ;
  (* src = "normalize.py:196" *)
  wire [12:0] \normalize_vals_in_mns$29 ;
  (* src = "normalize.py:196" *)
  wire [12:0] \normalize_vals_in_mns$31 ;
  (* src = "integration_1.py:23" *)
  input [11:0] pixel_in;
  (* src = "integration_1.py:23" *)
  input [11:0] \pixel_in$1 ;
  (* src = "integration_1.py:23" *)
  input [11:0] \pixel_in$2 ;
  (* src = "integration_1.py:23" *)
  input [11:0] \pixel_in$3 ;
  (* src = "predictor_p1_c4_px4.py:79" *)
  wire predictor_end_in;
  (* src = "predictor_p1_c4_px4.py:80" *)
  wire predictor_end_out;
  (* src = "predictor_p1_c4_px4.py:66" *)
  wire predictor_new_row;
  (* src = "predictor_p1_c4_px4.py:63" *)
  wire [11:0] predictor_pixel_in;
  (* src = "predictor_p1_c4_px4.py:63" *)
  wire [11:0] \predictor_pixel_in$4 ;
  (* src = "predictor_p1_c4_px4.py:63" *)
  wire [11:0] \predictor_pixel_in$5 ;
  (* src = "predictor_p1_c4_px4.py:63" *)
  wire [11:0] \predictor_pixel_in$6 ;
  (* src = "predictor_p1_c4_px4.py:69" *)
  wire [11:0] predictor_pixel_out;
  (* src = "predictor_p1_c4_px4.py:69" *)
  wire [11:0] \predictor_pixel_out$7 ;
  (* src = "predictor_p1_c4_px4.py:69" *)
  wire [11:0] \predictor_pixel_out$8 ;
  (* src = "predictor_p1_c4_px4.py:69" *)
  wire [11:0] \predictor_pixel_out$9 ;
  (* src = "predictor_p1_c4_px4.py:72" *)
  wire [11:0] predictor_predic_out;
  (* src = "predictor_p1_c4_px4.py:72" *)
  wire [11:0] \predictor_predic_out$10 ;
  (* src = "predictor_p1_c4_px4.py:72" *)
  wire [11:0] \predictor_predic_out$11 ;
  (* src = "predictor_p1_c4_px4.py:72" *)
  wire [11:0] \predictor_predic_out$12 ;
  (* src = "predictor_p1_c4_px4.py:75" *)
  wire predictor_valid_in;
  (* src = "predictor_p1_c4_px4.py:76" *)
  wire predictor_valid_out;
  (* src = "register_file.py:38" *)
  wire [23:0] register_file_allowed_cycles;
  (* src = "register_file.py:36" *)
  wire [15:0] register_file_height;
  (* src = "register_file.py:37" *)
  wire [15:0] register_file_width;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "signals.py:41" *)
  wire [15:0] signals_height;
  (* src = "signals.py:43" *)
  wire signals_new_input;
  (* src = "signals.py:46" *)
  wire signals_new_row;
  (* src = "signals.py:42" *)
  wire [15:0] signals_width;
  (* src = "integration_1.py:30" *)
  input valid_in;
  (* src = "integration_1.py:31" *)
  output valid_out;
  difference difference (
    .clk(clk),
    .end_in(difference_end_in),
    .end_out(difference_end_out),
    .pixel_in(difference_pixel_in),
    .\pixel_in$1 (\difference_pixel_in$13 ),
    .\pixel_in$3 (\difference_pixel_in$15 ),
    .\pixel_in$5 (\difference_pixel_in$17 ),
    .predic_in(difference_predic_in),
    .\predic_in$2 (\difference_predic_in$14 ),
    .\predic_in$4 (\difference_predic_in$16 ),
    .\predic_in$6 (\difference_predic_in$18 ),
    .rst(rst),
    .val_out(difference_val_out),
    .\val_out$10 (\difference_val_out$22 ),
    .\val_out$11 (\difference_val_out$23 ),
    .\val_out$12 (\difference_val_out$24 ),
    .\val_out$13 (\difference_val_out$25 ),
    .\val_out$7 (\difference_val_out$19 ),
    .\val_out$8 (\difference_val_out$20 ),
    .\val_out$9 (\difference_val_out$21 ),
    .valid_in(difference_valid_in),
    .valid_out(difference_valid_out)
  );
  encode encode (
    .clk(clk),
    .enc_ctr(encode_enc_ctr),
    .\enc_ctr$10 (\encode_enc_ctr$47 ),
    .\enc_ctr$12 (\encode_enc_ctr$49 ),
    .\enc_ctr$8 (\encode_enc_ctr$45 ),
    .enc_out(encode_enc_out),
    .\enc_out$11 (\encode_enc_out$48 ),
    .\enc_out$7 (\encode_enc_out$44 ),
    .\enc_out$9 (\encode_enc_out$46 ),
    .end_in(encode_end_in),
    .end_out(encode_end_out),
    .rst(rst),
    .ssss(encode_ssss),
    .\ssss$2 (\encode_ssss$39 ),
    .\ssss$4 (\encode_ssss$41 ),
    .\ssss$6 (\encode_ssss$43 ),
    .val_in(encode_val_in),
    .\val_in$1 (\encode_val_in$38 ),
    .\val_in$3 (\encode_val_in$40 ),
    .\val_in$5 (\encode_val_in$42 ),
    .valid_in(encode_valid_in),
    .valid_out(encode_valid_out)
  );
  force_end force_end (
    .allowed_cycles(force_end_allowed_cycles),
    .clk(clk),
    .fend(force_end_fend),
    .rst(rst),
    .valid_in(force_end_valid_in)
  );
  merge merge (
    .clk(clk),
    .enc_in(merge_enc_in),
    .\enc_in$1 (\merge_enc_in$50 ),
    .\enc_in$3 (\merge_enc_in$52 ),
    .\enc_in$5 (\merge_enc_in$54 ),
    .enc_in_ctr(merge_enc_in_ctr),
    .\enc_in_ctr$2 (\merge_enc_in_ctr$51 ),
    .\enc_in_ctr$4 (\merge_enc_in_ctr$53 ),
    .\enc_in_ctr$6 (\merge_enc_in_ctr$55 ),
    .enc_out(merge_enc_out),
    .enc_out_ctr(merge_enc_out_ctr),
    .end_in(merge_end_in),
    .end_out(merge_end_out),
    .rst(rst),
    .valid_in(merge_valid_in),
    .valid_out(merge_valid_out)
  );
  normalize normalize (
    .clk(clk),
    .end_in(normalize_end_in),
    .end_out(normalize_end_out),
    .rst(rst),
    .ssss(normalize_ssss),
    .\ssss$11 (\normalize_ssss$36 ),
    .\ssss$7 (\normalize_ssss$32 ),
    .\ssss$9 (\normalize_ssss$34 ),
    .val_in(normalize_val_in),
    .\val_in$1 (\normalize_val_in$26 ),
    .\val_in$3 (\normalize_val_in$28 ),
    .\val_in$5 (\normalize_val_in$30 ),
    .val_out(normalize_val_out),
    .\val_out$10 (\normalize_val_out$35 ),
    .\val_out$12 (\normalize_val_out$37 ),
    .\val_out$8 (\normalize_val_out$33 ),
    .valid_in(normalize_valid_in),
    .valid_out(normalize_valid_out),
    .vals_in_mns(normalize_vals_in_mns),
    .\vals_in_mns$2 (\normalize_vals_in_mns$27 ),
    .\vals_in_mns$4 (\normalize_vals_in_mns$29 ),
    .\vals_in_mns$6 (\normalize_vals_in_mns$31 )
  );
  predictor predictor (
    .clk(clk),
    .end_in(predictor_end_in),
    .end_out(predictor_end_out),
    .new_row(predictor_new_row),
    .pixel_in(predictor_pixel_in),
    .\pixel_in$1 (\predictor_pixel_in$4 ),
    .\pixel_in$2 (\predictor_pixel_in$5 ),
    .\pixel_in$3 (\predictor_pixel_in$6 ),
    .pixel_out(predictor_pixel_out),
    .\pixel_out$4 (\predictor_pixel_out$7 ),
    .\pixel_out$5 (\predictor_pixel_out$8 ),
    .\pixel_out$6 (\predictor_pixel_out$9 ),
    .predic_out(predictor_predic_out),
    .\predic_out$7 (\predictor_predic_out$10 ),
    .\predic_out$8 (\predictor_predic_out$11 ),
    .\predic_out$9 (\predictor_predic_out$12 ),
    .rst(rst),
    .valid_in(predictor_valid_in),
    .valid_out(predictor_valid_out)
  );
  register_file register_file (
    .allowed_cycles(register_file_allowed_cycles),
    .clk(clk),
    .full_clk(full_clk),
    .full_rst(full_rst),
    .height(register_file_height),
    .width(register_file_width)
  );
  signals signals (
    .clk(clk),
    .end_of_frame(end_of_frame),
    .height(signals_height),
    .new_input(signals_new_input),
    .new_row(signals_new_row),
    .rst(rst),
    .width(signals_width)
  );
  always @* begin
    \$next\signals_height  = 16'h0000;
    \$next\signals_height  = register_file_height;
  end
  always @* begin
    \$next\signals_width  = 16'h0000;
    \$next\signals_width  = register_file_width;
  end
  always @* begin
    \$next\predictor_new_row  = 1'h0;
    \$next\predictor_new_row  = signals_new_row;
  end
  always @* begin
    \$next\predictor_end_in  = 1'h0;
    \$next\predictor_end_in  = end_of_frame;
  end
  always @* begin
    \$next\predictor_valid_in  = 1'h0;
    \$next\predictor_valid_in  = valid_in;
  end
  always @* begin
    \$next\difference_pixel_in  = 12'h000;
    \$next\difference_pixel_in  = predictor_pixel_out;
  end
  always @* begin
    \$next\difference_pixel_in$13  = 12'h000;
    \$next\difference_pixel_in$13  = \predictor_pixel_out$7 ;
  end
  always @* begin
    \$next\difference_pixel_in$15  = 12'h000;
    \$next\difference_pixel_in$15  = \predictor_pixel_out$8 ;
  end
  always @* begin
    \$next\difference_pixel_in$17  = 12'h000;
    \$next\difference_pixel_in$17  = \predictor_pixel_out$9 ;
  end
  always @* begin
    \$next\difference_predic_in  = 12'h000;
    \$next\difference_predic_in  = predictor_predic_out;
  end
  always @* begin
    \$next\difference_predic_in$14  = 12'h000;
    \$next\difference_predic_in$14  = \predictor_predic_out$10 ;
  end
  always @* begin
    \$next\difference_predic_in$16  = 12'h000;
    \$next\difference_predic_in$16  = \predictor_predic_out$11 ;
  end
  always @* begin
    \$next\force_end_allowed_cycles  = 24'h000000;
    \$next\force_end_allowed_cycles  = register_file_allowed_cycles;
  end
  always @* begin
    \$next\difference_predic_in$18  = 12'h000;
    \$next\difference_predic_in$18  = \predictor_predic_out$12 ;
  end
  always @* begin
    \$next\difference_valid_in  = 1'h0;
    \$next\difference_valid_in  = predictor_valid_out;
  end
  always @* begin
    \$next\difference_end_in  = 1'h0;
    \$next\difference_end_in  = predictor_end_out;
  end
  always @* begin
    \$next\normalize_val_in  = 13'h0000;
    \$next\normalize_val_in  = difference_val_out;
  end
  always @* begin
    \$next\normalize_val_in$26  = 13'h0000;
    \$next\normalize_val_in$26  = \difference_val_out$19 ;
  end
  always @* begin
    \$next\normalize_val_in$28  = 13'h0000;
    \$next\normalize_val_in$28  = \difference_val_out$20 ;
  end
  always @* begin
    \$next\normalize_val_in$30  = 13'h0000;
    \$next\normalize_val_in$30  = \difference_val_out$21 ;
  end
  always @* begin
    \$next\normalize_vals_in_mns  = 13'h0000;
    \$next\normalize_vals_in_mns  = \difference_val_out$22 ;
  end
  always @* begin
    \$next\normalize_vals_in_mns$27  = 13'h0000;
    \$next\normalize_vals_in_mns$27  = \difference_val_out$23 ;
  end
  always @* begin
    \$next\normalize_vals_in_mns$29  = 13'h0000;
    \$next\normalize_vals_in_mns$29  = \difference_val_out$24 ;
  end
  always @* begin
    \$next\force_end_valid_in  = 1'h0;
    \$next\force_end_valid_in  = valid_in;
  end
  always @* begin
    \$next\normalize_vals_in_mns$31  = 13'h0000;
    \$next\normalize_vals_in_mns$31  = \difference_val_out$25 ;
  end
  always @* begin
    \$next\normalize_valid_in  = 1'h0;
    \$next\normalize_valid_in  = difference_valid_out;
  end
  always @* begin
    \$next\normalize_end_in  = 1'h0;
    \$next\normalize_end_in  = difference_end_out;
  end
  always @* begin
    \$next\encode_val_in  = 12'h000;
    \$next\encode_val_in  = normalize_val_out;
  end
  always @* begin
    \$next\encode_val_in$38  = 12'h000;
    \$next\encode_val_in$38  = \normalize_val_out$33 ;
  end
  always @* begin
    \$next\encode_val_in$40  = 12'h000;
    \$next\encode_val_in$40  = \normalize_val_out$35 ;
  end
  always @* begin
    \$next\encode_val_in$42  = 12'h000;
    \$next\encode_val_in$42  = \normalize_val_out$37 ;
  end
  always @* begin
    \$next\encode_ssss  = 5'h00;
    \$next\encode_ssss  = normalize_ssss;
  end
  always @* begin
    \$next\encode_ssss$39  = 5'h00;
    \$next\encode_ssss$39  = \normalize_ssss$32 ;
  end
  always @* begin
    \$next\encode_ssss$41  = 5'h00;
    \$next\encode_ssss$41  = \normalize_ssss$34 ;
  end
  always @* begin
    \$next\fend_out  = 1'h0;
    \$next\fend_out  = force_end_fend;
  end
  always @* begin
    \$next\encode_ssss$43  = 5'h00;
    \$next\encode_ssss$43  = \normalize_ssss$36 ;
  end
  always @* begin
    \$next\encode_valid_in  = 1'h0;
    \$next\encode_valid_in  = normalize_valid_out;
  end
  always @* begin
    \$next\encode_end_in  = 1'h0;
    \$next\encode_end_in  = normalize_end_out;
  end
  always @* begin
    \$next\merge_enc_in  = 28'h0000000;
    \$next\merge_enc_in  = encode_enc_out;
  end
  always @* begin
    \$next\merge_enc_in$50  = 28'h0000000;
    \$next\merge_enc_in$50  = \encode_enc_out$44 ;
  end
  always @* begin
    \$next\merge_enc_in$52  = 28'h0000000;
    \$next\merge_enc_in$52  = \encode_enc_out$46 ;
  end
  always @* begin
    \$next\merge_enc_in$54  = 28'h0000000;
    \$next\merge_enc_in$54  = \encode_enc_out$48 ;
  end
  always @* begin
    \$next\merge_enc_in_ctr  = 5'h00;
    \$next\merge_enc_in_ctr  = encode_enc_ctr;
  end
  always @* begin
    \$next\merge_enc_in_ctr$51  = 5'h00;
    \$next\merge_enc_in_ctr$51  = \encode_enc_ctr$45 ;
  end
  always @* begin
    \$next\merge_enc_in_ctr$53  = 5'h00;
    \$next\merge_enc_in_ctr$53  = \encode_enc_ctr$47 ;
  end
  always @* begin
    \$next\signals_new_input  = 1'h0;
    \$next\signals_new_input  = valid_in;
  end
  always @* begin
    \$next\merge_enc_in_ctr$55  = 5'h00;
    \$next\merge_enc_in_ctr$55  = \encode_enc_ctr$49 ;
  end
  always @* begin
    \$next\merge_valid_in  = 1'h0;
    \$next\merge_valid_in  = encode_valid_out;
  end
  always @* begin
    \$next\merge_end_in  = 1'h0;
    \$next\merge_end_in  = encode_end_out;
  end
  always @* begin
    \$next\enc_out  = 112'h0000000000000000000000000000;
    \$next\enc_out  = merge_enc_out;
  end
  always @* begin
    \$next\enc_out_ctr  = 7'h00;
    \$next\enc_out_ctr  = merge_enc_out_ctr;
  end
  always @* begin
    \$next\valid_out  = 1'h0;
    \$next\valid_out  = merge_valid_out;
  end
  always @* begin
    \$next\end_out  = 1'h0;
    \$next\end_out  = merge_end_out;
  end
  always @* begin
    \$next\predictor_pixel_in  = 12'h000;
    \$next\predictor_pixel_in  = pixel_in;
  end
  always @* begin
    \$next\predictor_pixel_in$4  = 12'h000;
    \$next\predictor_pixel_in$4  = \pixel_in$1 ;
  end
  always @* begin
    \$next\predictor_pixel_in$5  = 12'h000;
    \$next\predictor_pixel_in$5  = \pixel_in$2 ;
  end
  always @* begin
    \$next\predictor_pixel_in$6  = 12'h000;
    \$next\predictor_pixel_in$6  = \pixel_in$3 ;
  end
  assign end_out = \$next\end_out ;
  assign valid_out = \$next\valid_out ;
  assign enc_out_ctr = \$next\enc_out_ctr ;
  assign enc_out = \$next\enc_out ;
  assign merge_end_in = \$next\merge_end_in ;
  assign merge_valid_in = \$next\merge_valid_in ;
  assign \merge_enc_in_ctr$55  = \$next\merge_enc_in_ctr$55 ;
  assign \merge_enc_in_ctr$53  = \$next\merge_enc_in_ctr$53 ;
  assign \merge_enc_in_ctr$51  = \$next\merge_enc_in_ctr$51 ;
  assign merge_enc_in_ctr = \$next\merge_enc_in_ctr ;
  assign \merge_enc_in$54  = \$next\merge_enc_in$54 ;
  assign \merge_enc_in$52  = \$next\merge_enc_in$52 ;
  assign \merge_enc_in$50  = \$next\merge_enc_in$50 ;
  assign merge_enc_in = \$next\merge_enc_in ;
  assign encode_end_in = \$next\encode_end_in ;
  assign encode_valid_in = \$next\encode_valid_in ;
  assign \encode_ssss$43  = \$next\encode_ssss$43 ;
  assign \encode_ssss$41  = \$next\encode_ssss$41 ;
  assign \encode_ssss$39  = \$next\encode_ssss$39 ;
  assign encode_ssss = \$next\encode_ssss ;
  assign \encode_val_in$42  = \$next\encode_val_in$42 ;
  assign \encode_val_in$40  = \$next\encode_val_in$40 ;
  assign \encode_val_in$38  = \$next\encode_val_in$38 ;
  assign encode_val_in = \$next\encode_val_in ;
  assign normalize_end_in = \$next\normalize_end_in ;
  assign normalize_valid_in = \$next\normalize_valid_in ;
  assign \normalize_vals_in_mns$31  = \$next\normalize_vals_in_mns$31 ;
  assign \normalize_vals_in_mns$29  = \$next\normalize_vals_in_mns$29 ;
  assign \normalize_vals_in_mns$27  = \$next\normalize_vals_in_mns$27 ;
  assign normalize_vals_in_mns = \$next\normalize_vals_in_mns ;
  assign \normalize_val_in$30  = \$next\normalize_val_in$30 ;
  assign \normalize_val_in$28  = \$next\normalize_val_in$28 ;
  assign \normalize_val_in$26  = \$next\normalize_val_in$26 ;
  assign normalize_val_in = \$next\normalize_val_in ;
  assign difference_end_in = \$next\difference_end_in ;
  assign difference_valid_in = \$next\difference_valid_in ;
  assign \difference_predic_in$18  = \$next\difference_predic_in$18 ;
  assign \difference_predic_in$16  = \$next\difference_predic_in$16 ;
  assign \difference_predic_in$14  = \$next\difference_predic_in$14 ;
  assign difference_predic_in = \$next\difference_predic_in ;
  assign \difference_pixel_in$17  = \$next\difference_pixel_in$17 ;
  assign \difference_pixel_in$15  = \$next\difference_pixel_in$15 ;
  assign \difference_pixel_in$13  = \$next\difference_pixel_in$13 ;
  assign difference_pixel_in = \$next\difference_pixel_in ;
  assign predictor_valid_in = \$next\predictor_valid_in ;
  assign predictor_end_in = \$next\predictor_end_in ;
  assign predictor_new_row = \$next\predictor_new_row ;
  assign \predictor_pixel_in$6  = \$next\predictor_pixel_in$6 ;
  assign \predictor_pixel_in$5  = \$next\predictor_pixel_in$5 ;
  assign \predictor_pixel_in$4  = \$next\predictor_pixel_in$4 ;
  assign predictor_pixel_in = \$next\predictor_pixel_in ;
  assign signals_new_input = \$next\signals_new_input ;
  assign fend_out = \$next\fend_out ;
  assign force_end_valid_in = \$next\force_end_valid_in ;
  assign force_end_allowed_cycles = \$next\force_end_allowed_cycles ;
  assign signals_width = \$next\signals_width ;
  assign signals_height = \$next\signals_height ;
endmodule

(* \nmigen.hierarchy  = "top.lj92_pipeline_fifo" *)
(* generator = "nMigen" *)
module lj92_pipeline_fifo(enc_in, enc_in_ctr, in_end, latch_output, rst, clk, valid_out, enc_out, enc_out_ctr, out_end, close_full, valid_in);
  wire \$1 ;
  (* src = "lj92_pipeline_fifo.py:67" *)
  reg \$next\close_full ;
  (* src = "lj92_pipeline_fifo.py:60" *)
  reg [111:0] \$next\enc_out ;
  (* src = "lj92_pipeline_fifo.py:61" *)
  reg [6:0] \$next\enc_out_ctr ;
  (* src = "nmigen/lib/fifo.py:65" *)
  reg [119:0] \$next\fifo_din ;
  (* src = "nmigen/lib/fifo.py:71" *)
  reg \$next\fifo_re ;
  (* src = "nmigen/lib/fifo.py:67" *)
  reg \$next\fifo_we ;
  (* src = "lj92_pipeline_fifo.py:62" *)
  reg \$next\out_end ;
  (* src = "lj92_pipeline_fifo.py:63" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 1'h0 *)
  (* src = "lj92_pipeline_fifo.py:67" *)
  output close_full;
  reg close_full = 1'h0;
  (* src = "lj92_pipeline_fifo.py:54" *)
  input [111:0] enc_in;
  (* src = "lj92_pipeline_fifo.py:55" *)
  input [6:0] enc_in_ctr;
  (* src = "lj92_pipeline_fifo.py:60" *)
  output [111:0] enc_out;
  (* src = "lj92_pipeline_fifo.py:61" *)
  output [6:0] enc_out_ctr;
  (* src = "nmigen/lib/fifo.py:65" *)
  wire [119:0] fifo_din;
  (* src = "nmigen/lib/fifo.py:69" *)
  wire [119:0] fifo_dout;
  (* src = "nmigen/lib/fifo.py:238" *)
  wire [7:0] fifo_level;
  (* src = "nmigen/lib/fifo.py:71" *)
  wire fifo_re;
  (* src = "nmigen/lib/fifo.py:70" *)
  wire fifo_readable;
  (* src = "nmigen/lib/fifo.py:67" *)
  wire fifo_we;
  (* src = "lj92_pipeline_fifo.py:56" *)
  input in_end;
  (* src = "lj92_pipeline_fifo.py:59" *)
  input latch_output;
  (* src = "lj92_pipeline_fifo.py:62" *)
  output out_end;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "lj92_pipeline_fifo.py:57" *)
  input valid_in;
  (* src = "lj92_pipeline_fifo.py:63" *)
  output valid_out;
  assign \$1  = fifo_level >= (* src = "lj92_pipeline_fifo.py:99" *) 7'h76;
  always @(posedge clk)
      close_full <= \$next\close_full ;
  fifo fifo (
    .clk(clk),
    .din(fifo_din),
    .dout(fifo_dout),
    .level(fifo_level),
    .re(fifo_re),
    .readable(fifo_readable),
    .rst(rst),
    .we(fifo_we)
  );
  always @* begin
    \$next\fifo_we  = 1'h0;
    \$next\fifo_we  = valid_in;
  end
  always @* begin
    \$next\fifo_din  = 120'h000000000000000000000000000000;
    \$next\fifo_din  = { in_end, enc_in_ctr, enc_in };
  end
  always @* begin
    \$next\valid_out  = 1'h0;
    \$next\valid_out  = fifo_readable;
  end
  always @* begin
    \$next\enc_out  = 112'h0000000000000000000000000000;
    \$next\enc_out  = fifo_dout[111:0];
  end
  always @* begin
    \$next\enc_out_ctr  = 7'h00;
    \$next\enc_out_ctr  = fifo_dout[118:112];
  end
  always @* begin
    \$next\out_end  = 1'h0;
    \$next\out_end  = fifo_dout[119];
  end
  always @* begin
    \$next\fifo_re  = 1'h0;
    \$next\fifo_re  = latch_output;
  end
  always @* begin
    \$next\close_full  = close_full;
    \$next\close_full  = \$1 ;
    casez (rst)
      1'h1:
          \$next\close_full  = 1'h0;
    endcase
  end
  assign fifo_re = \$next\fifo_re ;
  assign out_end = \$next\out_end ;
  assign enc_out_ctr = \$next\enc_out_ctr ;
  assign enc_out = \$next\enc_out ;
  assign valid_out = \$next\valid_out ;
  assign fifo_din = \$next\fifo_din ;
  assign fifo_we = \$next\fifo_we ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.merge" *)
(* generator = "nMigen" *)
module merge(enc_in_ctr, valid_in, end_in, \enc_in$1 , \enc_in_ctr$2 , \enc_in$3 , \enc_in_ctr$4 , \enc_in$5 , \enc_in_ctr$6 , rst, clk, enc_out, enc_out_ctr, valid_out, end_out, enc_in);
  (* src = "merge.py:43" *)
  reg [27:0] \$next\enc_in1 ;
  (* src = "merge.py:43" *)
  reg [27:0] \$next\enc_in1$17 ;
  (* src = "merge.py:43" *)
  reg [55:0] \$next\enc_in1$26 ;
  (* src = "merge.py:46" *)
  reg [27:0] \$next\enc_in2 ;
  (* src = "merge.py:46" *)
  reg [27:0] \$next\enc_in2$18 ;
  (* src = "merge.py:46" *)
  reg [55:0] \$next\enc_in2$27 ;
  (* src = "merge.py:44" *)
  reg [4:0] \$next\enc_in_ctr1 ;
  (* src = "merge.py:44" *)
  reg [4:0] \$next\enc_in_ctr1$15 ;
  (* src = "merge.py:44" *)
  reg [5:0] \$next\enc_in_ctr1$24 ;
  (* src = "merge.py:47" *)
  reg [4:0] \$next\enc_in_ctr2 ;
  (* src = "merge.py:47" *)
  reg [4:0] \$next\enc_in_ctr2$16 ;
  (* src = "merge.py:47" *)
  reg [5:0] \$next\enc_in_ctr2$25 ;
  (* src = "merge.py:112" *)
  reg [111:0] \$next\enc_out ;
  (* src = "merge.py:113" *)
  reg [6:0] \$next\enc_out_ctr ;
  (* src = "merge.py:57" *)
  reg \$next\end_in$19 ;
  (* src = "merge.py:57" *)
  reg \$next\end_in$28 ;
  (* src = "merge.py:57" *)
  reg \$next\end_in$8 ;
  (* src = "merge.py:121" *)
  reg \$next\end_out ;
  (* src = "merge.py:53" *)
  reg \$next\valid_in$14 ;
  (* src = "merge.py:53" *)
  reg \$next\valid_in$23 ;
  (* src = "merge.py:53" *)
  reg \$next\valid_in$7 ;
  (* src = "merge.py:117" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "merge.py:109" *)
  input [27:0] enc_in;
  (* src = "merge.py:109" *)
  input [27:0] \enc_in$1 ;
  (* src = "merge.py:109" *)
  input [27:0] \enc_in$3 ;
  (* src = "merge.py:109" *)
  input [27:0] \enc_in$5 ;
  (* src = "merge.py:43" *)
  wire [27:0] enc_in1;
  (* src = "merge.py:43" *)
  wire [27:0] \enc_in1$17 ;
  (* src = "merge.py:43" *)
  wire [55:0] \enc_in1$26 ;
  (* src = "merge.py:46" *)
  wire [27:0] enc_in2;
  (* src = "merge.py:46" *)
  wire [27:0] \enc_in2$18 ;
  (* src = "merge.py:46" *)
  wire [55:0] \enc_in2$27 ;
  (* src = "merge.py:110" *)
  input [4:0] enc_in_ctr;
  (* src = "merge.py:110" *)
  input [4:0] \enc_in_ctr$2 ;
  (* src = "merge.py:110" *)
  input [4:0] \enc_in_ctr$4 ;
  (* src = "merge.py:110" *)
  input [4:0] \enc_in_ctr$6 ;
  (* src = "merge.py:44" *)
  wire [4:0] enc_in_ctr1;
  (* src = "merge.py:44" *)
  wire [4:0] \enc_in_ctr1$15 ;
  (* src = "merge.py:44" *)
  wire [5:0] \enc_in_ctr1$24 ;
  (* src = "merge.py:47" *)
  wire [4:0] enc_in_ctr2;
  (* src = "merge.py:47" *)
  wire [4:0] \enc_in_ctr2$16 ;
  (* src = "merge.py:47" *)
  wire [5:0] \enc_in_ctr2$25 ;
  (* src = "merge.py:112" *)
  output [111:0] enc_out;
  (* src = "merge.py:49" *)
  wire [55:0] \enc_out$10 ;
  (* src = "merge.py:49" *)
  wire [55:0] \enc_out$21 ;
  (* src = "merge.py:49" *)
  wire [111:0] \enc_out$30 ;
  (* src = "merge.py:113" *)
  output [6:0] enc_out_ctr;
  (* src = "merge.py:50" *)
  wire [5:0] \enc_out_ctr$20 ;
  (* src = "merge.py:50" *)
  wire [6:0] \enc_out_ctr$29 ;
  (* src = "merge.py:50" *)
  wire [5:0] \enc_out_ctr$9 ;
  (* src = "merge.py:120" *)
  input end_in;
  (* src = "merge.py:57" *)
  wire \end_in$19 ;
  (* src = "merge.py:57" *)
  wire \end_in$28 ;
  (* src = "merge.py:57" *)
  wire \end_in$8 ;
  (* src = "merge.py:121" *)
  output end_out;
  (* src = "merge.py:58" *)
  wire \end_out$12 ;
  (* src = "merge.py:58" *)
  wire \end_out$32 ;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "merge.py:116" *)
  input valid_in;
  (* src = "merge.py:53" *)
  wire \valid_in$14 ;
  (* src = "merge.py:53" *)
  wire \valid_in$23 ;
  (* src = "merge.py:53" *)
  wire \valid_in$7 ;
  (* src = "merge.py:117" *)
  output valid_out;
  (* src = "merge.py:54" *)
  wire \valid_out$11 ;
  (* src = "merge.py:54" *)
  wire \valid_out$31 ;
  \anonymous$8  \$13  (
    .clk(clk),
    .enc_in1(enc_in1),
    .enc_in2(enc_in2),
    .enc_in_ctr1(enc_in_ctr1),
    .enc_in_ctr2(enc_in_ctr2),
    .enc_out(\enc_out$10 ),
    .enc_out_ctr(\enc_out_ctr$9 ),
    .end_in(\end_in$8 ),
    .end_out(\end_out$12 ),
    .rst(rst),
    .valid_in(\valid_in$7 ),
    .valid_out(\valid_out$11 )
  );
  \anonymous$9  \$22  (
    .clk(clk),
    .enc_in1(\enc_in1$17 ),
    .enc_in2(\enc_in2$18 ),
    .enc_in_ctr1(\enc_in_ctr1$15 ),
    .enc_in_ctr2(\enc_in_ctr2$16 ),
    .enc_out(\enc_out$21 ),
    .enc_out_ctr(\enc_out_ctr$20 ),
    .end_in(\end_in$19 ),
    .rst(rst),
    .valid_in(\valid_in$14 )
  );
  \anonymous$10  \$33  (
    .clk(clk),
    .enc_in1(\enc_in1$26 ),
    .enc_in2(\enc_in2$27 ),
    .enc_in_ctr1(\enc_in_ctr1$24 ),
    .enc_in_ctr2(\enc_in_ctr2$25 ),
    .enc_out(\enc_out$30 ),
    .enc_out_ctr(\enc_out_ctr$29 ),
    .end_in(\end_in$28 ),
    .end_out(\end_out$32 ),
    .rst(rst),
    .valid_in(\valid_in$23 ),
    .valid_out(\valid_out$31 )
  );
  always @* begin
    \$next\enc_in1  = 28'h0000000;
    \$next\enc_in1  = enc_in;
  end
  always @* begin
    \$next\enc_in_ctr1  = 5'h00;
    \$next\enc_in_ctr1  = enc_in_ctr;
  end
  always @* begin
    \$next\enc_in2$18  = 28'h0000000;
    \$next\enc_in2$18  = \enc_in$5 ;
  end
  always @* begin
    \$next\enc_in_ctr2$16  = 5'h00;
    \$next\enc_in_ctr2$16  = \enc_in_ctr$6 ;
  end
  always @* begin
    \$next\enc_in1$26  = 56'h00000000000000;
    \$next\enc_in1$26  = \enc_out$10 ;
  end
  always @* begin
    \$next\enc_in_ctr1$24  = 6'h00;
    \$next\enc_in_ctr1$24  = \enc_out_ctr$9 ;
  end
  always @* begin
    \$next\enc_in2$27  = 56'h00000000000000;
    \$next\enc_in2$27  = \enc_out$21 ;
  end
  always @* begin
    \$next\enc_in_ctr2$25  = 6'h00;
    \$next\enc_in_ctr2$25  = \enc_out_ctr$20 ;
  end
  always @* begin
    \$next\valid_in$23  = 1'h0;
    \$next\valid_in$23  = \valid_out$11 ;
  end
  always @* begin
    \$next\end_in$28  = 1'h0;
    \$next\end_in$28  = \end_out$12 ;
  end
  always @* begin
    \$next\enc_out  = 112'h0000000000000000000000000000;
    \$next\enc_out  = \enc_out$30 ;
  end
  always @* begin
    \$next\enc_out_ctr  = 7'h00;
    \$next\enc_out_ctr  = \enc_out_ctr$29 ;
  end
  always @* begin
    \$next\valid_in$7  = 1'h0;
    \$next\valid_in$7  = valid_in;
  end
  always @* begin
    \$next\valid_out  = 1'h0;
    \$next\valid_out  = \valid_out$31 ;
  end
  always @* begin
    \$next\end_out  = 1'h0;
    \$next\end_out  = \end_out$32 ;
  end
  always @* begin
    \$next\end_in$8  = 1'h0;
    \$next\end_in$8  = end_in;
  end
  always @* begin
    \$next\enc_in2  = 28'h0000000;
    \$next\enc_in2  = \enc_in$1 ;
  end
  always @* begin
    \$next\enc_in_ctr2  = 5'h00;
    \$next\enc_in_ctr2  = \enc_in_ctr$2 ;
  end
  always @* begin
    \$next\enc_in1$17  = 28'h0000000;
    \$next\enc_in1$17  = \enc_in$3 ;
  end
  always @* begin
    \$next\enc_in_ctr1$15  = 5'h00;
    \$next\enc_in_ctr1$15  = \enc_in_ctr$4 ;
  end
  always @* begin
    \$next\valid_in$14  = 1'h0;
    \$next\valid_in$14  = valid_in;
  end
  always @* begin
    \$next\end_in$19  = 1'h0;
    \$next\end_in$19  = end_in;
  end
  assign end_out = \$next\end_out ;
  assign valid_out = \$next\valid_out ;
  assign enc_out_ctr = \$next\enc_out_ctr ;
  assign enc_out = \$next\enc_out ;
  assign \end_in$28  = \$next\end_in$28 ;
  assign \valid_in$23  = \$next\valid_in$23 ;
  assign \enc_in_ctr2$25  = \$next\enc_in_ctr2$25 ;
  assign \enc_in2$27  = \$next\enc_in2$27 ;
  assign \enc_in_ctr1$24  = \$next\enc_in_ctr1$24 ;
  assign \enc_in1$26  = \$next\enc_in1$26 ;
  assign \enc_in_ctr2$16  = \$next\enc_in_ctr2$16 ;
  assign \enc_in2$18  = \$next\enc_in2$18 ;
  assign \end_in$19  = \$next\end_in$19 ;
  assign \valid_in$14  = \$next\valid_in$14 ;
  assign \enc_in_ctr1$15  = \$next\enc_in_ctr1$15 ;
  assign \enc_in1$17  = \$next\enc_in1$17 ;
  assign enc_in_ctr2 = \$next\enc_in_ctr2 ;
  assign enc_in2 = \$next\enc_in2 ;
  assign \end_in$8  = \$next\end_in$8 ;
  assign \valid_in$7  = \$next\valid_in$7 ;
  assign enc_in_ctr1 = \$next\enc_in_ctr1 ;
  assign enc_in1 = \$next\enc_in1 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.normalize" *)
(* generator = "nMigen" *)
module normalize(valid_in, end_in, vals_in_mns, \val_in$1 , \vals_in_mns$2 , \val_in$3 , \vals_in_mns$4 , \val_in$5 , \vals_in_mns$6 , rst, clk, ssss, val_out, \ssss$7 , \val_out$8 , \ssss$9 , \val_out$10 , \ssss$11 , \val_out$12 , valid_out, end_out, val_in);
  (* src = "normalize.py:132" *)
  reg \$next\end_in$14 ;
  (* src = "normalize.py:132" *)
  reg \$next\end_in$22 ;
  (* src = "normalize.py:132" *)
  reg \$next\end_in$29 ;
  (* src = "normalize.py:132" *)
  reg \$next\end_in$36 ;
  (* src = "normalize.py:208" *)
  reg \$next\end_out ;
  (* src = "normalize.py:201" *)
  reg [4:0] \$next\ssss ;
  (* src = "normalize.py:201" *)
  reg [4:0] \$next\ssss$11 ;
  (* src = "normalize.py:201" *)
  reg [4:0] \$next\ssss$7 ;
  (* src = "normalize.py:201" *)
  reg [4:0] \$next\ssss$9 ;
  (* src = "normalize.py:119" *)
  reg [12:0] \$next\val_in$13 ;
  (* src = "normalize.py:119" *)
  reg [12:0] \$next\val_in$20 ;
  (* src = "normalize.py:119" *)
  reg [12:0] \$next\val_in$27 ;
  (* src = "normalize.py:119" *)
  reg [12:0] \$next\val_in$34 ;
  (* src = "normalize.py:121" *)
  reg [12:0] \$next\val_in_mns ;
  (* src = "normalize.py:121" *)
  reg [12:0] \$next\val_in_mns$21 ;
  (* src = "normalize.py:121" *)
  reg [12:0] \$next\val_in_mns$28 ;
  (* src = "normalize.py:121" *)
  reg [12:0] \$next\val_in_mns$35 ;
  (* src = "normalize.py:199" *)
  reg [11:0] \$next\val_out ;
  (* src = "normalize.py:199" *)
  reg [11:0] \$next\val_out$10 ;
  (* src = "normalize.py:199" *)
  reg [11:0] \$next\val_out$12 ;
  (* src = "normalize.py:199" *)
  reg [11:0] \$next\val_out$8 ;
  (* src = "normalize.py:128" *)
  reg \$next\valid ;
  (* src = "normalize.py:128" *)
  reg \$next\valid$19 ;
  (* src = "normalize.py:128" *)
  reg \$next\valid$26 ;
  (* src = "normalize.py:128" *)
  reg \$next\valid$33 ;
  (* src = "normalize.py:204" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "normalize.py:207" *)
  input end_in;
  (* src = "normalize.py:132" *)
  wire \end_in$14 ;
  (* src = "normalize.py:132" *)
  wire \end_in$22 ;
  (* src = "normalize.py:132" *)
  wire \end_in$29 ;
  (* src = "normalize.py:132" *)
  wire \end_in$36 ;
  (* src = "normalize.py:208" *)
  output end_out;
  (* src = "normalize.py:133" *)
  wire \end_out$17 ;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "normalize.py:201" *)
  output [4:0] ssss;
  (* src = "normalize.py:201" *)
  output [4:0] \ssss$11 ;
  (* src = "normalize.py:126" *)
  wire [4:0] \ssss$16 ;
  (* src = "normalize.py:126" *)
  wire [4:0] \ssss$24 ;
  (* src = "normalize.py:126" *)
  wire [4:0] \ssss$31 ;
  (* src = "normalize.py:126" *)
  wire [4:0] \ssss$38 ;
  (* src = "normalize.py:201" *)
  output [4:0] \ssss$7 ;
  (* src = "normalize.py:201" *)
  output [4:0] \ssss$9 ;
  (* src = "normalize.py:194" *)
  input [12:0] val_in;
  (* src = "normalize.py:194" *)
  input [12:0] \val_in$1 ;
  (* src = "normalize.py:119" *)
  wire [12:0] \val_in$13 ;
  (* src = "normalize.py:119" *)
  wire [12:0] \val_in$20 ;
  (* src = "normalize.py:119" *)
  wire [12:0] \val_in$27 ;
  (* src = "normalize.py:194" *)
  input [12:0] \val_in$3 ;
  (* src = "normalize.py:119" *)
  wire [12:0] \val_in$34 ;
  (* src = "normalize.py:194" *)
  input [12:0] \val_in$5 ;
  (* src = "normalize.py:121" *)
  wire [12:0] val_in_mns;
  (* src = "normalize.py:121" *)
  wire [12:0] \val_in_mns$21 ;
  (* src = "normalize.py:121" *)
  wire [12:0] \val_in_mns$28 ;
  (* src = "normalize.py:121" *)
  wire [12:0] \val_in_mns$35 ;
  (* src = "normalize.py:199" *)
  output [11:0] val_out;
  (* src = "normalize.py:199" *)
  output [11:0] \val_out$10 ;
  (* src = "normalize.py:199" *)
  output [11:0] \val_out$12 ;
  (* src = "normalize.py:124" *)
  wire [11:0] \val_out$15 ;
  (* src = "normalize.py:124" *)
  wire [11:0] \val_out$23 ;
  (* src = "normalize.py:124" *)
  wire [11:0] \val_out$30 ;
  (* src = "normalize.py:124" *)
  wire [11:0] \val_out$37 ;
  (* src = "normalize.py:199" *)
  output [11:0] \val_out$8 ;
  (* src = "normalize.py:128" *)
  wire valid;
  (* src = "normalize.py:128" *)
  wire \valid$19 ;
  (* src = "normalize.py:128" *)
  wire \valid$26 ;
  (* src = "normalize.py:128" *)
  wire \valid$33 ;
  (* src = "normalize.py:203" *)
  input valid_in;
  (* src = "normalize.py:129" *)
  wire valid_o;
  (* src = "normalize.py:204" *)
  output valid_out;
  (* src = "normalize.py:196" *)
  input [12:0] vals_in_mns;
  (* src = "normalize.py:196" *)
  input [12:0] \vals_in_mns$2 ;
  (* src = "normalize.py:196" *)
  input [12:0] \vals_in_mns$4 ;
  (* src = "normalize.py:196" *)
  input [12:0] \vals_in_mns$6 ;
  anonymous \$18  (
    .clk(clk),
    .end_in(\end_in$14 ),
    .end_out(\end_out$17 ),
    .rst(rst),
    .ssss(\ssss$16 ),
    .val_in(\val_in$13 ),
    .val_in_mns(val_in_mns),
    .val_out(\val_out$15 ),
    .valid(valid),
    .valid_o(valid_o)
  );
  \anonymous$1  \$25  (
    .clk(clk),
    .end_in(\end_in$22 ),
    .rst(rst),
    .ssss(\ssss$24 ),
    .val_in(\val_in$20 ),
    .val_in_mns(\val_in_mns$21 ),
    .val_out(\val_out$23 ),
    .valid(\valid$19 )
  );
  \anonymous$2  \$32  (
    .clk(clk),
    .end_in(\end_in$29 ),
    .rst(rst),
    .ssss(\ssss$31 ),
    .val_in(\val_in$27 ),
    .val_in_mns(\val_in_mns$28 ),
    .val_out(\val_out$30 ),
    .valid(\valid$26 )
  );
  \anonymous$3  \$39  (
    .clk(clk),
    .end_in(\end_in$36 ),
    .rst(rst),
    .ssss(\ssss$38 ),
    .val_in(\val_in$34 ),
    .val_in_mns(\val_in_mns$35 ),
    .val_out(\val_out$37 ),
    .valid(\valid$33 )
  );
  always @* begin
    \$next\val_in$13  = 13'h0000;
    \$next\val_in$13  = val_in;
  end
  always @* begin
    \$next\valid  = 1'h0;
    \$next\valid  = valid_in;
  end
  always @* begin
    \$next\ssss$7  = 5'h00;
    \$next\ssss$7  = \ssss$24 ;
  end
  always @* begin
    \$next\val_out$8  = 12'h000;
    \$next\val_out$8  = \val_out$23 ;
  end
  always @* begin
    \$next\val_in$27  = 13'h0000;
    \$next\val_in$27  = \val_in$3 ;
  end
  always @* begin
    \$next\valid$26  = 1'h0;
    \$next\valid$26  = valid_in;
  end
  always @* begin
    \$next\end_in$29  = 1'h0;
    \$next\end_in$29  = end_in;
  end
  always @* begin
    \$next\val_in_mns$28  = 13'h0000;
    \$next\val_in_mns$28  = \vals_in_mns$4 ;
  end
  always @* begin
    \$next\ssss$9  = 5'h00;
    \$next\ssss$9  = \ssss$31 ;
  end
  always @* begin
    \$next\val_out$10  = 12'h000;
    \$next\val_out$10  = \val_out$30 ;
  end
  always @* begin
    \$next\val_in$34  = 13'h0000;
    \$next\val_in$34  = \val_in$5 ;
  end
  always @* begin
    \$next\valid$33  = 1'h0;
    \$next\valid$33  = valid_in;
  end
  always @* begin
    \$next\end_in$14  = 1'h0;
    \$next\end_in$14  = end_in;
  end
  always @* begin
    \$next\end_in$36  = 1'h0;
    \$next\end_in$36  = end_in;
  end
  always @* begin
    \$next\val_in_mns$35  = 13'h0000;
    \$next\val_in_mns$35  = \vals_in_mns$6 ;
  end
  always @* begin
    \$next\ssss$11  = 5'h00;
    \$next\ssss$11  = \ssss$38 ;
  end
  always @* begin
    \$next\val_out$12  = 12'h000;
    \$next\val_out$12  = \val_out$37 ;
  end
  always @* begin
    \$next\valid_out  = 1'h0;
    \$next\valid_out  = valid_o;
  end
  always @* begin
    \$next\end_out  = 1'h0;
    \$next\end_out  = \end_out$17 ;
  end
  always @* begin
    \$next\val_in_mns  = 13'h0000;
    \$next\val_in_mns  = vals_in_mns;
  end
  always @* begin
    \$next\ssss  = 5'h00;
    \$next\ssss  = \ssss$16 ;
  end
  always @* begin
    \$next\val_out  = 12'h000;
    \$next\val_out  = \val_out$15 ;
  end
  always @* begin
    \$next\val_in$20  = 13'h0000;
    \$next\val_in$20  = \val_in$1 ;
  end
  always @* begin
    \$next\valid$19  = 1'h0;
    \$next\valid$19  = valid_in;
  end
  always @* begin
    \$next\end_in$22  = 1'h0;
    \$next\end_in$22  = end_in;
  end
  always @* begin
    \$next\val_in_mns$21  = 13'h0000;
    \$next\val_in_mns$21  = \vals_in_mns$2 ;
  end
  assign end_out = \$next\end_out ;
  assign valid_out = \$next\valid_out ;
  assign \val_out$12  = \$next\val_out$12 ;
  assign \ssss$11  = \$next\ssss$11 ;
  assign \val_in_mns$35  = \$next\val_in_mns$35 ;
  assign \end_in$36  = \$next\end_in$36 ;
  assign \valid$33  = \$next\valid$33 ;
  assign \val_in$34  = \$next\val_in$34 ;
  assign \val_out$10  = \$next\val_out$10 ;
  assign \ssss$9  = \$next\ssss$9 ;
  assign \val_in_mns$28  = \$next\val_in_mns$28 ;
  assign \end_in$29  = \$next\end_in$29 ;
  assign \valid$26  = \$next\valid$26 ;
  assign \val_in$27  = \$next\val_in$27 ;
  assign \val_out$8  = \$next\val_out$8 ;
  assign \ssss$7  = \$next\ssss$7 ;
  assign \val_in_mns$21  = \$next\val_in_mns$21 ;
  assign \end_in$22  = \$next\end_in$22 ;
  assign \valid$19  = \$next\valid$19 ;
  assign \val_in$20  = \$next\val_in$20 ;
  assign val_out = \$next\val_out ;
  assign ssss = \$next\ssss ;
  assign val_in_mns = \$next\val_in_mns ;
  assign \end_in$14  = \$next\end_in$14 ;
  assign valid = \$next\valid ;
  assign \val_in$13  = \$next\val_in$13 ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.predictor" *)
(* generator = "nMigen" *)
module predictor(pixel_in, \pixel_in$1 , \pixel_in$2 , \pixel_in$3 , new_row, end_in, rst, clk, pixel_out, \pixel_out$4 , \pixel_out$5 , \pixel_out$6 , predic_out, \predic_out$7 , \predic_out$8 , \predic_out$9 , valid_out, end_out, valid_in);
  (* src = "predictor_p1_c4_px4.py:96" *)
  reg [11:0] \$next\buff ;
  (* src = "predictor_p1_c4_px4.py:96" *)
  reg [11:0] \$next\buff$11 ;
  (* src = "predictor_p1_c4_px4.py:96" *)
  reg [11:0] \$next\buff$13 ;
  (* src = "predictor_p1_c4_px4.py:96" *)
  reg [11:0] \$next\buff$15 ;
  (* src = "predictor_p1_c4_px4.py:80" *)
  reg \$next\end_out ;
  (* src = "predictor_p1_c4_px4.py:102" *)
  reg [11:0] \$next\lbuff ;
  (* src = "predictor_p1_c4_px4.py:102" *)
  reg [11:0] \$next\lbuff$10 ;
  (* src = "predictor_p1_c4_px4.py:102" *)
  reg [11:0] \$next\lbuff$12 ;
  (* src = "predictor_p1_c4_px4.py:102" *)
  reg [11:0] \$next\lbuff$14 ;
  (* src = "predictor_p1_c4_px4.py:69" *)
  reg [11:0] \$next\pixel_out ;
  (* src = "predictor_p1_c4_px4.py:69" *)
  reg [11:0] \$next\pixel_out$4 ;
  (* src = "predictor_p1_c4_px4.py:69" *)
  reg [11:0] \$next\pixel_out$5 ;
  (* src = "predictor_p1_c4_px4.py:69" *)
  reg [11:0] \$next\pixel_out$6 ;
  (* src = "predictor_p1_c4_px4.py:72" *)
  reg [11:0] \$next\predic_out ;
  (* src = "predictor_p1_c4_px4.py:72" *)
  reg [11:0] \$next\predic_out$7 ;
  (* src = "predictor_p1_c4_px4.py:72" *)
  reg [11:0] \$next\predic_out$8 ;
  (* src = "predictor_p1_c4_px4.py:72" *)
  reg [11:0] \$next\predic_out$9 ;
  (* src = "predictor_p1_c4_px4.py:76" *)
  reg \$next\valid_out ;
  (* init = 12'h800 *)
  (* src = "predictor_p1_c4_px4.py:96" *)
  reg [11:0] buff = 12'h800;
  (* init = 12'h800 *)
  (* src = "predictor_p1_c4_px4.py:96" *)
  reg [11:0] \buff$11  = 12'h800;
  (* init = 12'h800 *)
  (* src = "predictor_p1_c4_px4.py:96" *)
  reg [11:0] \buff$13  = 12'h800;
  (* init = 12'h800 *)
  (* src = "predictor_p1_c4_px4.py:96" *)
  reg [11:0] \buff$15  = 12'h800;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* src = "predictor_p1_c4_px4.py:79" *)
  input end_in;
  (* init = 1'h0 *)
  (* src = "predictor_p1_c4_px4.py:80" *)
  output end_out;
  reg end_out = 1'h0;
  (* init = 12'h800 *)
  (* src = "predictor_p1_c4_px4.py:102" *)
  reg [11:0] lbuff = 12'h800;
  (* init = 12'h800 *)
  (* src = "predictor_p1_c4_px4.py:102" *)
  reg [11:0] \lbuff$10  = 12'h800;
  (* init = 12'h800 *)
  (* src = "predictor_p1_c4_px4.py:102" *)
  reg [11:0] \lbuff$12  = 12'h800;
  (* init = 12'h800 *)
  (* src = "predictor_p1_c4_px4.py:102" *)
  reg [11:0] \lbuff$14  = 12'h800;
  (* src = "predictor_p1_c4_px4.py:66" *)
  input new_row;
  (* src = "predictor_p1_c4_px4.py:63" *)
  input [11:0] pixel_in;
  (* src = "predictor_p1_c4_px4.py:63" *)
  input [11:0] \pixel_in$1 ;
  (* src = "predictor_p1_c4_px4.py:63" *)
  input [11:0] \pixel_in$2 ;
  (* src = "predictor_p1_c4_px4.py:63" *)
  input [11:0] \pixel_in$3 ;
  (* init = 12'h000 *)
  (* src = "predictor_p1_c4_px4.py:69" *)
  output [11:0] pixel_out;
  reg [11:0] pixel_out = 12'h000;
  (* init = 12'h000 *)
  (* src = "predictor_p1_c4_px4.py:69" *)
  output [11:0] \pixel_out$4 ;
  reg [11:0] \pixel_out$4  = 12'h000;
  (* init = 12'h000 *)
  (* src = "predictor_p1_c4_px4.py:69" *)
  output [11:0] \pixel_out$5 ;
  reg [11:0] \pixel_out$5  = 12'h000;
  (* init = 12'h000 *)
  (* src = "predictor_p1_c4_px4.py:69" *)
  output [11:0] \pixel_out$6 ;
  reg [11:0] \pixel_out$6  = 12'h000;
  (* init = 12'h000 *)
  (* src = "predictor_p1_c4_px4.py:72" *)
  output [11:0] predic_out;
  reg [11:0] predic_out = 12'h000;
  (* init = 12'h000 *)
  (* src = "predictor_p1_c4_px4.py:72" *)
  output [11:0] \predic_out$7 ;
  reg [11:0] \predic_out$7  = 12'h000;
  (* init = 12'h000 *)
  (* src = "predictor_p1_c4_px4.py:72" *)
  output [11:0] \predic_out$8 ;
  reg [11:0] \predic_out$8  = 12'h000;
  (* init = 12'h000 *)
  (* src = "predictor_p1_c4_px4.py:72" *)
  output [11:0] \predic_out$9 ;
  reg [11:0] \predic_out$9  = 12'h000;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "predictor_p1_c4_px4.py:75" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "predictor_p1_c4_px4.py:76" *)
  output valid_out;
  reg valid_out = 1'h0;
  always @(posedge clk)
      end_out <= \$next\end_out ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      \buff$15  <= \$next\buff$15 ;
  always @(posedge clk)
      \buff$13  <= \$next\buff$13 ;
  always @(posedge clk)
      \buff$11  <= \$next\buff$11 ;
  always @(posedge clk)
      buff <= \$next\buff ;
  always @(posedge clk)
      \lbuff$14  <= \$next\lbuff$14 ;
  always @(posedge clk)
      \lbuff$12  <= \$next\lbuff$12 ;
  always @(posedge clk)
      \lbuff$10  <= \$next\lbuff$10 ;
  always @(posedge clk)
      lbuff <= \$next\lbuff ;
  always @(posedge clk)
      \predic_out$9  <= \$next\predic_out$9 ;
  always @(posedge clk)
      \predic_out$8  <= \$next\predic_out$8 ;
  always @(posedge clk)
      \predic_out$7  <= \$next\predic_out$7 ;
  always @(posedge clk)
      predic_out <= \$next\predic_out ;
  always @(posedge clk)
      \pixel_out$6  <= \$next\pixel_out$6 ;
  always @(posedge clk)
      \pixel_out$5  <= \$next\pixel_out$5 ;
  always @(posedge clk)
      \pixel_out$4  <= \$next\pixel_out$4 ;
  always @(posedge clk)
      pixel_out <= \$next\pixel_out ;
  always @* begin
    \$next\pixel_out  = pixel_out;
    casez (valid_in)
      1'h1:
          \$next\pixel_out  = pixel_in;
    endcase
    casez (rst)
      1'h1:
          \$next\pixel_out  = 12'h000;
    endcase
  end
  always @* begin
    \$next\pixel_out$4  = \pixel_out$4 ;
    casez (valid_in)
      1'h1:
          \$next\pixel_out$4  = \pixel_in$1 ;
    endcase
    casez (rst)
      1'h1:
          \$next\pixel_out$4  = 12'h000;
    endcase
  end
  always @* begin
    \$next\lbuff$12  = \lbuff$12 ;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\lbuff$12  = \pixel_in$2 ;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\lbuff$12  = 12'h800;
    endcase
  end
  always @* begin
    \$next\lbuff$14  = \lbuff$14 ;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\lbuff$14  = \pixel_in$3 ;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\lbuff$14  = 12'h800;
    endcase
  end
  always @* begin
    \$next\buff  = buff;
    casez (valid_in)
      1'h1:
          \$next\buff  = pixel_in;
    endcase
    casez (rst)
      1'h1:
          \$next\buff  = 12'h800;
    endcase
  end
  always @* begin
    \$next\buff$11  = \buff$11 ;
    casez (valid_in)
      1'h1:
          \$next\buff$11  = \pixel_in$1 ;
    endcase
    casez (rst)
      1'h1:
          \$next\buff$11  = 12'h800;
    endcase
  end
  always @* begin
    \$next\buff$13  = \buff$13 ;
    casez (valid_in)
      1'h1:
          \$next\buff$13  = \pixel_in$2 ;
    endcase
    casez (rst)
      1'h1:
          \$next\buff$13  = 12'h800;
    endcase
  end
  always @* begin
    \$next\buff$15  = \buff$15 ;
    casez (valid_in)
      1'h1:
          \$next\buff$15  = \pixel_in$3 ;
    endcase
    casez (rst)
      1'h1:
          \$next\buff$15  = 12'h800;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\end_out  = end_out;
    \$next\end_out  = end_in;
    casez (rst)
      1'h1:
          \$next\end_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\pixel_out$5  = \pixel_out$5 ;
    casez (valid_in)
      1'h1:
          \$next\pixel_out$5  = \pixel_in$2 ;
    endcase
    casez (rst)
      1'h1:
          \$next\pixel_out$5  = 12'h000;
    endcase
  end
  always @* begin
    \$next\pixel_out$6  = \pixel_out$6 ;
    casez (valid_in)
      1'h1:
          \$next\pixel_out$6  = \pixel_in$3 ;
    endcase
    casez (rst)
      1'h1:
          \$next\pixel_out$6  = 12'h000;
    endcase
  end
  always @* begin
    \$next\predic_out  = predic_out;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\predic_out  = lbuff;
            1'hz:
                \$next\predic_out  = buff;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\predic_out  = 12'h000;
    endcase
  end
  always @* begin
    \$next\predic_out$7  = \predic_out$7 ;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\predic_out$7  = \lbuff$10 ;
            1'hz:
                \$next\predic_out$7  = \buff$11 ;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\predic_out$7  = 12'h000;
    endcase
  end
  always @* begin
    \$next\predic_out$8  = \predic_out$8 ;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\predic_out$8  = \lbuff$12 ;
            1'hz:
                \$next\predic_out$8  = \buff$13 ;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\predic_out$8  = 12'h000;
    endcase
  end
  always @* begin
    \$next\predic_out$9  = \predic_out$9 ;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\predic_out$9  = \lbuff$14 ;
            1'hz:
                \$next\predic_out$9  = \buff$15 ;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\predic_out$9  = 12'h000;
    endcase
  end
  always @* begin
    \$next\lbuff  = lbuff;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\lbuff  = pixel_in;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\lbuff  = 12'h800;
    endcase
  end
  always @* begin
    \$next\lbuff$10  = \lbuff$10 ;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\lbuff$10  = \pixel_in$1 ;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\lbuff$10  = 12'h800;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "top.integration_1.register_file" *)
(* generator = "nMigen" *)
module register_file(full_rst, clk, width, height, allowed_cycles, full_clk);
  (* src = "register_file.py:38" *)
  reg [23:0] \$next\allowed_cycles ;
  (* src = "register_file.py:52" *)
  reg [23:0] \$next\allowed_cycles_reg ;
  (* src = "nmigen/hdl/mem.py:97" *)
  reg \$next\clk ;
  (* src = "register_file.py:36" *)
  reg [15:0] \$next\height ;
  (* src = "register_file.py:51" *)
  reg [15:0] \$next\height_reg ;
  (* src = "register_file.py:37" *)
  reg [15:0] \$next\width ;
  (* src = "register_file.py:50" *)
  reg [15:0] \$next\width_reg ;
  (* src = "register_file.py:38" *)
  output [23:0] allowed_cycles;
  (* init = 24'h000000 *)
  (* src = "register_file.py:52" *)
  reg [23:0] allowed_cycles_reg = 24'h000000;
  (* src = "nmigen/hdl/mem.py:97" *)
  output clk;
  (* src = "clk_domains.py:4" *)
  input full_clk;
  (* src = "clk_domains.py:4" *)
  input full_rst;
  (* src = "register_file.py:36" *)
  output [15:0] height;
  (* init = 16'h0000 *)
  (* src = "register_file.py:51" *)
  reg [15:0] height_reg = 16'h0000;
  (* src = "register_file.py:37" *)
  output [15:0] width;
  (* init = 16'h0000 *)
  (* src = "register_file.py:50" *)
  reg [15:0] width_reg = 16'h0000;
  always @(posedge full_clk)
      allowed_cycles_reg <= \$next\allowed_cycles_reg ;
  always @(posedge full_clk)
      height_reg <= \$next\height_reg ;
  always @(posedge full_clk)
      width_reg <= \$next\width_reg ;
  always @* begin
    \$next\clk  = 1'h0;
    \$next\clk  = full_clk;
  end
  always @* begin
    \$next\width_reg  = width_reg;
    \$next\width_reg  = 16'h1000;
    casez (full_rst)
      1'h1:
          \$next\width_reg  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\height_reg  = height_reg;
    \$next\height_reg  = 16'h0c00;
    casez (full_rst)
      1'h1:
          \$next\height_reg  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\allowed_cycles_reg  = allowed_cycles_reg;
    \$next\allowed_cycles_reg  = 24'h65b710;
    casez (full_rst)
      1'h1:
          \$next\allowed_cycles_reg  = 24'h000000;
    endcase
  end
  always @* begin
    \$next\width  = 16'h0000;
    \$next\width  = width_reg;
  end
  always @* begin
    \$next\height  = 16'h0000;
    \$next\height  = height_reg;
  end
  always @* begin
    \$next\allowed_cycles  = 24'h000000;
    \$next\allowed_cycles  = allowed_cycles_reg;
  end
  assign allowed_cycles = \$next\allowed_cycles ;
  assign height = \$next\height ;
  assign width = \$next\width ;
  assign clk = \$next\clk ;
endmodule

(* \nmigen.hierarchy  = "top.integration_1.signals" *)
(* generator = "nMigen" *)
module signals(width, height, rst, clk, new_row, end_of_frame, new_input);
  wire [16:0] \$1 ;
  wire [16:0] \$10 ;
  wire \$12 ;
  wire [16:0] \$14 ;
  wire [16:0] \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire [16:0] \$2 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire \$29 ;
  wire \$4 ;
  wire [16:0] \$6 ;
  wire [16:0] \$7 ;
  wire [16:0] \$9 ;
  (* src = "signals.py:45" *)
  reg \$next\end_of_frame ;
  (* src = "nmigen/hdl/dsl.py:244" *)
  reg [1:0] \$next\fsm_state ;
  (* src = "signals.py:57" *)
  reg [15:0] \$next\height_temp ;
  (* src = "signals.py:46" *)
  reg \$next\new_row ;
  (* src = "signals.py:56" *)
  reg [15:0] \$next\width_temp ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 1'h0 *)
  (* src = "signals.py:45" *)
  output end_of_frame;
  reg end_of_frame = 1'h0;
  (* init = 2'h0 *)
  (* src = "nmigen/hdl/dsl.py:244" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "signals.py:41" *)
  input [15:0] height;
  (* init = 16'h0000 *)
  (* src = "signals.py:57" *)
  reg [15:0] height_temp = 16'h0000;
  (* src = "signals.py:43" *)
  input new_input;
  (* init = 1'h1 *)
  (* src = "signals.py:46" *)
  output new_row;
  reg new_row = 1'h1;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "signals.py:42" *)
  input [15:0] width;
  (* init = 16'h0000 *)
  (* src = "signals.py:56" *)
  reg [15:0] width_temp = 16'h0000;
  assign \$10  = height - (* src = "signals.py:66" *) 1'h1;
  assign \$12  = width_temp == (* src = "signals.py:73" *) 3'h4;
  assign \$15  = height_temp - (* src = "signals.py:76" *) 1'h1;
  assign \$17  = width_temp == (* src = "signals.py:73" *) 3'h4;
  assign \$19  = height_temp == (* src = "signals.py:84" *) 1'h0;
  assign \$21  = width_temp == (* src = "signals.py:84" *) 4'h8;
  assign \$23  = \$19  & (* src = "signals.py:84" *) \$21 ;
  assign \$25  = height_temp == (* src = "signals.py:84" *) 1'h0;
  assign \$27  = width_temp == (* src = "signals.py:84" *) 4'h8;
  assign \$2  = width - (* src = "signals.py:65" *) 3'h4;
  assign \$29  = \$25  & (* src = "signals.py:84" *) \$27 ;
  assign \$4  = width_temp == (* src = "signals.py:73" *) 3'h4;
  assign \$7  = width_temp - (* src = "signals.py:81" *) 3'h4;
  always @(posedge clk)
      end_of_frame <= \$next\end_of_frame ;
  always @(posedge clk)
      fsm_state <= \$next\fsm_state ;
  always @(posedge clk)
      new_row <= \$next\new_row ;
  always @(posedge clk)
      height_temp <= \$next\height_temp ;
  always @(posedge clk)
      width_temp <= \$next\width_temp ;
  always @* begin
    \$next\width_temp  = width_temp;
    casez (fsm_state)
      2'h0:
          casez (new_input)
            1'h1:
                \$next\width_temp  = \$1 [15:0];
          endcase
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$4 )
                  1'h1:
                      \$next\width_temp  = width;
                  1'hz:
                      \$next\width_temp  = \$6 [15:0];
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\width_temp  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\height_temp  = height_temp;
    casez (fsm_state)
      2'h0:
          casez (new_input)
            1'h1:
                \$next\height_temp  = \$9 [15:0];
          endcase
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$12 )
                  1'h1:
                      \$next\height_temp  = \$14 [15:0];
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\height_temp  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\new_row  = new_row;
    casez (fsm_state)
      2'h0:
          casez (new_input)
            1'h1:
                \$next\new_row  = 1'h0;
          endcase
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$17 )
                  1'h1:
                      \$next\new_row  = 1'h1;
                  1'hz:
                      \$next\new_row  = 1'h0;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\new_row  = 1'h1;
    endcase
  end
  always @* begin
    \$next\fsm_state  = fsm_state;
    casez (fsm_state)
      2'h0:
          casez (new_input)
            1'h1:
                \$next\fsm_state  = 2'h1;
          endcase
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$23 )
                  1'h1:
                      \$next\fsm_state  = 2'h2;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\fsm_state  = 2'h0;
    endcase
  end
  always @* begin
    \$next\end_of_frame  = end_of_frame;
    casez (fsm_state)
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$29 )
                  1'h1:
                      \$next\end_of_frame  = 1'h1;
                endcase
          endcase
      2'h2:
          \$next\end_of_frame  = 1'h1;
    endcase
    casez (rst)
      1'h1:
          \$next\end_of_frame  = 1'h0;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign \$14  = \$15 ;
endmodule

(* \nmigen.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "nMigen" *)
module top(pixel_in, \pixel_in$1 , \pixel_in$2 , \pixel_in$3 , latch_output, rst, full_clk, full_rst, enc_out, enc_out_ctr, nready, valid_out, fend_out, valid_in);
  wire \$11 ;
  wire \$13 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire \$29 ;
  wire \$31 ;
  wire [3:0] \$33 ;
  wire [3:0] \$34 ;
  wire \$36 ;
  wire \$38 ;
  wire \$40 ;
  wire \$42 ;
  wire \$44 ;
  wire \$46 ;
  wire \$48 ;
  wire \$50 ;
  wire \$52 ;
  wire [111:0] \$54 ;
  wire [6:0] \$56 ;
  wire \$7 ;
  wire \$9 ;
  (* src = "converter.py:70" *)
  reg \$next\converter_close_full ;
  (* src = "converter.py:60" *)
  reg [111:0] \$next\converter_enc_out ;
  (* src = "converter.py:61" *)
  reg [6:0] \$next\converter_enc_out_ctr ;
  (* src = "converter_fifo.py:56" *)
  reg [47:0] \$next\converter_fifo_enc_in ;
  (* src = "converter_fifo.py:57" *)
  reg [5:0] \$next\converter_fifo_enc_in_ctr ;
  (* src = "converter_fifo.py:58" *)
  reg \$next\converter_fifo_in_end ;
  (* src = "converter_fifo.py:64" *)
  reg \$next\converter_fifo_latch_output ;
  (* src = "converter_fifo.py:59" *)
  reg \$next\converter_fifo_valid_in ;
  (* src = "converter.py:62" *)
  reg \$next\converter_out_end ;
  (* src = "converter.py:63" *)
  reg \$next\converter_valid_out ;
  (* src = "integration_2.py:24" *)
  reg [111:0] \$next\enc_out ;
  (* src = "integration_2.py:25" *)
  reg [6:0] \$next\enc_out_ctr ;
  (* src = "integration_1.py:23" *)
  reg [11:0] \$next\integration_1_pixel_in ;
  (* src = "integration_1.py:23" *)
  reg [11:0] \$next\integration_1_pixel_in$4 ;
  (* src = "integration_1.py:23" *)
  reg [11:0] \$next\integration_1_pixel_in$5 ;
  (* src = "integration_1.py:23" *)
  reg [11:0] \$next\integration_1_pixel_in$6 ;
  (* src = "integration_1.py:30" *)
  reg \$next\integration_1_valid_in ;
  (* src = "lj92_pipeline_fifo.py:54" *)
  reg [111:0] \$next\lj92_pipeline_fifo_enc_in ;
  (* src = "lj92_pipeline_fifo.py:55" *)
  reg [6:0] \$next\lj92_pipeline_fifo_enc_in_ctr ;
  (* src = "lj92_pipeline_fifo.py:56" *)
  reg \$next\lj92_pipeline_fifo_in_end ;
  (* src = "lj92_pipeline_fifo.py:59" *)
  reg \$next\lj92_pipeline_fifo_latch_output ;
  (* src = "lj92_pipeline_fifo.py:57" *)
  reg \$next\lj92_pipeline_fifo_valid_in ;
  (* src = "integration_2.py:29" *)
  reg \$next\nready ;
  (* src = "integration_2.py:59" *)
  reg \$next\nready_end ;
  (* src = "integration_2.py:56" *)
  reg \$next\nready_end_reg ;
  (* src = "integration_2.py:57" *)
  reg \$next\nready_end_wire ;
  (* src = "integration_2.py:66" *)
  reg \$next\nready_reset ;
  (* src = "integration_2.py:67" *)
  reg [2:0] \$next\nready_reset_counter ;
  (* src = "integration_2.py:73" *)
  reg \$next\nready_signal ;
  (* src = "integration_2.py:32" *)
  reg \$next\out_end ;
  (* src = "integration_2.py:31" *)
  reg \$next\valid_out ;
  (* src = "nmigen/hdl/mem.py:97" *)
  wire clk;
  (* src = "converter.py:70" *)
  wire converter_close_full;
  (* src = "converter.py:66" *)
  wire [47:0] converter_enc_in;
  (* src = "converter.py:67" *)
  wire [5:0] converter_enc_in_ctr;
  (* src = "converter.py:60" *)
  wire [111:0] converter_enc_out;
  (* src = "converter.py:61" *)
  wire [6:0] converter_enc_out_ctr;
  (* src = "converter_fifo.py:61" *)
  wire converter_fifo_close_full;
  (* src = "converter_fifo.py:56" *)
  wire [47:0] converter_fifo_enc_in;
  (* src = "converter_fifo.py:57" *)
  wire [5:0] converter_fifo_enc_in_ctr;
  (* src = "converter_fifo.py:65" *)
  wire [47:0] converter_fifo_enc_out;
  (* src = "converter_fifo.py:66" *)
  wire [5:0] converter_fifo_enc_out_ctr;
  (* src = "converter_fifo.py:58" *)
  wire converter_fifo_in_end;
  (* src = "converter_fifo.py:64" *)
  wire converter_fifo_latch_output;
  (* src = "converter_fifo.py:67" *)
  wire converter_fifo_out_end;
  (* src = "converter_fifo.py:59" *)
  wire converter_fifo_valid_in;
  (* src = "converter_fifo.py:68" *)
  wire converter_fifo_valid_out;
  (* src = "converter.py:68" *)
  wire converter_in_end;
  (* src = "converter.py:59" *)
  wire converter_latch_output;
  (* src = "converter.py:62" *)
  wire converter_out_end;
  (* src = "converter.py:69" *)
  wire converter_valid_in;
  (* src = "converter.py:63" *)
  wire converter_valid_out;
  (* src = "integration_2.py:24" *)
  output [111:0] enc_out;
  (* src = "integration_2.py:25" *)
  output [6:0] enc_out_ctr;
  (* src = "integration_1.py:35" *)
  output fend_out;
  (* src = "clk_domains.py:4" *)
  input full_clk;
  (* src = "clk_domains.py:4" *)
  input full_rst;
  (* src = "integration_1.py:26" *)
  wire [111:0] integration_1_enc_out;
  (* src = "integration_1.py:27" *)
  wire [6:0] integration_1_enc_out_ctr;
  (* src = "signals.py:45" *)
  wire integration_1_end_of_frame;
  (* src = "integration_1.py:34" *)
  wire integration_1_end_out;
  (* src = "integration_1.py:23" *)
  wire [11:0] integration_1_pixel_in;
  (* src = "integration_1.py:23" *)
  wire [11:0] \integration_1_pixel_in$4 ;
  (* src = "integration_1.py:23" *)
  wire [11:0] \integration_1_pixel_in$5 ;
  (* src = "integration_1.py:23" *)
  wire [11:0] \integration_1_pixel_in$6 ;
  (* src = "integration_1.py:30" *)
  wire integration_1_valid_in;
  (* src = "integration_1.py:31" *)
  wire integration_1_valid_out;
  (* src = "integration_2.py:26" *)
  input latch_output;
  (* src = "lj92_pipeline_fifo.py:67" *)
  wire lj92_pipeline_fifo_close_full;
  (* src = "lj92_pipeline_fifo.py:54" *)
  wire [111:0] lj92_pipeline_fifo_enc_in;
  (* src = "lj92_pipeline_fifo.py:55" *)
  wire [6:0] lj92_pipeline_fifo_enc_in_ctr;
  (* src = "lj92_pipeline_fifo.py:60" *)
  wire [111:0] lj92_pipeline_fifo_enc_out;
  (* src = "lj92_pipeline_fifo.py:61" *)
  wire [6:0] lj92_pipeline_fifo_enc_out_ctr;
  (* src = "lj92_pipeline_fifo.py:56" *)
  wire lj92_pipeline_fifo_in_end;
  (* src = "lj92_pipeline_fifo.py:59" *)
  wire lj92_pipeline_fifo_latch_output;
  (* src = "lj92_pipeline_fifo.py:62" *)
  wire lj92_pipeline_fifo_out_end;
  (* src = "lj92_pipeline_fifo.py:57" *)
  wire lj92_pipeline_fifo_valid_in;
  (* src = "lj92_pipeline_fifo.py:63" *)
  wire lj92_pipeline_fifo_valid_out;
  (* src = "integration_2.py:29" *)
  output nready;
  (* init = 1'h0 *)
  (* src = "integration_2.py:59" *)
  reg nready_end = 1'h0;
  (* init = 1'h0 *)
  (* src = "integration_2.py:56" *)
  reg nready_end_reg = 1'h0;
  (* src = "integration_2.py:57" *)
  wire nready_end_wire;
  (* init = 1'h0 *)
  (* src = "integration_2.py:66" *)
  reg nready_reset = 1'h0;
  (* init = 3'h0 *)
  (* src = "integration_2.py:67" *)
  reg [2:0] nready_reset_counter = 3'h0;
  (* src = "integration_2.py:73" *)
  wire nready_signal;
  (* src = "integration_2.py:32" *)
  wire out_end;
  (* src = "integration_2.py:22" *)
  input [11:0] pixel_in;
  (* src = "integration_2.py:22" *)
  input [11:0] \pixel_in$1 ;
  (* src = "integration_2.py:22" *)
  input [11:0] \pixel_in$2 ;
  (* src = "integration_2.py:22" *)
  input [11:0] \pixel_in$3 ;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "integration_2.py:30" *)
  input valid_in;
  (* src = "integration_2.py:31" *)
  output valid_out;
  assign \$9  = valid_in == (* src = "integration_2.py:61" *) 1'h1;
  assign \$11  = \$7  & (* src = "integration_2.py:61" *) \$9 ;
  assign \$13  = nready == (* src = "integration_2.py:61" *) 1'h0;
  assign \$15  = \$11  & (* src = "integration_2.py:61" *) \$13 ;
  assign \$17  = nready_end_wire == (* src = "integration_2.py:60" *) 1'h1;
  assign \$19  = nready_end_reg == (* src = "integration_2.py:60" *) 1'h1;
  assign \$21  = \$17  | (* src = "integration_2.py:60" *) \$19 ;
  assign \$23  = integration_1_end_of_frame == (* src = "integration_2.py:61" *) 1'h1;
  assign \$25  = valid_in == (* src = "integration_2.py:61" *) 1'h1;
  assign \$27  = \$23  & (* src = "integration_2.py:61" *) \$25 ;
  assign \$29  = nready == (* src = "integration_2.py:61" *) 1'h0;
  assign \$31  = \$27  & (* src = "integration_2.py:61" *) \$29 ;
  assign \$34  = nready_reset_counter + (* src = "integration_2.py:68" *) 1'h1;
  assign \$36  = nready_reset_counter == (* src = "integration_2.py:69" *) 3'h7;
  assign \$38  = lj92_pipeline_fifo_close_full == (* src = "integration_2.py:74" *) 1'h1;
  assign \$40  = nready_end == (* src = "integration_2.py:74" *) 1'h1;
  assign \$42  = \$38  | (* src = "integration_2.py:74" *) \$40 ;
  assign \$44  = nready_reset == (* src = "integration_2.py:74" *) 1'h0;
  assign \$46  = \$42  | (* src = "integration_2.py:74" *) \$44 ;
  assign \$48  = valid_in == (* src = "integration_2.py:79" *) 1'h1;
  assign \$50  = nready_signal == (* src = "integration_2.py:79" *) 1'h0;
  assign \$52  = \$48  & (* src = "integration_2.py:79" *) \$50 ;
  assign \$54  = + (* src = "converter_fifo.py:65" *) converter_fifo_enc_out;
  assign \$56  = + (* src = "converter_fifo.py:66" *) converter_fifo_enc_out_ctr;
  assign \$7  = integration_1_end_of_frame == (* src = "integration_2.py:61" *) 1'h1;
  always @(posedge clk)
      nready_reset <= \$next\nready_reset ;
  always @(posedge clk)
      nready_reset_counter <= \$next\nready_reset_counter ;
  always @(posedge clk)
      nready_end_reg <= \$next\nready_end_reg ;
  always @(posedge clk)
      nready_end <= \$next\nready_end ;
  converter converter (
    .clk(clk),
    .close_full(converter_close_full),
    .enc_in(converter_enc_in),
    .enc_in_ctr(converter_enc_in_ctr),
    .enc_out(converter_enc_out),
    .enc_out_ctr(converter_enc_out_ctr),
    .in_end(converter_in_end),
    .latch_output(converter_latch_output),
    .out_end(converter_out_end),
    .rst(rst),
    .valid_in(converter_valid_in),
    .valid_out(converter_valid_out)
  );
  converter_fifo converter_fifo (
    .clk(clk),
    .close_full(converter_fifo_close_full),
    .enc_in(converter_fifo_enc_in),
    .enc_in_ctr(converter_fifo_enc_in_ctr),
    .enc_out(converter_fifo_enc_out),
    .enc_out_ctr(converter_fifo_enc_out_ctr),
    .in_end(converter_fifo_in_end),
    .latch_output(converter_fifo_latch_output),
    .out_end(converter_fifo_out_end),
    .rst(rst),
    .valid_in(converter_fifo_valid_in),
    .valid_out(converter_fifo_valid_out)
  );
  integration_1 integration_1 (
    .clk(clk),
    .enc_out(integration_1_enc_out),
    .enc_out_ctr(integration_1_enc_out_ctr),
    .end_of_frame(integration_1_end_of_frame),
    .end_out(integration_1_end_out),
    .fend_out(fend_out),
    .full_clk(full_clk),
    .full_rst(full_rst),
    .pixel_in(integration_1_pixel_in),
    .\pixel_in$1 (\integration_1_pixel_in$4 ),
    .\pixel_in$2 (\integration_1_pixel_in$5 ),
    .\pixel_in$3 (\integration_1_pixel_in$6 ),
    .rst(rst),
    .valid_in(integration_1_valid_in),
    .valid_out(integration_1_valid_out)
  );
  lj92_pipeline_fifo lj92_pipeline_fifo (
    .clk(clk),
    .close_full(lj92_pipeline_fifo_close_full),
    .enc_in(lj92_pipeline_fifo_enc_in),
    .enc_in_ctr(lj92_pipeline_fifo_enc_in_ctr),
    .enc_out(lj92_pipeline_fifo_enc_out),
    .enc_out_ctr(lj92_pipeline_fifo_enc_out_ctr),
    .in_end(lj92_pipeline_fifo_in_end),
    .latch_output(lj92_pipeline_fifo_latch_output),
    .out_end(lj92_pipeline_fifo_out_end),
    .rst(rst),
    .valid_in(lj92_pipeline_fifo_valid_in),
    .valid_out(lj92_pipeline_fifo_valid_out)
  );
  always @* begin
    \$next\nready_end_wire  = 1'h0;
    \$next\nready_end_wire  = 1'h0;
    casez (\$15 )
      1'h1:
          \$next\nready_end_wire  = 1'h1;
    endcase
  end
  always @* begin
    \$next\nready_end  = nready_end;
    \$next\nready_end  = \$21 ;
    casez (rst)
      1'h1:
          \$next\nready_end  = 1'h0;
    endcase
  end
  always @* begin
    \$next\integration_1_valid_in  = 1'h0;
    \$next\integration_1_valid_in  = \$52 ;
  end
  always @* begin
    \$next\lj92_pipeline_fifo_enc_in  = 112'h0000000000000000000000000000;
    \$next\lj92_pipeline_fifo_enc_in  = integration_1_enc_out;
  end
  always @* begin
    \$next\lj92_pipeline_fifo_enc_in_ctr  = 7'h00;
    \$next\lj92_pipeline_fifo_enc_in_ctr  = integration_1_enc_out_ctr;
  end
  always @* begin
    \$next\lj92_pipeline_fifo_valid_in  = 1'h0;
    \$next\lj92_pipeline_fifo_valid_in  = integration_1_valid_out;
  end
  always @* begin
    \$next\lj92_pipeline_fifo_in_end  = 1'h0;
    \$next\lj92_pipeline_fifo_in_end  = integration_1_end_out;
  end
  always @* begin
    \$next\nready  = 1'h1;
    \$next\nready  = nready_signal;
  end
  always @* begin
    \$next\lj92_pipeline_fifo_latch_output  = 1'h0;
    \$next\lj92_pipeline_fifo_latch_output  = converter_latch_output;
  end
  always @* begin
    \$next\converter_enc_out  = 112'h0000000000000000000000000000;
    \$next\converter_enc_out  = lj92_pipeline_fifo_enc_out;
  end
  always @* begin
    \$next\converter_enc_out_ctr  = 7'h00;
    \$next\converter_enc_out_ctr  = lj92_pipeline_fifo_enc_out_ctr;
  end
  always @* begin
    \$next\converter_out_end  = 1'h0;
    \$next\converter_out_end  = lj92_pipeline_fifo_out_end;
  end
  always @* begin
    \$next\nready_end_reg  = nready_end_reg;
    casez (\$31 )
      1'h1:
          \$next\nready_end_reg  = 1'h1;
    endcase
    casez (rst)
      1'h1:
          \$next\nready_end_reg  = 1'h0;
    endcase
  end
  always @* begin
    \$next\converter_valid_out  = 1'h0;
    \$next\converter_valid_out  = lj92_pipeline_fifo_valid_out;
  end
  always @* begin
    \$next\converter_fifo_enc_in  = 48'h000000000000;
    \$next\converter_fifo_enc_in  = converter_enc_in;
  end
  always @* begin
    \$next\converter_fifo_enc_in_ctr  = 6'h00;
    \$next\converter_fifo_enc_in_ctr  = converter_enc_in_ctr;
  end
  always @* begin
    \$next\converter_fifo_in_end  = 1'h0;
    \$next\converter_fifo_in_end  = converter_in_end;
  end
  always @* begin
    \$next\converter_fifo_valid_in  = 1'h0;
    \$next\converter_fifo_valid_in  = converter_valid_in;
  end
  always @* begin
    \$next\converter_close_full  = 1'h0;
    \$next\converter_close_full  = converter_fifo_close_full;
  end
  always @* begin
    \$next\enc_out  = 112'h0000000000000000000000000000;
    \$next\enc_out  = \$54 ;
  end
  always @* begin
    \$next\enc_out_ctr  = 7'h00;
    \$next\enc_out_ctr  = \$56 ;
  end
  always @* begin
    \$next\valid_out  = 1'h0;
    \$next\valid_out  = converter_fifo_valid_out;
  end
  always @* begin
    \$next\out_end  = 1'h0;
    \$next\out_end  = converter_fifo_out_end;
  end
  always @* begin
    \$next\nready_reset_counter  = nready_reset_counter;
    \$next\nready_reset_counter  = \$33 [2:0];
    casez (rst)
      1'h1:
          \$next\nready_reset_counter  = 3'h0;
    endcase
  end
  always @* begin
    \$next\converter_fifo_latch_output  = 1'h0;
    \$next\converter_fifo_latch_output  = latch_output;
  end
  always @* begin
    \$next\nready_reset  = nready_reset;
    casez (\$36 )
      1'h1:
          \$next\nready_reset  = 1'h1;
    endcase
    casez (rst)
      1'h1:
          \$next\nready_reset  = 1'h0;
    endcase
  end
  always @* begin
    \$next\nready_signal  = 1'h0;
    \$next\nready_signal  = \$46 ;
  end
  always @* begin
    \$next\integration_1_pixel_in  = 12'h000;
    \$next\integration_1_pixel_in  = pixel_in;
  end
  always @* begin
    \$next\integration_1_pixel_in$4  = 12'h000;
    \$next\integration_1_pixel_in$4  = \pixel_in$1 ;
  end
  always @* begin
    \$next\integration_1_pixel_in$5  = 12'h000;
    \$next\integration_1_pixel_in$5  = \pixel_in$2 ;
  end
  always @* begin
    \$next\integration_1_pixel_in$6  = 12'h000;
    \$next\integration_1_pixel_in$6  = \pixel_in$3 ;
  end
  assign \$33  = \$34 ;
  assign converter_fifo_latch_output = \$next\converter_fifo_latch_output ;
  assign out_end = \$next\out_end ;
  assign valid_out = \$next\valid_out ;
  assign enc_out_ctr = \$next\enc_out_ctr ;
  assign enc_out = \$next\enc_out ;
  assign converter_close_full = \$next\converter_close_full ;
  assign converter_fifo_valid_in = \$next\converter_fifo_valid_in ;
  assign converter_fifo_in_end = \$next\converter_fifo_in_end ;
  assign converter_fifo_enc_in_ctr = \$next\converter_fifo_enc_in_ctr ;
  assign converter_fifo_enc_in = \$next\converter_fifo_enc_in ;
  assign converter_valid_out = \$next\converter_valid_out ;
  assign converter_out_end = \$next\converter_out_end ;
  assign converter_enc_out_ctr = \$next\converter_enc_out_ctr ;
  assign converter_enc_out = \$next\converter_enc_out ;
  assign lj92_pipeline_fifo_latch_output = \$next\lj92_pipeline_fifo_latch_output ;
  assign nready = \$next\nready ;
  assign lj92_pipeline_fifo_in_end = \$next\lj92_pipeline_fifo_in_end ;
  assign lj92_pipeline_fifo_valid_in = \$next\lj92_pipeline_fifo_valid_in ;
  assign lj92_pipeline_fifo_enc_in_ctr = \$next\lj92_pipeline_fifo_enc_in_ctr ;
  assign lj92_pipeline_fifo_enc_in = \$next\lj92_pipeline_fifo_enc_in ;
  assign integration_1_valid_in = \$next\integration_1_valid_in ;
  assign \integration_1_pixel_in$6  = \$next\integration_1_pixel_in$6 ;
  assign \integration_1_pixel_in$5  = \$next\integration_1_pixel_in$5 ;
  assign \integration_1_pixel_in$4  = \$next\integration_1_pixel_in$4 ;
  assign integration_1_pixel_in = \$next\integration_1_pixel_in ;
  assign nready_signal = \$next\nready_signal ;
  assign nready_end_wire = \$next\nready_end_wire ;
endmodule

(* \nmigen.hierarchy  = "top.lj92_pipeline_fifo.fifo.unbuffered" *)
(* generator = "nMigen" *)
module unbuffered(we, replace, re, rst, clk, writable, readable, dout, level, din);
  wire \$10 ;
  wire \$13 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$2 ;
  wire \$21 ;
  wire [7:0] \$23 ;
  wire [7:0] \$24 ;
  wire [7:0] \$26 ;
  wire \$27 ;
  wire \$30 ;
  wire [7:0] \$32 ;
  wire [7:0] \$33 ;
  wire [7:0] \$35 ;
  wire \$36 ;
  wire \$39 ;
  wire \$4 ;
  wire \$41 ;
  wire \$43 ;
  wire \$45 ;
  wire \$46 ;
  wire \$49 ;
  wire [7:0] \$51 ;
  wire [7:0] \$52 ;
  wire \$54 ;
  wire \$56 ;
  wire \$57 ;
  wire \$59 ;
  wire [7:0] \$6 ;
  wire \$61 ;
  wire \$64 ;
  wire [7:0] \$66 ;
  wire [7:0] \$67 ;
  wire [7:0] \$7 ;
  wire [7:0] \$9 ;
  (* src = "nmigen/lib/fifo.py:156" *)
  reg [6:0] \$next\consume ;
  (* src = "nmigen/lib/fifo.py:69" *)
  reg [119:0] \$next\dout ;
  (* src = "nmigen/lib/fifo.py:138" *)
  reg [6:0] \$next\level ;
  (* src = "nmigen/lib/fifo.py:155" *)
  reg [6:0] \$next\produce ;
  (* src = "nmigen/hdl/mem.py:81" *)
  reg [6:0] \$next\rdport_storage_r_addr ;
  (* src = "nmigen/hdl/mem.py:85" *)
  reg \$next\rdport_storage_r_en ;
  (* src = "nmigen/lib/fifo.py:70" *)
  reg \$next\readable ;
  (* src = "nmigen/lib/fifo.py:66" *)
  reg \$next\writable ;
  (* src = "nmigen/hdl/mem.py:146" *)
  reg [6:0] \$next\wrport_storage_w_addr ;
  (* src = "nmigen/hdl/mem.py:148" *)
  reg [119:0] \$next\wrport_storage_w_data ;
  (* src = "nmigen/hdl/mem.py:150" *)
  reg \$next\wrport_storage_w_en ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 7'h00 *)
  (* src = "nmigen/lib/fifo.py:156" *)
  reg [6:0] consume = 7'h00;
  (* src = "nmigen/lib/fifo.py:65" *)
  input [119:0] din;
  (* src = "nmigen/lib/fifo.py:69" *)
  output [119:0] dout;
  (* init = 7'h00 *)
  (* src = "nmigen/lib/fifo.py:138" *)
  output [6:0] level;
  reg [6:0] level = 7'h00;
  (* init = 7'h00 *)
  (* src = "nmigen/lib/fifo.py:155" *)
  reg [6:0] produce = 7'h00;
  (* src = "nmigen/hdl/mem.py:81" *)
  wire [6:0] rdport_storage_r_addr;
  (* src = "nmigen/hdl/mem.py:83" *)
  wire [119:0] rdport_storage_r_data;
  (* src = "nmigen/hdl/mem.py:85" *)
  wire rdport_storage_r_en;
  (* src = "nmigen/lib/fifo.py:71" *)
  input re;
  (* src = "nmigen/lib/fifo.py:70" *)
  output readable;
  (* src = "nmigen/lib/fifo.py:139" *)
  input replace;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "nmigen/lib/fifo.py:67" *)
  input we;
  (* src = "nmigen/lib/fifo.py:66" *)
  output writable;
  (* src = "nmigen/hdl/mem.py:146" *)
  wire [6:0] wrport_storage_w_addr;
  (* src = "nmigen/hdl/mem.py:148" *)
  wire [119:0] wrport_storage_w_data;
  (* src = "nmigen/hdl/mem.py:150" *)
  wire wrport_storage_w_en;
  assign \$10  = produce == (* src = "nmigen/lib/fifo.py:102" *) 1'h0;
  assign \$9  = \$10  ? (* src = "nmigen/lib/fifo.py:164" *) 8'h7e : \$7 ;
  assign \$13  = writable | (* src = "nmigen/lib/fifo.py:161" *) replace;
  assign \$15  = we & (* src = "nmigen/lib/fifo.py:161" *) \$13 ;
  assign \$17  = writable & (* src = "nmigen/lib/fifo.py:149" *) we;
  assign \$19  = ~ (* src = "nmigen/lib/fifo.py:149" *) replace;
  assign \$21  = \$17  & (* src = "nmigen/lib/fifo.py:149" *) \$19 ;
  assign \$24  = produce + (* src = "nmigen/lib/fifo.py:95" *) 1'h1;
  assign \$27  = produce == (* src = "nmigen/lib/fifo.py:95" *) 7'h7e;
  assign \$26  = \$27  ? (* src = "nmigen/lib/fifo.py:166" *) 8'h00 : \$24 ;
  assign \$2  = level != (* src = "nmigen/lib/fifo.py:144" *) 7'h7f;
  assign \$30  = readable & (* src = "nmigen/lib/fifo.py:148" *) re;
  assign \$33  = consume + (* src = "nmigen/lib/fifo.py:95" *) 1'h1;
  assign \$36  = consume == (* src = "nmigen/lib/fifo.py:95" *) 7'h7e;
  assign \$35  = \$36  ? (* src = "nmigen/lib/fifo.py:175" *) 8'h00 : \$33 ;
  assign \$39  = writable & (* src = "nmigen/lib/fifo.py:149" *) we;
  assign \$41  = ~ (* src = "nmigen/lib/fifo.py:149" *) replace;
  assign \$43  = \$39  & (* src = "nmigen/lib/fifo.py:149" *) \$41 ;
  assign \$46  = readable & (* src = "nmigen/lib/fifo.py:148" *) re;
  assign \$45  = ~ (* src = "nmigen/lib/fifo.py:177" *) \$46 ;
  assign \$4  = level != (* src = "nmigen/lib/fifo.py:145" *) 1'h0;
  assign \$49  = \$43  & (* src = "nmigen/lib/fifo.py:177" *) \$45 ;
  assign \$52  = level + (* src = "nmigen/lib/fifo.py:178" *) 1'h1;
  assign \$54  = readable & (* src = "nmigen/lib/fifo.py:148" *) re;
  assign \$57  = writable & (* src = "nmigen/lib/fifo.py:149" *) we;
  assign \$59  = ~ (* src = "nmigen/lib/fifo.py:149" *) replace;
  assign \$61  = \$57  & (* src = "nmigen/lib/fifo.py:149" *) \$59 ;
  assign \$56  = ~ (* src = "nmigen/lib/fifo.py:179" *) \$61 ;
  assign \$64  = \$54  & (* src = "nmigen/lib/fifo.py:179" *) \$56 ;
  assign \$67  = level - (* src = "nmigen/lib/fifo.py:180" *) 1'h1;
  assign \$7  = produce - (* src = "nmigen/lib/fifo.py:102" *) 1'h1;
  always @(posedge clk)
      level <= \$next\level ;
  always @(posedge clk)
      consume <= \$next\consume ;
  always @(posedge clk)
      produce <= \$next\produce ;
  reg [119:0] storage [126:0];
  initial begin
    storage[0] = 120'h000000000000000000000000000000;
    storage[1] = 120'h000000000000000000000000000000;
    storage[2] = 120'h000000000000000000000000000000;
    storage[3] = 120'h000000000000000000000000000000;
    storage[4] = 120'h000000000000000000000000000000;
    storage[5] = 120'h000000000000000000000000000000;
    storage[6] = 120'h000000000000000000000000000000;
    storage[7] = 120'h000000000000000000000000000000;
    storage[8] = 120'h000000000000000000000000000000;
    storage[9] = 120'h000000000000000000000000000000;
    storage[10] = 120'h000000000000000000000000000000;
    storage[11] = 120'h000000000000000000000000000000;
    storage[12] = 120'h000000000000000000000000000000;
    storage[13] = 120'h000000000000000000000000000000;
    storage[14] = 120'h000000000000000000000000000000;
    storage[15] = 120'h000000000000000000000000000000;
    storage[16] = 120'h000000000000000000000000000000;
    storage[17] = 120'h000000000000000000000000000000;
    storage[18] = 120'h000000000000000000000000000000;
    storage[19] = 120'h000000000000000000000000000000;
    storage[20] = 120'h000000000000000000000000000000;
    storage[21] = 120'h000000000000000000000000000000;
    storage[22] = 120'h000000000000000000000000000000;
    storage[23] = 120'h000000000000000000000000000000;
    storage[24] = 120'h000000000000000000000000000000;
    storage[25] = 120'h000000000000000000000000000000;
    storage[26] = 120'h000000000000000000000000000000;
    storage[27] = 120'h000000000000000000000000000000;
    storage[28] = 120'h000000000000000000000000000000;
    storage[29] = 120'h000000000000000000000000000000;
    storage[30] = 120'h000000000000000000000000000000;
    storage[31] = 120'h000000000000000000000000000000;
    storage[32] = 120'h000000000000000000000000000000;
    storage[33] = 120'h000000000000000000000000000000;
    storage[34] = 120'h000000000000000000000000000000;
    storage[35] = 120'h000000000000000000000000000000;
    storage[36] = 120'h000000000000000000000000000000;
    storage[37] = 120'h000000000000000000000000000000;
    storage[38] = 120'h000000000000000000000000000000;
    storage[39] = 120'h000000000000000000000000000000;
    storage[40] = 120'h000000000000000000000000000000;
    storage[41] = 120'h000000000000000000000000000000;
    storage[42] = 120'h000000000000000000000000000000;
    storage[43] = 120'h000000000000000000000000000000;
    storage[44] = 120'h000000000000000000000000000000;
    storage[45] = 120'h000000000000000000000000000000;
    storage[46] = 120'h000000000000000000000000000000;
    storage[47] = 120'h000000000000000000000000000000;
    storage[48] = 120'h000000000000000000000000000000;
    storage[49] = 120'h000000000000000000000000000000;
    storage[50] = 120'h000000000000000000000000000000;
    storage[51] = 120'h000000000000000000000000000000;
    storage[52] = 120'h000000000000000000000000000000;
    storage[53] = 120'h000000000000000000000000000000;
    storage[54] = 120'h000000000000000000000000000000;
    storage[55] = 120'h000000000000000000000000000000;
    storage[56] = 120'h000000000000000000000000000000;
    storage[57] = 120'h000000000000000000000000000000;
    storage[58] = 120'h000000000000000000000000000000;
    storage[59] = 120'h000000000000000000000000000000;
    storage[60] = 120'h000000000000000000000000000000;
    storage[61] = 120'h000000000000000000000000000000;
    storage[62] = 120'h000000000000000000000000000000;
    storage[63] = 120'h000000000000000000000000000000;
    storage[64] = 120'h000000000000000000000000000000;
    storage[65] = 120'h000000000000000000000000000000;
    storage[66] = 120'h000000000000000000000000000000;
    storage[67] = 120'h000000000000000000000000000000;
    storage[68] = 120'h000000000000000000000000000000;
    storage[69] = 120'h000000000000000000000000000000;
    storage[70] = 120'h000000000000000000000000000000;
    storage[71] = 120'h000000000000000000000000000000;
    storage[72] = 120'h000000000000000000000000000000;
    storage[73] = 120'h000000000000000000000000000000;
    storage[74] = 120'h000000000000000000000000000000;
    storage[75] = 120'h000000000000000000000000000000;
    storage[76] = 120'h000000000000000000000000000000;
    storage[77] = 120'h000000000000000000000000000000;
    storage[78] = 120'h000000000000000000000000000000;
    storage[79] = 120'h000000000000000000000000000000;
    storage[80] = 120'h000000000000000000000000000000;
    storage[81] = 120'h000000000000000000000000000000;
    storage[82] = 120'h000000000000000000000000000000;
    storage[83] = 120'h000000000000000000000000000000;
    storage[84] = 120'h000000000000000000000000000000;
    storage[85] = 120'h000000000000000000000000000000;
    storage[86] = 120'h000000000000000000000000000000;
    storage[87] = 120'h000000000000000000000000000000;
    storage[88] = 120'h000000000000000000000000000000;
    storage[89] = 120'h000000000000000000000000000000;
    storage[90] = 120'h000000000000000000000000000000;
    storage[91] = 120'h000000000000000000000000000000;
    storage[92] = 120'h000000000000000000000000000000;
    storage[93] = 120'h000000000000000000000000000000;
    storage[94] = 120'h000000000000000000000000000000;
    storage[95] = 120'h000000000000000000000000000000;
    storage[96] = 120'h000000000000000000000000000000;
    storage[97] = 120'h000000000000000000000000000000;
    storage[98] = 120'h000000000000000000000000000000;
    storage[99] = 120'h000000000000000000000000000000;
    storage[100] = 120'h000000000000000000000000000000;
    storage[101] = 120'h000000000000000000000000000000;
    storage[102] = 120'h000000000000000000000000000000;
    storage[103] = 120'h000000000000000000000000000000;
    storage[104] = 120'h000000000000000000000000000000;
    storage[105] = 120'h000000000000000000000000000000;
    storage[106] = 120'h000000000000000000000000000000;
    storage[107] = 120'h000000000000000000000000000000;
    storage[108] = 120'h000000000000000000000000000000;
    storage[109] = 120'h000000000000000000000000000000;
    storage[110] = 120'h000000000000000000000000000000;
    storage[111] = 120'h000000000000000000000000000000;
    storage[112] = 120'h000000000000000000000000000000;
    storage[113] = 120'h000000000000000000000000000000;
    storage[114] = 120'h000000000000000000000000000000;
    storage[115] = 120'h000000000000000000000000000000;
    storage[116] = 120'h000000000000000000000000000000;
    storage[117] = 120'h000000000000000000000000000000;
    storage[118] = 120'h000000000000000000000000000000;
    storage[119] = 120'h000000000000000000000000000000;
    storage[120] = 120'h000000000000000000000000000000;
    storage[121] = 120'h000000000000000000000000000000;
    storage[122] = 120'h000000000000000000000000000000;
    storage[123] = 120'h000000000000000000000000000000;
    storage[124] = 120'h000000000000000000000000000000;
    storage[125] = 120'h000000000000000000000000000000;
    storage[126] = 120'h000000000000000000000000000000;
  end
  reg [119:0] _0_;
  always @(posedge clk) begin
    if (\$next\rdport_storage_r_en ) _0_ <= storage[\$next\rdport_storage_r_addr ];
    if (\$next\wrport_storage_w_en ) storage[\$next\wrport_storage_w_addr ] <= \$next\wrport_storage_w_data ;
  end
  assign rdport_storage_r_data = _0_;
  always @* begin
    \$next\writable  = 1'h0;
    \$next\writable  = \$2 ;
  end
  always @* begin
    \$next\readable  = 1'h0;
    \$next\readable  = \$4 ;
  end
  always @* begin
    \$next\level  = level;
    casez (\$49 )
      1'h1:
          \$next\level  = \$51 [6:0];
    endcase
    casez (\$64 )
      1'h1:
          \$next\level  = \$66 [6:0];
    endcase
    casez (rst)
      1'h1:
          \$next\level  = 7'h00;
    endcase
  end
  always @* begin
    \$next\wrport_storage_w_addr  = 7'h00;
    \$next\wrport_storage_w_addr  = produce;
    casez (replace)
      1'h1:
          \$next\wrport_storage_w_addr  = \$6 [6:0];
    endcase
  end
  always @* begin
    \$next\wrport_storage_w_data  = 120'h000000000000000000000000000000;
    \$next\wrport_storage_w_data  = din;
  end
  always @* begin
    \$next\wrport_storage_w_en  = 1'h0;
    \$next\wrport_storage_w_en  = \$15 ;
  end
  always @* begin
    \$next\produce  = produce;
    casez (\$21 )
      1'h1:
          \$next\produce  = \$23 [6:0];
    endcase
    casez (rst)
      1'h1:
          \$next\produce  = 7'h00;
    endcase
  end
  always @* begin
    \$next\rdport_storage_r_addr  = 7'h00;
    \$next\rdport_storage_r_addr  = consume;
  end
  always @* begin
    \$next\dout  = 120'h000000000000000000000000000000;
    \$next\dout  = rdport_storage_r_data;
  end
  always @* begin
    \$next\rdport_storage_r_en  = 1'h0;
    \$next\rdport_storage_r_en  = re;
  end
  always @* begin
    \$next\consume  = consume;
    casez (\$30 )
      1'h1:
          \$next\consume  = \$32 [6:0];
    endcase
    casez (rst)
      1'h1:
          \$next\consume  = 7'h00;
    endcase
  end
  assign \$6  = \$9 ;
  assign \$23  = \$26 ;
  assign \$32  = \$35 ;
  assign \$51  = \$52 ;
  assign \$66  = \$67 ;
  assign rdport_storage_r_en = \$next\rdport_storage_r_en ;
  assign dout = \$next\dout ;
  assign rdport_storage_r_addr = \$next\rdport_storage_r_addr ;
  assign wrport_storage_w_en = \$next\wrport_storage_w_en ;
  assign wrport_storage_w_data = \$next\wrport_storage_w_data ;
  assign wrport_storage_w_addr = \$next\wrport_storage_w_addr ;
  assign readable = \$next\readable ;
  assign writable = \$next\writable ;
endmodule

(* \nmigen.hierarchy  = "top.converter_fifo.fifo.unbuffered" *)
(* generator = "nMigen" *)
module \unbuffered$12 (we, replace, re, rst, clk, writable, readable, dout, level, din);
  wire \$10 ;
  wire \$13 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$2 ;
  wire \$21 ;
  wire [8:0] \$23 ;
  wire [8:0] \$24 ;
  wire [8:0] \$26 ;
  wire \$27 ;
  wire \$30 ;
  wire [8:0] \$32 ;
  wire [8:0] \$33 ;
  wire [8:0] \$35 ;
  wire \$36 ;
  wire \$39 ;
  wire \$4 ;
  wire \$41 ;
  wire \$43 ;
  wire \$45 ;
  wire \$46 ;
  wire \$49 ;
  wire [8:0] \$51 ;
  wire [8:0] \$52 ;
  wire \$54 ;
  wire \$56 ;
  wire \$57 ;
  wire \$59 ;
  wire [8:0] \$6 ;
  wire \$61 ;
  wire \$64 ;
  wire [8:0] \$66 ;
  wire [8:0] \$67 ;
  wire [8:0] \$7 ;
  wire [8:0] \$9 ;
  (* src = "nmigen/lib/fifo.py:156" *)
  reg [7:0] \$next\consume ;
  (* src = "nmigen/lib/fifo.py:69" *)
  reg [54:0] \$next\dout ;
  (* src = "nmigen/lib/fifo.py:138" *)
  reg [7:0] \$next\level ;
  (* src = "nmigen/lib/fifo.py:155" *)
  reg [7:0] \$next\produce ;
  (* src = "nmigen/hdl/mem.py:81" *)
  reg [7:0] \$next\rdport_storage_r_addr ;
  (* src = "nmigen/hdl/mem.py:85" *)
  reg \$next\rdport_storage_r_en ;
  (* src = "nmigen/lib/fifo.py:70" *)
  reg \$next\readable ;
  (* src = "nmigen/lib/fifo.py:66" *)
  reg \$next\writable ;
  (* src = "nmigen/hdl/mem.py:146" *)
  reg [7:0] \$next\wrport_storage_w_addr ;
  (* src = "nmigen/hdl/mem.py:148" *)
  reg [54:0] \$next\wrport_storage_w_data ;
  (* src = "nmigen/hdl/mem.py:150" *)
  reg \$next\wrport_storage_w_en ;
  (* src = "nmigen/hdl/mem.py:97" *)
  input clk;
  (* init = 8'h00 *)
  (* src = "nmigen/lib/fifo.py:156" *)
  reg [7:0] consume = 8'h00;
  (* src = "nmigen/lib/fifo.py:65" *)
  input [54:0] din;
  (* src = "nmigen/lib/fifo.py:69" *)
  output [54:0] dout;
  (* init = 8'h00 *)
  (* src = "nmigen/lib/fifo.py:138" *)
  output [7:0] level;
  reg [7:0] level = 8'h00;
  (* init = 8'h00 *)
  (* src = "nmigen/lib/fifo.py:155" *)
  reg [7:0] produce = 8'h00;
  (* src = "nmigen/hdl/mem.py:81" *)
  wire [7:0] rdport_storage_r_addr;
  (* src = "nmigen/hdl/mem.py:83" *)
  wire [54:0] rdport_storage_r_data;
  (* src = "nmigen/hdl/mem.py:85" *)
  wire rdport_storage_r_en;
  (* src = "nmigen/lib/fifo.py:71" *)
  input re;
  (* src = "nmigen/lib/fifo.py:70" *)
  output readable;
  (* src = "nmigen/lib/fifo.py:139" *)
  input replace;
  (* src = "clk_domains.py:5" *)
  input rst;
  (* src = "nmigen/lib/fifo.py:67" *)
  input we;
  (* src = "nmigen/lib/fifo.py:66" *)
  output writable;
  (* src = "nmigen/hdl/mem.py:146" *)
  wire [7:0] wrport_storage_w_addr;
  (* src = "nmigen/hdl/mem.py:148" *)
  wire [54:0] wrport_storage_w_data;
  (* src = "nmigen/hdl/mem.py:150" *)
  wire wrport_storage_w_en;
  assign \$10  = produce == (* src = "nmigen/lib/fifo.py:102" *) 1'h0;
  assign \$9  = \$10  ? (* src = "nmigen/lib/fifo.py:164" *) 9'h0fe : \$7 ;
  assign \$13  = writable | (* src = "nmigen/lib/fifo.py:161" *) replace;
  assign \$15  = we & (* src = "nmigen/lib/fifo.py:161" *) \$13 ;
  assign \$17  = writable & (* src = "nmigen/lib/fifo.py:149" *) we;
  assign \$19  = ~ (* src = "nmigen/lib/fifo.py:149" *) replace;
  assign \$21  = \$17  & (* src = "nmigen/lib/fifo.py:149" *) \$19 ;
  assign \$24  = produce + (* src = "nmigen/lib/fifo.py:95" *) 1'h1;
  assign \$27  = produce == (* src = "nmigen/lib/fifo.py:95" *) 8'hfe;
  assign \$26  = \$27  ? (* src = "nmigen/lib/fifo.py:166" *) 9'h000 : \$24 ;
  assign \$2  = level != (* src = "nmigen/lib/fifo.py:144" *) 8'hff;
  assign \$30  = readable & (* src = "nmigen/lib/fifo.py:148" *) re;
  assign \$33  = consume + (* src = "nmigen/lib/fifo.py:95" *) 1'h1;
  assign \$36  = consume == (* src = "nmigen/lib/fifo.py:95" *) 8'hfe;
  assign \$35  = \$36  ? (* src = "nmigen/lib/fifo.py:175" *) 9'h000 : \$33 ;
  assign \$39  = writable & (* src = "nmigen/lib/fifo.py:149" *) we;
  assign \$41  = ~ (* src = "nmigen/lib/fifo.py:149" *) replace;
  assign \$43  = \$39  & (* src = "nmigen/lib/fifo.py:149" *) \$41 ;
  assign \$46  = readable & (* src = "nmigen/lib/fifo.py:148" *) re;
  assign \$45  = ~ (* src = "nmigen/lib/fifo.py:177" *) \$46 ;
  assign \$4  = level != (* src = "nmigen/lib/fifo.py:145" *) 1'h0;
  assign \$49  = \$43  & (* src = "nmigen/lib/fifo.py:177" *) \$45 ;
  assign \$52  = level + (* src = "nmigen/lib/fifo.py:178" *) 1'h1;
  assign \$54  = readable & (* src = "nmigen/lib/fifo.py:148" *) re;
  assign \$57  = writable & (* src = "nmigen/lib/fifo.py:149" *) we;
  assign \$59  = ~ (* src = "nmigen/lib/fifo.py:149" *) replace;
  assign \$61  = \$57  & (* src = "nmigen/lib/fifo.py:149" *) \$59 ;
  assign \$56  = ~ (* src = "nmigen/lib/fifo.py:179" *) \$61 ;
  assign \$64  = \$54  & (* src = "nmigen/lib/fifo.py:179" *) \$56 ;
  assign \$67  = level - (* src = "nmigen/lib/fifo.py:180" *) 1'h1;
  assign \$7  = produce - (* src = "nmigen/lib/fifo.py:102" *) 1'h1;
  always @(posedge clk)
      level <= \$next\level ;
  always @(posedge clk)
      consume <= \$next\consume ;
  always @(posedge clk)
      produce <= \$next\produce ;
  reg [54:0] storage [254:0];
  initial begin
    storage[0] = 55'h00000000000000;
    storage[1] = 55'h00000000000000;
    storage[2] = 55'h00000000000000;
    storage[3] = 55'h00000000000000;
    storage[4] = 55'h00000000000000;
    storage[5] = 55'h00000000000000;
    storage[6] = 55'h00000000000000;
    storage[7] = 55'h00000000000000;
    storage[8] = 55'h00000000000000;
    storage[9] = 55'h00000000000000;
    storage[10] = 55'h00000000000000;
    storage[11] = 55'h00000000000000;
    storage[12] = 55'h00000000000000;
    storage[13] = 55'h00000000000000;
    storage[14] = 55'h00000000000000;
    storage[15] = 55'h00000000000000;
    storage[16] = 55'h00000000000000;
    storage[17] = 55'h00000000000000;
    storage[18] = 55'h00000000000000;
    storage[19] = 55'h00000000000000;
    storage[20] = 55'h00000000000000;
    storage[21] = 55'h00000000000000;
    storage[22] = 55'h00000000000000;
    storage[23] = 55'h00000000000000;
    storage[24] = 55'h00000000000000;
    storage[25] = 55'h00000000000000;
    storage[26] = 55'h00000000000000;
    storage[27] = 55'h00000000000000;
    storage[28] = 55'h00000000000000;
    storage[29] = 55'h00000000000000;
    storage[30] = 55'h00000000000000;
    storage[31] = 55'h00000000000000;
    storage[32] = 55'h00000000000000;
    storage[33] = 55'h00000000000000;
    storage[34] = 55'h00000000000000;
    storage[35] = 55'h00000000000000;
    storage[36] = 55'h00000000000000;
    storage[37] = 55'h00000000000000;
    storage[38] = 55'h00000000000000;
    storage[39] = 55'h00000000000000;
    storage[40] = 55'h00000000000000;
    storage[41] = 55'h00000000000000;
    storage[42] = 55'h00000000000000;
    storage[43] = 55'h00000000000000;
    storage[44] = 55'h00000000000000;
    storage[45] = 55'h00000000000000;
    storage[46] = 55'h00000000000000;
    storage[47] = 55'h00000000000000;
    storage[48] = 55'h00000000000000;
    storage[49] = 55'h00000000000000;
    storage[50] = 55'h00000000000000;
    storage[51] = 55'h00000000000000;
    storage[52] = 55'h00000000000000;
    storage[53] = 55'h00000000000000;
    storage[54] = 55'h00000000000000;
    storage[55] = 55'h00000000000000;
    storage[56] = 55'h00000000000000;
    storage[57] = 55'h00000000000000;
    storage[58] = 55'h00000000000000;
    storage[59] = 55'h00000000000000;
    storage[60] = 55'h00000000000000;
    storage[61] = 55'h00000000000000;
    storage[62] = 55'h00000000000000;
    storage[63] = 55'h00000000000000;
    storage[64] = 55'h00000000000000;
    storage[65] = 55'h00000000000000;
    storage[66] = 55'h00000000000000;
    storage[67] = 55'h00000000000000;
    storage[68] = 55'h00000000000000;
    storage[69] = 55'h00000000000000;
    storage[70] = 55'h00000000000000;
    storage[71] = 55'h00000000000000;
    storage[72] = 55'h00000000000000;
    storage[73] = 55'h00000000000000;
    storage[74] = 55'h00000000000000;
    storage[75] = 55'h00000000000000;
    storage[76] = 55'h00000000000000;
    storage[77] = 55'h00000000000000;
    storage[78] = 55'h00000000000000;
    storage[79] = 55'h00000000000000;
    storage[80] = 55'h00000000000000;
    storage[81] = 55'h00000000000000;
    storage[82] = 55'h00000000000000;
    storage[83] = 55'h00000000000000;
    storage[84] = 55'h00000000000000;
    storage[85] = 55'h00000000000000;
    storage[86] = 55'h00000000000000;
    storage[87] = 55'h00000000000000;
    storage[88] = 55'h00000000000000;
    storage[89] = 55'h00000000000000;
    storage[90] = 55'h00000000000000;
    storage[91] = 55'h00000000000000;
    storage[92] = 55'h00000000000000;
    storage[93] = 55'h00000000000000;
    storage[94] = 55'h00000000000000;
    storage[95] = 55'h00000000000000;
    storage[96] = 55'h00000000000000;
    storage[97] = 55'h00000000000000;
    storage[98] = 55'h00000000000000;
    storage[99] = 55'h00000000000000;
    storage[100] = 55'h00000000000000;
    storage[101] = 55'h00000000000000;
    storage[102] = 55'h00000000000000;
    storage[103] = 55'h00000000000000;
    storage[104] = 55'h00000000000000;
    storage[105] = 55'h00000000000000;
    storage[106] = 55'h00000000000000;
    storage[107] = 55'h00000000000000;
    storage[108] = 55'h00000000000000;
    storage[109] = 55'h00000000000000;
    storage[110] = 55'h00000000000000;
    storage[111] = 55'h00000000000000;
    storage[112] = 55'h00000000000000;
    storage[113] = 55'h00000000000000;
    storage[114] = 55'h00000000000000;
    storage[115] = 55'h00000000000000;
    storage[116] = 55'h00000000000000;
    storage[117] = 55'h00000000000000;
    storage[118] = 55'h00000000000000;
    storage[119] = 55'h00000000000000;
    storage[120] = 55'h00000000000000;
    storage[121] = 55'h00000000000000;
    storage[122] = 55'h00000000000000;
    storage[123] = 55'h00000000000000;
    storage[124] = 55'h00000000000000;
    storage[125] = 55'h00000000000000;
    storage[126] = 55'h00000000000000;
    storage[127] = 55'h00000000000000;
    storage[128] = 55'h00000000000000;
    storage[129] = 55'h00000000000000;
    storage[130] = 55'h00000000000000;
    storage[131] = 55'h00000000000000;
    storage[132] = 55'h00000000000000;
    storage[133] = 55'h00000000000000;
    storage[134] = 55'h00000000000000;
    storage[135] = 55'h00000000000000;
    storage[136] = 55'h00000000000000;
    storage[137] = 55'h00000000000000;
    storage[138] = 55'h00000000000000;
    storage[139] = 55'h00000000000000;
    storage[140] = 55'h00000000000000;
    storage[141] = 55'h00000000000000;
    storage[142] = 55'h00000000000000;
    storage[143] = 55'h00000000000000;
    storage[144] = 55'h00000000000000;
    storage[145] = 55'h00000000000000;
    storage[146] = 55'h00000000000000;
    storage[147] = 55'h00000000000000;
    storage[148] = 55'h00000000000000;
    storage[149] = 55'h00000000000000;
    storage[150] = 55'h00000000000000;
    storage[151] = 55'h00000000000000;
    storage[152] = 55'h00000000000000;
    storage[153] = 55'h00000000000000;
    storage[154] = 55'h00000000000000;
    storage[155] = 55'h00000000000000;
    storage[156] = 55'h00000000000000;
    storage[157] = 55'h00000000000000;
    storage[158] = 55'h00000000000000;
    storage[159] = 55'h00000000000000;
    storage[160] = 55'h00000000000000;
    storage[161] = 55'h00000000000000;
    storage[162] = 55'h00000000000000;
    storage[163] = 55'h00000000000000;
    storage[164] = 55'h00000000000000;
    storage[165] = 55'h00000000000000;
    storage[166] = 55'h00000000000000;
    storage[167] = 55'h00000000000000;
    storage[168] = 55'h00000000000000;
    storage[169] = 55'h00000000000000;
    storage[170] = 55'h00000000000000;
    storage[171] = 55'h00000000000000;
    storage[172] = 55'h00000000000000;
    storage[173] = 55'h00000000000000;
    storage[174] = 55'h00000000000000;
    storage[175] = 55'h00000000000000;
    storage[176] = 55'h00000000000000;
    storage[177] = 55'h00000000000000;
    storage[178] = 55'h00000000000000;
    storage[179] = 55'h00000000000000;
    storage[180] = 55'h00000000000000;
    storage[181] = 55'h00000000000000;
    storage[182] = 55'h00000000000000;
    storage[183] = 55'h00000000000000;
    storage[184] = 55'h00000000000000;
    storage[185] = 55'h00000000000000;
    storage[186] = 55'h00000000000000;
    storage[187] = 55'h00000000000000;
    storage[188] = 55'h00000000000000;
    storage[189] = 55'h00000000000000;
    storage[190] = 55'h00000000000000;
    storage[191] = 55'h00000000000000;
    storage[192] = 55'h00000000000000;
    storage[193] = 55'h00000000000000;
    storage[194] = 55'h00000000000000;
    storage[195] = 55'h00000000000000;
    storage[196] = 55'h00000000000000;
    storage[197] = 55'h00000000000000;
    storage[198] = 55'h00000000000000;
    storage[199] = 55'h00000000000000;
    storage[200] = 55'h00000000000000;
    storage[201] = 55'h00000000000000;
    storage[202] = 55'h00000000000000;
    storage[203] = 55'h00000000000000;
    storage[204] = 55'h00000000000000;
    storage[205] = 55'h00000000000000;
    storage[206] = 55'h00000000000000;
    storage[207] = 55'h00000000000000;
    storage[208] = 55'h00000000000000;
    storage[209] = 55'h00000000000000;
    storage[210] = 55'h00000000000000;
    storage[211] = 55'h00000000000000;
    storage[212] = 55'h00000000000000;
    storage[213] = 55'h00000000000000;
    storage[214] = 55'h00000000000000;
    storage[215] = 55'h00000000000000;
    storage[216] = 55'h00000000000000;
    storage[217] = 55'h00000000000000;
    storage[218] = 55'h00000000000000;
    storage[219] = 55'h00000000000000;
    storage[220] = 55'h00000000000000;
    storage[221] = 55'h00000000000000;
    storage[222] = 55'h00000000000000;
    storage[223] = 55'h00000000000000;
    storage[224] = 55'h00000000000000;
    storage[225] = 55'h00000000000000;
    storage[226] = 55'h00000000000000;
    storage[227] = 55'h00000000000000;
    storage[228] = 55'h00000000000000;
    storage[229] = 55'h00000000000000;
    storage[230] = 55'h00000000000000;
    storage[231] = 55'h00000000000000;
    storage[232] = 55'h00000000000000;
    storage[233] = 55'h00000000000000;
    storage[234] = 55'h00000000000000;
    storage[235] = 55'h00000000000000;
    storage[236] = 55'h00000000000000;
    storage[237] = 55'h00000000000000;
    storage[238] = 55'h00000000000000;
    storage[239] = 55'h00000000000000;
    storage[240] = 55'h00000000000000;
    storage[241] = 55'h00000000000000;
    storage[242] = 55'h00000000000000;
    storage[243] = 55'h00000000000000;
    storage[244] = 55'h00000000000000;
    storage[245] = 55'h00000000000000;
    storage[246] = 55'h00000000000000;
    storage[247] = 55'h00000000000000;
    storage[248] = 55'h00000000000000;
    storage[249] = 55'h00000000000000;
    storage[250] = 55'h00000000000000;
    storage[251] = 55'h00000000000000;
    storage[252] = 55'h00000000000000;
    storage[253] = 55'h00000000000000;
    storage[254] = 55'h00000000000000;
  end
  reg [54:0] _0_;
  always @(posedge clk) begin
    if (\$next\rdport_storage_r_en ) _0_ <= storage[\$next\rdport_storage_r_addr ];
    if (\$next\wrport_storage_w_en ) storage[\$next\wrport_storage_w_addr ] <= \$next\wrport_storage_w_data ;
  end
  assign rdport_storage_r_data = _0_;
  always @* begin
    \$next\writable  = 1'h0;
    \$next\writable  = \$2 ;
  end
  always @* begin
    \$next\readable  = 1'h0;
    \$next\readable  = \$4 ;
  end
  always @* begin
    \$next\level  = level;
    casez (\$49 )
      1'h1:
          \$next\level  = \$51 [7:0];
    endcase
    casez (\$64 )
      1'h1:
          \$next\level  = \$66 [7:0];
    endcase
    casez (rst)
      1'h1:
          \$next\level  = 8'h00;
    endcase
  end
  always @* begin
    \$next\wrport_storage_w_addr  = 8'h00;
    \$next\wrport_storage_w_addr  = produce;
    casez (replace)
      1'h1:
          \$next\wrport_storage_w_addr  = \$6 [7:0];
    endcase
  end
  always @* begin
    \$next\wrport_storage_w_data  = 55'h00000000000000;
    \$next\wrport_storage_w_data  = din;
  end
  always @* begin
    \$next\wrport_storage_w_en  = 1'h0;
    \$next\wrport_storage_w_en  = \$15 ;
  end
  always @* begin
    \$next\produce  = produce;
    casez (\$21 )
      1'h1:
          \$next\produce  = \$23 [7:0];
    endcase
    casez (rst)
      1'h1:
          \$next\produce  = 8'h00;
    endcase
  end
  always @* begin
    \$next\rdport_storage_r_addr  = 8'h00;
    \$next\rdport_storage_r_addr  = consume;
  end
  always @* begin
    \$next\dout  = 55'h00000000000000;
    \$next\dout  = rdport_storage_r_data;
  end
  always @* begin
    \$next\rdport_storage_r_en  = 1'h0;
    \$next\rdport_storage_r_en  = re;
  end
  always @* begin
    \$next\consume  = consume;
    casez (\$30 )
      1'h1:
          \$next\consume  = \$32 [7:0];
    endcase
    casez (rst)
      1'h1:
          \$next\consume  = 8'h00;
    endcase
  end
  assign \$6  = \$9 ;
  assign \$23  = \$26 ;
  assign \$32  = \$35 ;
  assign \$51  = \$52 ;
  assign \$66  = \$67 ;
  assign rdport_storage_r_en = \$next\rdport_storage_r_en ;
  assign dout = \$next\dout ;
  assign rdport_storage_r_addr = \$next\rdport_storage_r_addr ;
  assign wrport_storage_w_en = \$next\wrport_storage_w_en ;
  assign wrport_storage_w_data = \$next\wrport_storage_w_data ;
  assign wrport_storage_w_addr = \$next\wrport_storage_w_addr ;
  assign readable = \$next\readable ;
  assign writable = \$next\writable ;
endmodule

