hmLoadTopic({
hmKeywords:"IBox",
hmTitle:"Registers",
hmDescription:"Name  Offsets Implementation EXC_SUM \/\/ EXC_SUM Register Layout (EV6): \/\/ Bits [63:48] - SEXT(SET_IOV)  Sign extension of SET_IOV bit \/\/ Bit  [47]    - SET_IOV        Set I",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I â€“ Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">Registers<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">&nbsp;<\/p>\n\r<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0; border-collapse:collapse;\">\n\r<thead>\n\r<tr>\n\r<th style=\"vertical-align:top; width:7.3750rem; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Name <\/strong><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; width:31.6875rem; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Offsets<\/strong><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; width:29.0625rem; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Implementation<\/strong><\/p>\n\r<\/th>\n\r<\/tr>\n\r<\/thead>\n\r<tbody>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">EXC_SUM<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ EXC_SUM Register Layout (EV6):<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [63:48] - SEXT(SET_IOV) &nbsp;Sign extension of SET_IOV bit<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[47] &nbsp; &nbsp;- SET_IOV &nbsp; &nbsp; &nbsp; &nbsp;Set Integer Overflow trap enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[46] &nbsp; &nbsp;- SET_INE &nbsp; &nbsp; &nbsp; &nbsp;Set Inexact trap enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[45] &nbsp; &nbsp;- SET_UNF &nbsp; &nbsp; &nbsp; &nbsp;Set Underflow trap enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[44] &nbsp; &nbsp;- SET_OVF &nbsp; &nbsp; &nbsp; &nbsp;Set Overflow trap enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[43] &nbsp; &nbsp;- SET_DZE &nbsp; &nbsp; &nbsp; &nbsp;Set Divide by Zero trap enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[42] &nbsp; &nbsp;- SET_INV &nbsp; &nbsp; &nbsp; &nbsp;Set Invalid Operation trap enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[41] &nbsp; &nbsp;- PC_OVFL &nbsp; &nbsp; &nbsp; &nbsp;Performance Counter Overflow<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[13] &nbsp; &nbsp;- BAD_IVA &nbsp; &nbsp; &nbsp; &nbsp;Bad Instruction Virtual Address<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [12:8] &nbsp;- REG &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Register number (source of exception)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[7] &nbsp; &nbsp; - INT &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Integer arithmetic exception<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[6] &nbsp; &nbsp; - IOV &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Integer Overflow<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[5] &nbsp; &nbsp; - INE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Inexact result<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[4] &nbsp; &nbsp; - UNF &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Underflow<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[3] &nbsp; &nbsp; - FOV &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Floating Overflow<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[2] &nbsp; &nbsp; - DZE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Divide by Zero<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[1] &nbsp; &nbsp; - INV &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Invalid Operation<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[0] &nbsp; &nbsp; - SWC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Software Completion required<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>Updated at Trap Deliver Time (faultDispatcher)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">2.<\/span>Valid - only if read (by HW_MFPR dispatcher executor) in the first fetch block of the exception handler (<span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">globalPALVectorTable()<\/span>)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 2.5000rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">a.<\/span>Arith Traps: generted an exception that should be report to the OS, an\/or the FPCR status bit assocaited with this condition is clear and should be set by PALcode. &nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 3.7500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">i.<\/span>The REG field contains the register number of th destination specifier for the instruction that triggered the trap. <\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 2.5000rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">b.<\/span>TODO - DETERMINE - IStream : ACT: the BAD_IVA bit of this register indicates where the offiending Istream va is latched into the EXC_ADDR register or the VA register.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 2.5000rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">c.<\/span>TODO - DETERMINE - Dstring exceptions: The REG field contains the register number of either the source specifier (for stores) or the destination specifier (for loads) of the instruction that triggered the trap. <\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">HW_INT_CLR<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ HW_INT_CLR Register Layout (EV6):<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[32] &nbsp; &nbsp;- SL &nbsp; &nbsp; &nbsp; System Level Interrupt Clear<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[31] &nbsp; &nbsp;- CR &nbsp; &nbsp; &nbsp; Corrected Read Error Clear<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [30:29] - PC &nbsp; &nbsp; &nbsp; Performance Counter Clear (PC0, PC1)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[28] &nbsp; &nbsp;- MCHK_D &nbsp; Machine Check Disable\/Clear<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[26] &nbsp; &nbsp;- FBTP &nbsp; &nbsp; Force Bad Target Prediction Clear<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Clear Interrupts?<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">I_CTL<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ I_CTL Register Layout (EV6):<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[22] &nbsp; &nbsp;- TB_MB_EN &nbsp; &nbsp; &nbsp; &nbsp;Trap barrier \/ Memory barrier enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[21] &nbsp; &nbsp;- MCHK_EN &nbsp; &nbsp; &nbsp; &nbsp; Machine check enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[20] &nbsp; &nbsp;- CALL_PAL_R23 &nbsp; &nbsp;CALL_PAL uses R23 for return address<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[19] &nbsp; &nbsp;- PCT1_EN &nbsp; &nbsp; &nbsp; &nbsp; Performance Counter 1 enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[18] &nbsp; &nbsp;- PCT0_EN &nbsp; &nbsp; &nbsp; &nbsp; Performance Counter 0 enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[17] &nbsp; &nbsp;- SINGLE_ISSUE_H &nbsp;Single issue mode (hardware)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[16] &nbsp; &nbsp;- VA_FORM_32 &nbsp; &nbsp; &nbsp;Virtual address format is 32-bit<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[15] &nbsp; &nbsp;- VA_48 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Virtual address is 48-bit (vs 43-bit)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[14] &nbsp; &nbsp;- SL_RCV &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Serial line receive enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[13] &nbsp; &nbsp;- SL_XMIT &nbsp; &nbsp; &nbsp; &nbsp; Serial line transmit enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[12] &nbsp; &nbsp;- HWE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Hardware error enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [11:10] - BP_MODE &nbsp; &nbsp; &nbsp; &nbsp; Branch prediction mode<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [9:8] &nbsp; - SBE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Store buffer enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [7:6] &nbsp; - SDE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Store data enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [5:3] &nbsp; - SPE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Speculative execution enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [2:1] &nbsp; - IC_EN &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; I-cache enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[0] &nbsp; &nbsp; - SPCE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Speculative cache enable<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Process: PCT1_EN and PCT1_EN - determines if PCTX::PPCE is enabled<\/p>\n\r<p class=\"p_Normal\">System: Performance counting for system enabled via SPCE<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">I_STAT<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ I_STAT Register Layout (EV6): &nbsp;(NOOP)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[30] &nbsp; &nbsp;- DPE &nbsp; &nbsp; D-cache Parity Error<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[29] &nbsp; &nbsp;- TPE &nbsp; &nbsp; Tag Parity Error<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [28:0] &nbsp;- Reserved (implementation-dependent status bits)<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ I_STAT is primarily READ-ONLY and reflects hardware error conditions.<\/p>\n\r<p class=\"p_Normal\">\/\/ Some implementations may allow write-1-to-clear for error bits.<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">IER_CM<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ IER Register Layout (EV6):<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [5:0] &nbsp; - EIEN &nbsp; External Interrupt Enable (6 external interrupt lines)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[32] &nbsp; &nbsp;- SLEN &nbsp; System Level Enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[31] &nbsp; &nbsp;- CREN &nbsp; Corrected Read Error Enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [30:29] - PCEN &nbsp; Performance Counter Enable (2 counters)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [15:1] &nbsp;- SIEN &nbsp; Software Interrupt Enable (IPL 1-15)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[13] &nbsp; &nbsp;- ASTEN &nbsp;AST Enable<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [1:0] &nbsp; - CM &nbsp; &nbsp; Current Mode (00=Kernel, 01=Executive, 10=Supervisor, 11=User)<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">ISUM<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ ISUM Register Layout (EV6):<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [38:33] - EI &nbsp; &nbsp; External Interrupt Summary (6 external interrupt lines)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[32] &nbsp; &nbsp;- SL &nbsp; &nbsp; System Level Interrupt Summary<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[31] &nbsp; &nbsp;- CR &nbsp; &nbsp; Corrected Read Error Summary<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [30:29] - PC &nbsp; &nbsp; Performance Counter Summary (2 counters: PC0, PC1)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [28:14] - SI &nbsp; &nbsp; Software Interrupt Summary (IPL 14-28, maps to IPL 1-15)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[10] &nbsp; &nbsp;- ASTU &nbsp; AST User mode<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[9] &nbsp; &nbsp; - ASTS &nbsp; AST Supervisor mode<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[4] &nbsp; &nbsp; - ASTE &nbsp; AST Executive mode<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[3] &nbsp; &nbsp; - ASTK &nbsp; AST Kernel mode<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ ISUM is READ-ONLY and reflects current pending interrupts.<\/p>\n\r<p class=\"p_Normal\">\/\/ Each bit indicates a pending interrupt at the corresponding level. <\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">PAL_BASE<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ PAL_BASE Register Layout (EV6):<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [43:15] - PAL_BASE &nbsp; Base physical address of PALcode (29 bits)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [14:0] &nbsp;- Reserved &nbsp; (Always zero)<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ PAL_BASE contains the physical address of the PALcode image in memory.<\/p>\n\r<p class=\"p_Normal\">\/\/ The address is aligned to 32KB boundaries (bits [14:0] are always 0).<\/p>\n\r<p class=\"p_Normal\">\/\/<\/p>\n\r<p class=\"p_Normal\">\/\/ Address calculation:<\/p>\n\r<p class=\"p_Normal\">\/\/ &nbsp; Physical PAL address = PAL_BASE[43:15] &lt;&lt; 15<\/p>\n\r<p class=\"p_Normal\">\/\/ &nbsp; Valid range: 0x0000_0000_0000 to 0x0000_07FF_FFFF_8000 (29 bits of address space)<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">PCTX<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">SIRR<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ SIRR Register Layout (EV6):<\/p>\n\r<p class=\"p_Normal\">\/\/ Bits [15:1] &nbsp;- SIR &nbsp; &nbsp;Software Interrupt Request (IPL 1-15)<\/p>\n\r<p class=\"p_Normal\">\/\/ Bit &nbsp;[0] &nbsp; &nbsp; - Reserved (always 0)<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">\/\/ Writing 1 to SIR[N] requests a software interrupt at IPL N.<\/p>\n\r<p class=\"p_Normal\">\/\/ Reading SISR returns the pending software interrupt bitmap.<\/p>\n\r<p class=\"p_Normal\">\/\/<\/p>\n\r<p class=\"p_Normal\">\/\/ Note: SIRR is write-only, SISR is read-only (same bits, different access)<\/p>\n\r<p class=\"p_Normal\">is readonly containing bits in SIRR and IER[SIER] must both be st. <\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">PCTR_CTL<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">PRBR<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">constexpr<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; background-color: #ffffff;\">&nbsp;<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">quint64<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; background-color: #ffffff;\">&nbsp;<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #000080; background-color: #ffffff;\">PRBR_BASE_MASK<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; background-color: #ffffff;\">&nbsp;= ~0x1FFFULL;&nbsp;<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">\/\/ lower 13 bits cleared -&nbsp;<\/span>newPRBR &amp; PRBR_BASE_MASK;<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">SCBB<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">constexpr quint64 SCBB_BASE_MASK = ~0x1FFFULL; &nbsp;<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">\/\/ 8 KB alignment<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">IVA_FORM<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">EXC_ADDR<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">ITB_IS<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">ITB_IA<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">ITB_AIP<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">ITB_PTE<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">ITB_TAG<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">CM<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">when updated, update the reg: ier_cm<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">IER<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">SIR[15:1] Software Interrupt Requests -&gt; Consumed by PAL_SIRR<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">IC_FLUSH<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">NOOP<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">IC_FLUSH_ASM<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">NOOP<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">CLR_MAP<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">NOOP<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:7.3750rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"background-color: #ff0000;\">SLEEP<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:31.6875rem; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:29.0625rem; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">NOOP<\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/tbody>\n\r<\/table>\n\r<\/div>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r"
})
