<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: mimisc.c Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>mimisc.c</h1><a href="../../d3/d9/mimisc_8c.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">#include "intelcopy.h"</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">    mimisc.c</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    This module contains misllaneous IA64 specific memory management routines.</span>
00012 <span class="comment"></span>
00013 <span class="comment"></span>
00014 <span class="comment">Author:</span>
00015 <span class="comment"></span>
00016 <span class="comment">    ky 28-Jun-96</span>
00017 <span class="comment"></span>
00018 <span class="comment">Revision History:</span>
00019 <span class="comment"></span>
00020 <span class="comment"></span>
00021 <span class="comment">--*/</span>
00022 
00023 <span class="preprocessor">#include "<a class="code" href="../../d4/d8/mi_8h.html">mi.h</a>"</span>
00024 
00025 
00026  
00027 <span class="comment">//</span>
00028 <span class="comment">// memory types</span>
00029 <span class="comment">//</span>
00030 
<a name="l00031"></a><a class="code" href="../../d3/d9/mimisc_8c.html#a13">00031</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="../../d3/d9/mimisc_8c.html#a13">_MEM_TYPES</a> {
00032     <a class="code" href="../../d3/d9/mimisc_8c.html#a13a6">RegularMemory</a>,
00033     <a class="code" href="../../d3/d9/mimisc_8c.html#a13a7">MemoryMappedIo</a>,
00034     <a class="code" href="../../d3/d9/mimisc_8c.html#a13a8">VideoDisplayBuffer</a>,
00035     <a class="code" href="../../d3/d9/mimisc_8c.html#a13a9">IoPort</a>,
00036     <a class="code" href="../../d3/d9/mimisc_8c.html#a13a10">RomMemory</a>
00037 } <a class="code" href="../../d3/d9/mimisc_8c.html#a0">MEM_TYPES</a>;
00038 
00039 
<a name="l00040"></a><a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html">00040</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html">_CACHE_ATTRIBUTE_DESCRIPTOR</a> {
<a name="l00041"></a><a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o0">00041</a>     LIST_ENTRY <a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o0">ListEntry</a>;
<a name="l00042"></a><a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o1">00042</a>     <a class="code" href="../../d3/d9/mimisc_8c.html#a0">MEM_TYPES</a> <a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o1">MemTypes</a>;
<a name="l00043"></a><a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o2">00043</a>     ULONG <a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o2">CacheAttribute</a>;
<a name="l00044"></a><a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o3">00044</a>     PFN_NUMBER <a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o3">BasePage</a>;
<a name="l00045"></a><a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o4">00045</a>     PFN_NUMBER <a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html#o4">PageCount</a>;
00046 } <a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html">CACHE_ATTRIBUTE_DESCRIPTOR</a>, *<a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html">PCACHE_ATTRIBUTE_DESCRIPTOR</a>;
00047 
00048 
<a name="l00049"></a><a class="code" href="../../d3/d9/mimisc_8c.html#a3">00049</a> LIST_ENTRY <a class="code" href="../../d3/d9/mimisc_8c.html#a3">MmCacheAttributeDescriptorListHead</a>;
00050 
00051 <span class="comment">//</span>
00052 <span class="comment">// default memory cache attributes set within PTE:</span>
00053 <span class="comment">//</span>
00054 
<a name="l00055"></a><a class="code" href="../../d3/d9/mimisc_8c.html#a4">00055</a> ULONG <a class="code" href="../../d3/d9/mimisc_8c.html#a4">MmDefaultCacheAttribute</a> = MM_PTE_MA_WBU;   <span class="comment">// cacheable, write-back, unordered</span>
00056 
00057 
00058 
00059 ULONG
<a name="l00060"></a><a class="code" href="../../d3/d9/mimisc_8c.html#a11">00060</a> <a class="code" href="../../d3/d9/mimisc_8c.html#a11">MiCheckMemoryAttribute</a>(
00061    IN PFN_NUMBER PageFrameNumber
00062    )
00063 
00064 <span class="comment">/*++</span>
00065 <span class="comment"></span>
00066 <span class="comment">Routine Descrition:</span>
00067 <span class="comment"></span>
00068 <span class="comment">    This function examines the physical address which is given </span>
00069 <span class="comment">    by the physical page frame number, and returns the cache </span>
00070 <span class="comment">    attributes type for that page. The returned value is used to specify </span>
00071 <span class="comment">    the MemoryAttribute field in the HARDWARE_PTE structure to map </span>
00072 <span class="comment">    that page.</span>
00073 <span class="comment">     </span>
00074 <span class="comment">    This function searches the cache descriptor attribute link </span>
00075 <span class="comment">    lists to see if the specific cache attribute is defined for </span>
00076 <span class="comment">    that physical address range.  </span>
00077 <span class="comment"></span>
00078 <span class="comment">    If the physical address range is not defined in the cache </span>
00079 <span class="comment">    descriptor attribute link lists, returns the default memory </span>
00080 <span class="comment">    attribute.</span>
00081 <span class="comment"></span>
00082 <span class="comment">Arguments:</span>
00083 <span class="comment"></span>
00084 <span class="comment">    PageFrameIndex - Supplies the physical page frame number to be</span>
00085 <span class="comment">                     examined for the cache attribute.</span>
00086 <span class="comment"></span>
00087 <span class="comment">Return Value: </span>
00088 <span class="comment"></span>
00089 <span class="comment">    Returns a cache attribute type for the supplied physical page </span>
00090 <span class="comment">    frame number. </span>
00091 <span class="comment"> </span>
00092 <span class="comment">Environment:</span>
00093 <span class="comment"></span>
00094 <span class="comment">    Kernel Mode Only.</span>
00095 <span class="comment"></span>
00096 <span class="comment">--*/</span>
00097 
00098 {
00099    PLIST_ENTRY NextMd;
00100 
00101    NextMd = <a class="code" href="../../d3/d9/mimisc_8c.html#a3">MmCacheAttributeDescriptorListHead</a>.Flink;
00102 
00103    While (NextMd != <a class="code" href="../../d3/d9/mimisc_8c.html#a3">MmCacheAttributeDescriptorListHead</a>) {
00104 
00105        CacheAttributeDescriptor = CONTAINING_RECORD(NextMd,
00106                                                      <a class="code" href="../../d2/d6/struct__CACHE__ATTRIBUTE__DESCRIPTOR.html">CACHE_ATTRIBUTE_DESCRIPTOR</a>,
00107                                                      ListEntry);
00108 
00109        <span class="keywordflow">if</span> ((PageFrameNumber &gt;= CacheAttributeDescriptor.BasePage) ||
00110            (PageFrameNumber &lt; CacheAttributeDescriptor.PageCount)) {
00111 
00112            <span class="keywordflow">return</span> (CacheAttributeDescriptor.CacheAttribute);
00113            
00114        }
00115 
00116        NextMd = CacheAttributeDescriptor-&gt;ListEntry.Flink;
00117    }
00118 
00119    <span class="comment">//</span>
00120    <span class="comment">// if the cache memory descriptor is not found, </span>
00121    <span class="comment">// return the default cache attribute, MmDefaultCacheAttribute.</span>
00122    <span class="comment">//</span>
00123           
00124    <span class="keywordflow">return</span> (<a class="code" href="../../d3/d9/mimisc_8c.html#a4">MmDefaultCacheAttribute</a>);
00125 
00126 }
00127 
00128 
00129 
00130 <span class="comment">//</span>
00131 <span class="comment">// MmDisableCache yields 0 if cachable, 1 if uncachable. </span>
00132 <span class="comment">//</span>
00133 
<a name="l00134"></a><a class="code" href="../../d3/d9/mimisc_8c.html#a5">00134</a> UCHAR <a class="code" href="../../d3/d9/mimisc_8c.html#a5">MmDisableCache</a>[16] = {0, 0, 0, 0, 0, 0, 0, 0
00135                            1, 1, 0, 1, 0, 1, 0, 0};
00136         
00137 
00138 
<a name="l00139"></a><a class="code" href="../../d3/d9/mimisc_8c.html#a12">00139</a> <a class="code" href="../../d3/d9/mimisc_8c.html#a12">MiDisableCaching</a>(
00140     IN <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00141     )
00142 
00143 <span class="comment">/*++</span>
00144 <span class="comment"></span>
00145 <span class="comment">Routine Description:</span>
00146 <span class="comment"></span>
00147 <span class="comment">    This macro takes a valid PTE and sets the caching state to be</span>
00148 <span class="comment">    disabled.</span>
00149 <span class="comment"></span>
00150 <span class="comment">Argments</span>
00151 <span class="comment"></span>
00152 <span class="comment">    PTE - Supplies a pointer to the valid PTE.</span>
00153 <span class="comment">  </span>
00154 <span class="comment">Return Value:</span>
00155 <span class="comment"></span>
00156 <span class="comment">    None.</span>
00157 <span class="comment"></span>
00158 <span class="comment">Environment:</span>
00159 <span class="comment"></span>
00160 <span class="comment">    Kernel mode</span>
00161 <span class="comment"></span>
00162 <span class="comment">--*/</span>
00163 
00164 {
00165     ULONG CacheAttribute;
00166 
00167     CacheAttribute = <a class="code" href="../../d3/d9/mimisc_8c.html#a11">MiCheckMemoryAttribute</a>(TempPte.u.Hard.PageFrameNumber);
00168 
00169     <span class="keywordflow">if</span> (<a class="code" href="../../d3/d9/mimisc_8c.html#a5">MmDisableCache</a>[CacheAttribute]) {
00170         
00171         <span class="comment">//</span>
00172         <span class="comment">// The returned CacheAttributes indicate uncachable.</span>
00173         <span class="comment">//</span>
00174 
00175         PointerPte-&gt;u.Hard.MemAttribute = CacheAttribute;
00176 
00177     } <span class="keywordflow">else</span> {
00178 
00179         <span class="comment">//</span>
00180         <span class="comment">// Set the most conservative cache memory attribute,</span>
00181         <span class="comment">// UCO (Uncachable, Non-coalescing, Sequential &amp; Non-</span>
00182         <span class="comment">// speculative and Ordered.</span>
00183         <span class="comment">//</span>
00184         
00185         PointerPte-&gt;u.Hard.MemAttribute = MM_PTE_MA_UCO;
00186 
00187     }
00188 }
00189 
00190 
00191 
00192 
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:48 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
