
STEVALFCU01V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011464  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b0  08011608  08011608  00012608  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011db8  08011db8  0001313c  2**0
                  CONTENTS
  4 .ARM          00000008  08011db8  08011db8  00012db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011dc0  08011dc0  0001313c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011dc0  08011dc0  00012dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011dc4  08011dc4  00012dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000013c  20000000  08011dc8  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dfc  2000013c  08011f04  0001313c  2**2
                  ALLOC
 10 ._user_heap_stack 00008000  20000f38  08011f04  00013f38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001313c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00037a14  00000000  00000000  0001316c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005985  00000000  00000000  0004ab80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003010  00000000  00000000  00050508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002547  00000000  00000000  00053518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e4bd  00000000  00000000  00055a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00030f41  00000000  00000000  00073f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b5823  00000000  00000000  000a4e5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015a680  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d724  00000000  00000000  0015a6c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00167de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000013c 	.word	0x2000013c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080115ec 	.word	0x080115ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000140 	.word	0x20000140
 80001dc:	080115ec 	.word	0x080115ec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <ahrs_fusion_ag>:
int acc_over = 0;
extern int16_t gTHR;
float ahrs_kp;

void ahrs_fusion_ag(AxesRaw_TypeDef_Float *acc, AxesRaw_TypeDef_Float *gyro, AHRS_State_TypeDef *ahrs)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b09a      	sub	sp, #104	@ 0x68
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
  float ex, ey, ez;
  float q0q0, q0q1, q0q2, /*q0q3,*/ q1q1, /*q1q2,*/ q1q3, q2q2, q2q3, q3q3;
  float halfT;
 
  
  if(gTHR<MIN_THR)
 8000f30:	4b04      	ldr	r3, [pc, #16]	@ (8000f44 <ahrs_fusion_ag+0x20>)
 8000f32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f36:	2bc7      	cmp	r3, #199	@ 0xc7
 8000f38:	dc0a      	bgt.n	8000f50 <ahrs_fusion_ag+0x2c>
  {
    ahrs_kp = AHRS_KP_BIG;
 8000f3a:	4b03      	ldr	r3, [pc, #12]	@ (8000f48 <ahrs_fusion_ag+0x24>)
 8000f3c:	4a03      	ldr	r2, [pc, #12]	@ (8000f4c <ahrs_fusion_ag+0x28>)
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	e009      	b.n	8000f56 <ahrs_fusion_ag+0x32>
 8000f42:	bf00      	nop
 8000f44:	20000954 	.word	0x20000954
 8000f48:	20000170 	.word	0x20000170
 8000f4c:	41200000 	.word	0x41200000
  }
  else
  {
    ahrs_kp = AHRS_KP_NORM;
 8000f50:	4be1      	ldr	r3, [pc, #900]	@ (80012d8 <ahrs_fusion_ag+0x3b4>)
 8000f52:	4ae2      	ldr	r2, [pc, #904]	@ (80012dc <ahrs_fusion_ag+0x3b8>)
 8000f54:	601a      	str	r2, [r3, #0]
  }

  axf = acc->AXIS_X;
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	667b      	str	r3, [r7, #100]	@ 0x64
  ayf = acc->AXIS_Y;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	663b      	str	r3, [r7, #96]	@ 0x60
  azf = acc->AXIS_Z;
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	65fb      	str	r3, [r7, #92]	@ 0x5c

  // mdps convert to rad/s
  gxf = ((float)gyro->AXIS_X) * ((float)COE_MDPS_TO_RADPS);  
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	edd3 7a00 	vldr	s15, [r3]
 8000f6e:	ed9f 7adc 	vldr	s14, [pc, #880]	@ 80012e0 <ahrs_fusion_ag+0x3bc>
 8000f72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f76:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
  gyf = ((float)gyro->AXIS_Y) * ((float)COE_MDPS_TO_RADPS);  
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f80:	ed9f 7ad7 	vldr	s14, [pc, #860]	@ 80012e0 <ahrs_fusion_ag+0x3bc>
 8000f84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f88:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
  gzf = ((float)gyro->AXIS_Z) * ((float)COE_MDPS_TO_RADPS); 
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000f92:	ed9f 7ad3 	vldr	s14, [pc, #844]	@ 80012e0 <ahrs_fusion_ag+0x3bc>
 8000f96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f9a:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50


  // auxiliary variables to reduce number of repeated operations
  q0q0 = q0*q0;
 8000f9e:	4bd1      	ldr	r3, [pc, #836]	@ (80012e4 <ahrs_fusion_ag+0x3c0>)
 8000fa0:	ed93 7a00 	vldr	s14, [r3]
 8000fa4:	4bcf      	ldr	r3, [pc, #828]	@ (80012e4 <ahrs_fusion_ag+0x3c0>)
 8000fa6:	edd3 7a00 	vldr	s15, [r3]
 8000faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fae:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
  q0q1 = q0*q1;
 8000fb2:	4bcc      	ldr	r3, [pc, #816]	@ (80012e4 <ahrs_fusion_ag+0x3c0>)
 8000fb4:	ed93 7a00 	vldr	s14, [r3]
 8000fb8:	4bcb      	ldr	r3, [pc, #812]	@ (80012e8 <ahrs_fusion_ag+0x3c4>)
 8000fba:	edd3 7a00 	vldr	s15, [r3]
 8000fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fc2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
  q0q2 = q0*q2;
 8000fc6:	4bc7      	ldr	r3, [pc, #796]	@ (80012e4 <ahrs_fusion_ag+0x3c0>)
 8000fc8:	ed93 7a00 	vldr	s14, [r3]
 8000fcc:	4bc7      	ldr	r3, [pc, #796]	@ (80012ec <ahrs_fusion_ag+0x3c8>)
 8000fce:	edd3 7a00 	vldr	s15, [r3]
 8000fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fd6:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
  //q0q3 = q0*q3;
  q1q1 = q1*q1;
 8000fda:	4bc3      	ldr	r3, [pc, #780]	@ (80012e8 <ahrs_fusion_ag+0x3c4>)
 8000fdc:	ed93 7a00 	vldr	s14, [r3]
 8000fe0:	4bc1      	ldr	r3, [pc, #772]	@ (80012e8 <ahrs_fusion_ag+0x3c4>)
 8000fe2:	edd3 7a00 	vldr	s15, [r3]
 8000fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fea:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
  //q1q2 = q1*q2;
  q1q3 = q1*q3;
 8000fee:	4bbe      	ldr	r3, [pc, #760]	@ (80012e8 <ahrs_fusion_ag+0x3c4>)
 8000ff0:	ed93 7a00 	vldr	s14, [r3]
 8000ff4:	4bbe      	ldr	r3, [pc, #760]	@ (80012f0 <ahrs_fusion_ag+0x3cc>)
 8000ff6:	edd3 7a00 	vldr	s15, [r3]
 8000ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ffe:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
  q2q2 = q2*q2;
 8001002:	4bba      	ldr	r3, [pc, #744]	@ (80012ec <ahrs_fusion_ag+0x3c8>)
 8001004:	ed93 7a00 	vldr	s14, [r3]
 8001008:	4bb8      	ldr	r3, [pc, #736]	@ (80012ec <ahrs_fusion_ag+0x3c8>)
 800100a:	edd3 7a00 	vldr	s15, [r3]
 800100e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001012:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
  q2q3 = q2*q3;
 8001016:	4bb5      	ldr	r3, [pc, #724]	@ (80012ec <ahrs_fusion_ag+0x3c8>)
 8001018:	ed93 7a00 	vldr	s14, [r3]
 800101c:	4bb4      	ldr	r3, [pc, #720]	@ (80012f0 <ahrs_fusion_ag+0x3cc>)
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001026:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
  q3q3 = q3*q3;
 800102a:	4bb1      	ldr	r3, [pc, #708]	@ (80012f0 <ahrs_fusion_ag+0x3cc>)
 800102c:	ed93 7a00 	vldr	s14, [r3]
 8001030:	4baf      	ldr	r3, [pc, #700]	@ (80012f0 <ahrs_fusion_ag+0x3cc>)
 8001032:	edd3 7a00 	vldr	s15, [r3]
 8001036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800103a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

  // normalise the accelerometer measurement
  norm = invSqrt(axf*axf+ayf*ayf+azf*azf);
 800103e:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001042:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001046:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800104a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800104e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001052:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001056:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800105a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800105e:	eeb0 0a67 	vmov.f32	s0, s15
 8001062:	f000 f9e5 	bl	8001430 <invSqrt>
 8001066:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

  axf = axf * norm;
 800106a:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 800106e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001076:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
  ayf = ayf * norm;
 800107a:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800107e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001086:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
  azf = azf * norm;
 800108a:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800108e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001096:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

  // estimated direction of gravity and flux (v and w)
  vx = 2*(q1q3 - q0q2);
 800109a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800109e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80010a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010a6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010aa:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
  vy = 2*(q0q1 + q2q3);
 80010ae:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80010b2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80010b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  vz = q0q0 - q1q1 - q2q2 + q3q3;
 80010c2:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80010c6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80010ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010ce:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80010d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010d6:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80010da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010de:	edc7 7a08 	vstr	s15, [r7, #32]

  ex = (ayf*vz - azf*vy);
 80010e2:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80010e6:	edd7 7a08 	vldr	s15, [r7, #32]
 80010ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ee:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 80010f2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80010f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010fe:	edc7 7a07 	vstr	s15, [r7, #28]
  ey = (azf*vx - axf*vz);
 8001102:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001106:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800110a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800110e:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8001112:	edd7 7a08 	vldr	s15, [r7, #32]
 8001116:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800111a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800111e:	edc7 7a06 	vstr	s15, [r7, #24]
  ez = (axf*vy - ayf*vx);
 8001122:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001126:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800112a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800112e:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 8001132:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001136:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800113a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800113e:	edc7 7a05 	vstr	s15, [r7, #20]

  // integral error scaled integral gain
  exInt = exInt + ex*AHRS_KI*SENSOR_SAMPLING_TIME;
 8001142:	edd7 7a07 	vldr	s15, [r7, #28]
 8001146:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 80012f4 <ahrs_fusion_ag+0x3d0>
 800114a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800114e:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80012f8 <ahrs_fusion_ag+0x3d4>
 8001152:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001156:	4b69      	ldr	r3, [pc, #420]	@ (80012fc <ahrs_fusion_ag+0x3d8>)
 8001158:	edd3 7a00 	vldr	s15, [r3]
 800115c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001160:	4b66      	ldr	r3, [pc, #408]	@ (80012fc <ahrs_fusion_ag+0x3d8>)
 8001162:	edc3 7a00 	vstr	s15, [r3]
  eyInt = eyInt + ey*AHRS_KI*SENSOR_SAMPLING_TIME;
 8001166:	edd7 7a06 	vldr	s15, [r7, #24]
 800116a:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 80012f4 <ahrs_fusion_ag+0x3d0>
 800116e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001172:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 80012f8 <ahrs_fusion_ag+0x3d4>
 8001176:	ee27 7a87 	vmul.f32	s14, s15, s14
 800117a:	4b61      	ldr	r3, [pc, #388]	@ (8001300 <ahrs_fusion_ag+0x3dc>)
 800117c:	edd3 7a00 	vldr	s15, [r3]
 8001180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001184:	4b5e      	ldr	r3, [pc, #376]	@ (8001300 <ahrs_fusion_ag+0x3dc>)
 8001186:	edc3 7a00 	vstr	s15, [r3]
  ezInt = ezInt + ez*AHRS_KI*SENSOR_SAMPLING_TIME;
 800118a:	edd7 7a05 	vldr	s15, [r7, #20]
 800118e:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80012f4 <ahrs_fusion_ag+0x3d0>
 8001192:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001196:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80012f8 <ahrs_fusion_ag+0x3d4>
 800119a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800119e:	4b59      	ldr	r3, [pc, #356]	@ (8001304 <ahrs_fusion_ag+0x3e0>)
 80011a0:	edd3 7a00 	vldr	s15, [r3]
 80011a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011a8:	4b56      	ldr	r3, [pc, #344]	@ (8001304 <ahrs_fusion_ag+0x3e0>)
 80011aa:	edc3 7a00 	vstr	s15, [r3]

  // adjusted gyroscope measurements
  gxf = gxf + ahrs_kp*ex + exInt;
 80011ae:	4b4a      	ldr	r3, [pc, #296]	@ (80012d8 <ahrs_fusion_ag+0x3b4>)
 80011b0:	ed93 7a00 	vldr	s14, [r3]
 80011b4:	edd7 7a07 	vldr	s15, [r7, #28]
 80011b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011bc:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80011c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011c4:	4b4d      	ldr	r3, [pc, #308]	@ (80012fc <ahrs_fusion_ag+0x3d8>)
 80011c6:	edd3 7a00 	vldr	s15, [r3]
 80011ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ce:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
  gyf = gyf + ahrs_kp*ey + eyInt;
 80011d2:	4b41      	ldr	r3, [pc, #260]	@ (80012d8 <ahrs_fusion_ag+0x3b4>)
 80011d4:	ed93 7a00 	vldr	s14, [r3]
 80011d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80011dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011e0:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80011e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011e8:	4b45      	ldr	r3, [pc, #276]	@ (8001300 <ahrs_fusion_ag+0x3dc>)
 80011ea:	edd3 7a00 	vldr	s15, [r3]
 80011ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
  gzf = gzf + ahrs_kp*ez + ezInt;
 80011f6:	4b38      	ldr	r3, [pc, #224]	@ (80012d8 <ahrs_fusion_ag+0x3b4>)
 80011f8:	ed93 7a00 	vldr	s14, [r3]
 80011fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001200:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001204:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001208:	ee37 7a27 	vadd.f32	s14, s14, s15
 800120c:	4b3d      	ldr	r3, [pc, #244]	@ (8001304 <ahrs_fusion_ag+0x3e0>)
 800120e:	edd3 7a00 	vldr	s15, [r3]
 8001212:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001216:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

  // integrate quaternion rate and normalise
  halfT = 0.5f*SENSOR_SAMPLING_TIME;
 800121a:	4b3b      	ldr	r3, [pc, #236]	@ (8001308 <ahrs_fusion_ag+0x3e4>)
 800121c:	613b      	str	r3, [r7, #16]
  q0 = q0 + (-q1*gxf - q2*gyf - q3*gzf)*halfT;
 800121e:	4b32      	ldr	r3, [pc, #200]	@ (80012e8 <ahrs_fusion_ag+0x3c4>)
 8001220:	edd3 7a00 	vldr	s15, [r3]
 8001224:	eeb1 7a67 	vneg.f32	s14, s15
 8001228:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800122c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001230:	4b2e      	ldr	r3, [pc, #184]	@ (80012ec <ahrs_fusion_ag+0x3c8>)
 8001232:	edd3 6a00 	vldr	s13, [r3]
 8001236:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800123a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800123e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001242:	4b2b      	ldr	r3, [pc, #172]	@ (80012f0 <ahrs_fusion_ag+0x3cc>)
 8001244:	edd3 6a00 	vldr	s13, [r3]
 8001248:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800124c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001250:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001254:	edd7 7a04 	vldr	s15, [r7, #16]
 8001258:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125c:	4b21      	ldr	r3, [pc, #132]	@ (80012e4 <ahrs_fusion_ag+0x3c0>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001266:	4b1f      	ldr	r3, [pc, #124]	@ (80012e4 <ahrs_fusion_ag+0x3c0>)
 8001268:	edc3 7a00 	vstr	s15, [r3]
  q1 = q1 + (q0*gxf + q2*gzf - q3*gyf)*halfT;
 800126c:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <ahrs_fusion_ag+0x3c0>)
 800126e:	ed93 7a00 	vldr	s14, [r3]
 8001272:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <ahrs_fusion_ag+0x3c8>)
 800127c:	edd3 6a00 	vldr	s13, [r3]
 8001280:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001284:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001288:	ee37 7a27 	vadd.f32	s14, s14, s15
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <ahrs_fusion_ag+0x3cc>)
 800128e:	edd3 6a00 	vldr	s13, [r3]
 8001292:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001296:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800129a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800129e:	edd7 7a04 	vldr	s15, [r7, #16]
 80012a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a6:	4b10      	ldr	r3, [pc, #64]	@ (80012e8 <ahrs_fusion_ag+0x3c4>)
 80012a8:	edd3 7a00 	vldr	s15, [r3]
 80012ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b0:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <ahrs_fusion_ag+0x3c4>)
 80012b2:	edc3 7a00 	vstr	s15, [r3]
  q2 = q2 + (q0*gyf - q1*gzf + q3*gxf)*halfT;
 80012b6:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <ahrs_fusion_ag+0x3c0>)
 80012b8:	ed93 7a00 	vldr	s14, [r3]
 80012bc:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80012c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012c4:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <ahrs_fusion_ag+0x3c4>)
 80012c6:	edd3 6a00 	vldr	s13, [r3]
 80012ca:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80012ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012d6:	e019      	b.n	800130c <ahrs_fusion_ag+0x3e8>
 80012d8:	20000170 	.word	0x20000170
 80012dc:	3ecccccd 	.word	0x3ecccccd
 80012e0:	379268a9 	.word	0x379268a9
 80012e4:	20000000 	.word	0x20000000
 80012e8:	20000158 	.word	0x20000158
 80012ec:	2000015c 	.word	0x2000015c
 80012f0:	20000160 	.word	0x20000160
 80012f4:	3dcccccd 	.word	0x3dcccccd
 80012f8:	3bcccccd 	.word	0x3bcccccd
 80012fc:	20000164 	.word	0x20000164
 8001300:	20000168 	.word	0x20000168
 8001304:	2000016c 	.word	0x2000016c
 8001308:	3b4ccccd 	.word	0x3b4ccccd
 800130c:	4b44      	ldr	r3, [pc, #272]	@ (8001420 <ahrs_fusion_ag+0x4fc>)
 800130e:	edd3 6a00 	vldr	s13, [r3]
 8001312:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001316:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800131a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800131e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001322:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001326:	4b3f      	ldr	r3, [pc, #252]	@ (8001424 <ahrs_fusion_ag+0x500>)
 8001328:	edd3 7a00 	vldr	s15, [r3]
 800132c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001330:	4b3c      	ldr	r3, [pc, #240]	@ (8001424 <ahrs_fusion_ag+0x500>)
 8001332:	edc3 7a00 	vstr	s15, [r3]
  q3 = q3 + (q0*gzf + q1*gyf - q2*gxf)*halfT;
 8001336:	4b3c      	ldr	r3, [pc, #240]	@ (8001428 <ahrs_fusion_ag+0x504>)
 8001338:	ed93 7a00 	vldr	s14, [r3]
 800133c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001340:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001344:	4b39      	ldr	r3, [pc, #228]	@ (800142c <ahrs_fusion_ag+0x508>)
 8001346:	edd3 6a00 	vldr	s13, [r3]
 800134a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800134e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001352:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001356:	4b33      	ldr	r3, [pc, #204]	@ (8001424 <ahrs_fusion_ag+0x500>)
 8001358:	edd3 6a00 	vldr	s13, [r3]
 800135c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001360:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001364:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001368:	edd7 7a04 	vldr	s15, [r7, #16]
 800136c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001370:	4b2b      	ldr	r3, [pc, #172]	@ (8001420 <ahrs_fusion_ag+0x4fc>)
 8001372:	edd3 7a00 	vldr	s15, [r3]
 8001376:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137a:	4b29      	ldr	r3, [pc, #164]	@ (8001420 <ahrs_fusion_ag+0x4fc>)
 800137c:	edc3 7a00 	vstr	s15, [r3]

  // normalise quaternion
  norm = invSqrt(q0q0 + q1q1 + q2q2 + q3q3); 
 8001380:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001384:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001388:	ee37 7a27 	vadd.f32	s14, s14, s15
 800138c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001390:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001394:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001398:	ee77 7a27 	vadd.f32	s15, s14, s15
 800139c:	eeb0 0a67 	vmov.f32	s0, s15
 80013a0:	f000 f846 	bl	8001430 <invSqrt>
 80013a4:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
  q0 *= norm;
 80013a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001428 <ahrs_fusion_ag+0x504>)
 80013aa:	ed93 7a00 	vldr	s14, [r3]
 80013ae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80013b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001428 <ahrs_fusion_ag+0x504>)
 80013b8:	edc3 7a00 	vstr	s15, [r3]
  q1 *= norm;
 80013bc:	4b1b      	ldr	r3, [pc, #108]	@ (800142c <ahrs_fusion_ag+0x508>)
 80013be:	ed93 7a00 	vldr	s14, [r3]
 80013c2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80013c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ca:	4b18      	ldr	r3, [pc, #96]	@ (800142c <ahrs_fusion_ag+0x508>)
 80013cc:	edc3 7a00 	vstr	s15, [r3]
  q2 *= norm;
 80013d0:	4b14      	ldr	r3, [pc, #80]	@ (8001424 <ahrs_fusion_ag+0x500>)
 80013d2:	ed93 7a00 	vldr	s14, [r3]
 80013d6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80013da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013de:	4b11      	ldr	r3, [pc, #68]	@ (8001424 <ahrs_fusion_ag+0x500>)
 80013e0:	edc3 7a00 	vstr	s15, [r3]
  q3 *= norm;
 80013e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001420 <ahrs_fusion_ag+0x4fc>)
 80013e6:	ed93 7a00 	vldr	s14, [r3]
 80013ea:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80013ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001420 <ahrs_fusion_ag+0x4fc>)
 80013f4:	edc3 7a00 	vstr	s15, [r3]

  ahrs->q.q0 = q0;
 80013f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001428 <ahrs_fusion_ag+0x504>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	601a      	str	r2, [r3, #0]
  ahrs->q.q1 = q1;
 8001400:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <ahrs_fusion_ag+0x508>)
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	605a      	str	r2, [r3, #4]
  ahrs->q.q2 = q2;
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <ahrs_fusion_ag+0x500>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	609a      	str	r2, [r3, #8]
  ahrs->q.q3 = q3;
 8001410:	4b03      	ldr	r3, [pc, #12]	@ (8001420 <ahrs_fusion_ag+0x4fc>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	60da      	str	r2, [r3, #12]

}
 8001418:	bf00      	nop
 800141a:	3768      	adds	r7, #104	@ 0x68
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000160 	.word	0x20000160
 8001424:	2000015c 	.word	0x2000015c
 8001428:	20000000 	.word	0x20000000
 800142c:	20000158 	.word	0x20000158

08001430 <invSqrt>:
//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) 
{
 8001430:	b480      	push	{r7}
 8001432:	b087      	sub	sp, #28
 8001434:	af00      	add	r7, sp, #0
 8001436:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 800143a:	edd7 7a01 	vldr	s15, [r7, #4]
 800143e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001442:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001446:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	105a      	asrs	r2, r3, #1
 800145a:	4b12      	ldr	r3, [pc, #72]	@ (80014a4 <invSqrt+0x74>)
 800145c:	1a9b      	subs	r3, r3, r2
 800145e:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001468:	ed97 7a04 	vldr	s14, [r7, #16]
 800146c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001470:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001474:	edd7 7a04 	vldr	s15, [r7, #16]
 8001478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800147c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001480:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001484:	edd7 7a04 	vldr	s15, [r7, #16]
 8001488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148c:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	ee07 3a90 	vmov	s15, r3
}
 8001496:	eeb0 0a67 	vmov.f32	s0, s15
 800149a:	371c      	adds	r7, #28
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	5f3759df 	.word	0x5f3759df

080014a8 <BSP_SPI2_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI2_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	607b      	str	r3, [r7, #4]

  hspi2.Instance  = SPI2;
 80014b2:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <BSP_SPI2_Init+0x54>)
 80014b4:	4a12      	ldr	r2, [pc, #72]	@ (8001500 <BSP_SPI2_Init+0x58>)
 80014b6:	601a      	str	r2, [r3, #0]

  if(SPI2InitCounter++ == 0)
 80014b8:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <BSP_SPI2_Init+0x5c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	1c5a      	adds	r2, r3, #1
 80014be:	4911      	ldr	r1, [pc, #68]	@ (8001504 <BSP_SPI2_Init+0x5c>)
 80014c0:	600a      	str	r2, [r1, #0]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d114      	bne.n	80014f0 <BSP_SPI2_Init+0x48>
  {
	if (HAL_SPI_GetState(&hspi2) == HAL_SPI_STATE_RESET)
 80014c6:	480d      	ldr	r0, [pc, #52]	@ (80014fc <BSP_SPI2_Init+0x54>)
 80014c8:	f00a fbd0 	bl	800bc6c <HAL_SPI_GetState>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d10e      	bne.n	80014f0 <BSP_SPI2_Init+0x48>
	{
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
		/* Init the SPI Msp */
		SPI2_MspInit(&hspi2);
 80014d2:	480a      	ldr	r0, [pc, #40]	@ (80014fc <BSP_SPI2_Init+0x54>)
 80014d4:	f000 f8bc 	bl	8001650 <SPI2_MspInit>
			{
				return BSP_ERROR_MSP_FAILURE;
			}
		}
#endif
		if(ret == BSP_ERROR_NONE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d108      	bne.n	80014f0 <BSP_SPI2_Init+0x48>
		{
			/* Init the SPI */
			if (MX_SPI2_Init(&hspi2) != HAL_OK)
 80014de:	4807      	ldr	r0, [pc, #28]	@ (80014fc <BSP_SPI2_Init+0x54>)
 80014e0:	f000 f87a 	bl	80015d8 <MX_SPI2_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d002      	beq.n	80014f0 <BSP_SPI2_Init+0x48>
			{
				ret = BSP_ERROR_BUS_FAILURE;
 80014ea:	f06f 0307 	mvn.w	r3, #7
 80014ee:	607b      	str	r3, [r7, #4]
			}
		}
	}
  }

  return ret;
 80014f0:	687b      	ldr	r3, [r7, #4]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	200002a0 	.word	0x200002a0
 8001500:	40003800 	.word	0x40003800
 8001504:	20000174 	.word	0x20000174

08001508 <BSP_SPI2_DeInit>:
  * @brief  DeInitializes SPI HAL.
  * @retval None
  * @retval BSP status
  */
int32_t BSP_SPI2_DeInit(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_BUS_FAILURE;
 800150e:	f06f 0307 	mvn.w	r3, #7
 8001512:	607b      	str	r3, [r7, #4]
  if (SPI2InitCounter > 0)
 8001514:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <BSP_SPI2_DeInit+0x48>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d013      	beq.n	8001544 <BSP_SPI2_DeInit+0x3c>
  {
    if (--SPI2InitCounter == 0)
 800151c:	4b0c      	ldr	r3, [pc, #48]	@ (8001550 <BSP_SPI2_DeInit+0x48>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	3b01      	subs	r3, #1
 8001522:	4a0b      	ldr	r2, [pc, #44]	@ (8001550 <BSP_SPI2_DeInit+0x48>)
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <BSP_SPI2_DeInit+0x48>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d10a      	bne.n	8001544 <BSP_SPI2_DeInit+0x3c>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
	  SPI2_MspDeInit(&hspi2);
 800152e:	4809      	ldr	r0, [pc, #36]	@ (8001554 <BSP_SPI2_DeInit+0x4c>)
 8001530:	f000 f8f2 	bl	8001718 <SPI2_MspDeInit>
#endif
	  /* DeInit the SPI*/
	  if (HAL_SPI_DeInit(&hspi2) == HAL_OK)
 8001534:	4807      	ldr	r0, [pc, #28]	@ (8001554 <BSP_SPI2_DeInit+0x4c>)
 8001536:	f009 fe78 	bl	800b22a <HAL_SPI_DeInit>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d101      	bne.n	8001544 <BSP_SPI2_DeInit+0x3c>
	  {
		ret = BSP_ERROR_NONE;
 8001540:	2300      	movs	r3, #0
 8001542:	607b      	str	r3, [r7, #4]
	  }
	}
  }
  return ret;
 8001544:	687b      	ldr	r3, [r7, #4]
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000174 	.word	0x20000174
 8001554:	200002a0 	.word	0x200002a0

08001558 <BSP_SPI2_Send>:
  * @param  pData: Pointer to data buffer to send
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI2_Send(uint8_t *pData, uint16_t Length)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	460b      	mov	r3, r1
 8001562:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 8001564:	2300      	movs	r3, #0
 8001566:	60fb      	str	r3, [r7, #12]

  if(HAL_SPI_Transmit(&hspi2, pData, Length, BUS_SPI2_POLL_TIMEOUT) != HAL_OK)
 8001568:	887a      	ldrh	r2, [r7, #2]
 800156a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	4806      	ldr	r0, [pc, #24]	@ (800158c <BSP_SPI2_Send+0x34>)
 8001572:	f009 fe82 	bl	800b27a <HAL_SPI_Transmit>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d002      	beq.n	8001582 <BSP_SPI2_Send+0x2a>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 800157c:	f06f 0305 	mvn.w	r3, #5
 8001580:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	200002a0 	.word	0x200002a0

08001590 <BSP_SPI2_Recv>:
  * @param  pData: Pointer to data buffer to receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t  BSP_SPI2_Recv(uint8_t *pData, uint16_t Length)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	460b      	mov	r3, r1
 800159a:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 800159c:	2300      	movs	r3, #0
 800159e:	60fb      	str	r3, [r7, #12]

  if(HAL_SPI_Receive(&hspi2, pData, Length, BUS_SPI2_POLL_TIMEOUT) != HAL_OK)
 80015a0:	887a      	ldrh	r2, [r7, #2]
 80015a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	4806      	ldr	r0, [pc, #24]	@ (80015c4 <BSP_SPI2_Recv+0x34>)
 80015aa:	f009 ffa2 	bl	800b4f2 <HAL_SPI_Receive>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d002      	beq.n	80015ba <BSP_SPI2_Recv+0x2a>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 80015b4:	f06f 0305 	mvn.w	r3, #5
 80015b8:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80015ba:	68fb      	ldr	r3, [r7, #12]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	200002a0 	.word	0x200002a0

080015c8 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80015cc:	f007 ff0c 	bl	80093e8 <HAL_GetTick>
 80015d0:	4603      	mov	r3, r0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <MX_SPI2_Init>:

/* SPI2 init function */

__weak HAL_StatusTypeDef MX_SPI2_Init(SPI_HandleTypeDef* hspi)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80015e0:	2300      	movs	r3, #0
 80015e2:	73fb      	strb	r3, [r7, #15]
  hspi->Instance = SPI2;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4a19      	ldr	r2, [pc, #100]	@ (800164c <MX_SPI2_Init+0x74>)
 80015e8:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015f0:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2200      	movs	r2, #0
 80015fc:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2200      	movs	r2, #0
 8001608:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001610:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 10;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	220a      	movs	r2, #10
 800162e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f009 fd71 	bl	800b118 <HAL_SPI_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_SPI2_Init+0x68>
  {
    ret = HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001640:	7bfb      	ldrb	r3, [r7, #15]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40003800 	.word	0x40003800

08001650 <SPI2_MspInit>:

static void SPI2_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	@ 0x28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001658:	2300      	movs	r3, #0
 800165a:	613b      	str	r3, [r7, #16]
 800165c:	4b2c      	ldr	r3, [pc, #176]	@ (8001710 <SPI2_MspInit+0xc0>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001660:	4a2b      	ldr	r2, [pc, #172]	@ (8001710 <SPI2_MspInit+0xc0>)
 8001662:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001666:	6413      	str	r3, [r2, #64]	@ 0x40
 8001668:	4b29      	ldr	r3, [pc, #164]	@ (8001710 <SPI2_MspInit+0xc0>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	4b25      	ldr	r3, [pc, #148]	@ (8001710 <SPI2_MspInit+0xc0>)
 800167a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167c:	4a24      	ldr	r2, [pc, #144]	@ (8001710 <SPI2_MspInit+0xc0>)
 800167e:	f043 0302 	orr.w	r3, r3, #2
 8001682:	6313      	str	r3, [r2, #48]	@ 0x30
 8001684:	4b22      	ldr	r3, [pc, #136]	@ (8001710 <SPI2_MspInit+0xc0>)
 8001686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001688:	f003 0302 	and.w	r3, r3, #2
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI2_SCK_GPIO_PIN;
 8001690:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001694:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800169e:	2303      	movs	r3, #3
 80016a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI2_SCK_GPIO_AF;
 80016a2:	2305      	movs	r3, #5
 80016a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI2_SCK_GPIO_PORT, &GPIO_InitStruct);
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4619      	mov	r1, r3
 80016ac:	4819      	ldr	r0, [pc, #100]	@ (8001714 <SPI2_MspInit+0xc4>)
 80016ae:	f008 fc8d 	bl	8009fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI2_MISO_GPIO_PIN;
 80016b2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b8:	2302      	movs	r3, #2
 80016ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c0:	2303      	movs	r3, #3
 80016c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI2_MISO_GPIO_AF;
 80016c4:	2305      	movs	r3, #5
 80016c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI2_MISO_GPIO_PORT, &GPIO_InitStruct);
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	4619      	mov	r1, r3
 80016ce:	4811      	ldr	r0, [pc, #68]	@ (8001714 <SPI2_MspInit+0xc4>)
 80016d0:	f008 fc7c 	bl	8009fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI2_MOSI_GPIO_PIN;
 80016d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016da:	2302      	movs	r3, #2
 80016dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e2:	2303      	movs	r3, #3
 80016e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI2_MOSI_GPIO_AF;
 80016e6:	2305      	movs	r3, #5
 80016e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI2_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4619      	mov	r1, r3
 80016f0:	4808      	ldr	r0, [pc, #32]	@ (8001714 <SPI2_MspInit+0xc4>)
 80016f2:	f008 fc6b 	bl	8009fcc <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2100      	movs	r1, #0
 80016fa:	2024      	movs	r0, #36	@ 0x24
 80016fc:	f008 fb8f 	bl	8009e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001700:	2024      	movs	r0, #36	@ 0x24
 8001702:	f008 fba8 	bl	8009e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
}
 8001706:	bf00      	nop
 8001708:	3728      	adds	r7, #40	@ 0x28
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40023800 	.word	0x40023800
 8001714:	40020400 	.word	0x40020400

08001718 <SPI2_MspDeInit>:

static void SPI2_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI2_MspDeInit 0 */

  /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 8001720:	4b0d      	ldr	r3, [pc, #52]	@ (8001758 <SPI2_MspDeInit+0x40>)
 8001722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001724:	4a0c      	ldr	r2, [pc, #48]	@ (8001758 <SPI2_MspDeInit+0x40>)
 8001726:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800172a:	6413      	str	r3, [r2, #64]	@ 0x40
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    HAL_GPIO_DeInit(BUS_SPI2_SCK_GPIO_PORT, BUS_SPI2_SCK_GPIO_PIN);
 800172c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001730:	480a      	ldr	r0, [pc, #40]	@ (800175c <SPI2_MspDeInit+0x44>)
 8001732:	f008 fdcf 	bl	800a2d4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI2_MISO_GPIO_PORT, BUS_SPI2_MISO_GPIO_PIN);
 8001736:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800173a:	4808      	ldr	r0, [pc, #32]	@ (800175c <SPI2_MspDeInit+0x44>)
 800173c:	f008 fdca 	bl	800a2d4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI2_MOSI_GPIO_PORT, BUS_SPI2_MOSI_GPIO_PIN);
 8001740:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001744:	4805      	ldr	r0, [pc, #20]	@ (800175c <SPI2_MspDeInit+0x44>)
 8001746:	f008 fdc5 	bl	800a2d4 <HAL_GPIO_DeInit>

    /* Peripheral interrupt Deinit*/
    HAL_NVIC_DisableIRQ(SPI2_IRQn);
 800174a:	2024      	movs	r0, #36	@ 0x24
 800174c:	f008 fb91 	bl	8009e72 <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
}
 8001750:	bf00      	nop
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40023800 	.word	0x40023800
 800175c:	40020400 	.word	0x40020400

08001760 <myprintf>:

extern UART_HandleTypeDef huart1;

#ifdef DEBUG
int myprintf(const char *format, ...)
{
 8001760:	b40f      	push	{r0, r1, r2, r3}
 8001762:	b580      	push	{r7, lr}
 8001764:	b0c2      	sub	sp, #264	@ 0x108
 8001766:	af00      	add	r7, sp, #0
    va_list arg;
    va_start(arg, format);
 8001768:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800176c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    char temp[255];
    int len;
    // Limit the length of string to 254
    len = vsnprintf(temp, 254, format, arg);
 8001770:	4638      	mov	r0, r7
 8001772:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001776:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800177a:	21fe      	movs	r1, #254	@ 0xfe
 800177c:	f00e fd16 	bl	80101ac <vsniprintf>
 8001780:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    usart_puts(temp, len);
 8001784:	463b      	mov	r3, r7
 8001786:	f8d7 1104 	ldr.w	r1, [r7, #260]	@ 0x104
 800178a:	4618      	mov	r0, r3
 800178c:	f000 f80a 	bl	80017a4 <usart_puts>
    return len;
 8001790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
}
 8001794:	4618      	mov	r0, r3
 8001796:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800179a:	46bd      	mov	sp, r7
 800179c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017a0:	b004      	add	sp, #16
 80017a2:	4770      	bx	lr

080017a4 <usart_puts>:
    
int usart_puts(const char *str, int len) 
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
    //putc(*str ++);
    //while (huart1.Lock == HAL_LOCKED);
    HAL_UART_Transmit(&huart1, (uint8_t *)str, len, 1000);
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	4803      	ldr	r0, [pc, #12]	@ (80017c8 <usart_puts+0x24>)
 80017ba:	f00b fec8 	bl	800d54e <HAL_UART_Transmit>
    return 0;
 80017be:	2300      	movs	r3, #0
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	200003d0 	.word	0x200003d0

080017cc <PIDControlInit>:
extern int16_t gTHR;
int16_t motor_thr;
float dt_recip;

void PIDControlInit(P_PI_PIDControlTypeDef *pid)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  pid->ts = PID_SAMPLING_TIME;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a33      	ldr	r2, [pc, #204]	@ (80018a4 <PIDControlInit+0xd8>)
 80017d8:	601a      	str	r2, [r3, #0]

  pid->x_kp1 = PITCH_PID_KP1;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a32      	ldr	r2, [pc, #200]	@ (80018a8 <PIDControlInit+0xdc>)
 80017de:	605a      	str	r2, [r3, #4]
  pid->x_ki1 = PITCH_PID_KI1;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
  pid->x_i1_limit = PITCH_PID_I1_LIMIT;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017ee:	641a      	str	r2, [r3, #64]	@ 0x40
  pid->x_kp2 = PITCH_PID_KP2;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a2e      	ldr	r2, [pc, #184]	@ (80018ac <PIDControlInit+0xe0>)
 80017f4:	60da      	str	r2, [r3, #12]
  pid->x_ki2 = PITCH_PID_KI2;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a2c      	ldr	r2, [pc, #176]	@ (80018ac <PIDControlInit+0xe0>)
 80017fa:	611a      	str	r2, [r3, #16]
  pid->x_kd2 = PITCH_PID_KD2;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4a2c      	ldr	r2, [pc, #176]	@ (80018b0 <PIDControlInit+0xe4>)
 8001800:	615a      	str	r2, [r3, #20]
  pid->x_i2_limit = PITCH_PID_I2_LIMIT;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a2b      	ldr	r2, [pc, #172]	@ (80018b4 <PIDControlInit+0xe8>)
 8001806:	64da      	str	r2, [r3, #76]	@ 0x4c
  pid->x_s1 = 0;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f04f 0200 	mov.w	r2, #0
 800180e:	659a      	str	r2, [r3, #88]	@ 0x58
  pid->x_s2 = 0;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f04f 0200 	mov.w	r2, #0
 8001816:	65da      	str	r2, [r3, #92]	@ 0x5c

  pid->y_kp1 = ROLL_PID_KP1;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	4a23      	ldr	r2, [pc, #140]	@ (80018a8 <PIDControlInit+0xdc>)
 800181c:	619a      	str	r2, [r3, #24]
  pid->y_ki1 = ROLL_PID_KI1;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	61da      	str	r2, [r3, #28]
  pid->y_i1_limit = ROLL_PID_I1_LIMIT;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800182c:	645a      	str	r2, [r3, #68]	@ 0x44
  pid->y_kp2 = ROLL_PID_KP2;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a1e      	ldr	r2, [pc, #120]	@ (80018ac <PIDControlInit+0xe0>)
 8001832:	621a      	str	r2, [r3, #32]
  pid->y_ki2 = ROLL_PID_KI2;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a1d      	ldr	r2, [pc, #116]	@ (80018ac <PIDControlInit+0xe0>)
 8001838:	625a      	str	r2, [r3, #36]	@ 0x24
  pid->y_kd2 = ROLL_PID_KD2;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a1c      	ldr	r2, [pc, #112]	@ (80018b0 <PIDControlInit+0xe4>)
 800183e:	629a      	str	r2, [r3, #40]	@ 0x28
  pid->y_i2_limit = ROLL_PID_I2_LIMIT;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a1c      	ldr	r2, [pc, #112]	@ (80018b4 <PIDControlInit+0xe8>)
 8001844:	651a      	str	r2, [r3, #80]	@ 0x50
  pid->y_s1 = 0;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f04f 0200 	mov.w	r2, #0
 800184c:	661a      	str	r2, [r3, #96]	@ 0x60
  pid->y_s2 = 0;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f04f 0200 	mov.w	r2, #0
 8001854:	665a      	str	r2, [r3, #100]	@ 0x64

  pid->z_kp1 = YAW_PID_KP1;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 800185c:	62da      	str	r2, [r3, #44]	@ 0x2c
  pid->z_ki1 = YAW_PID_KI1;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	631a      	str	r2, [r3, #48]	@ 0x30
  pid->z_i1_limit = YAW_PID_I1_LIMIT;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800186c:	649a      	str	r2, [r3, #72]	@ 0x48
  pid->z_kp2 = YAW_PID_KP2;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a11      	ldr	r2, [pc, #68]	@ (80018b8 <PIDControlInit+0xec>)
 8001872:	635a      	str	r2, [r3, #52]	@ 0x34
  pid->z_ki2 = YAW_PID_KI2;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a0c      	ldr	r2, [pc, #48]	@ (80018a8 <PIDControlInit+0xdc>)
 8001878:	639a      	str	r2, [r3, #56]	@ 0x38
  pid->z_kd2 = YAW_PID_KD2;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a0a      	ldr	r2, [pc, #40]	@ (80018a8 <PIDControlInit+0xdc>)
 800187e:	63da      	str	r2, [r3, #60]	@ 0x3c
  pid->z_i2_limit = YAW_PID_I2_LIMIT;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001886:	655a      	str	r2, [r3, #84]	@ 0x54
  pid->z_s1 = 0;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f04f 0200 	mov.w	r2, #0
 800188e:	669a      	str	r2, [r3, #104]	@ 0x68
  pid->z_s2 = 0;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	3aa3d70a 	.word	0x3aa3d70a
 80018a8:	40400000 	.word	0x40400000
 80018ac:	42a00000 	.word	0x42a00000
 80018b0:	41200000 	.word	0x41200000
 80018b4:	41a00000 	.word	0x41a00000
 80018b8:	44610000 	.word	0x44610000

080018bc <FlightControlPID_OuterLoop>:


}

void FlightControlPID_OuterLoop(EulerAngleTypeDef *euler_rc, EulerAngleTypeDef *euler_ahrs, AHRS_State_TypeDef *ahrs, P_PI_PIDControlTypeDef *pid)
{
 80018bc:	b480      	push	{r7}
 80018be:	b087      	sub	sp, #28
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
 80018c8:	603b      	str	r3, [r7, #0]
  float error;

  if(gTHR<MIN_THR)
 80018ca:	4b86      	ldr	r3, [pc, #536]	@ (8001ae4 <FlightControlPID_OuterLoop+0x228>)
 80018cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018d0:	2bc7      	cmp	r3, #199	@ 0xc7
 80018d2:	dc0b      	bgt.n	80018ec <FlightControlPID_OuterLoop+0x30>
  {
    pid_x_integ1 = 0;
 80018d4:	4b84      	ldr	r3, [pc, #528]	@ (8001ae8 <FlightControlPID_OuterLoop+0x22c>)
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
    pid_y_integ1 = 0;
 80018dc:	4b83      	ldr	r3, [pc, #524]	@ (8001aec <FlightControlPID_OuterLoop+0x230>)
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
    pid_z_integ1 = 0;
 80018e4:	4b82      	ldr	r3, [pc, #520]	@ (8001af0 <FlightControlPID_OuterLoop+0x234>)
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
  }

  //x-axis pid
  error = euler_rc->thx - euler_ahrs->thx;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	ed93 7a00 	vldr	s14, [r3]
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	edd3 7a00 	vldr	s15, [r3]
 80018f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018fc:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_x_integ1 += error*pid->ts;
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	ed93 7a00 	vldr	s14, [r3]
 8001906:	edd7 7a05 	vldr	s15, [r7, #20]
 800190a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800190e:	4b76      	ldr	r3, [pc, #472]	@ (8001ae8 <FlightControlPID_OuterLoop+0x22c>)
 8001910:	edd3 7a00 	vldr	s15, [r3]
 8001914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001918:	4b73      	ldr	r3, [pc, #460]	@ (8001ae8 <FlightControlPID_OuterLoop+0x22c>)
 800191a:	edc3 7a00 	vstr	s15, [r3]
  if(pid_x_integ1 > pid->x_i1_limit)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001924:	4b70      	ldr	r3, [pc, #448]	@ (8001ae8 <FlightControlPID_OuterLoop+0x22c>)
 8001926:	edd3 7a00 	vldr	s15, [r3]
 800192a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	d504      	bpl.n	800193e <FlightControlPID_OuterLoop+0x82>
    pid_x_integ1 = pid->x_i1_limit;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001938:	4a6b      	ldr	r2, [pc, #428]	@ (8001ae8 <FlightControlPID_OuterLoop+0x22c>)
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	e014      	b.n	8001968 <FlightControlPID_OuterLoop+0xac>
  else if(pid_x_integ1 < -pid->x_i1_limit)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001944:	eeb1 7a67 	vneg.f32	s14, s15
 8001948:	4b67      	ldr	r3, [pc, #412]	@ (8001ae8 <FlightControlPID_OuterLoop+0x22c>)
 800194a:	edd3 7a00 	vldr	s15, [r3]
 800194e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001956:	dd07      	ble.n	8001968 <FlightControlPID_OuterLoop+0xac>
    pid_x_integ1 = -pid->x_i1_limit;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800195e:	eef1 7a67 	vneg.f32	s15, s15
 8001962:	4b61      	ldr	r3, [pc, #388]	@ (8001ae8 <FlightControlPID_OuterLoop+0x22c>)
 8001964:	edc3 7a00 	vstr	s15, [r3]
  pid->x_s1 =  pid->x_kp1*error + pid->x_ki1*pid_x_integ1;
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	ed93 7a01 	vldr	s14, [r3, #4]
 800196e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001972:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	edd3 6a02 	vldr	s13, [r3, #8]
 800197c:	4b5a      	ldr	r3, [pc, #360]	@ (8001ae8 <FlightControlPID_OuterLoop+0x22c>)
 800197e:	edd3 7a00 	vldr	s15, [r3]
 8001982:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001986:	ee77 7a27 	vadd.f32	s15, s14, s15
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

  //y-axis pid
  error = euler_rc->thy - euler_ahrs->thy;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	ed93 7a01 	vldr	s14, [r3, #4]
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	edd3 7a01 	vldr	s15, [r3, #4]
 800199c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a0:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_y_integ1 += error*pid->ts;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	ed93 7a00 	vldr	s14, [r3]
 80019aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80019ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019b2:	4b4e      	ldr	r3, [pc, #312]	@ (8001aec <FlightControlPID_OuterLoop+0x230>)
 80019b4:	edd3 7a00 	vldr	s15, [r3]
 80019b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019bc:	4b4b      	ldr	r3, [pc, #300]	@ (8001aec <FlightControlPID_OuterLoop+0x230>)
 80019be:	edc3 7a00 	vstr	s15, [r3]
  if(pid_y_integ1 > pid->y_i1_limit)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 80019c8:	4b48      	ldr	r3, [pc, #288]	@ (8001aec <FlightControlPID_OuterLoop+0x230>)
 80019ca:	edd3 7a00 	vldr	s15, [r3]
 80019ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d6:	d504      	bpl.n	80019e2 <FlightControlPID_OuterLoop+0x126>
    pid_y_integ1 = pid->y_i1_limit;
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019dc:	4a43      	ldr	r2, [pc, #268]	@ (8001aec <FlightControlPID_OuterLoop+0x230>)
 80019de:	6013      	str	r3, [r2, #0]
 80019e0:	e014      	b.n	8001a0c <FlightControlPID_OuterLoop+0x150>
  else if(pid_y_integ1 < -pid->y_i1_limit)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80019e8:	eeb1 7a67 	vneg.f32	s14, s15
 80019ec:	4b3f      	ldr	r3, [pc, #252]	@ (8001aec <FlightControlPID_OuterLoop+0x230>)
 80019ee:	edd3 7a00 	vldr	s15, [r3]
 80019f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fa:	dd07      	ble.n	8001a0c <FlightControlPID_OuterLoop+0x150>
    pid_y_integ1 = -pid->y_i1_limit;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001a02:	eef1 7a67 	vneg.f32	s15, s15
 8001a06:	4b39      	ldr	r3, [pc, #228]	@ (8001aec <FlightControlPID_OuterLoop+0x230>)
 8001a08:	edc3 7a00 	vstr	s15, [r3]
  pid->y_s1 =  pid->y_kp1*error + pid->y_ki1*pid_y_integ1;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001a12:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	edd3 6a07 	vldr	s13, [r3, #28]
 8001a20:	4b32      	ldr	r3, [pc, #200]	@ (8001aec <FlightControlPID_OuterLoop+0x230>)
 8001a22:	edd3 7a00 	vldr	s15, [r3]
 8001a26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60

  //z-axis pid
  error = euler_rc->thz - euler_ahrs->thz;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a44:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_z_integ1 += error*pid->ts;
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	ed93 7a00 	vldr	s14, [r3]
 8001a4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a56:	4b26      	ldr	r3, [pc, #152]	@ (8001af0 <FlightControlPID_OuterLoop+0x234>)
 8001a58:	edd3 7a00 	vldr	s15, [r3]
 8001a5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a60:	4b23      	ldr	r3, [pc, #140]	@ (8001af0 <FlightControlPID_OuterLoop+0x234>)
 8001a62:	edc3 7a00 	vstr	s15, [r3]
  if(pid_z_integ1 > pid->z_i1_limit)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8001a6c:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <FlightControlPID_OuterLoop+0x234>)
 8001a6e:	edd3 7a00 	vldr	s15, [r3]
 8001a72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7a:	d504      	bpl.n	8001a86 <FlightControlPID_OuterLoop+0x1ca>
    pid_z_integ1 = pid->z_i1_limit;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a80:	4a1b      	ldr	r2, [pc, #108]	@ (8001af0 <FlightControlPID_OuterLoop+0x234>)
 8001a82:	6013      	str	r3, [r2, #0]
 8001a84:	e014      	b.n	8001ab0 <FlightControlPID_OuterLoop+0x1f4>
  else if(pid_z_integ1 < -pid->z_i1_limit)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001a8c:	eeb1 7a67 	vneg.f32	s14, s15
 8001a90:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <FlightControlPID_OuterLoop+0x234>)
 8001a92:	edd3 7a00 	vldr	s15, [r3]
 8001a96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9e:	dd07      	ble.n	8001ab0 <FlightControlPID_OuterLoop+0x1f4>
    pid_z_integ1 = -pid->z_i1_limit;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001aa6:	eef1 7a67 	vneg.f32	s15, s15
 8001aaa:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <FlightControlPID_OuterLoop+0x234>)
 8001aac:	edc3 7a00 	vstr	s15, [r3]
  pid->z_s1 =  pid->z_kp1*error + pid->z_ki1*pid_z_integ1;
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001ab6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001aba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8001ac4:	4b0a      	ldr	r3, [pc, #40]	@ (8001af0 <FlightControlPID_OuterLoop+0x234>)
 8001ac6:	edd3 7a00 	vldr	s15, [r3]
 8001aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
}
 8001ad8:	bf00      	nop
 8001ada:	371c      	adds	r7, #28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	20000954 	.word	0x20000954
 8001ae8:	20000178 	.word	0x20000178
 8001aec:	2000017c 	.word	0x2000017c
 8001af0:	20000180 	.word	0x20000180

08001af4 <FlightControlPID_innerLoop>:

void FlightControlPID_innerLoop(EulerAngleTypeDef *euler_rc, Gyro_Rad *gyro_rad, AHRS_State_TypeDef *ahrs, P_PI_PIDControlTypeDef *pid, MotorControlTypeDef *motor_pwm)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b087      	sub	sp, #28
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
 8001b00:	603b      	str	r3, [r7, #0]
  float error, deriv;

  if(gTHR<MIN_THR)
 8001b02:	4bbd      	ldr	r3, [pc, #756]	@ (8001df8 <FlightControlPID_innerLoop+0x304>)
 8001b04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b08:	2bc7      	cmp	r3, #199	@ 0xc7
 8001b0a:	dc0b      	bgt.n	8001b24 <FlightControlPID_innerLoop+0x30>
  {
    pid_x_integ2 = 0;
 8001b0c:	4bbb      	ldr	r3, [pc, #748]	@ (8001dfc <FlightControlPID_innerLoop+0x308>)
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
    pid_y_integ2 = 0;
 8001b14:	4bba      	ldr	r3, [pc, #744]	@ (8001e00 <FlightControlPID_innerLoop+0x30c>)
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
    pid_z_integ2 = 0;
 8001b1c:	4bb9      	ldr	r3, [pc, #740]	@ (8001e04 <FlightControlPID_innerLoop+0x310>)
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
  }
  
  dt_recip = 1/pid->ts;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	ed93 7a00 	vldr	s14, [r3]
 8001b2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001b2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b32:	4bb5      	ldr	r3, [pc, #724]	@ (8001e08 <FlightControlPID_innerLoop+0x314>)
 8001b34:	edc3 7a00 	vstr	s15, [r3]

  //X Axis
  error = pid->x_s1 - gyro_rad->gx;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	edd3 7a00 	vldr	s15, [r3]
 8001b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b48:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_x_integ2 += error*pid->ts;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	ed93 7a00 	vldr	s14, [r3]
 8001b52:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b5a:	4ba8      	ldr	r3, [pc, #672]	@ (8001dfc <FlightControlPID_innerLoop+0x308>)
 8001b5c:	edd3 7a00 	vldr	s15, [r3]
 8001b60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b64:	4ba5      	ldr	r3, [pc, #660]	@ (8001dfc <FlightControlPID_innerLoop+0x308>)
 8001b66:	edc3 7a00 	vstr	s15, [r3]
  if(pid_x_integ2 > pid->x_i2_limit)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8001b70:	4ba2      	ldr	r3, [pc, #648]	@ (8001dfc <FlightControlPID_innerLoop+0x308>)
 8001b72:	edd3 7a00 	vldr	s15, [r3]
 8001b76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7e:	d504      	bpl.n	8001b8a <FlightControlPID_innerLoop+0x96>
    pid_x_integ2 = pid->x_i2_limit;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b84:	4a9d      	ldr	r2, [pc, #628]	@ (8001dfc <FlightControlPID_innerLoop+0x308>)
 8001b86:	6013      	str	r3, [r2, #0]
 8001b88:	e014      	b.n	8001bb4 <FlightControlPID_innerLoop+0xc0>
  else if(pid_x_integ2 < -pid->x_i2_limit)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001b90:	eeb1 7a67 	vneg.f32	s14, s15
 8001b94:	4b99      	ldr	r3, [pc, #612]	@ (8001dfc <FlightControlPID_innerLoop+0x308>)
 8001b96:	edd3 7a00 	vldr	s15, [r3]
 8001b9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba2:	dd07      	ble.n	8001bb4 <FlightControlPID_innerLoop+0xc0>
    pid_x_integ2 = -pid->x_i2_limit;
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001baa:	eef1 7a67 	vneg.f32	s15, s15
 8001bae:	4b93      	ldr	r3, [pc, #588]	@ (8001dfc <FlightControlPID_innerLoop+0x308>)
 8001bb0:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_x_pre_error2)*dt_recip;
 8001bb4:	4b95      	ldr	r3, [pc, #596]	@ (8001e0c <FlightControlPID_innerLoop+0x318>)
 8001bb6:	edd3 7a00 	vldr	s15, [r3]
 8001bba:	ed97 7a05 	vldr	s14, [r7, #20]
 8001bbe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bc2:	4b91      	ldr	r3, [pc, #580]	@ (8001e08 <FlightControlPID_innerLoop+0x314>)
 8001bc4:	edd3 7a00 	vldr	s15, [r3]
 8001bc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bcc:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_error2 = error;
 8001bd0:	4a8e      	ldr	r2, [pc, #568]	@ (8001e0c <FlightControlPID_innerLoop+0x318>)
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	6013      	str	r3, [r2, #0]
  deriv = pid_x_pre_deriv + (deriv - pid_x_pre_deriv)*D_FILTER_COFF;
 8001bd6:	4b8e      	ldr	r3, [pc, #568]	@ (8001e10 <FlightControlPID_innerLoop+0x31c>)
 8001bd8:	edd3 7a00 	vldr	s15, [r3]
 8001bdc:	ed97 7a04 	vldr	s14, [r7, #16]
 8001be0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001be4:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8001e14 <FlightControlPID_innerLoop+0x320>
 8001be8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bec:	4b88      	ldr	r3, [pc, #544]	@ (8001e10 <FlightControlPID_innerLoop+0x31c>)
 8001bee:	edd3 7a00 	vldr	s15, [r3]
 8001bf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bf6:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_deriv = deriv;
 8001bfa:	4a85      	ldr	r2, [pc, #532]	@ (8001e10 <FlightControlPID_innerLoop+0x31c>)
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	6013      	str	r3, [r2, #0]
  pid->x_s2 = pid->x_kp2*error + pid->x_ki2*pid_x_integ2 + pid->x_kd2*deriv;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c06:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	edd3 6a04 	vldr	s13, [r3, #16]
 8001c14:	4b79      	ldr	r3, [pc, #484]	@ (8001dfc <FlightControlPID_innerLoop+0x308>)
 8001c16:	edd3 7a00 	vldr	s15, [r3]
 8001c1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	edd3 6a05 	vldr	s13, [r3, #20]
 8001c28:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
  
  if(pid->x_s2 > MAX_ADJ_AMOUNT)  pid->x_s2 = MAX_ADJ_AMOUNT;
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001c40:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8001e18 <FlightControlPID_innerLoop+0x324>
 8001c44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4c:	dd02      	ble.n	8001c54 <FlightControlPID_innerLoop+0x160>
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	4a72      	ldr	r2, [pc, #456]	@ (8001e1c <FlightControlPID_innerLoop+0x328>)
 8001c52:	65da      	str	r2, [r3, #92]	@ 0x5c
  if(pid->x_s2 < -MAX_ADJ_AMOUNT)  pid->x_s2 = -MAX_ADJ_AMOUNT;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001c5a:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8001e20 <FlightControlPID_innerLoop+0x32c>
 8001c5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c66:	d502      	bpl.n	8001c6e <FlightControlPID_innerLoop+0x17a>
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	4a6e      	ldr	r2, [pc, #440]	@ (8001e24 <FlightControlPID_innerLoop+0x330>)
 8001c6c:	65da      	str	r2, [r3, #92]	@ 0x5c

  //Y Axis
  error = pid->y_s1 - gyro_rad->gy;
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c7e:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_y_integ2 += error*pid->ts;
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	ed93 7a00 	vldr	s14, [r3]
 8001c88:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c90:	4b5b      	ldr	r3, [pc, #364]	@ (8001e00 <FlightControlPID_innerLoop+0x30c>)
 8001c92:	edd3 7a00 	vldr	s15, [r3]
 8001c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c9a:	4b59      	ldr	r3, [pc, #356]	@ (8001e00 <FlightControlPID_innerLoop+0x30c>)
 8001c9c:	edc3 7a00 	vstr	s15, [r3]
  if(pid_y_integ2 > pid->y_i2_limit)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8001ca6:	4b56      	ldr	r3, [pc, #344]	@ (8001e00 <FlightControlPID_innerLoop+0x30c>)
 8001ca8:	edd3 7a00 	vldr	s15, [r3]
 8001cac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb4:	d504      	bpl.n	8001cc0 <FlightControlPID_innerLoop+0x1cc>
    pid_y_integ2 = pid->y_i2_limit;
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cba:	4a51      	ldr	r2, [pc, #324]	@ (8001e00 <FlightControlPID_innerLoop+0x30c>)
 8001cbc:	6013      	str	r3, [r2, #0]
 8001cbe:	e014      	b.n	8001cea <FlightControlPID_innerLoop+0x1f6>
  else if(pid_y_integ2 < -pid->y_i2_limit)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001cc6:	eeb1 7a67 	vneg.f32	s14, s15
 8001cca:	4b4d      	ldr	r3, [pc, #308]	@ (8001e00 <FlightControlPID_innerLoop+0x30c>)
 8001ccc:	edd3 7a00 	vldr	s15, [r3]
 8001cd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd8:	dd07      	ble.n	8001cea <FlightControlPID_innerLoop+0x1f6>
    pid_y_integ2 = -pid->y_i2_limit;
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001ce0:	eef1 7a67 	vneg.f32	s15, s15
 8001ce4:	4b46      	ldr	r3, [pc, #280]	@ (8001e00 <FlightControlPID_innerLoop+0x30c>)
 8001ce6:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_y_pre_error2)*dt_recip;
 8001cea:	4b4f      	ldr	r3, [pc, #316]	@ (8001e28 <FlightControlPID_innerLoop+0x334>)
 8001cec:	edd3 7a00 	vldr	s15, [r3]
 8001cf0:	ed97 7a05 	vldr	s14, [r7, #20]
 8001cf4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cf8:	4b43      	ldr	r3, [pc, #268]	@ (8001e08 <FlightControlPID_innerLoop+0x314>)
 8001cfa:	edd3 7a00 	vldr	s15, [r3]
 8001cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d02:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_error2 = error;
 8001d06:	4a48      	ldr	r2, [pc, #288]	@ (8001e28 <FlightControlPID_innerLoop+0x334>)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	6013      	str	r3, [r2, #0]
  deriv = pid_y_pre_deriv + (deriv - pid_y_pre_deriv)*D_FILTER_COFF;
 8001d0c:	4b47      	ldr	r3, [pc, #284]	@ (8001e2c <FlightControlPID_innerLoop+0x338>)
 8001d0e:	edd3 7a00 	vldr	s15, [r3]
 8001d12:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d1a:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001e14 <FlightControlPID_innerLoop+0x320>
 8001d1e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d22:	4b42      	ldr	r3, [pc, #264]	@ (8001e2c <FlightControlPID_innerLoop+0x338>)
 8001d24:	edd3 7a00 	vldr	s15, [r3]
 8001d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2c:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_deriv = deriv;
 8001d30:	4a3e      	ldr	r2, [pc, #248]	@ (8001e2c <FlightControlPID_innerLoop+0x338>)
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	6013      	str	r3, [r2, #0]
  pid->y_s2 = pid->y_kp2*error + pid->y_ki2*pid_y_integ2 + pid->y_kd2*deriv;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	ed93 7a08 	vldr	s14, [r3, #32]
 8001d3c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8001d4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e00 <FlightControlPID_innerLoop+0x30c>)
 8001d4c:	edd3 7a00 	vldr	s15, [r3]
 8001d50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8001d5e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64

  if(pid->y_s2 > MAX_ADJ_AMOUNT)  pid->y_s2 = MAX_ADJ_AMOUNT;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001d76:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001e18 <FlightControlPID_innerLoop+0x324>
 8001d7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d82:	dd02      	ble.n	8001d8a <FlightControlPID_innerLoop+0x296>
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	4a25      	ldr	r2, [pc, #148]	@ (8001e1c <FlightControlPID_innerLoop+0x328>)
 8001d88:	665a      	str	r2, [r3, #100]	@ 0x64
  if(pid->y_s2 < -MAX_ADJ_AMOUNT)  pid->y_s2 = -MAX_ADJ_AMOUNT;
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001d90:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001e20 <FlightControlPID_innerLoop+0x32c>
 8001d94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d9c:	d502      	bpl.n	8001da4 <FlightControlPID_innerLoop+0x2b0>
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	4a20      	ldr	r2, [pc, #128]	@ (8001e24 <FlightControlPID_innerLoop+0x330>)
 8001da2:	665a      	str	r2, [r3, #100]	@ 0x64

  //Z Axis
  error = pid->z_s1 - gyro_rad->gz;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	edd3 7a02 	vldr	s15, [r3, #8]
 8001db0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001db4:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_z_integ2 += error*pid->ts;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	ed93 7a00 	vldr	s14, [r3]
 8001dbe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <FlightControlPID_innerLoop+0x310>)
 8001dc8:	edd3 7a00 	vldr	s15, [r3]
 8001dcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <FlightControlPID_innerLoop+0x310>)
 8001dd2:	edc3 7a00 	vstr	s15, [r3]
  if(pid_z_integ2 > pid->z_i2_limit)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8001ddc:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <FlightControlPID_innerLoop+0x310>)
 8001dde:	edd3 7a00 	vldr	s15, [r3]
 8001de2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dea:	d521      	bpl.n	8001e30 <FlightControlPID_innerLoop+0x33c>
    pid_z_integ2 = pid->z_i2_limit;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df0:	4a04      	ldr	r2, [pc, #16]	@ (8001e04 <FlightControlPID_innerLoop+0x310>)
 8001df2:	6013      	str	r3, [r2, #0]
 8001df4:	e031      	b.n	8001e5a <FlightControlPID_innerLoop+0x366>
 8001df6:	bf00      	nop
 8001df8:	20000954 	.word	0x20000954
 8001dfc:	20000184 	.word	0x20000184
 8001e00:	20000188 	.word	0x20000188
 8001e04:	2000018c 	.word	0x2000018c
 8001e08:	200001a8 	.word	0x200001a8
 8001e0c:	20000190 	.word	0x20000190
 8001e10:	2000019c 	.word	0x2000019c
 8001e14:	3ccccccd 	.word	0x3ccccccd
 8001e18:	44480000 	.word	0x44480000
 8001e1c:	44480000 	.word	0x44480000
 8001e20:	c4480000 	.word	0xc4480000
 8001e24:	c4480000 	.word	0xc4480000
 8001e28:	20000194 	.word	0x20000194
 8001e2c:	200001a0 	.word	0x200001a0
  else if(pid_z_integ2 < -pid->z_i2_limit)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8001e36:	eeb1 7a67 	vneg.f32	s14, s15
 8001e3a:	4b74      	ldr	r3, [pc, #464]	@ (800200c <FlightControlPID_innerLoop+0x518>)
 8001e3c:	edd3 7a00 	vldr	s15, [r3]
 8001e40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e48:	dd07      	ble.n	8001e5a <FlightControlPID_innerLoop+0x366>
    pid_z_integ2 = -pid->z_i2_limit;
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8001e50:	eef1 7a67 	vneg.f32	s15, s15
 8001e54:	4b6d      	ldr	r3, [pc, #436]	@ (800200c <FlightControlPID_innerLoop+0x518>)
 8001e56:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_z_pre_error2)*dt_recip;
 8001e5a:	4b6d      	ldr	r3, [pc, #436]	@ (8002010 <FlightControlPID_innerLoop+0x51c>)
 8001e5c:	edd3 7a00 	vldr	s15, [r3]
 8001e60:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e68:	4b6a      	ldr	r3, [pc, #424]	@ (8002014 <FlightControlPID_innerLoop+0x520>)
 8001e6a:	edd3 7a00 	vldr	s15, [r3]
 8001e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e72:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_z_pre_error2 = error;
 8001e76:	4a66      	ldr	r2, [pc, #408]	@ (8002010 <FlightControlPID_innerLoop+0x51c>)
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	6013      	str	r3, [r2, #0]
  pid->z_s2 = pid->z_kp2*error + pid->z_ki2*pid_z_integ2 + pid->z_kd2*deriv;
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001e82:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 8001e90:	4b5e      	ldr	r3, [pc, #376]	@ (800200c <FlightControlPID_innerLoop+0x518>)
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8001ea4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ea8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c

  if(pid->z_s2 > MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = MAX_ADJ_AMOUNT_YAW;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001ebc:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8002018 <FlightControlPID_innerLoop+0x524>
 8001ec0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec8:	dd02      	ble.n	8001ed0 <FlightControlPID_innerLoop+0x3dc>
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	4a53      	ldr	r2, [pc, #332]	@ (800201c <FlightControlPID_innerLoop+0x528>)
 8001ece:	66da      	str	r2, [r3, #108]	@ 0x6c
  if(pid->z_s2 < -MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = -MAX_ADJ_AMOUNT_YAW;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001ed6:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002020 <FlightControlPID_innerLoop+0x52c>
 8001eda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee2:	d502      	bpl.n	8001eea <FlightControlPID_innerLoop+0x3f6>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	4a4f      	ldr	r2, [pc, #316]	@ (8002024 <FlightControlPID_innerLoop+0x530>)
 8001ee8:	66da      	str	r2, [r3, #108]	@ 0x6c

  
#ifdef MOTOR_DC

  motor_thr = ((int16_t) (0.05f*(float)gTHR + 633.333f));           //Official MiniDrone Kit >> 630 to 1700
 8001eea:	4b4f      	ldr	r3, [pc, #316]	@ (8002028 <FlightControlPID_innerLoop+0x534>)
 8001eec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ef0:	ee07 3a90 	vmov	s15, r3
 8001ef4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ef8:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800202c <FlightControlPID_innerLoop+0x538>
 8001efc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f00:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8002030 <FlightControlPID_innerLoop+0x53c>
 8001f04:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f0c:	ee17 3a90 	vmov	r3, s15
 8001f10:	b21a      	sxth	r2, r3
 8001f12:	4b48      	ldr	r3, [pc, #288]	@ (8002034 <FlightControlPID_innerLoop+0x540>)
 8001f14:	801a      	strh	r2, [r3, #0]
  //motor_thr = 0.28f*gTHR + 750.0f;                 //TGY-i6 remocon and external ESC STEVAL-ESC001V1
    motor_thr = ((int16_t) (0.28f*(float)gTHR + 850.0f));                 //TGY-i6 remocon and external ESC Afro12A

#endif

  motor_pwm->motor1_pwm = motor_thr - pid->x_s2 - pid->y_s2 + pid->z_s2 + MOTOR_OFF1;
 8001f16:	4b47      	ldr	r3, [pc, #284]	@ (8002034 <FlightControlPID_innerLoop+0x540>)
 8001f18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f1c:	ee07 3a90 	vmov	s15, r3
 8001f20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001f2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001f34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001f3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f42:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8002038 <FlightControlPID_innerLoop+0x544>
 8001f46:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f4a:	6a3b      	ldr	r3, [r7, #32]
 8001f4c:	edc3 7a00 	vstr	s15, [r3]
  motor_pwm->motor2_pwm = motor_thr + pid->x_s2 - pid->y_s2 - pid->z_s2 + MOTOR_OFF2;
 8001f50:	4b38      	ldr	r3, [pc, #224]	@ (8002034 <FlightControlPID_innerLoop+0x540>)
 8001f52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f56:	ee07 3a90 	vmov	s15, r3
 8001f5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001f64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001f6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001f78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f7c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002038 <FlightControlPID_innerLoop+0x544>
 8001f80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f84:	6a3b      	ldr	r3, [r7, #32]
 8001f86:	edc3 7a01 	vstr	s15, [r3, #4]
  motor_pwm->motor3_pwm = motor_thr + pid->x_s2 + pid->y_s2 + pid->z_s2 + MOTOR_OFF3;
 8001f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8002034 <FlightControlPID_innerLoop+0x540>)
 8001f8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f90:	ee07 3a90 	vmov	s15, r3
 8001f94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001f9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001fa8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001fb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fb6:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002038 <FlightControlPID_innerLoop+0x544>
 8001fba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fbe:	6a3b      	ldr	r3, [r7, #32]
 8001fc0:	edc3 7a02 	vstr	s15, [r3, #8]
  motor_pwm->motor4_pwm = motor_thr - pid->x_s2 + pid->y_s2 - pid->z_s2 + MOTOR_OFF4;
 8001fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002034 <FlightControlPID_innerLoop+0x540>)
 8001fc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fca:	ee07 3a90 	vmov	s15, r3
 8001fce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001fd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001fe2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001fec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ff0:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002038 <FlightControlPID_innerLoop+0x544>
 8001ff4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ff8:	6a3b      	ldr	r3, [r7, #32]
 8001ffa:	edc3 7a03 	vstr	s15, [r3, #12]

}
 8001ffe:	bf00      	nop
 8002000:	371c      	adds	r7, #28
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	2000018c 	.word	0x2000018c
 8002010:	20000198 	.word	0x20000198
 8002014:	200001a8 	.word	0x200001a8
 8002018:	44480000 	.word	0x44480000
 800201c:	44480000 	.word	0x44480000
 8002020:	c4480000 	.word	0xc4480000
 8002024:	c4480000 	.word	0xc4480000
 8002028:	20000954 	.word	0x20000954
 800202c:	3d4ccccd 	.word	0x3d4ccccd
 8002030:	441e5550 	.word	0x441e5550
 8002034:	200001a4 	.word	0x200001a4
	...

08002040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int16_t pid_interval, i;

	  int mytimcnt = 0;
 8002046:	2300      	movs	r3, #0
 8002048:	60bb      	str	r3, [r7, #8]
	  acc_fil.AXIS_X = 0;
 800204a:	4b32      	ldr	r3, [pc, #200]	@ (8002114 <main+0xd4>)
 800204c:	f04f 0200 	mov.w	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
	  acc_fil.AXIS_Y = 0;
 8002052:	4b30      	ldr	r3, [pc, #192]	@ (8002114 <main+0xd4>)
 8002054:	f04f 0200 	mov.w	r2, #0
 8002058:	605a      	str	r2, [r3, #4]
	  acc_fil.AXIS_Z = 0;
 800205a:	4b2e      	ldr	r3, [pc, #184]	@ (8002114 <main+0xd4>)
 800205c:	f04f 0200 	mov.w	r2, #0
 8002060:	609a      	str	r2, [r3, #8]
	  mag_fil.AXIS_X = 0;
 8002062:	4b2d      	ldr	r3, [pc, #180]	@ (8002118 <main+0xd8>)
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
	  mag_fil.AXIS_Y = 0;
 800206a:	4b2b      	ldr	r3, [pc, #172]	@ (8002118 <main+0xd8>)
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	605a      	str	r2, [r3, #4]
	  mag_fil.AXIS_Z = 0;
 8002072:	4b29      	ldr	r3, [pc, #164]	@ (8002118 <main+0xd8>)
 8002074:	f04f 0200 	mov.w	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
	  gyro_fil.AXIS_X = 0;
 800207a:	4b28      	ldr	r3, [pc, #160]	@ (800211c <main+0xdc>)
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
	  gyro_fil.AXIS_Y = 0;
 8002082:	4b26      	ldr	r3, [pc, #152]	@ (800211c <main+0xdc>)
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	605a      	str	r2, [r3, #4]
	  gyro_fil.AXIS_Z = 0;
 800208a:	4b24      	ldr	r3, [pc, #144]	@ (800211c <main+0xdc>)
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
	  euler_rc_fil.thx = 0;
 8002092:	4b23      	ldr	r3, [pc, #140]	@ (8002120 <main+0xe0>)
 8002094:	f04f 0200 	mov.w	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
	  euler_rc_fil.thy = 0;
 800209a:	4b21      	ldr	r3, [pc, #132]	@ (8002120 <main+0xe0>)
 800209c:	f04f 0200 	mov.w	r2, #0
 80020a0:	605a      	str	r2, [r3, #4]
	  euler_rc_fil.thz = 0;
 80020a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002120 <main+0xe0>)
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	609a      	str	r2, [r3, #8]
	  acc_off_calc.AXIS_X = 0;
 80020aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002124 <main+0xe4>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
	  acc_off_calc.AXIS_Y = 0;
 80020b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002124 <main+0xe4>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	605a      	str	r2, [r3, #4]
	  acc_off_calc.AXIS_Z = 0;
 80020b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002124 <main+0xe4>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	609a      	str	r2, [r3, #8]
	  gyro_off_calc.AXIS_X = 0;
 80020bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002128 <main+0xe8>)
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
	  gyro_off_calc.AXIS_Y = 0;
 80020c2:	4b19      	ldr	r3, [pc, #100]	@ (8002128 <main+0xe8>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	605a      	str	r2, [r3, #4]
	  gyro_off_calc.AXIS_Z = 0;
 80020c8:	4b17      	ldr	r3, [pc, #92]	@ (8002128 <main+0xe8>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
	  acc_offset.AXIS_X = 0;
 80020ce:	4b17      	ldr	r3, [pc, #92]	@ (800212c <main+0xec>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
	  acc_offset.AXIS_Y = 0;
 80020d4:	4b15      	ldr	r3, [pc, #84]	@ (800212c <main+0xec>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	605a      	str	r2, [r3, #4]
	  acc_offset.AXIS_Z = 1000;
 80020da:	4b14      	ldr	r3, [pc, #80]	@ (800212c <main+0xec>)
 80020dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80020e0:	609a      	str	r2, [r3, #8]
	  gyro_offset.AXIS_X = 0;
 80020e2:	4b13      	ldr	r3, [pc, #76]	@ (8002130 <main+0xf0>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
	  gyro_offset.AXIS_Y = 0;
 80020e8:	4b11      	ldr	r3, [pc, #68]	@ (8002130 <main+0xf0>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	605a      	str	r2, [r3, #4]
	  gyro_offset.AXIS_Z = 0;
 80020ee:	4b10      	ldr	r3, [pc, #64]	@ (8002130 <main+0xf0>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
	  euler_rc.thz = euler_ahrs.thz;
 80020f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002134 <main+0xf4>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	4a0f      	ldr	r2, [pc, #60]	@ (8002138 <main+0xf8>)
 80020fa:	6093      	str	r3, [r2, #8]
	  euler_ahrs_offset.thx = 0;
 80020fc:	4b0f      	ldr	r3, [pc, #60]	@ (800213c <main+0xfc>)
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
	  euler_ahrs_offset.thy = 0;
 8002104:	4b0d      	ldr	r3, [pc, #52]	@ (800213c <main+0xfc>)
 8002106:	f04f 0200 	mov.w	r2, #0
 800210a:	605a      	str	r2, [r3, #4]

	  for(i=0;i<4;i++)
 800210c:	2300      	movs	r3, #0
 800210e:	81fb      	strh	r3, [r7, #14]
 8002110:	e0ee      	b.n	80022f0 <main+0x2b0>
 8002112:	bf00      	nop
 8002114:	20000574 	.word	0x20000574
 8002118:	20000754 	.word	0x20000754
 800211c:	20000664 	.word	0x20000664
 8002120:	200004d8 	.word	0x200004d8
 8002124:	20000760 	.word	0x20000760
 8002128:	2000076c 	.word	0x2000076c
 800212c:	20000778 	.word	0x20000778
 8002130:	20000784 	.word	0x20000784
 8002134:	200004cc 	.word	0x200004cc
 8002138:	200004c0 	.word	0x200004c0
 800213c:	20000790 	.word	0x20000790
	  {
	    acc_y_pre[i].AXIS_X = 0;
 8002140:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002144:	49d3      	ldr	r1, [pc, #844]	@ (8002494 <main+0x454>)
 8002146:	4613      	mov	r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	4413      	add	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	440b      	add	r3, r1
 8002150:	f04f 0200 	mov.w	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
	    acc_y_pre[i].AXIS_Y = 0;
 8002156:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800215a:	49ce      	ldr	r1, [pc, #824]	@ (8002494 <main+0x454>)
 800215c:	4613      	mov	r3, r2
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	4413      	add	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	3304      	adds	r3, #4
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
	    acc_y_pre[i].AXIS_Z = 0;
 800216e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002172:	49c8      	ldr	r1, [pc, #800]	@ (8002494 <main+0x454>)
 8002174:	4613      	mov	r3, r2
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	4413      	add	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	440b      	add	r3, r1
 800217e:	3308      	adds	r3, #8
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
	    acc_x_pre[i].AXIS_X = 0;
 8002186:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800218a:	49c3      	ldr	r1, [pc, #780]	@ (8002498 <main+0x458>)
 800218c:	4613      	mov	r3, r2
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	4413      	add	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	440b      	add	r3, r1
 8002196:	f04f 0200 	mov.w	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
	    acc_x_pre[i].AXIS_Y = 0;
 800219c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80021a0:	49bd      	ldr	r1, [pc, #756]	@ (8002498 <main+0x458>)
 80021a2:	4613      	mov	r3, r2
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	4413      	add	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	3304      	adds	r3, #4
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
	    acc_x_pre[i].AXIS_Z = 0;
 80021b4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80021b8:	49b7      	ldr	r1, [pc, #732]	@ (8002498 <main+0x458>)
 80021ba:	4613      	mov	r3, r2
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	4413      	add	r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	440b      	add	r3, r1
 80021c4:	3308      	adds	r3, #8
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
	    gyro_y_pre[i].AXIS_X = 0;
 80021cc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80021d0:	49b2      	ldr	r1, [pc, #712]	@ (800249c <main+0x45c>)
 80021d2:	4613      	mov	r3, r2
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	4413      	add	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	440b      	add	r3, r1
 80021dc:	f04f 0200 	mov.w	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
	    gyro_y_pre[i].AXIS_Y = 0;
 80021e2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80021e6:	49ad      	ldr	r1, [pc, #692]	@ (800249c <main+0x45c>)
 80021e8:	4613      	mov	r3, r2
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	4413      	add	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	3304      	adds	r3, #4
 80021f4:	f04f 0200 	mov.w	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
	    gyro_y_pre[i].AXIS_Z = 0;
 80021fa:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80021fe:	49a7      	ldr	r1, [pc, #668]	@ (800249c <main+0x45c>)
 8002200:	4613      	mov	r3, r2
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	4413      	add	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	440b      	add	r3, r1
 800220a:	3308      	adds	r3, #8
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
	    gyro_x_pre[i].AXIS_X = 0;
 8002212:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002216:	49a2      	ldr	r1, [pc, #648]	@ (80024a0 <main+0x460>)
 8002218:	4613      	mov	r3, r2
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	4413      	add	r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	440b      	add	r3, r1
 8002222:	f04f 0200 	mov.w	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
	    gyro_x_pre[i].AXIS_Y = 0;
 8002228:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800222c:	499c      	ldr	r1, [pc, #624]	@ (80024a0 <main+0x460>)
 800222e:	4613      	mov	r3, r2
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	4413      	add	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	440b      	add	r3, r1
 8002238:	3304      	adds	r3, #4
 800223a:	f04f 0200 	mov.w	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
	    gyro_x_pre[i].AXIS_Z = 0;
 8002240:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002244:	4996      	ldr	r1, [pc, #600]	@ (80024a0 <main+0x460>)
 8002246:	4613      	mov	r3, r2
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	4413      	add	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	440b      	add	r3, r1
 8002250:	3308      	adds	r3, #8
 8002252:	f04f 0200 	mov.w	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
	    euler_rc_y_pre[i].thx = 0;
 8002258:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800225c:	4991      	ldr	r1, [pc, #580]	@ (80024a4 <main+0x464>)
 800225e:	4613      	mov	r3, r2
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	4413      	add	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	440b      	add	r3, r1
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	601a      	str	r2, [r3, #0]
	    euler_rc_y_pre[i].thy = 0;
 800226e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002272:	498c      	ldr	r1, [pc, #560]	@ (80024a4 <main+0x464>)
 8002274:	4613      	mov	r3, r2
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	4413      	add	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	440b      	add	r3, r1
 800227e:	3304      	adds	r3, #4
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
	    euler_rc_y_pre[i].thz = 0;
 8002286:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800228a:	4986      	ldr	r1, [pc, #536]	@ (80024a4 <main+0x464>)
 800228c:	4613      	mov	r3, r2
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	4413      	add	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	3308      	adds	r3, #8
 8002298:	f04f 0200 	mov.w	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
	    euler_rc_x_pre[i].thx = 0;
 800229e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80022a2:	4981      	ldr	r1, [pc, #516]	@ (80024a8 <main+0x468>)
 80022a4:	4613      	mov	r3, r2
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	4413      	add	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	440b      	add	r3, r1
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
	    euler_rc_x_pre[i].thy = 0;
 80022b4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80022b8:	497b      	ldr	r1, [pc, #492]	@ (80024a8 <main+0x468>)
 80022ba:	4613      	mov	r3, r2
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	4413      	add	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	440b      	add	r3, r1
 80022c4:	3304      	adds	r3, #4
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
	    euler_rc_x_pre[i].thz = 0;
 80022cc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80022d0:	4975      	ldr	r1, [pc, #468]	@ (80024a8 <main+0x468>)
 80022d2:	4613      	mov	r3, r2
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	4413      	add	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	440b      	add	r3, r1
 80022dc:	3308      	adds	r3, #8
 80022de:	f04f 0200 	mov.w	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
	  for(i=0;i<4;i++)
 80022e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	3301      	adds	r3, #1
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	81fb      	strh	r3, [r7, #14]
 80022f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80022f4:	2b03      	cmp	r3, #3
 80022f6:	f77f af23 	ble.w	8002140 <main+0x100>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022fa:	f007 f80f 	bl	800931c <HAL_Init>

  /* USER CODE BEGIN Init */
  if (BSP_SPI2_Init()!=BSP_ERROR_NONE)
 80022fe:	f7ff f8d3 	bl	80014a8 <BSP_SPI2_Init>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <main+0x2cc>
 	  Error_Handler();
 8002308:	f001 ff84 	bl	8004214 <Error_Handler>
  // if (HCI_TL_SPI_Init(NULL)!=BSP_ERROR_NONE)
  // 	  Error_Handler();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800230c:	f000 fbae 	bl	8002a6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002310:	f000 fe5a 	bl	8002fc8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002314:	f000 fc16 	bl	8002b44 <MX_ADC1_Init>
  MX_I2C2_Init();
 8002318:	f000 fc66 	bl	8002be8 <MX_I2C2_Init>
  MX_TIM2_Init();
 800231c:	f000 fcc8 	bl	8002cb0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8002320:	f000 fe28 	bl	8002f74 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8002324:	f000 fd54 	bl	8002dd0 <MX_TIM4_Init>
  MX_TIM9_Init();
 8002328:	f000 fdea 	bl	8002f00 <MX_TIM9_Init>
  MX_SPI1_Init();
 800232c:	f000 fc8a 	bl	8002c44 <MX_SPI1_Init>

  /* USER CODE BEGIN 2 */



  PRINTF("STEVAL-FCU001V2 FW rev.1.0 - May 2021\r\n\r\n");
 8002330:	485e      	ldr	r0, [pc, #376]	@ (80024ac <main+0x46c>)
 8002332:	f7ff fa15 	bl	8001760 <myprintf>

 //  Initialize Onboard LED
  BSP_LED_Init(LED1);
 8002336:	2000      	movs	r0, #0
 8002338:	f001 fc10 	bl	8003b5c <BSP_LED_Init>
  BSP_LED_Init(LED2);
 800233c:	2001      	movs	r0, #1
 800233e:	f001 fc0d 	bl	8003b5c <BSP_LED_Init>
  BSP_LED_Off(LED1);
 8002342:	2000      	movs	r0, #0
 8002344:	f001 fc6a 	bl	8003c1c <BSP_LED_Off>
  BSP_LED_Off(LED2);
 8002348:	2001      	movs	r0, #1
 800234a:	f001 fc67 	bl	8003c1c <BSP_LED_Off>

  // initialize All Sensors
  CUSTOM_MOTION_SENSOR_Init(CUSTOM_LSM6DSR_0, MOTION_GYRO | MOTION_ACCELERO);
 800234e:	2103      	movs	r1, #3
 8002350:	2000      	movs	r0, #0
 8002352:	f00d fb97 	bl	800fa84 <CUSTOM_MOTION_SENSOR_Init>
  CUSTOM_ENV_SENSOR_Init(CUSTOM_LPS22HH_0,ENV_PRESSURE | ENV_TEMPERATURE);
 8002356:	2103      	movs	r1, #3
 8002358:	2000      	movs	r0, #0
 800235a:	f00d f92d 	bl	800f5b8 <CUSTOM_ENV_SENSOR_Init>

  // Enable All Sensors
  CUSTOM_MOTION_SENSOR_Enable(CUSTOM_LSM6DSR_0, MOTION_GYRO | MOTION_ACCELERO);
 800235e:	2103      	movs	r1, #3
 8002360:	2000      	movs	r0, #0
 8002362:	f00d fc17 	bl	800fb94 <CUSTOM_MOTION_SENSOR_Enable>
  CUSTOM_ENV_SENSOR_Enable(CUSTOM_LPS22HH_0,ENV_PRESSURE | ENV_TEMPERATURE);
 8002366:	2103      	movs	r1, #3
 8002368:	2000      	movs	r0, #0
 800236a:	f00d f9ad 	bl	800f6c8 <CUSTOM_ENV_SENSOR_Enable>

  /* Initialize settings for 6-axis MEMS Accelerometer */
   /* ODR 6.6kHz */
   /* FS 4g */
  CUSTOM_MOTION_SENSOR_SetOutputDataRate(CUSTOM_LSM6DSR_0,MOTION_ACCELERO,6660.0f);
 800236e:	ed9f 0a50 	vldr	s0, [pc, #320]	@ 80024b0 <main+0x470>
 8002372:	2102      	movs	r1, #2
 8002374:	2000      	movs	r0, #0
 8002376:	f00d fc93 	bl	800fca0 <CUSTOM_MOTION_SENSOR_SetOutputDataRate>
  CUSTOM_MOTION_SENSOR_SetFullScale(CUSTOM_LSM6DSR_0,MOTION_ACCELERO,4);
 800237a:	2204      	movs	r2, #4
 800237c:	2102      	movs	r1, #2
 800237e:	2000      	movs	r0, #0
 8002380:	f00d fcd4 	bl	800fd2c <CUSTOM_MOTION_SENSOR_SetFullScale>
   /* ODR/2 low pass filtered sent to composite filter */
   /* Low pass filter enabled @ ODR/400 */
  // LSM6DSL_ACC_GYRO_IN_ODR_DIV_2      = 0x00,
  // LSM6DSL_ACC_GYRO_LPF2_XL_ENABLE      = 0x80,
  // LSM6DSL_ACC_GYRO_HPCF_XL_DIV400      = 0x60
  CUSTOM_MOTION_SENSOR_Write_Register(CUSTOM_LSM6DSR_0, LSM6DSR_CTRL8_XL, 0x80 | 0x60 | 0x00);
 8002384:	22e0      	movs	r2, #224	@ 0xe0
 8002386:	2117      	movs	r1, #23
 8002388:	2000      	movs	r0, #0
 800238a:	f00d fe95 	bl	80100b8 <CUSTOM_MOTION_SENSOR_Write_Register>
  CUSTOM_MOTION_SENSOR_Write_Register(CUSTOM_LSM6DSR_0,0x10, (uint8_t) tmp_6axis_reg_value);
  */

  /* Initialize settings for 6-axis MEMS Gyroscope */
  /* Gyroscope settings: full scale 2000dps, ODR 416Hz */
  CUSTOM_MOTION_SENSOR_Write_Register(CUSTOM_LSM6DSR_0,LSM6DSR_CTRL2_G, 0x6C);
 800238e:	226c      	movs	r2, #108	@ 0x6c
 8002390:	2111      	movs	r1, #17
 8002392:	2000      	movs	r0, #0
 8002394:	f00d fe90 	bl	80100b8 <CUSTOM_MOTION_SENSOR_Write_Register>

  /* LPF1 FTYPE set to 10b */
  uint8_t tmp_LPF1;
  CUSTOM_MOTION_SENSOR_Read_Register(CUSTOM_LSM6DSR_0,LSM6DSR_CTRL6_C, &tmp_LPF1);
 8002398:	1d7b      	adds	r3, r7, #5
 800239a:	461a      	mov	r2, r3
 800239c:	2115      	movs	r1, #21
 800239e:	2000      	movs	r0, #0
 80023a0:	f00d fe62 	bl	8010068 <CUSTOM_MOTION_SENSOR_Read_Register>
  CUSTOM_MOTION_SENSOR_Write_Register(CUSTOM_LSM6DSR_0,LSM6DSR_CTRL6_C, tmp_LPF1 & 0xFA);
 80023a4:	797b      	ldrb	r3, [r7, #5]
 80023a6:	f023 0305 	bic.w	r3, r3, #5
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	461a      	mov	r2, r3
 80023ae:	2115      	movs	r1, #21
 80023b0:	2000      	movs	r0, #0
 80023b2:	f00d fe81 	bl	80100b8 <CUSTOM_MOTION_SENSOR_Write_Register>

  /* Initialize Remote control*/
  init_remote_control();
 80023b6:	f002 f8ab 	bl	8004510 <init_remote_control>

  /* Initialize TIM2 for External Remocon RF receiver PWM Input*/
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 80023ba:	2100      	movs	r1, #0
 80023bc:	483d      	ldr	r0, [pc, #244]	@ (80024b4 <main+0x474>)
 80023be:	f009 ffbd 	bl	800c33c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_2);
 80023c2:	2104      	movs	r1, #4
 80023c4:	483b      	ldr	r0, [pc, #236]	@ (80024b4 <main+0x474>)
 80023c6:	f009 ffb9 	bl	800c33c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_3);
 80023ca:	2108      	movs	r1, #8
 80023cc:	4839      	ldr	r0, [pc, #228]	@ (80024b4 <main+0x474>)
 80023ce:	f009 ffb5 	bl	800c33c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_4);
 80023d2:	210c      	movs	r1, #12
 80023d4:	4837      	ldr	r0, [pc, #220]	@ (80024b4 <main+0x474>)
 80023d6:	f009 ffb1 	bl	800c33c <HAL_TIM_IC_Start_IT>

  /* Initialize TIM4 for Motors PWM Output*/
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 80023da:	2100      	movs	r1, #0
 80023dc:	4836      	ldr	r0, [pc, #216]	@ (80024b8 <main+0x478>)
 80023de:	f009 fea3 	bl	800c128 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 80023e2:	2104      	movs	r1, #4
 80023e4:	4834      	ldr	r0, [pc, #208]	@ (80024b8 <main+0x478>)
 80023e6:	f009 fe9f 	bl	800c128 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 80023ea:	2108      	movs	r1, #8
 80023ec:	4832      	ldr	r0, [pc, #200]	@ (80024b8 <main+0x478>)
 80023ee:	f009 fe9b 	bl	800c128 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 80023f2:	210c      	movs	r1, #12
 80023f4:	4830      	ldr	r0, [pc, #192]	@ (80024b8 <main+0x478>)
 80023f6:	f009 fe97 	bl	800c128 <HAL_TIM_PWM_Start>

  /* Initialize General purpose TIM9 50Hz*/
  HAL_TIM_Base_Start_IT(&htim9);
 80023fa:	4830      	ldr	r0, [pc, #192]	@ (80024bc <main+0x47c>)
 80023fc:	f009 fdd8 	bl	800bfb0 <HAL_TIM_Base_Start_IT>

  /* Initialize PID and set Motor PWM to zero */
  PIDControlInit(&pid);
 8002400:	482f      	ldr	r0, [pc, #188]	@ (80024c0 <main+0x480>)
 8002402:	f7ff f9e3 	bl	80017cc <PIDControlInit>
  set_motor_pwm_zero(&motor_pwm);
 8002406:	482f      	ldr	r0, [pc, #188]	@ (80024c4 <main+0x484>)
 8002408:	f001 ffb6 	bl	8004378 <set_motor_pwm_zero>

  /* Setup a timer with 1ms interval */
  pid_interval = (int16_t)(PID_SAMPLING_TIME*1000.0f);
 800240c:	2301      	movs	r3, #1
 800240e:	80fb      	strh	r3, [r7, #6]
  SetupTimer(&tim, pid_interval);
 8002410:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002414:	4619      	mov	r1, r3
 8002416:	482c      	ldr	r0, [pc, #176]	@ (80024c8 <main+0x488>)
 8002418:	f004 f898 	bl	800654c <SetupTimer>

  /* Start timer */
  StartTimer(&tim);
 800241c:	482a      	ldr	r0, [pc, #168]	@ (80024c8 <main+0x488>)
 800241e:	f004 f8ac 	bl	800657a <StartTimer>
  ch = 0;
 8002422:	4b2a      	ldr	r3, [pc, #168]	@ (80024cc <main+0x48c>)
 8002424:	2200      	movs	r2, #0
 8002426:	701a      	strb	r2, [r3, #0]
  ch_flag = 0;
 8002428:	4b29      	ldr	r3, [pc, #164]	@ (80024d0 <main+0x490>)
 800242a:	2200      	movs	r2, #0
 800242c:	701a      	strb	r2, [r3, #0]


  /* BLE communication */
  PRINTF("BLE communication initialization...\n\n");
 800242e:	4829      	ldr	r0, [pc, #164]	@ (80024d4 <main+0x494>)
 8002430:	f7ff f996 	bl	8001760 <myprintf>
  BlueNRG_Init();
 8002434:	f001 fc26 	bl	8003c84 <BlueNRG_Init>
  /* Initialize the BlueNRG Custom services */
  PRINTF("BLE services initialization...\r\n");
 8002438:	4827      	ldr	r0, [pc, #156]	@ (80024d8 <main+0x498>)
 800243a:	f7ff f991 	bl	8001760 <myprintf>
  Init_BlueNRG_Custom_Services();
 800243e:	f001 fd63 	bl	8003f08 <Init_BlueNRG_Custom_Services>

  CUSTOM_ENV_SENSOR_GetValue(CUSTOM_LPS22HH_0,ENV_PRESSURE,&press_zero_level);
 8002442:	4a26      	ldr	r2, [pc, #152]	@ (80024dc <main+0x49c>)
 8002444:	2102      	movs	r1, #2
 8002446:	2000      	movs	r0, #0
 8002448:	f00d f980 	bl	800f74c <CUSTOM_ENV_SENSOR_GetValue>
  CUSTOM_ENV_SENSOR_GetValue(CUSTOM_LPS22HH_0,ENV_TEMPERATURE,&temperature);
 800244c:	4a24      	ldr	r2, [pc, #144]	@ (80024e0 <main+0x4a0>)
 800244e:	2101      	movs	r1, #1
 8002450:	2000      	movs	r0, #0
 8002452:	f00d f97b 	bl	800f74c <CUSTOM_ENV_SENSOR_GetValue>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (HCI_ProcessEvent) {
 8002456:	4b23      	ldr	r3, [pc, #140]	@ (80024e4 <main+0x4a4>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d004      	beq.n	8002468 <main+0x428>
			HCI_ProcessEvent = 0;
 800245e:	4b21      	ldr	r3, [pc, #132]	@ (80024e4 <main+0x4a4>)
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
			HCI_Process();
 8002464:	f00c fc06 	bl	800ec74 <HCI_Process>
		}

		if (set_connectable) {
 8002468:	4b1f      	ldr	r3, [pc, #124]	@ (80024e8 <main+0x4a8>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d004      	beq.n	800247a <main+0x43a>
			 //Now update the BLE advertize data and make the Board connectable
			setConnectable();
 8002470:	f002 ffc8 	bl	8005404 <setConnectable>
			set_connectable = FALSE;
 8002474:	4b1c      	ldr	r3, [pc, #112]	@ (80024e8 <main+0x4a8>)
 8002476:	2200      	movs	r2, #0
 8002478:	701a      	strb	r2, [r3, #0]
		}

		if (tim9_event_flag == 1) {     // Timer9 event: frequency 800Hz
 800247a:	4b1c      	ldr	r3, [pc, #112]	@ (80024ec <main+0x4ac>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2b01      	cmp	r3, #1
 8002480:	f040 8285 	bne.w	800298e <main+0x94e>
			tim9_event_flag = 0;
 8002484:	4b19      	ldr	r3, [pc, #100]	@ (80024ec <main+0x4ac>)
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]

			count1++;
 800248a:	4b19      	ldr	r3, [pc, #100]	@ (80024f0 <main+0x4b0>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	3301      	adds	r3, #1
 8002490:	e030      	b.n	80024f4 <main+0x4b4>
 8002492:	bf00      	nop
 8002494:	20000580 	.word	0x20000580
 8002498:	200005b0 	.word	0x200005b0
 800249c:	20000670 	.word	0x20000670
 80024a0:	200006a0 	.word	0x200006a0
 80024a4:	200004e4 	.word	0x200004e4
 80024a8:	20000514 	.word	0x20000514
 80024ac:	08011608 	.word	0x08011608
 80024b0:	45d02000 	.word	0x45d02000
 80024b4:	200002f8 	.word	0x200002f8
 80024b8:	20000340 	.word	0x20000340
 80024bc:	20000388 	.word	0x20000388
 80024c0:	20000450 	.word	0x20000450
 80024c4:	200007b8 	.word	0x200007b8
 80024c8:	20000a28 	.word	0x20000a28
 80024cc:	20000434 	.word	0x20000434
 80024d0:	20000435 	.word	0x20000435
 80024d4:	08011634 	.word	0x08011634
 80024d8:	0801165c 	.word	0x0801165c
 80024dc:	200007f0 	.word	0x200007f0
 80024e0:	200007f4 	.word	0x200007f4
 80024e4:	20000414 	.word	0x20000414
 80024e8:	20000024 	.word	0x20000024
 80024ec:	20000438 	.word	0x20000438
 80024f0:	200007c8 	.word	0x200007c8
 80024f4:	4a0e      	ldr	r2, [pc, #56]	@ (8002530 <main+0x4f0>)
 80024f6:	6013      	str	r3, [r2, #0]

			acc_ahrs.AXIS_X = 0;
 80024f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002534 <main+0x4f4>)
 80024fa:	f04f 0200 	mov.w	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
			acc_ahrs.AXIS_Y = 0;
 8002500:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <main+0x4f4>)
 8002502:	f04f 0200 	mov.w	r2, #0
 8002506:	605a      	str	r2, [r3, #4]
			acc_ahrs.AXIS_Z = 0;
 8002508:	4b0a      	ldr	r3, [pc, #40]	@ (8002534 <main+0x4f4>)
 800250a:	f04f 0200 	mov.w	r2, #0
 800250e:	609a      	str	r2, [r3, #8]
			gyro_ahrs.AXIS_X = 0;
 8002510:	4b09      	ldr	r3, [pc, #36]	@ (8002538 <main+0x4f8>)
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
			gyro_ahrs.AXIS_Y = 0;
 8002518:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <main+0x4f8>)
 800251a:	f04f 0200 	mov.w	r2, #0
 800251e:	605a      	str	r2, [r3, #4]
			gyro_ahrs.AXIS_Z = 0;
 8002520:	4b05      	ldr	r3, [pc, #20]	@ (8002538 <main+0x4f8>)
 8002522:	f04f 0200 	mov.w	r2, #0
 8002526:	609a      	str	r2, [r3, #8]

			for (i = 0; i < FIFO_Order; i++) {
 8002528:	2300      	movs	r3, #0
 800252a:	81fb      	strh	r3, [r7, #14]
 800252c:	e07c      	b.n	8002628 <main+0x5e8>
 800252e:	bf00      	nop
 8002530:	200007c8 	.word	0x200007c8
 8002534:	20000658 	.word	0x20000658
 8002538:	20000748 	.word	0x20000748
				acc_ahrs.AXIS_X += acc_ahrs_FIFO[i].AXIS_X;
 800253c:	4bbc      	ldr	r3, [pc, #752]	@ (8002830 <main+0x7f0>)
 800253e:	ed93 7a00 	vldr	s14, [r3]
 8002542:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002546:	49bb      	ldr	r1, [pc, #748]	@ (8002834 <main+0x7f4>)
 8002548:	4613      	mov	r3, r2
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	4413      	add	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	edd3 7a00 	vldr	s15, [r3]
 8002556:	ee77 7a27 	vadd.f32	s15, s14, s15
 800255a:	4bb5      	ldr	r3, [pc, #724]	@ (8002830 <main+0x7f0>)
 800255c:	edc3 7a00 	vstr	s15, [r3]
				acc_ahrs.AXIS_Y += acc_ahrs_FIFO[i].AXIS_Y;
 8002560:	4bb3      	ldr	r3, [pc, #716]	@ (8002830 <main+0x7f0>)
 8002562:	ed93 7a01 	vldr	s14, [r3, #4]
 8002566:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800256a:	49b2      	ldr	r1, [pc, #712]	@ (8002834 <main+0x7f4>)
 800256c:	4613      	mov	r3, r2
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	4413      	add	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	440b      	add	r3, r1
 8002576:	3304      	adds	r3, #4
 8002578:	edd3 7a00 	vldr	s15, [r3]
 800257c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002580:	4bab      	ldr	r3, [pc, #684]	@ (8002830 <main+0x7f0>)
 8002582:	edc3 7a01 	vstr	s15, [r3, #4]
				acc_ahrs.AXIS_Z += acc_ahrs_FIFO[i].AXIS_Z;
 8002586:	4baa      	ldr	r3, [pc, #680]	@ (8002830 <main+0x7f0>)
 8002588:	ed93 7a02 	vldr	s14, [r3, #8]
 800258c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002590:	49a8      	ldr	r1, [pc, #672]	@ (8002834 <main+0x7f4>)
 8002592:	4613      	mov	r3, r2
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	4413      	add	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	440b      	add	r3, r1
 800259c:	3308      	adds	r3, #8
 800259e:	edd3 7a00 	vldr	s15, [r3]
 80025a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025a6:	4ba2      	ldr	r3, [pc, #648]	@ (8002830 <main+0x7f0>)
 80025a8:	edc3 7a02 	vstr	s15, [r3, #8]
				gyro_ahrs.AXIS_X += gyro_ahrs_FIFO[i].AXIS_X;
 80025ac:	4ba2      	ldr	r3, [pc, #648]	@ (8002838 <main+0x7f8>)
 80025ae:	ed93 7a00 	vldr	s14, [r3]
 80025b2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80025b6:	49a1      	ldr	r1, [pc, #644]	@ (800283c <main+0x7fc>)
 80025b8:	4613      	mov	r3, r2
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	4413      	add	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	edd3 7a00 	vldr	s15, [r3]
 80025c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ca:	4b9b      	ldr	r3, [pc, #620]	@ (8002838 <main+0x7f8>)
 80025cc:	edc3 7a00 	vstr	s15, [r3]
				gyro_ahrs.AXIS_Y += gyro_ahrs_FIFO[i].AXIS_Y;
 80025d0:	4b99      	ldr	r3, [pc, #612]	@ (8002838 <main+0x7f8>)
 80025d2:	ed93 7a01 	vldr	s14, [r3, #4]
 80025d6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80025da:	4998      	ldr	r1, [pc, #608]	@ (800283c <main+0x7fc>)
 80025dc:	4613      	mov	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	440b      	add	r3, r1
 80025e6:	3304      	adds	r3, #4
 80025e8:	edd3 7a00 	vldr	s15, [r3]
 80025ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025f0:	4b91      	ldr	r3, [pc, #580]	@ (8002838 <main+0x7f8>)
 80025f2:	edc3 7a01 	vstr	s15, [r3, #4]
				gyro_ahrs.AXIS_Z += gyro_ahrs_FIFO[i].AXIS_Z;
 80025f6:	4b90      	ldr	r3, [pc, #576]	@ (8002838 <main+0x7f8>)
 80025f8:	ed93 7a02 	vldr	s14, [r3, #8]
 80025fc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002600:	498e      	ldr	r1, [pc, #568]	@ (800283c <main+0x7fc>)
 8002602:	4613      	mov	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	4413      	add	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	3308      	adds	r3, #8
 800260e:	edd3 7a00 	vldr	s15, [r3]
 8002612:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002616:	4b88      	ldr	r3, [pc, #544]	@ (8002838 <main+0x7f8>)
 8002618:	edc3 7a02 	vstr	s15, [r3, #8]
			for (i = 0; i < FIFO_Order; i++) {
 800261c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002620:	b29b      	uxth	r3, r3
 8002622:	3301      	adds	r3, #1
 8002624:	b29b      	uxth	r3, r3
 8002626:	81fb      	strh	r3, [r7, #14]
 8002628:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800262c:	2b04      	cmp	r3, #4
 800262e:	dd85      	ble.n	800253c <main+0x4fc>
			}

			acc_ahrs.AXIS_X *= FIFO_Order_Recip;
 8002630:	4b7f      	ldr	r3, [pc, #508]	@ (8002830 <main+0x7f0>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4618      	mov	r0, r3
 8002636:	f7fd ff87 	bl	8000548 <__aeabi_f2d>
 800263a:	a37b      	add	r3, pc, #492	@ (adr r3, 8002828 <main+0x7e8>)
 800263c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002640:	f7fd ffda 	bl	80005f8 <__aeabi_dmul>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	4610      	mov	r0, r2
 800264a:	4619      	mov	r1, r3
 800264c:	f7fe fa84 	bl	8000b58 <__aeabi_d2f>
 8002650:	4603      	mov	r3, r0
 8002652:	4a77      	ldr	r2, [pc, #476]	@ (8002830 <main+0x7f0>)
 8002654:	6013      	str	r3, [r2, #0]
			acc_ahrs.AXIS_Y *= FIFO_Order_Recip;
 8002656:	4b76      	ldr	r3, [pc, #472]	@ (8002830 <main+0x7f0>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	4618      	mov	r0, r3
 800265c:	f7fd ff74 	bl	8000548 <__aeabi_f2d>
 8002660:	a371      	add	r3, pc, #452	@ (adr r3, 8002828 <main+0x7e8>)
 8002662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002666:	f7fd ffc7 	bl	80005f8 <__aeabi_dmul>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	4610      	mov	r0, r2
 8002670:	4619      	mov	r1, r3
 8002672:	f7fe fa71 	bl	8000b58 <__aeabi_d2f>
 8002676:	4603      	mov	r3, r0
 8002678:	4a6d      	ldr	r2, [pc, #436]	@ (8002830 <main+0x7f0>)
 800267a:	6053      	str	r3, [r2, #4]
			acc_ahrs.AXIS_Z *= FIFO_Order_Recip;
 800267c:	4b6c      	ldr	r3, [pc, #432]	@ (8002830 <main+0x7f0>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	4618      	mov	r0, r3
 8002682:	f7fd ff61 	bl	8000548 <__aeabi_f2d>
 8002686:	a368      	add	r3, pc, #416	@ (adr r3, 8002828 <main+0x7e8>)
 8002688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268c:	f7fd ffb4 	bl	80005f8 <__aeabi_dmul>
 8002690:	4602      	mov	r2, r0
 8002692:	460b      	mov	r3, r1
 8002694:	4610      	mov	r0, r2
 8002696:	4619      	mov	r1, r3
 8002698:	f7fe fa5e 	bl	8000b58 <__aeabi_d2f>
 800269c:	4603      	mov	r3, r0
 800269e:	4a64      	ldr	r2, [pc, #400]	@ (8002830 <main+0x7f0>)
 80026a0:	6093      	str	r3, [r2, #8]
			gyro_ahrs.AXIS_X *= FIFO_Order_Recip;
 80026a2:	4b65      	ldr	r3, [pc, #404]	@ (8002838 <main+0x7f8>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7fd ff4e 	bl	8000548 <__aeabi_f2d>
 80026ac:	a35e      	add	r3, pc, #376	@ (adr r3, 8002828 <main+0x7e8>)
 80026ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b2:	f7fd ffa1 	bl	80005f8 <__aeabi_dmul>
 80026b6:	4602      	mov	r2, r0
 80026b8:	460b      	mov	r3, r1
 80026ba:	4610      	mov	r0, r2
 80026bc:	4619      	mov	r1, r3
 80026be:	f7fe fa4b 	bl	8000b58 <__aeabi_d2f>
 80026c2:	4603      	mov	r3, r0
 80026c4:	4a5c      	ldr	r2, [pc, #368]	@ (8002838 <main+0x7f8>)
 80026c6:	6013      	str	r3, [r2, #0]
			gyro_ahrs.AXIS_Y *= FIFO_Order_Recip;
 80026c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002838 <main+0x7f8>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fd ff3b 	bl	8000548 <__aeabi_f2d>
 80026d2:	a355      	add	r3, pc, #340	@ (adr r3, 8002828 <main+0x7e8>)
 80026d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d8:	f7fd ff8e 	bl	80005f8 <__aeabi_dmul>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4610      	mov	r0, r2
 80026e2:	4619      	mov	r1, r3
 80026e4:	f7fe fa38 	bl	8000b58 <__aeabi_d2f>
 80026e8:	4603      	mov	r3, r0
 80026ea:	4a53      	ldr	r2, [pc, #332]	@ (8002838 <main+0x7f8>)
 80026ec:	6053      	str	r3, [r2, #4]
			gyro_ahrs.AXIS_Z *= FIFO_Order_Recip;
 80026ee:	4b52      	ldr	r3, [pc, #328]	@ (8002838 <main+0x7f8>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fd ff28 	bl	8000548 <__aeabi_f2d>
 80026f8:	a34b      	add	r3, pc, #300	@ (adr r3, 8002828 <main+0x7e8>)
 80026fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fe:	f7fd ff7b 	bl	80005f8 <__aeabi_dmul>
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4610      	mov	r0, r2
 8002708:	4619      	mov	r1, r3
 800270a:	f7fe fa25 	bl	8000b58 <__aeabi_d2f>
 800270e:	4603      	mov	r3, r0
 8002710:	4a49      	ldr	r2, [pc, #292]	@ (8002838 <main+0x7f8>)
 8002712:	6093      	str	r3, [r2, #8]

			acc_fil_int.AXIS_X = (int32_t) acc_ahrs.AXIS_X;
 8002714:	4b46      	ldr	r3, [pc, #280]	@ (8002830 <main+0x7f0>)
 8002716:	edd3 7a00 	vldr	s15, [r3]
 800271a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800271e:	ee17 2a90 	vmov	r2, s15
 8002722:	4b47      	ldr	r3, [pc, #284]	@ (8002840 <main+0x800>)
 8002724:	601a      	str	r2, [r3, #0]
			acc_fil_int.AXIS_Y = (int32_t) acc_ahrs.AXIS_Y;
 8002726:	4b42      	ldr	r3, [pc, #264]	@ (8002830 <main+0x7f0>)
 8002728:	edd3 7a01 	vldr	s15, [r3, #4]
 800272c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002730:	ee17 2a90 	vmov	r2, s15
 8002734:	4b42      	ldr	r3, [pc, #264]	@ (8002840 <main+0x800>)
 8002736:	605a      	str	r2, [r3, #4]
			acc_fil_int.AXIS_Z = (int32_t) acc_ahrs.AXIS_Z;
 8002738:	4b3d      	ldr	r3, [pc, #244]	@ (8002830 <main+0x7f0>)
 800273a:	edd3 7a02 	vldr	s15, [r3, #8]
 800273e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002742:	ee17 2a90 	vmov	r2, s15
 8002746:	4b3e      	ldr	r3, [pc, #248]	@ (8002840 <main+0x800>)
 8002748:	609a      	str	r2, [r3, #8]
			gyro_fil_int.AXIS_X = (int32_t) gyro_ahrs.AXIS_X;
 800274a:	4b3b      	ldr	r3, [pc, #236]	@ (8002838 <main+0x7f8>)
 800274c:	edd3 7a00 	vldr	s15, [r3]
 8002750:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002754:	ee17 2a90 	vmov	r2, s15
 8002758:	4b3a      	ldr	r3, [pc, #232]	@ (8002844 <main+0x804>)
 800275a:	601a      	str	r2, [r3, #0]
			gyro_fil_int.AXIS_Y = (int32_t) gyro_ahrs.AXIS_Y;
 800275c:	4b36      	ldr	r3, [pc, #216]	@ (8002838 <main+0x7f8>)
 800275e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002762:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002766:	ee17 2a90 	vmov	r2, s15
 800276a:	4b36      	ldr	r3, [pc, #216]	@ (8002844 <main+0x804>)
 800276c:	605a      	str	r2, [r3, #4]
			gyro_fil_int.AXIS_Z = (int32_t) gyro_ahrs.AXIS_Z;
 800276e:	4b32      	ldr	r3, [pc, #200]	@ (8002838 <main+0x7f8>)
 8002770:	edd3 7a02 	vldr	s15, [r3, #8]
 8002774:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002778:	ee17 2a90 	vmov	r2, s15
 800277c:	4b31      	ldr	r3, [pc, #196]	@ (8002844 <main+0x804>)
 800277e:	609a      	str	r2, [r3, #8]

			//PRINTF("%f %f %f %f\n", acc_ahrs.AXIS_X, acc_ahrs.AXIS_Y, gyro_ahrs.AXIS_X, gyro_ahrs.AXIS_Y);

			// AHRS update, quaternion & true gyro data are stored in ahrs
			ahrs_fusion_ag(&acc_ahrs, &gyro_ahrs, &ahrs);
 8002780:	4a31      	ldr	r2, [pc, #196]	@ (8002848 <main+0x808>)
 8002782:	492d      	ldr	r1, [pc, #180]	@ (8002838 <main+0x7f8>)
 8002784:	482a      	ldr	r0, [pc, #168]	@ (8002830 <main+0x7f0>)
 8002786:	f7fe fbcd 	bl	8000f24 <ahrs_fusion_ag>

			// Calculate euler angle drone
			QuaternionToEuler(&ahrs.q, &euler_ahrs);
 800278a:	4930      	ldr	r1, [pc, #192]	@ (800284c <main+0x80c>)
 800278c:	482e      	ldr	r0, [pc, #184]	@ (8002848 <main+0x808>)
 800278e:	f001 fe0d 	bl	80043ac <QuaternionToEuler>

			//          gRUD = (joydata[3]-128)*(-13);
			//          gTHR = joydata[4]*13;
			//          gAIL = (joydata[5]-128)*(-13);
			//          gELE = (joydata[6]-128)*13;
			gRUD = (joydata[2] - 128) * (-13);
 8002792:	4b2f      	ldr	r3, [pc, #188]	@ (8002850 <main+0x810>)
 8002794:	789b      	ldrb	r3, [r3, #2]
 8002796:	3b80      	subs	r3, #128	@ 0x80
 8002798:	b29b      	uxth	r3, r3
 800279a:	461a      	mov	r2, r3
 800279c:	0312      	lsls	r2, r2, #12
 800279e:	1ad2      	subs	r2, r2, r3
 80027a0:	00d2      	lsls	r2, r2, #3
 80027a2:	441a      	add	r2, r3
 80027a4:	0052      	lsls	r2, r2, #1
 80027a6:	4413      	add	r3, r2
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	b21a      	sxth	r2, r3
 80027ac:	4b29      	ldr	r3, [pc, #164]	@ (8002854 <main+0x814>)
 80027ae:	801a      	strh	r2, [r3, #0]
			gTHR = joydata[3] * 13;
 80027b0:	4b27      	ldr	r3, [pc, #156]	@ (8002850 <main+0x810>)
 80027b2:	78db      	ldrb	r3, [r3, #3]
 80027b4:	461a      	mov	r2, r3
 80027b6:	0052      	lsls	r2, r2, #1
 80027b8:	441a      	add	r2, r3
 80027ba:	0092      	lsls	r2, r2, #2
 80027bc:	4413      	add	r3, r2
 80027be:	b29b      	uxth	r3, r3
 80027c0:	b21a      	sxth	r2, r3
 80027c2:	4b25      	ldr	r3, [pc, #148]	@ (8002858 <main+0x818>)
 80027c4:	801a      	strh	r2, [r3, #0]
			gAIL = (joydata[4] - 128) * (-13);
 80027c6:	4b22      	ldr	r3, [pc, #136]	@ (8002850 <main+0x810>)
 80027c8:	791b      	ldrb	r3, [r3, #4]
 80027ca:	3b80      	subs	r3, #128	@ 0x80
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	461a      	mov	r2, r3
 80027d0:	0312      	lsls	r2, r2, #12
 80027d2:	1ad2      	subs	r2, r2, r3
 80027d4:	00d2      	lsls	r2, r2, #3
 80027d6:	441a      	add	r2, r3
 80027d8:	0052      	lsls	r2, r2, #1
 80027da:	4413      	add	r3, r2
 80027dc:	b29b      	uxth	r3, r3
 80027de:	b21a      	sxth	r2, r3
 80027e0:	4b1e      	ldr	r3, [pc, #120]	@ (800285c <main+0x81c>)
 80027e2:	801a      	strh	r2, [r3, #0]
			gELE = (joydata[5] - 128) * 13;
 80027e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002850 <main+0x810>)
 80027e6:	795b      	ldrb	r3, [r3, #5]
 80027e8:	3b80      	subs	r3, #128	@ 0x80
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	461a      	mov	r2, r3
 80027ee:	0052      	lsls	r2, r2, #1
 80027f0:	441a      	add	r2, r3
 80027f2:	0092      	lsls	r2, r2, #2
 80027f4:	4413      	add	r3, r2
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	b21a      	sxth	r2, r3
 80027fa:	4b19      	ldr	r3, [pc, #100]	@ (8002860 <main+0x820>)
 80027fc:	801a      	strh	r2, [r3, #0]
			/* joydata[6]: seek bar data*/
			/* joydata[7]: additional button data
			 first bit: Takeoff (0 = Land,  1 = Takeoff)
			 second bit: Calibration When it changes status is active
			 third bit: Arming (0 = Disarmed,  1 = Armed) */
			gJoystick_status = joydata[7];
 80027fe:	4b14      	ldr	r3, [pc, #80]	@ (8002850 <main+0x810>)
 8002800:	79db      	ldrb	r3, [r3, #7]
 8002802:	b21a      	sxth	r2, r3
 8002804:	4b17      	ldr	r3, [pc, #92]	@ (8002864 <main+0x824>)
 8002806:	801a      	strh	r2, [r3, #0]
			if ((gJoystick_status & 0x04) == 0x04) {
 8002808:	4b16      	ldr	r3, [pc, #88]	@ (8002864 <main+0x824>)
 800280a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800280e:	b29b      	uxth	r3, r3
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	d02e      	beq.n	8002876 <main+0x836>
				rc_enable_motor = 1;
 8002818:	4b13      	ldr	r3, [pc, #76]	@ (8002868 <main+0x828>)
 800281a:	2201      	movs	r2, #1
 800281c:	601a      	str	r2, [r3, #0]
				fly_ready = 1;
 800281e:	4b13      	ldr	r3, [pc, #76]	@ (800286c <main+0x82c>)
 8002820:	2201      	movs	r2, #1
 8002822:	601a      	str	r2, [r3, #0]
				BSP_LED_On(LED2);
 8002824:	2001      	movs	r0, #1
 8002826:	e023      	b.n	8002870 <main+0x830>
 8002828:	9999999a 	.word	0x9999999a
 800282c:	3fc99999 	.word	0x3fc99999
 8002830:	20000658 	.word	0x20000658
 8002834:	200005e0 	.word	0x200005e0
 8002838:	20000748 	.word	0x20000748
 800283c:	200006d0 	.word	0x200006d0
 8002840:	2000055c 	.word	0x2000055c
 8002844:	20000568 	.word	0x20000568
 8002848:	200007d0 	.word	0x200007d0
 800284c:	200004cc 	.word	0x200004cc
 8002850:	20000418 	.word	0x20000418
 8002854:	20000956 	.word	0x20000956
 8002858:	20000954 	.word	0x20000954
 800285c:	20000950 	.word	0x20000950
 8002860:	20000952 	.word	0x20000952
 8002864:	20000420 	.word	0x20000420
 8002868:	20000428 	.word	0x20000428
 800286c:	20000430 	.word	0x20000430
 8002870:	f001 f9ba 	bl	8003be8 <BSP_LED_On>
 8002874:	e005      	b.n	8002882 <main+0x842>
			} else {
				rc_enable_motor = 0;
 8002876:	4b69      	ldr	r3, [pc, #420]	@ (8002a1c <main+0x9dc>)
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
				fly_ready = 0;
 800287c:	4b68      	ldr	r3, [pc, #416]	@ (8002a20 <main+0x9e0>)
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
			}

			if (connected) {
 8002882:	4b68      	ldr	r3, [pc, #416]	@ (8002a24 <main+0x9e4>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d009      	beq.n	800289e <main+0x85e>
				rc_connection_flag = 1; /* BLE Remocon connected flag for enabling motor output */
 800288a:	4b67      	ldr	r3, [pc, #412]	@ (8002a28 <main+0x9e8>)
 800288c:	2201      	movs	r2, #1
 800288e:	701a      	strb	r2, [r3, #0]
				SendMotionData();
 8002890:	f001 fb78 	bl	8003f84 <SendMotionData>
				SendBattEnvData();
 8002894:	f001 fb9c 	bl	8003fd0 <SendBattEnvData>
				SendArmingData();
 8002898:	f001 fcb0 	bl	80041fc <SendArmingData>
 800289c:	e011      	b.n	80028c2 <main+0x882>
			} else {
				rc_connection_flag = 0;
 800289e:	4b62      	ldr	r3, [pc, #392]	@ (8002a28 <main+0x9e8>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	701a      	strb	r2, [r3, #0]
				gTHR = 0;
 80028a4:	4b61      	ldr	r3, [pc, #388]	@ (8002a2c <main+0x9ec>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	801a      	strh	r2, [r3, #0]
				rc_enable_motor = 0;
 80028aa:	4b5c      	ldr	r3, [pc, #368]	@ (8002a1c <main+0x9dc>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
				fly_ready = 0;
 80028b0:	4b5b      	ldr	r3, [pc, #364]	@ (8002a20 <main+0x9e0>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
				BSP_LED_Off(LED1);
 80028b6:	2000      	movs	r0, #0
 80028b8:	f001 f9b0 	bl	8003c1c <BSP_LED_Off>
				BSP_LED_Off(LED2);
 80028bc:	2001      	movs	r0, #1
 80028be:	f001 f9ad 	bl	8003c1c <BSP_LED_Off>
			}

			if (joydata[7] & 0x02) {
 80028c2:	4b5b      	ldr	r3, [pc, #364]	@ (8002a30 <main+0x9f0>)
 80028c4:	79db      	ldrb	r3, [r3, #7]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d005      	beq.n	80028da <main+0x89a>
				rc_cal_flag = 1;
 80028ce:	4b59      	ldr	r3, [pc, #356]	@ (8002a34 <main+0x9f4>)
 80028d0:	2201      	movs	r2, #1
 80028d2:	601a      	str	r2, [r3, #0]
				BSP_LED_On(LED1);
 80028d4:	2000      	movs	r0, #0
 80028d6:	f001 f987 	bl	8003be8 <BSP_LED_On>
	              BSP_LED_On(LED2);
	            }
#endif

			// Get target euler angle from remote control
			GetTargetEulerAngle(&euler_rc, &euler_ahrs);
 80028da:	4957      	ldr	r1, [pc, #348]	@ (8002a38 <main+0x9f8>)
 80028dc:	4857      	ldr	r0, [pc, #348]	@ (8002a3c <main+0x9fc>)
 80028de:	f001 fee1 	bl	80046a4 <GetTargetEulerAngle>

			if (gTHR < MIN_THR) {
 80028e2:	4b52      	ldr	r3, [pc, #328]	@ (8002a2c <main+0x9ec>)
 80028e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028e8:	2bc7      	cmp	r3, #199	@ 0xc7
 80028ea:	dc07      	bgt.n	80028fc <main+0x8bc>
				euler_ahrs_offset.thx = 0;
 80028ec:	4b54      	ldr	r3, [pc, #336]	@ (8002a40 <main+0xa00>)
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
				euler_ahrs_offset.thy = 0;
 80028f4:	4b52      	ldr	r3, [pc, #328]	@ (8002a40 <main+0xa00>)
 80028f6:	f04f 0200 	mov.w	r2, #0
 80028fa:	605a      	str	r2, [r3, #4]
			}

			Fly_origin.X_Degree = (int16_t) (euler_ahrs.thx * 5730);
 80028fc:	4b4e      	ldr	r3, [pc, #312]	@ (8002a38 <main+0x9f8>)
 80028fe:	edd3 7a00 	vldr	s15, [r3]
 8002902:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002a44 <main+0xa04>
 8002906:	ee67 7a87 	vmul.f32	s15, s15, s14
 800290a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800290e:	ee17 3a90 	vmov	r3, s15
 8002912:	b21a      	sxth	r2, r3
 8002914:	4b4c      	ldr	r3, [pc, #304]	@ (8002a48 <main+0xa08>)
 8002916:	801a      	strh	r2, [r3, #0]
			Fly_origin.Y_Degree = (int16_t) (euler_ahrs.thy * 5730);
 8002918:	4b47      	ldr	r3, [pc, #284]	@ (8002a38 <main+0x9f8>)
 800291a:	edd3 7a01 	vldr	s15, [r3, #4]
 800291e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002a44 <main+0xa04>
 8002922:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002926:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800292a:	ee17 3a90 	vmov	r3, s15
 800292e:	b21a      	sxth	r2, r3
 8002930:	4b45      	ldr	r3, [pc, #276]	@ (8002a48 <main+0xa08>)
 8002932:	805a      	strh	r2, [r3, #2]
			Fly_origin.Z_Degree = (int16_t) (euler_ahrs.thz * 5730);
 8002934:	4b40      	ldr	r3, [pc, #256]	@ (8002a38 <main+0x9f8>)
 8002936:	edd3 7a02 	vldr	s15, [r3, #8]
 800293a:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8002a44 <main+0xa04>
 800293e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002942:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002946:	ee17 3a90 	vmov	r3, s15
 800294a:	b21a      	sxth	r2, r3
 800294c:	4b3e      	ldr	r3, [pc, #248]	@ (8002a48 <main+0xa08>)
 800294e:	809a      	strh	r2, [r3, #4]

			if (gTHR < MIN_THR) {
 8002950:	4b36      	ldr	r3, [pc, #216]	@ (8002a2c <main+0x9ec>)
 8002952:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002956:	2bc7      	cmp	r3, #199	@ 0xc7
 8002958:	dc07      	bgt.n	800296a <main+0x92a>
				euler_rc.thz = 0;
 800295a:	4b38      	ldr	r3, [pc, #224]	@ (8002a3c <main+0x9fc>)
 800295c:	f04f 0200 	mov.w	r2, #0
 8002960:	609a      	str	r2, [r3, #8]
				euler_ahrs.thz = 0;
 8002962:	4b35      	ldr	r3, [pc, #212]	@ (8002a38 <main+0x9f8>)
 8002964:	f04f 0200 	mov.w	r2, #0
 8002968:	609a      	str	r2, [r3, #8]
			}

			euler_rc_fil.thx = euler_rc.thx;
 800296a:	4b34      	ldr	r3, [pc, #208]	@ (8002a3c <main+0x9fc>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a37      	ldr	r2, [pc, #220]	@ (8002a4c <main+0xa0c>)
 8002970:	6013      	str	r3, [r2, #0]
			euler_rc_fil.thy = euler_rc.thy;
 8002972:	4b32      	ldr	r3, [pc, #200]	@ (8002a3c <main+0x9fc>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	4a35      	ldr	r2, [pc, #212]	@ (8002a4c <main+0xa0c>)
 8002978:	6053      	str	r3, [r2, #4]
			euler_rc_fil.thz = euler_rc.thz;
 800297a:	4b30      	ldr	r3, [pc, #192]	@ (8002a3c <main+0x9fc>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	4a33      	ldr	r2, [pc, #204]	@ (8002a4c <main+0xa0c>)
 8002980:	6093      	str	r3, [r2, #8]

			FlightControlPID_OuterLoop(&euler_rc_fil, &euler_ahrs, &ahrs, &pid);
 8002982:	4b33      	ldr	r3, [pc, #204]	@ (8002a50 <main+0xa10>)
 8002984:	4a33      	ldr	r2, [pc, #204]	@ (8002a54 <main+0xa14>)
 8002986:	492c      	ldr	r1, [pc, #176]	@ (8002a38 <main+0x9f8>)
 8002988:	4830      	ldr	r0, [pc, #192]	@ (8002a4c <main+0xa0c>)
 800298a:	f7fe ff97 	bl	80018bc <FlightControlPID_OuterLoop>
			/* Magnetometer data on UART for debug*/
			//PRINTF("Magnetometer X = %d\tY = %d\tZ = %d\n\n", mag.AXIS_X, mag.AXIS_Y, mag.AXIS_Z);

		}

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_SET) {
 800298e:	2102      	movs	r1, #2
 8002990:	4831      	ldr	r0, [pc, #196]	@ (8002a58 <main+0xa18>)
 8002992:	f007 fd83 	bl	800a49c <HAL_GPIO_ReadPin>
 8002996:	4603      	mov	r3, r0
 8002998:	2b01      	cmp	r3, #1
 800299a:	d102      	bne.n	80029a2 <main+0x962>
			ch_flag = 1;
 800299c:	4b2f      	ldr	r3, [pc, #188]	@ (8002a5c <main+0xa1c>)
 800299e:	2201      	movs	r2, #1
 80029a0:	701a      	strb	r2, [r3, #0]
		}

		if (isTimerEventExist(&tim))    // Check if a timer event is present
 80029a2:	482f      	ldr	r0, [pc, #188]	@ (8002a60 <main+0xa20>)
 80029a4:	f003 fe09 	bl	80065ba <isTimerEventExist>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f43f ad53 	beq.w	8002456 <main+0x416>
				{

			ClearTimer(&tim);           // Clear current event;
 80029b0:	482b      	ldr	r0, [pc, #172]	@ (8002a60 <main+0xa20>)
 80029b2:	f003 fdf5 	bl	80065a0 <ClearTimer>

			count2++;
 80029b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002a64 <main+0xa24>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	3301      	adds	r3, #1
 80029bc:	4a29      	ldr	r2, [pc, #164]	@ (8002a64 <main+0xa24>)
 80029be:	6013      	str	r3, [r2, #0]

			mytimcnt++;
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	3301      	adds	r3, #1
 80029c4:	60bb      	str	r3, [r7, #8]
			if (rc_connection_flag && rc_enable_motor) {
 80029c6:	4b18      	ldr	r3, [pc, #96]	@ (8002a28 <main+0x9e8>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d014      	beq.n	80029f8 <main+0x9b8>
 80029ce:	4b13      	ldr	r3, [pc, #76]	@ (8002a1c <main+0x9dc>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d010      	beq.n	80029f8 <main+0x9b8>
				if (mytimcnt % 50 == 0)
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	4b23      	ldr	r3, [pc, #140]	@ (8002a68 <main+0xa28>)
 80029da:	fb83 1302 	smull	r1, r3, r3, r2
 80029de:	1119      	asrs	r1, r3, #4
 80029e0:	17d3      	asrs	r3, r2, #31
 80029e2:	1acb      	subs	r3, r1, r3
 80029e4:	2132      	movs	r1, #50	@ 0x32
 80029e6:	fb01 f303 	mul.w	r3, r1, r3
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d114      	bne.n	8002a1a <main+0x9da>
					BSP_LED_On(LED2);
 80029f0:	2001      	movs	r0, #1
 80029f2:	f001 f8f9 	bl	8003be8 <BSP_LED_On>
				if (mytimcnt % 50 == 0)
 80029f6:	e010      	b.n	8002a1a <main+0x9da>
			} else {
				if (mytimcnt % 50 == 0)
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002a68 <main+0xa28>)
 80029fc:	fb83 1302 	smull	r1, r3, r3, r2
 8002a00:	1119      	asrs	r1, r3, #4
 8002a02:	17d3      	asrs	r3, r2, #31
 8002a04:	1acb      	subs	r3, r1, r3
 8002a06:	2132      	movs	r1, #50	@ 0x32
 8002a08:	fb01 f303 	mul.w	r3, r1, r3
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f47f ad21 	bne.w	8002456 <main+0x416>
					BSP_LED_Toggle(LED2);
 8002a14:	2001      	movs	r0, #1
 8002a16:	f001 f91b 	bl	8003c50 <BSP_LED_Toggle>
		if (HCI_ProcessEvent) {
 8002a1a:	e51c      	b.n	8002456 <main+0x416>
 8002a1c:	20000428 	.word	0x20000428
 8002a20:	20000430 	.word	0x20000430
 8002a24:	200009a8 	.word	0x200009a8
 8002a28:	20000918 	.word	0x20000918
 8002a2c:	20000954 	.word	0x20000954
 8002a30:	20000418 	.word	0x20000418
 8002a34:	20000424 	.word	0x20000424
 8002a38:	200004cc 	.word	0x200004cc
 8002a3c:	200004c0 	.word	0x200004c0
 8002a40:	20000790 	.word	0x20000790
 8002a44:	45b31000 	.word	0x45b31000
 8002a48:	200007a4 	.word	0x200007a4
 8002a4c:	200004d8 	.word	0x200004d8
 8002a50:	20000450 	.word	0x20000450
 8002a54:	200007d0 	.word	0x200007d0
 8002a58:	40020000 	.word	0x40020000
 8002a5c:	20000435 	.word	0x20000435
 8002a60:	20000a28 	.word	0x20000a28
 8002a64:	200007cc 	.word	0x200007cc
 8002a68:	51eb851f 	.word	0x51eb851f

08002a6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b094      	sub	sp, #80	@ 0x50
 8002a70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a72:	f107 0320 	add.w	r3, r7, #32
 8002a76:	2230      	movs	r2, #48	@ 0x30
 8002a78:	2100      	movs	r1, #0
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f00d fba4 	bl	80101c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a80:	f107 030c 	add.w	r3, r7, #12
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	605a      	str	r2, [r3, #4]
 8002a8a:	609a      	str	r2, [r3, #8]
 8002a8c:	60da      	str	r2, [r3, #12]
 8002a8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a90:	2300      	movs	r3, #0
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	4b29      	ldr	r3, [pc, #164]	@ (8002b3c <SystemClock_Config+0xd0>)
 8002a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a98:	4a28      	ldr	r2, [pc, #160]	@ (8002b3c <SystemClock_Config+0xd0>)
 8002a9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aa0:	4b26      	ldr	r3, [pc, #152]	@ (8002b3c <SystemClock_Config+0xd0>)
 8002aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002aac:	2300      	movs	r3, #0
 8002aae:	607b      	str	r3, [r7, #4]
 8002ab0:	4b23      	ldr	r3, [pc, #140]	@ (8002b40 <SystemClock_Config+0xd4>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002ab8:	4a21      	ldr	r2, [pc, #132]	@ (8002b40 <SystemClock_Config+0xd4>)
 8002aba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b40 <SystemClock_Config+0xd4>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002ac8:	607b      	str	r3, [r7, #4]
 8002aca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002acc:	2301      	movs	r3, #1
 8002ace:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ad0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ada:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002ae0:	2310      	movs	r3, #16
 8002ae2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002ae4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002ae8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002aea:	2304      	movs	r3, #4
 8002aec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002aee:	2307      	movs	r3, #7
 8002af0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002af2:	f107 0320 	add.w	r3, r7, #32
 8002af6:	4618      	mov	r0, r3
 8002af8:	f007 fe78 	bl	800a7ec <HAL_RCC_OscConfig>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002b02:	f001 fb87 	bl	8004214 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b06:	230f      	movs	r3, #15
 8002b08:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b16:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b1c:	f107 030c 	add.w	r3, r7, #12
 8002b20:	2102      	movs	r1, #2
 8002b22:	4618      	mov	r0, r3
 8002b24:	f008 f8da 	bl	800acdc <HAL_RCC_ClockConfig>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002b2e:	f001 fb71 	bl	8004214 <Error_Handler>
  }
}
 8002b32:	bf00      	nop
 8002b34:	3750      	adds	r7, #80	@ 0x50
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	40007000 	.word	0x40007000

08002b44 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002b4a:	463b      	mov	r3, r7
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	605a      	str	r2, [r3, #4]
 8002b52:	609a      	str	r2, [r3, #8]
 8002b54:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002b56:	4b21      	ldr	r3, [pc, #132]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b58:	4a21      	ldr	r2, [pc, #132]	@ (8002be0 <MX_ADC1_Init+0x9c>)
 8002b5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b5e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b62:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002b64:	4b1d      	ldr	r3, [pc, #116]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002b70:	4b1a      	ldr	r3, [pc, #104]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b76:	4b19      	ldr	r3, [pc, #100]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b7e:	4b17      	ldr	r3, [pc, #92]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b84:	4b15      	ldr	r3, [pc, #84]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b86:	4a17      	ldr	r2, [pc, #92]	@ (8002be4 <MX_ADC1_Init+0xa0>)
 8002b88:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b8a:	4b14      	ldr	r3, [pc, #80]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002b90:	4b12      	ldr	r3, [pc, #72]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b92:	2201      	movs	r2, #1
 8002b94:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b96:	4b11      	ldr	r3, [pc, #68]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ba4:	480d      	ldr	r0, [pc, #52]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002ba6:	f006 fc59 	bl	800945c <HAL_ADC_Init>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d001      	beq.n	8002bb4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002bb0:	f001 fb30 	bl	8004214 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002bb4:	2309      	movs	r3, #9
 8002bb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002bc0:	463b      	mov	r3, r7
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	4805      	ldr	r0, [pc, #20]	@ (8002bdc <MX_ADC1_Init+0x98>)
 8002bc6:	f006 fe0d 	bl	80097e4 <HAL_ADC_ConfigChannel>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002bd0:	f001 fb20 	bl	8004214 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002bd4:	bf00      	nop
 8002bd6:	3710      	adds	r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	200001ac 	.word	0x200001ac
 8002be0:	40012000 	.word	0x40012000
 8002be4:	0f000001 	.word	0x0f000001

08002be8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002bec:	4b12      	ldr	r3, [pc, #72]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002bee:	4a13      	ldr	r2, [pc, #76]	@ (8002c3c <MX_I2C2_Init+0x54>)
 8002bf0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002bf2:	4b11      	ldr	r3, [pc, #68]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002bf4:	4a12      	ldr	r2, [pc, #72]	@ (8002c40 <MX_I2C2_Init+0x58>)
 8002bf6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c04:	4b0c      	ldr	r3, [pc, #48]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002c06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c0a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002c12:	4b09      	ldr	r3, [pc, #36]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c18:	4b07      	ldr	r3, [pc, #28]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c1e:	4b06      	ldr	r3, [pc, #24]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002c24:	4804      	ldr	r0, [pc, #16]	@ (8002c38 <MX_I2C2_Init+0x50>)
 8002c26:	f007 fc9d 	bl	800a564 <HAL_I2C_Init>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002c30:	f001 faf0 	bl	8004214 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002c34:	bf00      	nop
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	200001f4 	.word	0x200001f4
 8002c3c:	40005800 	.word	0x40005800
 8002c40:	000186a0 	.word	0x000186a0

08002c44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c48:	4b17      	ldr	r3, [pc, #92]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c4a:	4a18      	ldr	r2, [pc, #96]	@ (8002cac <MX_SPI1_Init+0x68>)
 8002c4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c4e:	4b16      	ldr	r3, [pc, #88]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c56:	4b14      	ldr	r3, [pc, #80]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c5c:	4b12      	ldr	r3, [pc, #72]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c62:	4b11      	ldr	r3, [pc, #68]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c68:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c74:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002c76:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c78:	2218      	movs	r2, #24
 8002c7a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c82:	4b09      	ldr	r3, [pc, #36]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c88:	4b07      	ldr	r3, [pc, #28]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002c8e:	4b06      	ldr	r3, [pc, #24]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c90:	220a      	movs	r2, #10
 8002c92:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c94:	4804      	ldr	r0, [pc, #16]	@ (8002ca8 <MX_SPI1_Init+0x64>)
 8002c96:	f008 fa3f 	bl	800b118 <HAL_SPI_Init>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002ca0:	f001 fab8 	bl	8004214 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ca4:	bf00      	nop
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	20000248 	.word	0x20000248
 8002cac:	40013000 	.word	0x40013000

08002cb0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b08a      	sub	sp, #40	@ 0x28
 8002cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cb6:	f107 0318 	add.w	r3, r7, #24
 8002cba:	2200      	movs	r2, #0
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	605a      	str	r2, [r3, #4]
 8002cc0:	609a      	str	r2, [r3, #8]
 8002cc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cc4:	f107 0310 	add.w	r3, r7, #16
 8002cc8:	2200      	movs	r2, #0
 8002cca:	601a      	str	r2, [r3, #0]
 8002ccc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002cce:	463b      	mov	r3, r7
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]
 8002cd4:	605a      	str	r2, [r3, #4]
 8002cd6:	609a      	str	r2, [r3, #8]
 8002cd8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cda:	4b3c      	ldr	r3, [pc, #240]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002cdc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ce0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20;
 8002ce2:	4b3a      	ldr	r3, [pc, #232]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002ce4:	2214      	movs	r2, #20
 8002ce6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce8:	4b38      	ldr	r3, [pc, #224]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 32767;
 8002cee:	4b37      	ldr	r3, [pc, #220]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002cf0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002cf4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cf6:	4b35      	ldr	r3, [pc, #212]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cfc:	4b33      	ldr	r3, [pc, #204]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d02:	4832      	ldr	r0, [pc, #200]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002d04:	f009 f904 	bl	800bf10 <HAL_TIM_Base_Init>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8002d0e:	f001 fa81 	bl	8004214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d16:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d18:	f107 0318 	add.w	r3, r7, #24
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	482b      	ldr	r0, [pc, #172]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002d20:	f009 fe7a 	bl	800ca18 <HAL_TIM_ConfigClockSource>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002d2a:	f001 fa73 	bl	8004214 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002d2e:	4827      	ldr	r0, [pc, #156]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002d30:	f009 faaa 	bl	800c288 <HAL_TIM_IC_Init>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002d3a:	f001 fa6b 	bl	8004214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d42:	2300      	movs	r3, #0
 8002d44:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d46:	f107 0310 	add.w	r3, r7, #16
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	481f      	ldr	r0, [pc, #124]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002d4e:	f00a fb2f 	bl	800d3b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8002d58:	f001 fa5c 	bl	8004214 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002d5c:	230a      	movs	r3, #10
 8002d5e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002d60:	2301      	movs	r3, #1
 8002d62:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002d64:	2300      	movs	r3, #0
 8002d66:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002d6c:	463b      	mov	r3, r7
 8002d6e:	2200      	movs	r2, #0
 8002d70:	4619      	mov	r1, r3
 8002d72:	4816      	ldr	r0, [pc, #88]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002d74:	f009 fcfe 	bl	800c774 <HAL_TIM_IC_ConfigChannel>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8002d7e:	f001 fa49 	bl	8004214 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002d82:	463b      	mov	r3, r7
 8002d84:	2204      	movs	r2, #4
 8002d86:	4619      	mov	r1, r3
 8002d88:	4810      	ldr	r0, [pc, #64]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002d8a:	f009 fcf3 	bl	800c774 <HAL_TIM_IC_ConfigChannel>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8002d94:	f001 fa3e 	bl	8004214 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002d98:	463b      	mov	r3, r7
 8002d9a:	2208      	movs	r2, #8
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	480b      	ldr	r0, [pc, #44]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002da0:	f009 fce8 	bl	800c774 <HAL_TIM_IC_ConfigChannel>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <MX_TIM2_Init+0xfe>
  {
    Error_Handler();
 8002daa:	f001 fa33 	bl	8004214 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002dae:	463b      	mov	r3, r7
 8002db0:	220c      	movs	r2, #12
 8002db2:	4619      	mov	r1, r3
 8002db4:	4805      	ldr	r0, [pc, #20]	@ (8002dcc <MX_TIM2_Init+0x11c>)
 8002db6:	f009 fcdd 	bl	800c774 <HAL_TIM_IC_ConfigChannel>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <MX_TIM2_Init+0x114>
  {
    Error_Handler();
 8002dc0:	f001 fa28 	bl	8004214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002dc4:	bf00      	nop
 8002dc6:	3728      	adds	r7, #40	@ 0x28
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	200002f8 	.word	0x200002f8

08002dd0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08e      	sub	sp, #56	@ 0x38
 8002dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dd6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002dda:	2200      	movs	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	605a      	str	r2, [r3, #4]
 8002de0:	609a      	str	r2, [r3, #8]
 8002de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002de4:	f107 0320 	add.w	r3, r7, #32
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	609a      	str	r2, [r3, #8]
 8002df8:	60da      	str	r2, [r3, #12]
 8002dfa:	611a      	str	r2, [r3, #16]
 8002dfc:	615a      	str	r2, [r3, #20]
 8002dfe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */
#ifdef MOTOR_DC
  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e00:	4b3d      	ldr	r3, [pc, #244]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e02:	4a3e      	ldr	r2, [pc, #248]	@ (8002efc <MX_TIM4_Init+0x12c>)
 8002e04:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84;
 8002e06:	4b3c      	ldr	r3, [pc, #240]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e08:	2254      	movs	r2, #84	@ 0x54
 8002e0a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e0c:	4b3a      	ldr	r3, [pc, #232]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1999;
 8002e12:	4b39      	ldr	r3, [pc, #228]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e14:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002e18:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e1a:	4b37      	ldr	r3, [pc, #220]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e20:	4b35      	ldr	r3, [pc, #212]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002e26:	4834      	ldr	r0, [pc, #208]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e28:	f009 f872 	bl	800bf10 <HAL_TIM_Base_Init>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002e32:	f001 f9ef 	bl	8004214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002e3c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e40:	4619      	mov	r1, r3
 8002e42:	482d      	ldr	r0, [pc, #180]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e44:	f009 fde8 	bl	800ca18 <HAL_TIM_ConfigClockSource>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002e4e:	f001 f9e1 	bl	8004214 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002e52:	4829      	ldr	r0, [pc, #164]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e54:	f009 f90e 	bl	800c074 <HAL_TIM_PWM_Init>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002e5e:	f001 f9d9 	bl	8004214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e62:	2300      	movs	r3, #0
 8002e64:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e66:	2300      	movs	r3, #0
 8002e68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e6a:	f107 0320 	add.w	r3, r7, #32
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4821      	ldr	r0, [pc, #132]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e72:	f00a fa9d 	bl	800d3b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002e7c:	f001 f9ca 	bl	8004214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e80:	2360      	movs	r3, #96	@ 0x60
 8002e82:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e84:	2300      	movs	r3, #0
 8002e86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e90:	1d3b      	adds	r3, r7, #4
 8002e92:	2200      	movs	r2, #0
 8002e94:	4619      	mov	r1, r3
 8002e96:	4818      	ldr	r0, [pc, #96]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002e98:	f009 fd00 	bl	800c89c <HAL_TIM_PWM_ConfigChannel>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002ea2:	f001 f9b7 	bl	8004214 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ea6:	1d3b      	adds	r3, r7, #4
 8002ea8:	2204      	movs	r2, #4
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4812      	ldr	r0, [pc, #72]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002eae:	f009 fcf5 	bl	800c89c <HAL_TIM_PWM_ConfigChannel>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002eb8:	f001 f9ac 	bl	8004214 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ebc:	1d3b      	adds	r3, r7, #4
 8002ebe:	2208      	movs	r2, #8
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	480d      	ldr	r0, [pc, #52]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002ec4:	f009 fcea 	bl	800c89c <HAL_TIM_PWM_ConfigChannel>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8002ece:	f001 f9a1 	bl	8004214 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ed2:	1d3b      	adds	r3, r7, #4
 8002ed4:	220c      	movs	r2, #12
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4807      	ldr	r0, [pc, #28]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002eda:	f009 fcdf 	bl	800c89c <HAL_TIM_PWM_ConfigChannel>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8002ee4:	f001 f996 	bl	8004214 <Error_Handler>
    {
      Error_Handler();
    }
#endif
  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002ee8:	4803      	ldr	r0, [pc, #12]	@ (8002ef8 <MX_TIM4_Init+0x128>)
 8002eea:	f003 f9ed 	bl	80062c8 <HAL_TIM_MspPostInit>

}
 8002eee:	bf00      	nop
 8002ef0:	3738      	adds	r7, #56	@ 0x38
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20000340 	.word	0x20000340
 8002efc:	40000800 	.word	0x40000800

08002f00 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f06:	463b      	mov	r3, r7
 8002f08:	2200      	movs	r2, #0
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	605a      	str	r2, [r3, #4]
 8002f0e:	609a      	str	r2, [r3, #8]
 8002f10:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002f12:	4b16      	ldr	r3, [pc, #88]	@ (8002f6c <MX_TIM9_Init+0x6c>)
 8002f14:	4a16      	ldr	r2, [pc, #88]	@ (8002f70 <MX_TIM9_Init+0x70>)
 8002f16:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 51;
 8002f18:	4b14      	ldr	r3, [pc, #80]	@ (8002f6c <MX_TIM9_Init+0x6c>)
 8002f1a:	2233      	movs	r2, #51	@ 0x33
 8002f1c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f1e:	4b13      	ldr	r3, [pc, #76]	@ (8002f6c <MX_TIM9_Init+0x6c>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1999;
 8002f24:	4b11      	ldr	r3, [pc, #68]	@ (8002f6c <MX_TIM9_Init+0x6c>)
 8002f26:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002f2a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f6c <MX_TIM9_Init+0x6c>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f32:	4b0e      	ldr	r3, [pc, #56]	@ (8002f6c <MX_TIM9_Init+0x6c>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002f38:	480c      	ldr	r0, [pc, #48]	@ (8002f6c <MX_TIM9_Init+0x6c>)
 8002f3a:	f008 ffe9 	bl	800bf10 <HAL_TIM_Base_Init>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8002f44:	f001 f966 	bl	8004214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f4c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002f4e:	463b      	mov	r3, r7
 8002f50:	4619      	mov	r1, r3
 8002f52:	4806      	ldr	r0, [pc, #24]	@ (8002f6c <MX_TIM9_Init+0x6c>)
 8002f54:	f009 fd60 	bl	800ca18 <HAL_TIM_ConfigClockSource>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8002f5e:	f001 f959 	bl	8004214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002f62:	bf00      	nop
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20000388 	.word	0x20000388
 8002f70:	40014000 	.word	0x40014000

08002f74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f78:	4b11      	ldr	r3, [pc, #68]	@ (8002fc0 <MX_USART1_UART_Init+0x4c>)
 8002f7a:	4a12      	ldr	r2, [pc, #72]	@ (8002fc4 <MX_USART1_UART_Init+0x50>)
 8002f7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f7e:	4b10      	ldr	r3, [pc, #64]	@ (8002fc0 <MX_USART1_UART_Init+0x4c>)
 8002f80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f86:	4b0e      	ldr	r3, [pc, #56]	@ (8002fc0 <MX_USART1_UART_Init+0x4c>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc0 <MX_USART1_UART_Init+0x4c>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f92:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc0 <MX_USART1_UART_Init+0x4c>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f98:	4b09      	ldr	r3, [pc, #36]	@ (8002fc0 <MX_USART1_UART_Init+0x4c>)
 8002f9a:	220c      	movs	r2, #12
 8002f9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f9e:	4b08      	ldr	r3, [pc, #32]	@ (8002fc0 <MX_USART1_UART_Init+0x4c>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fa4:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <MX_USART1_UART_Init+0x4c>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002faa:	4805      	ldr	r0, [pc, #20]	@ (8002fc0 <MX_USART1_UART_Init+0x4c>)
 8002fac:	f00a fa82 	bl	800d4b4 <HAL_UART_Init>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002fb6:	f001 f92d 	bl	8004214 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fba:	bf00      	nop
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	200003d0 	.word	0x200003d0
 8002fc4:	40011000 	.word	0x40011000

08002fc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08a      	sub	sp, #40	@ 0x28
 8002fcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fce:	f107 0314 	add.w	r3, r7, #20
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	605a      	str	r2, [r3, #4]
 8002fd8:	609a      	str	r2, [r3, #8]
 8002fda:	60da      	str	r2, [r3, #12]
 8002fdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fde:	2300      	movs	r3, #0
 8002fe0:	613b      	str	r3, [r7, #16]
 8002fe2:	4b65      	ldr	r3, [pc, #404]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe6:	4a64      	ldr	r2, [pc, #400]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 8002fe8:	f043 0304 	orr.w	r3, r3, #4
 8002fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fee:	4b62      	ldr	r3, [pc, #392]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff2:	f003 0304 	and.w	r3, r3, #4
 8002ff6:	613b      	str	r3, [r7, #16]
 8002ff8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60fb      	str	r3, [r7, #12]
 8002ffe:	4b5e      	ldr	r3, [pc, #376]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003002:	4a5d      	ldr	r2, [pc, #372]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 8003004:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003008:	6313      	str	r3, [r2, #48]	@ 0x30
 800300a:	4b5b      	ldr	r3, [pc, #364]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003012:	60fb      	str	r3, [r7, #12]
 8003014:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	60bb      	str	r3, [r7, #8]
 800301a:	4b57      	ldr	r3, [pc, #348]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301e:	4a56      	ldr	r2, [pc, #344]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	6313      	str	r3, [r2, #48]	@ 0x30
 8003026:	4b54      	ldr	r3, [pc, #336]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003032:	2300      	movs	r3, #0
 8003034:	607b      	str	r3, [r7, #4]
 8003036:	4b50      	ldr	r3, [pc, #320]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 8003038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800303a:	4a4f      	ldr	r2, [pc, #316]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 800303c:	f043 0302 	orr.w	r3, r3, #2
 8003040:	6313      	str	r3, [r2, #48]	@ 0x30
 8003042:	4b4d      	ldr	r3, [pc, #308]	@ (8003178 <MX_GPIO_Init+0x1b0>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	607b      	str	r3, [r7, #4]
 800304c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LPS22HH_CS_GPIO_Port, LPS22HH_CS_Pin, GPIO_PIN_SET);
 800304e:	2201      	movs	r2, #1
 8003050:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003054:	4849      	ldr	r0, [pc, #292]	@ (800317c <MX_GPIO_Init+0x1b4>)
 8003056:	f007 fa39 	bl	800a4cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 800305a:	2201      	movs	r2, #1
 800305c:	2101      	movs	r1, #1
 800305e:	4848      	ldr	r0, [pc, #288]	@ (8003180 <MX_GPIO_Init+0x1b8>)
 8003060:	f007 fa34 	bl	800a4cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BLE_RSTN_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8003064:	2200      	movs	r2, #0
 8003066:	2134      	movs	r1, #52	@ 0x34
 8003068:	4845      	ldr	r0, [pc, #276]	@ (8003180 <MX_GPIO_Init+0x1b8>)
 800306a:	f007 fa2f 	bl	800a4cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LSM6DSR_CS_GPIO_Port, LSM6DSR_CS_Pin, GPIO_PIN_SET);
 800306e:	2201      	movs	r2, #1
 8003070:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003074:	4843      	ldr	r0, [pc, #268]	@ (8003184 <MX_GPIO_Init+0x1bc>)
 8003076:	f007 fa29 	bl	800a4cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LPS22HH_CS_Pin */
  GPIO_InitStruct.Pin = LPS22HH_CS_Pin;
 800307a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800307e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003080:	2301      	movs	r3, #1
 8003082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003084:	2300      	movs	r3, #0
 8003086:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003088:	2300      	movs	r3, #0
 800308a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LPS22HH_CS_GPIO_Port, &GPIO_InitStruct);
 800308c:	f107 0314 	add.w	r3, r7, #20
 8003090:	4619      	mov	r1, r3
 8003092:	483a      	ldr	r0, [pc, #232]	@ (800317c <MX_GPIO_Init+0x1b4>)
 8003094:	f006 ff9a 	bl	8009fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Monitor_Pin */
  GPIO_InitStruct.Pin = USB_Monitor_Pin;
 8003098:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800309c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800309e:	2303      	movs	r3, #3
 80030a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a2:	2300      	movs	r3, #0
 80030a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_Monitor_GPIO_Port, &GPIO_InitStruct);
 80030a6:	f107 0314 	add.w	r3, r7, #20
 80030aa:	4619      	mov	r1, r3
 80030ac:	4833      	ldr	r0, [pc, #204]	@ (800317c <MX_GPIO_Init+0x1b4>)
 80030ae:	f006 ff8d 	bl	8009fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_IRQ_Pin */
  GPIO_InitStruct.Pin = BLE_IRQ_Pin;
 80030b2:	2310      	movs	r3, #16
 80030b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030b6:	4b34      	ldr	r3, [pc, #208]	@ (8003188 <MX_GPIO_Init+0x1c0>)
 80030b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_IRQ_GPIO_Port, &GPIO_InitStruct);
 80030be:	f107 0314 	add.w	r3, r7, #20
 80030c2:	4619      	mov	r1, r3
 80030c4:	482f      	ldr	r0, [pc, #188]	@ (8003184 <MX_GPIO_Init+0x1bc>)
 80030c6:	f006 ff81 	bl	8009fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 80030ca:	2301      	movs	r3, #1
 80030cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ce:	2301      	movs	r3, #1
 80030d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030d2:	2301      	movs	r3, #1
 80030d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d6:	2300      	movs	r3, #0
 80030d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 80030da:	f107 0314 	add.w	r3, r7, #20
 80030de:	4619      	mov	r1, r3
 80030e0:	4827      	ldr	r0, [pc, #156]	@ (8003180 <MX_GPIO_Init+0x1b8>)
 80030e2:	f006 ff73 	bl	8009fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_RSTN_Pin */
  GPIO_InitStruct.Pin = BLE_RSTN_Pin;
 80030e6:	2304      	movs	r3, #4
 80030e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ea:	2301      	movs	r3, #1
 80030ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f2:	2300      	movs	r3, #0
 80030f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_RSTN_GPIO_Port, &GPIO_InitStruct);
 80030f6:	f107 0314 	add.w	r3, r7, #20
 80030fa:	4619      	mov	r1, r3
 80030fc:	4820      	ldr	r0, [pc, #128]	@ (8003180 <MX_GPIO_Init+0x1b8>)
 80030fe:	f006 ff65 	bl	8009fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : LSM6DSR_CS_Pin */
  GPIO_InitStruct.Pin = LSM6DSR_CS_Pin;
 8003102:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003108:	2301      	movs	r3, #1
 800310a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310c:	2300      	movs	r3, #0
 800310e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003110:	2300      	movs	r3, #0
 8003112:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LSM6DSR_CS_GPIO_Port, &GPIO_InitStruct);
 8003114:	f107 0314 	add.w	r3, r7, #20
 8003118:	4619      	mov	r1, r3
 800311a:	481a      	ldr	r0, [pc, #104]	@ (8003184 <MX_GPIO_Init+0x1bc>)
 800311c:	f006 ff56 	bl	8009fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003120:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003126:	2302      	movs	r3, #2
 8003128:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800312e:	2303      	movs	r3, #3
 8003130:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003132:	230a      	movs	r3, #10
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003136:	f107 0314 	add.w	r3, r7, #20
 800313a:	4619      	mov	r1, r3
 800313c:	4811      	ldr	r0, [pc, #68]	@ (8003184 <MX_GPIO_Init+0x1bc>)
 800313e:	f006 ff45 	bl	8009fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8003142:	2330      	movs	r3, #48	@ 0x30
 8003144:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003146:	2311      	movs	r3, #17
 8003148:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800314e:	2300      	movs	r3, #0
 8003150:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003152:	f107 0314 	add.w	r3, r7, #20
 8003156:	4619      	mov	r1, r3
 8003158:	4809      	ldr	r0, [pc, #36]	@ (8003180 <MX_GPIO_Init+0x1b8>)
 800315a:	f006 ff37 	bl	8009fcc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800315e:	2200      	movs	r2, #0
 8003160:	2100      	movs	r1, #0
 8003162:	200a      	movs	r0, #10
 8003164:	f006 fe5b 	bl	8009e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003168:	200a      	movs	r0, #10
 800316a:	f006 fe74 	bl	8009e56 <HAL_NVIC_EnableIRQ>

}
 800316e:	bf00      	nop
 8003170:	3728      	adds	r7, #40	@ 0x28
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	40023800 	.word	0x40023800
 800317c:	40020800 	.word	0x40020800
 8003180:	40020400 	.word	0x40020400
 8003184:	40020000 	.word	0x40020000
 8003188:	10110000 	.word	0x10110000

0800318c <ReadSensorRawData>:
 *      Acc - mg
 *      Gyro - mdps
 *      Mag - mguass
 */
void ReadSensorRawData( AxesRaw_TypeDef *acc, AxesRaw_TypeDef *gyro,  float *pre)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b08e      	sub	sp, #56	@ 0x38
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
    int32_t t1;
    CUSTOM_MOTION_SENSOR_AxesRaw_t acc_temp_int16, gyro_temp_int16;            /* Data Type int16_t */
    AxesRaw_TypeDef acc_temp, gyro_temp;
    /* Data Type int32_t */
    // Read data is in mg unit
    CUSTOM_MOTION_SENSOR_GetAxesRaw(CUSTOM_LSM6DSR_0, MOTION_ACCELERO, &acc_temp_int16);
 8003198:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800319c:	461a      	mov	r2, r3
 800319e:	2102      	movs	r1, #2
 80031a0:	2000      	movs	r0, #0
 80031a2:	f00c fd39 	bl	800fc18 <CUSTOM_MOTION_SENSOR_GetAxesRaw>
    acc_temp.AXIS_X = (int32_t) acc_temp_int16.x;                /* Casting data to int32_t */
 80031a6:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 80031aa:	61fb      	str	r3, [r7, #28]
    acc_temp.AXIS_Y = (int32_t) acc_temp_int16.y;
 80031ac:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80031b0:	623b      	str	r3, [r7, #32]
    acc_temp.AXIS_Z = (int32_t) acc_temp_int16.z;
 80031b2:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80031b6:	627b      	str	r3, [r7, #36]	@ 0x24
    PRINTF("ACC[X, Y, Z]: %d\t%d\t%d\t\r\n", acc_temp.AXIS_X, acc_temp.AXIS_Y, acc_temp.AXIS_Z);
 80031b8:	69f9      	ldr	r1, [r7, #28]
 80031ba:	6a3a      	ldr	r2, [r7, #32]
 80031bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031be:	481b      	ldr	r0, [pc, #108]	@ (800322c <ReadSensorRawData+0xa0>)
 80031c0:	f7fe face 	bl	8001760 <myprintf>
    // Read data is in mdps unit
    CUSTOM_MOTION_SENSOR_GetAxesRaw(CUSTOM_LSM6DSR_0, MOTION_GYRO, &gyro_temp_int16);
 80031c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80031c8:	461a      	mov	r2, r3
 80031ca:	2101      	movs	r1, #1
 80031cc:	2000      	movs	r0, #0
 80031ce:	f00c fd23 	bl	800fc18 <CUSTOM_MOTION_SENSOR_GetAxesRaw>
    gyro_temp.AXIS_X = (int32_t) gyro_temp_int16.x;                /* Casting data to int32_t */
 80031d2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80031d6:	613b      	str	r3, [r7, #16]
    gyro_temp.AXIS_Y = (int32_t) gyro_temp_int16.y;
 80031d8:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80031dc:	617b      	str	r3, [r7, #20]
    gyro_temp.AXIS_Z = (int32_t) gyro_temp_int16.z;
 80031de:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80031e2:	61bb      	str	r3, [r7, #24]
    PRINTF("GYRO[X, Y, Z]: %d\t%d\t%d\t\r\n\n\n", gyro_temp.AXIS_X, gyro_temp.AXIS_Y, gyro_temp.AXIS_Z);
 80031e4:	6939      	ldr	r1, [r7, #16]
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	4811      	ldr	r0, [pc, #68]	@ (8003230 <ReadSensorRawData+0xa4>)
 80031ec:	f7fe fab8 	bl	8001760 <myprintf>

    if (USE_PRESSURE_SENSOR)
    	CUSTOM_ENV_SENSOR_GetValue(CUSTOM_LPS22HH_0,ENV_PRESSURE, pre);
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	2102      	movs	r1, #2
 80031f4:	2000      	movs	r0, #0
 80031f6:	f00c faa9 	bl	800f74c <CUSTOM_ENV_SENSOR_GetValue>
        // No need to convert in this case
    }
    else if (COORDINATE_SYSTEM == 3)
    {

      acc->AXIS_X = -acc_temp.AXIS_Y;
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	425a      	negs	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	601a      	str	r2, [r3, #0]
      acc->AXIS_Y = acc_temp.AXIS_X;
 8003202:	69fa      	ldr	r2, [r7, #28]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	605a      	str	r2, [r3, #4]
      acc->AXIS_Z = acc_temp.AXIS_Z;
 8003208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	609a      	str	r2, [r3, #8]

      gyro->AXIS_X = -gyro_temp.AXIS_Y;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	425a      	negs	r2, r3
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	601a      	str	r2, [r3, #0]
      gyro->AXIS_Y = gyro_temp.AXIS_X;
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	605a      	str	r2, [r3, #4]
      gyro->AXIS_Z = gyro_temp.AXIS_Z;
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	609a      	str	r2, [r3, #8]
        // convert gyro
        gyro->AXIS_X = - gyro->AXIS_X;
        gyro->AXIS_Y = - gyro->AXIS_Y;

    }
}
 8003222:	bf00      	nop
 8003224:	3738      	adds	r7, #56	@ 0x38
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	08011680 	.word	0x08011680
 8003230:	0801169c 	.word	0x0801169c

08003234 <HAL_TIM_PeriodElapsedCallback>:
/*
 *  Handle Timer9 interrupt @ 800Hz
 *  Set the event flag and increase time index
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af02      	add	r7, sp, #8
 800323a:	6078      	str	r0, [r7, #4]
  if(sensor_init_cali == 0)
 800323c:	4ba8      	ldr	r3, [pc, #672]	@ (80034e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	f040 80b7 	bne.w	80033b4 <HAL_TIM_PeriodElapsedCallback+0x180>
  {
    sensor_init_cali_count++;
 8003246:	4ba7      	ldr	r3, [pc, #668]	@ (80034e4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	3301      	adds	r3, #1
 800324c:	4aa5      	ldr	r2, [pc, #660]	@ (80034e4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800324e:	6013      	str	r3, [r2, #0]

    if(sensor_init_cali_count > 800)
 8003250:	4ba4      	ldr	r3, [pc, #656]	@ (80034e4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8003258:	f340 80ac 	ble.w	80033b4 <HAL_TIM_PeriodElapsedCallback+0x180>
    {
      // Read sensor data and prepare for specific coodinate system
      ReadSensorRawData( &acc, &gyro, &press);
 800325c:	4aa2      	ldr	r2, [pc, #648]	@ (80034e8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800325e:	49a3      	ldr	r1, [pc, #652]	@ (80034ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003260:	48a3      	ldr	r0, [pc, #652]	@ (80034f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003262:	f7ff ff93 	bl	800318c <ReadSensorRawData>

      acc_off_calc.AXIS_X += acc.AXIS_X;
 8003266:	4ba3      	ldr	r3, [pc, #652]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	4ba1      	ldr	r3, [pc, #644]	@ (80034f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4413      	add	r3, r2
 8003270:	4aa0      	ldr	r2, [pc, #640]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003272:	6013      	str	r3, [r2, #0]
      acc_off_calc.AXIS_Y += acc.AXIS_Y;
 8003274:	4b9f      	ldr	r3, [pc, #636]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003276:	685a      	ldr	r2, [r3, #4]
 8003278:	4b9d      	ldr	r3, [pc, #628]	@ (80034f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	4413      	add	r3, r2
 800327e:	4a9d      	ldr	r2, [pc, #628]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003280:	6053      	str	r3, [r2, #4]
      acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8003282:	4b9c      	ldr	r3, [pc, #624]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	4b9a      	ldr	r3, [pc, #616]	@ (80034f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	4413      	add	r3, r2
 800328c:	4a99      	ldr	r2, [pc, #612]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800328e:	6093      	str	r3, [r2, #8]

      gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8003290:	4b99      	ldr	r3, [pc, #612]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	4b95      	ldr	r3, [pc, #596]	@ (80034ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4413      	add	r3, r2
 800329a:	4a97      	ldr	r2, [pc, #604]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800329c:	6013      	str	r3, [r2, #0]
      gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 800329e:	4b96      	ldr	r3, [pc, #600]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	4b92      	ldr	r3, [pc, #584]	@ (80034ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	4413      	add	r3, r2
 80032a8:	4a93      	ldr	r2, [pc, #588]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80032aa:	6053      	str	r3, [r2, #4]
      gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 80032ac:	4b92      	ldr	r3, [pc, #584]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	4b8e      	ldr	r3, [pc, #568]	@ (80034ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	4413      	add	r3, r2
 80032b6:	4a90      	ldr	r2, [pc, #576]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80032b8:	6093      	str	r3, [r2, #8]

      if (sensor_init_cali_count >= 1600)
 80032ba:	4b8a      	ldr	r3, [pc, #552]	@ (80034e4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80032c2:	db77      	blt.n	80033b4 <HAL_TIM_PeriodElapsedCallback+0x180>
      {
        acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 80032c4:	4b8b      	ldr	r3, [pc, #556]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	ee07 3a90 	vmov	s15, r3
 80032cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032d0:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 80032d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032dc:	ee17 2a90 	vmov	r2, s15
 80032e0:	4b86      	ldr	r3, [pc, #536]	@ (80034fc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80032e2:	601a      	str	r2, [r3, #0]
        acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 80032e4:	4b83      	ldr	r3, [pc, #524]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	ee07 3a90 	vmov	s15, r3
 80032ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032f0:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 80032f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032fc:	ee17 2a90 	vmov	r2, s15
 8003300:	4b7e      	ldr	r3, [pc, #504]	@ (80034fc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003302:	605a      	str	r2, [r3, #4]
        acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 8003304:	4b7b      	ldr	r3, [pc, #492]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	ee07 3a90 	vmov	s15, r3
 800330c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003310:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8003314:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003318:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800331c:	ee17 2a90 	vmov	r2, s15
 8003320:	4b76      	ldr	r3, [pc, #472]	@ (80034fc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003322:	609a      	str	r2, [r3, #8]

        gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 8003324:	4b74      	ldr	r3, [pc, #464]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	ee07 3a90 	vmov	s15, r3
 800332c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003330:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8003334:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003338:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800333c:	ee17 2a90 	vmov	r2, s15
 8003340:	4b6f      	ldr	r3, [pc, #444]	@ (8003500 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8003342:	601a      	str	r2, [r3, #0]
        gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 8003344:	4b6c      	ldr	r3, [pc, #432]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	ee07 3a90 	vmov	s15, r3
 800334c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003350:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8003354:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003358:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800335c:	ee17 2a90 	vmov	r2, s15
 8003360:	4b67      	ldr	r3, [pc, #412]	@ (8003500 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8003362:	605a      	str	r2, [r3, #4]
        gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 8003364:	4b64      	ldr	r3, [pc, #400]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	ee07 3a90 	vmov	s15, r3
 800336c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003370:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8003374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003378:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800337c:	ee17 2a90 	vmov	r2, s15
 8003380:	4b5f      	ldr	r3, [pc, #380]	@ (8003500 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8003382:	609a      	str	r2, [r3, #8]

        acc_off_calc.AXIS_X = 0;
 8003384:	4b5b      	ldr	r3, [pc, #364]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003386:	2200      	movs	r2, #0
 8003388:	601a      	str	r2, [r3, #0]
        acc_off_calc.AXIS_Y = 0;
 800338a:	4b5a      	ldr	r3, [pc, #360]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800338c:	2200      	movs	r2, #0
 800338e:	605a      	str	r2, [r3, #4]
        acc_off_calc.AXIS_Z = 0;
 8003390:	4b58      	ldr	r3, [pc, #352]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003392:	2200      	movs	r2, #0
 8003394:	609a      	str	r2, [r3, #8]
        gyro_off_calc.AXIS_X = 0;
 8003396:	4b58      	ldr	r3, [pc, #352]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003398:	2200      	movs	r2, #0
 800339a:	601a      	str	r2, [r3, #0]
        gyro_off_calc.AXIS_Y = 0;
 800339c:	4b56      	ldr	r3, [pc, #344]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800339e:	2200      	movs	r2, #0
 80033a0:	605a      	str	r2, [r3, #4]
        gyro_off_calc.AXIS_Z = 0;
 80033a2:	4b55      	ldr	r3, [pc, #340]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	609a      	str	r2, [r3, #8]

        sensor_init_cali_count = 0;
 80033a8:	4b4e      	ldr	r3, [pc, #312]	@ (80034e4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	601a      	str	r2, [r3, #0]
        sensor_init_cali = 1;
 80033ae:	4b4c      	ldr	r3, [pc, #304]	@ (80034e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80033b0:	2201      	movs	r2, #1
 80033b2:	601a      	str	r2, [r3, #0]
      }
    }
  }

  if(sensor_init_cali == 1)
 80033b4:	4b4a      	ldr	r3, [pc, #296]	@ (80034e0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	f040 83a8 	bne.w	8003b0e <HAL_TIM_PeriodElapsedCallback+0x8da>
  {
    tim9_cnt++;
 80033be:	4b51      	ldr	r3, [pc, #324]	@ (8003504 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	3301      	adds	r3, #1
 80033c4:	4a4f      	ldr	r2, [pc, #316]	@ (8003504 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80033c6:	6013      	str	r3, [r2, #0]
    tim9_cnt2++;
 80033c8:	4b4f      	ldr	r3, [pc, #316]	@ (8003508 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	3301      	adds	r3, #1
 80033ce:	4a4e      	ldr	r2, [pc, #312]	@ (8003508 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80033d0:	6013      	str	r3, [r2, #0]

    // Read sensor data and prepare for specific coodinate system
    ReadSensorRawData( &acc, &gyro, &press);
 80033d2:	4a45      	ldr	r2, [pc, #276]	@ (80034e8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80033d4:	4945      	ldr	r1, [pc, #276]	@ (80034ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80033d6:	4846      	ldr	r0, [pc, #280]	@ (80034f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80033d8:	f7ff fed8 	bl	800318c <ReadSensorRawData>

    if (rc_cal_flag == 1)
 80033dc:	4b4b      	ldr	r3, [pc, #300]	@ (800350c <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	f040 80cb 	bne.w	800357c <HAL_TIM_PeriodElapsedCallback+0x348>
    {
      acc_off_calc.AXIS_X += acc.AXIS_X;
 80033e6:	4b43      	ldr	r3, [pc, #268]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	4b41      	ldr	r3, [pc, #260]	@ (80034f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4413      	add	r3, r2
 80033f0:	4a40      	ldr	r2, [pc, #256]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80033f2:	6013      	str	r3, [r2, #0]
      acc_off_calc.AXIS_Y += acc.AXIS_Y;
 80033f4:	4b3f      	ldr	r3, [pc, #252]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	4b3d      	ldr	r3, [pc, #244]	@ (80034f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	4413      	add	r3, r2
 80033fe:	4a3d      	ldr	r2, [pc, #244]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003400:	6053      	str	r3, [r2, #4]
      acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8003402:	4b3c      	ldr	r3, [pc, #240]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	4b3a      	ldr	r3, [pc, #232]	@ (80034f0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	4413      	add	r3, r2
 800340c:	4a39      	ldr	r2, [pc, #228]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800340e:	6093      	str	r3, [r2, #8]

      gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8003410:	4b39      	ldr	r3, [pc, #228]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	4b35      	ldr	r3, [pc, #212]	@ (80034ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4413      	add	r3, r2
 800341a:	4a37      	ldr	r2, [pc, #220]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800341c:	6013      	str	r3, [r2, #0]
      gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 800341e:	4b36      	ldr	r3, [pc, #216]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	4b32      	ldr	r3, [pc, #200]	@ (80034ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	4413      	add	r3, r2
 8003428:	4a33      	ldr	r2, [pc, #204]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800342a:	6053      	str	r3, [r2, #4]
      gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 800342c:	4b32      	ldr	r3, [pc, #200]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800342e:	689a      	ldr	r2, [r3, #8]
 8003430:	4b2e      	ldr	r3, [pc, #184]	@ (80034ec <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	4413      	add	r3, r2
 8003436:	4a30      	ldr	r2, [pc, #192]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003438:	6093      	str	r3, [r2, #8]

      rc_cal_cnt++;
 800343a:	4b35      	ldr	r3, [pc, #212]	@ (8003510 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	3301      	adds	r3, #1
 8003440:	4a33      	ldr	r2, [pc, #204]	@ (8003510 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8003442:	6013      	str	r3, [r2, #0]

      if (rc_cal_cnt >= 800)
 8003444:	4b32      	ldr	r3, [pc, #200]	@ (8003510 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 800344c:	f2c0 8096 	blt.w	800357c <HAL_TIM_PeriodElapsedCallback+0x348>
      {
        acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 8003450:	4b28      	ldr	r3, [pc, #160]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	ee07 3a90 	vmov	s15, r3
 8003458:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800345c:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8003460:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003464:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003468:	ee17 2a90 	vmov	r2, s15
 800346c:	4b23      	ldr	r3, [pc, #140]	@ (80034fc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800346e:	601a      	str	r2, [r3, #0]
        acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 8003470:	4b20      	ldr	r3, [pc, #128]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	ee07 3a90 	vmov	s15, r3
 8003478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800347c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8003480:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003484:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003488:	ee17 2a90 	vmov	r2, s15
 800348c:	4b1b      	ldr	r3, [pc, #108]	@ (80034fc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800348e:	605a      	str	r2, [r3, #4]
        acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 8003490:	4b18      	ldr	r3, [pc, #96]	@ (80034f4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	ee07 3a90 	vmov	s15, r3
 8003498:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800349c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 80034a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034a8:	ee17 2a90 	vmov	r2, s15
 80034ac:	4b13      	ldr	r3, [pc, #76]	@ (80034fc <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80034ae:	609a      	str	r2, [r3, #8]

        gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 80034b0:	4b11      	ldr	r3, [pc, #68]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	ee07 3a90 	vmov	s15, r3
 80034b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034bc:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 80034c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034c8:	ee17 2a90 	vmov	r2, s15
 80034cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003500 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80034ce:	601a      	str	r2, [r3, #0]
        gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 80034d0:	4b09      	ldr	r3, [pc, #36]	@ (80034f8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	ee07 3a90 	vmov	s15, r3
 80034d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034dc:	e01c      	b.n	8003518 <HAL_TIM_PeriodElapsedCallback+0x2e4>
 80034de:	bf00      	nop
 80034e0:	2000079c 	.word	0x2000079c
 80034e4:	200007a0 	.word	0x200007a0
 80034e8:	200007ec 	.word	0x200007ec
 80034ec:	20000550 	.word	0x20000550
 80034f0:	20000544 	.word	0x20000544
 80034f4:	20000760 	.word	0x20000760
 80034f8:	2000076c 	.word	0x2000076c
 80034fc:	20000778 	.word	0x20000778
 8003500:	20000784 	.word	0x20000784
 8003504:	2000043c 	.word	0x2000043c
 8003508:	20000440 	.word	0x20000440
 800350c:	20000424 	.word	0x20000424
 8003510:	2000042c 	.word	0x2000042c
 8003514:	3aa3d70a 	.word	0x3aa3d70a
 8003518:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 8003514 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 800351c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003520:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003524:	ee17 2a90 	vmov	r2, s15
 8003528:	4b97      	ldr	r3, [pc, #604]	@ (8003788 <HAL_TIM_PeriodElapsedCallback+0x554>)
 800352a:	605a      	str	r2, [r3, #4]
        gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 800352c:	4b97      	ldr	r3, [pc, #604]	@ (800378c <HAL_TIM_PeriodElapsedCallback+0x558>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	ee07 3a90 	vmov	s15, r3
 8003534:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003538:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8003790 <HAL_TIM_PeriodElapsedCallback+0x55c>
 800353c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003540:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003544:	ee17 2a90 	vmov	r2, s15
 8003548:	4b8f      	ldr	r3, [pc, #572]	@ (8003788 <HAL_TIM_PeriodElapsedCallback+0x554>)
 800354a:	609a      	str	r2, [r3, #8]

        acc_off_calc.AXIS_X = 0;
 800354c:	4b91      	ldr	r3, [pc, #580]	@ (8003794 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800354e:	2200      	movs	r2, #0
 8003550:	601a      	str	r2, [r3, #0]
        acc_off_calc.AXIS_Y = 0;
 8003552:	4b90      	ldr	r3, [pc, #576]	@ (8003794 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8003554:	2200      	movs	r2, #0
 8003556:	605a      	str	r2, [r3, #4]
        acc_off_calc.AXIS_Z = 0;
 8003558:	4b8e      	ldr	r3, [pc, #568]	@ (8003794 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800355a:	2200      	movs	r2, #0
 800355c:	609a      	str	r2, [r3, #8]
        gyro_off_calc.AXIS_X = 0;
 800355e:	4b8b      	ldr	r3, [pc, #556]	@ (800378c <HAL_TIM_PeriodElapsedCallback+0x558>)
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
        gyro_off_calc.AXIS_Y = 0;
 8003564:	4b89      	ldr	r3, [pc, #548]	@ (800378c <HAL_TIM_PeriodElapsedCallback+0x558>)
 8003566:	2200      	movs	r2, #0
 8003568:	605a      	str	r2, [r3, #4]
        gyro_off_calc.AXIS_Z = 0;
 800356a:	4b88      	ldr	r3, [pc, #544]	@ (800378c <HAL_TIM_PeriodElapsedCallback+0x558>)
 800356c:	2200      	movs	r2, #0
 800356e:	609a      	str	r2, [r3, #8]

        rc_cal_cnt = 0;
 8003570:	4b89      	ldr	r3, [pc, #548]	@ (8003798 <HAL_TIM_PeriodElapsedCallback+0x564>)
 8003572:	2200      	movs	r2, #0
 8003574:	601a      	str	r2, [r3, #0]
        rc_cal_flag = 0;
 8003576:	4b89      	ldr	r3, [pc, #548]	@ (800379c <HAL_TIM_PeriodElapsedCallback+0x568>)
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
      }
    }

    acc.AXIS_X -= acc_offset.AXIS_X;
 800357c:	4b88      	ldr	r3, [pc, #544]	@ (80037a0 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	4b88      	ldr	r3, [pc, #544]	@ (80037a4 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	4a86      	ldr	r2, [pc, #536]	@ (80037a0 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 8003588:	6013      	str	r3, [r2, #0]
    acc.AXIS_Y -= acc_offset.AXIS_Y;
 800358a:	4b85      	ldr	r3, [pc, #532]	@ (80037a0 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800358c:	685a      	ldr	r2, [r3, #4]
 800358e:	4b85      	ldr	r3, [pc, #532]	@ (80037a4 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	4a82      	ldr	r2, [pc, #520]	@ (80037a0 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 8003596:	6053      	str	r3, [r2, #4]
    acc.AXIS_Z -= (acc_offset.AXIS_Z - 1000);
 8003598:	4b81      	ldr	r3, [pc, #516]	@ (80037a0 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	4b81      	ldr	r3, [pc, #516]	@ (80037a4 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	4a7e      	ldr	r2, [pc, #504]	@ (80037a0 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 80035a8:	6093      	str	r3, [r2, #8]
    gyro.AXIS_X -= gyro_offset.AXIS_X;
 80035aa:	4b7f      	ldr	r3, [pc, #508]	@ (80037a8 <HAL_TIM_PeriodElapsedCallback+0x574>)
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	4b76      	ldr	r3, [pc, #472]	@ (8003788 <HAL_TIM_PeriodElapsedCallback+0x554>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	4a7c      	ldr	r2, [pc, #496]	@ (80037a8 <HAL_TIM_PeriodElapsedCallback+0x574>)
 80035b6:	6013      	str	r3, [r2, #0]
    gyro.AXIS_Y -= gyro_offset.AXIS_Y;
 80035b8:	4b7b      	ldr	r3, [pc, #492]	@ (80037a8 <HAL_TIM_PeriodElapsedCallback+0x574>)
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	4b72      	ldr	r3, [pc, #456]	@ (8003788 <HAL_TIM_PeriodElapsedCallback+0x554>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	4a79      	ldr	r2, [pc, #484]	@ (80037a8 <HAL_TIM_PeriodElapsedCallback+0x574>)
 80035c4:	6053      	str	r3, [r2, #4]
    gyro.AXIS_Z -= gyro_offset.AXIS_Z;
 80035c6:	4b78      	ldr	r3, [pc, #480]	@ (80037a8 <HAL_TIM_PeriodElapsedCallback+0x574>)
 80035c8:	689a      	ldr	r2, [r3, #8]
 80035ca:	4b6f      	ldr	r3, [pc, #444]	@ (8003788 <HAL_TIM_PeriodElapsedCallback+0x554>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	4a75      	ldr	r2, [pc, #468]	@ (80037a8 <HAL_TIM_PeriodElapsedCallback+0x574>)
 80035d2:	6093      	str	r3, [r2, #8]

    // Save filtered data to acc_FIFO
    acc_FIFO[tim9_cnt2-1].AXIS_X = acc.AXIS_X;
 80035d4:	4b72      	ldr	r3, [pc, #456]	@ (80037a0 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 80035d6:	6819      	ldr	r1, [r3, #0]
 80035d8:	4b74      	ldr	r3, [pc, #464]	@ (80037ac <HAL_TIM_PeriodElapsedCallback+0x578>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	1e5a      	subs	r2, r3, #1
 80035de:	ee07 1a90 	vmov	s15, r1
 80035e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035e6:	4972      	ldr	r1, [pc, #456]	@ (80037b0 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80035e8:	4613      	mov	r3, r2
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	4413      	add	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	440b      	add	r3, r1
 80035f2:	edc3 7a00 	vstr	s15, [r3]
    acc_FIFO[tim9_cnt2-1].AXIS_Y = acc.AXIS_Y;
 80035f6:	4b6a      	ldr	r3, [pc, #424]	@ (80037a0 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 80035f8:	6859      	ldr	r1, [r3, #4]
 80035fa:	4b6c      	ldr	r3, [pc, #432]	@ (80037ac <HAL_TIM_PeriodElapsedCallback+0x578>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	1e5a      	subs	r2, r3, #1
 8003600:	ee07 1a90 	vmov	s15, r1
 8003604:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003608:	4969      	ldr	r1, [pc, #420]	@ (80037b0 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 800360a:	4613      	mov	r3, r2
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	4413      	add	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	440b      	add	r3, r1
 8003614:	3304      	adds	r3, #4
 8003616:	edc3 7a00 	vstr	s15, [r3]
    acc_FIFO[tim9_cnt2-1].AXIS_Z = acc.AXIS_Z;
 800361a:	4b61      	ldr	r3, [pc, #388]	@ (80037a0 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800361c:	6899      	ldr	r1, [r3, #8]
 800361e:	4b63      	ldr	r3, [pc, #396]	@ (80037ac <HAL_TIM_PeriodElapsedCallback+0x578>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	1e5a      	subs	r2, r3, #1
 8003624:	ee07 1a90 	vmov	s15, r1
 8003628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800362c:	4960      	ldr	r1, [pc, #384]	@ (80037b0 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 800362e:	4613      	mov	r3, r2
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	4413      	add	r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	440b      	add	r3, r1
 8003638:	3308      	adds	r3, #8
 800363a:	edc3 7a00 	vstr	s15, [r3]

    // IIR Filtering on gyro
    gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 800363e:	4b5d      	ldr	r3, [pc, #372]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8003640:	ed93 7a02 	vldr	s14, [r3, #8]
 8003644:	4b58      	ldr	r3, [pc, #352]	@ (80037a8 <HAL_TIM_PeriodElapsedCallback+0x574>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	ee07 3a90 	vmov	s15, r3
 800364c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003650:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003654:	4b57      	ldr	r3, [pc, #348]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8003656:	edd3 6a03 	vldr	s13, [r3, #12]
 800365a:	4b57      	ldr	r3, [pc, #348]	@ (80037b8 <HAL_TIM_PeriodElapsedCallback+0x584>)
 800365c:	edd3 7a00 	vldr	s15, [r3]
 8003660:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003664:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003668:	4b52      	ldr	r3, [pc, #328]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800366a:	edd3 6a04 	vldr	s13, [r3, #16]
 800366e:	4b52      	ldr	r3, [pc, #328]	@ (80037b8 <HAL_TIM_PeriodElapsedCallback+0x584>)
 8003670:	edd3 7a03 	vldr	s15, [r3, #12]
 8003674:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003678:	ee37 7a27 	vadd.f32	s14, s14, s15
                                                    + gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_X + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_X;
 800367c:	4b4d      	ldr	r3, [pc, #308]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800367e:	edd3 6a00 	vldr	s13, [r3]
 8003682:	4b4e      	ldr	r3, [pc, #312]	@ (80037bc <HAL_TIM_PeriodElapsedCallback+0x588>)
 8003684:	edd3 7a00 	vldr	s15, [r3]
 8003688:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800368c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003690:	4b48      	ldr	r3, [pc, #288]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8003692:	edd3 6a01 	vldr	s13, [r3, #4]
 8003696:	4b49      	ldr	r3, [pc, #292]	@ (80037bc <HAL_TIM_PeriodElapsedCallback+0x588>)
 8003698:	edd3 7a03 	vldr	s15, [r3, #12]
 800369c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036a0:	ee77 7a27 	vadd.f32	s15, s14, s15
    gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 80036a4:	4b46      	ldr	r3, [pc, #280]	@ (80037c0 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80036a6:	edc3 7a00 	vstr	s15, [r3]
    gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 80036aa:	4b42      	ldr	r3, [pc, #264]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 80036ac:	ed93 7a02 	vldr	s14, [r3, #8]
 80036b0:	4b3d      	ldr	r3, [pc, #244]	@ (80037a8 <HAL_TIM_PeriodElapsedCallback+0x574>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	ee07 3a90 	vmov	s15, r3
 80036b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036c0:	4b3c      	ldr	r3, [pc, #240]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 80036c2:	edd3 6a03 	vldr	s13, [r3, #12]
 80036c6:	4b3c      	ldr	r3, [pc, #240]	@ (80037b8 <HAL_TIM_PeriodElapsedCallback+0x584>)
 80036c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80036cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036d4:	4b37      	ldr	r3, [pc, #220]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 80036d6:	edd3 6a04 	vldr	s13, [r3, #16]
 80036da:	4b37      	ldr	r3, [pc, #220]	@ (80037b8 <HAL_TIM_PeriodElapsedCallback+0x584>)
 80036dc:	edd3 7a04 	vldr	s15, [r3, #16]
 80036e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036e4:	ee37 7a27 	vadd.f32	s14, s14, s15
                                                    + gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Y + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Y;
 80036e8:	4b32      	ldr	r3, [pc, #200]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 80036ea:	edd3 6a00 	vldr	s13, [r3]
 80036ee:	4b33      	ldr	r3, [pc, #204]	@ (80037bc <HAL_TIM_PeriodElapsedCallback+0x588>)
 80036f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80036f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036fc:	4b2d      	ldr	r3, [pc, #180]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 80036fe:	edd3 6a01 	vldr	s13, [r3, #4]
 8003702:	4b2e      	ldr	r3, [pc, #184]	@ (80037bc <HAL_TIM_PeriodElapsedCallback+0x588>)
 8003704:	edd3 7a04 	vldr	s15, [r3, #16]
 8003708:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800370c:	ee77 7a27 	vadd.f32	s15, s14, s15
    gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 8003710:	4b2b      	ldr	r3, [pc, #172]	@ (80037c0 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8003712:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8003716:	4b27      	ldr	r3, [pc, #156]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8003718:	ed93 7a02 	vldr	s14, [r3, #8]
 800371c:	4b22      	ldr	r3, [pc, #136]	@ (80037a8 <HAL_TIM_PeriodElapsedCallback+0x574>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	ee07 3a90 	vmov	s15, r3
 8003724:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003728:	ee27 7a27 	vmul.f32	s14, s14, s15
 800372c:	4b21      	ldr	r3, [pc, #132]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800372e:	edd3 6a03 	vldr	s13, [r3, #12]
 8003732:	4b21      	ldr	r3, [pc, #132]	@ (80037b8 <HAL_TIM_PeriodElapsedCallback+0x584>)
 8003734:	edd3 7a02 	vldr	s15, [r3, #8]
 8003738:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800373c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003740:	4b1c      	ldr	r3, [pc, #112]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8003742:	edd3 6a04 	vldr	s13, [r3, #16]
 8003746:	4b1c      	ldr	r3, [pc, #112]	@ (80037b8 <HAL_TIM_PeriodElapsedCallback+0x584>)
 8003748:	edd3 7a05 	vldr	s15, [r3, #20]
 800374c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003750:	ee37 7a27 	vadd.f32	s14, s14, s15
                                                    + gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Z + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Z;
 8003754:	4b17      	ldr	r3, [pc, #92]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8003756:	edd3 6a00 	vldr	s13, [r3]
 800375a:	4b18      	ldr	r3, [pc, #96]	@ (80037bc <HAL_TIM_PeriodElapsedCallback+0x588>)
 800375c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003760:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003764:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003768:	4b12      	ldr	r3, [pc, #72]	@ (80037b4 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800376a:	edd3 6a01 	vldr	s13, [r3, #4]
 800376e:	4b13      	ldr	r3, [pc, #76]	@ (80037bc <HAL_TIM_PeriodElapsedCallback+0x588>)
 8003770:	edd3 7a05 	vldr	s15, [r3, #20]
 8003774:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003778:	ee77 7a27 	vadd.f32	s15, s14, s15
    gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 800377c:	4b10      	ldr	r3, [pc, #64]	@ (80037c0 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 800377e:	edc3 7a02 	vstr	s15, [r3, #8]
    // Shift IIR filter state
    for(int i=1;i>0;i--)
 8003782:	2301      	movs	r3, #1
 8003784:	60fb      	str	r3, [r7, #12]
 8003786:	e08e      	b.n	80038a6 <HAL_TIM_PeriodElapsedCallback+0x672>
 8003788:	20000784 	.word	0x20000784
 800378c:	2000076c 	.word	0x2000076c
 8003790:	3aa3d70a 	.word	0x3aa3d70a
 8003794:	20000760 	.word	0x20000760
 8003798:	2000042c 	.word	0x2000042c
 800379c:	20000424 	.word	0x20000424
 80037a0:	20000544 	.word	0x20000544
 80037a4:	20000778 	.word	0x20000778
 80037a8:	20000550 	.word	0x20000550
 80037ac:	20000440 	.word	0x20000440
 80037b0:	2000061c 	.word	0x2000061c
 80037b4:	20000004 	.word	0x20000004
 80037b8:	200006a0 	.word	0x200006a0
 80037bc:	20000670 	.word	0x20000670
 80037c0:	20000664 	.word	0x20000664
    {
      gyro_x_pre[i].AXIS_X = gyro_x_pre[i-1].AXIS_X;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	1e5a      	subs	r2, r3, #1
 80037c8:	4966      	ldr	r1, [pc, #408]	@ (8003964 <HAL_TIM_PeriodElapsedCallback+0x730>)
 80037ca:	4613      	mov	r3, r2
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	4413      	add	r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	6819      	ldr	r1, [r3, #0]
 80037d6:	4863      	ldr	r0, [pc, #396]	@ (8003964 <HAL_TIM_PeriodElapsedCallback+0x730>)
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	4613      	mov	r3, r2
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	4413      	add	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	4403      	add	r3, r0
 80037e4:	6019      	str	r1, [r3, #0]
      gyro_x_pre[i].AXIS_Y = gyro_x_pre[i-1].AXIS_Y;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	1e5a      	subs	r2, r3, #1
 80037ea:	495e      	ldr	r1, [pc, #376]	@ (8003964 <HAL_TIM_PeriodElapsedCallback+0x730>)
 80037ec:	4613      	mov	r3, r2
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	4413      	add	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	3304      	adds	r3, #4
 80037f8:	6819      	ldr	r1, [r3, #0]
 80037fa:	485a      	ldr	r0, [pc, #360]	@ (8003964 <HAL_TIM_PeriodElapsedCallback+0x730>)
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	4613      	mov	r3, r2
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	4413      	add	r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	4403      	add	r3, r0
 8003808:	3304      	adds	r3, #4
 800380a:	6019      	str	r1, [r3, #0]
      gyro_x_pre[i].AXIS_Z = gyro_x_pre[i-1].AXIS_Z;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	1e5a      	subs	r2, r3, #1
 8003810:	4954      	ldr	r1, [pc, #336]	@ (8003964 <HAL_TIM_PeriodElapsedCallback+0x730>)
 8003812:	4613      	mov	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4413      	add	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	440b      	add	r3, r1
 800381c:	3308      	adds	r3, #8
 800381e:	6819      	ldr	r1, [r3, #0]
 8003820:	4850      	ldr	r0, [pc, #320]	@ (8003964 <HAL_TIM_PeriodElapsedCallback+0x730>)
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	4613      	mov	r3, r2
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	4413      	add	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	4403      	add	r3, r0
 800382e:	3308      	adds	r3, #8
 8003830:	6019      	str	r1, [r3, #0]
      gyro_y_pre[i].AXIS_X = gyro_y_pre[i-1].AXIS_X;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	1e5a      	subs	r2, r3, #1
 8003836:	494c      	ldr	r1, [pc, #304]	@ (8003968 <HAL_TIM_PeriodElapsedCallback+0x734>)
 8003838:	4613      	mov	r3, r2
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	4413      	add	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	6819      	ldr	r1, [r3, #0]
 8003844:	4848      	ldr	r0, [pc, #288]	@ (8003968 <HAL_TIM_PeriodElapsedCallback+0x734>)
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	4613      	mov	r3, r2
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	4413      	add	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4403      	add	r3, r0
 8003852:	6019      	str	r1, [r3, #0]
      gyro_y_pre[i].AXIS_Y = gyro_y_pre[i-1].AXIS_Y;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	1e5a      	subs	r2, r3, #1
 8003858:	4943      	ldr	r1, [pc, #268]	@ (8003968 <HAL_TIM_PeriodElapsedCallback+0x734>)
 800385a:	4613      	mov	r3, r2
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	4413      	add	r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	3304      	adds	r3, #4
 8003866:	6819      	ldr	r1, [r3, #0]
 8003868:	483f      	ldr	r0, [pc, #252]	@ (8003968 <HAL_TIM_PeriodElapsedCallback+0x734>)
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	4613      	mov	r3, r2
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	4413      	add	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4403      	add	r3, r0
 8003876:	3304      	adds	r3, #4
 8003878:	6019      	str	r1, [r3, #0]
      gyro_y_pre[i].AXIS_Z = gyro_y_pre[i-1].AXIS_Z;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	1e5a      	subs	r2, r3, #1
 800387e:	493a      	ldr	r1, [pc, #232]	@ (8003968 <HAL_TIM_PeriodElapsedCallback+0x734>)
 8003880:	4613      	mov	r3, r2
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	4413      	add	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	440b      	add	r3, r1
 800388a:	3308      	adds	r3, #8
 800388c:	6819      	ldr	r1, [r3, #0]
 800388e:	4836      	ldr	r0, [pc, #216]	@ (8003968 <HAL_TIM_PeriodElapsedCallback+0x734>)
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	4613      	mov	r3, r2
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	4413      	add	r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	4403      	add	r3, r0
 800389c:	3308      	adds	r3, #8
 800389e:	6019      	str	r1, [r3, #0]
    for(int i=1;i>0;i--)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	3b01      	subs	r3, #1
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	dc8b      	bgt.n	80037c4 <HAL_TIM_PeriodElapsedCallback+0x590>
    }
    gyro_x_pre[0].AXIS_X = gyro.AXIS_X;
 80038ac:	4b2f      	ldr	r3, [pc, #188]	@ (800396c <HAL_TIM_PeriodElapsedCallback+0x738>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	ee07 3a90 	vmov	s15, r3
 80038b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038b8:	4b2a      	ldr	r3, [pc, #168]	@ (8003964 <HAL_TIM_PeriodElapsedCallback+0x730>)
 80038ba:	edc3 7a00 	vstr	s15, [r3]
    gyro_x_pre[0].AXIS_Y = gyro.AXIS_Y;
 80038be:	4b2b      	ldr	r3, [pc, #172]	@ (800396c <HAL_TIM_PeriodElapsedCallback+0x738>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	ee07 3a90 	vmov	s15, r3
 80038c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038ca:	4b26      	ldr	r3, [pc, #152]	@ (8003964 <HAL_TIM_PeriodElapsedCallback+0x730>)
 80038cc:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_x_pre[0].AXIS_Z = gyro.AXIS_Z;
 80038d0:	4b26      	ldr	r3, [pc, #152]	@ (800396c <HAL_TIM_PeriodElapsedCallback+0x738>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	ee07 3a90 	vmov	s15, r3
 80038d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038dc:	4b21      	ldr	r3, [pc, #132]	@ (8003964 <HAL_TIM_PeriodElapsedCallback+0x730>)
 80038de:	edc3 7a02 	vstr	s15, [r3, #8]
    gyro_y_pre[0].AXIS_X = gyro_fil.AXIS_X;
 80038e2:	4b23      	ldr	r3, [pc, #140]	@ (8003970 <HAL_TIM_PeriodElapsedCallback+0x73c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a20      	ldr	r2, [pc, #128]	@ (8003968 <HAL_TIM_PeriodElapsedCallback+0x734>)
 80038e8:	6013      	str	r3, [r2, #0]
    gyro_y_pre[0].AXIS_Y = gyro_fil.AXIS_Y;
 80038ea:	4b21      	ldr	r3, [pc, #132]	@ (8003970 <HAL_TIM_PeriodElapsedCallback+0x73c>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	4a1e      	ldr	r2, [pc, #120]	@ (8003968 <HAL_TIM_PeriodElapsedCallback+0x734>)
 80038f0:	6053      	str	r3, [r2, #4]
    gyro_y_pre[0].AXIS_Z = gyro_fil.AXIS_Z;
 80038f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003970 <HAL_TIM_PeriodElapsedCallback+0x73c>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	4a1c      	ldr	r2, [pc, #112]	@ (8003968 <HAL_TIM_PeriodElapsedCallback+0x734>)
 80038f8:	6093      	str	r3, [r2, #8]

    //  Save filtered data to gyro_FIFO
    gyro_FIFO[tim9_cnt2-1].AXIS_X = gyro_fil.AXIS_X;
 80038fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003974 <HAL_TIM_PeriodElapsedCallback+0x740>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	1e5a      	subs	r2, r3, #1
 8003900:	4b1b      	ldr	r3, [pc, #108]	@ (8003970 <HAL_TIM_PeriodElapsedCallback+0x73c>)
 8003902:	6819      	ldr	r1, [r3, #0]
 8003904:	481c      	ldr	r0, [pc, #112]	@ (8003978 <HAL_TIM_PeriodElapsedCallback+0x744>)
 8003906:	4613      	mov	r3, r2
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	4413      	add	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4403      	add	r3, r0
 8003910:	6019      	str	r1, [r3, #0]
    gyro_FIFO[tim9_cnt2-1].AXIS_Y = gyro_fil.AXIS_Y;
 8003912:	4b18      	ldr	r3, [pc, #96]	@ (8003974 <HAL_TIM_PeriodElapsedCallback+0x740>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	1e5a      	subs	r2, r3, #1
 8003918:	4b15      	ldr	r3, [pc, #84]	@ (8003970 <HAL_TIM_PeriodElapsedCallback+0x73c>)
 800391a:	6859      	ldr	r1, [r3, #4]
 800391c:	4816      	ldr	r0, [pc, #88]	@ (8003978 <HAL_TIM_PeriodElapsedCallback+0x744>)
 800391e:	4613      	mov	r3, r2
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	4413      	add	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	4403      	add	r3, r0
 8003928:	3304      	adds	r3, #4
 800392a:	6019      	str	r1, [r3, #0]
    gyro_FIFO[tim9_cnt2-1].AXIS_Z = gyro_fil.AXIS_Z;
 800392c:	4b11      	ldr	r3, [pc, #68]	@ (8003974 <HAL_TIM_PeriodElapsedCallback+0x740>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	1e5a      	subs	r2, r3, #1
 8003932:	4b0f      	ldr	r3, [pc, #60]	@ (8003970 <HAL_TIM_PeriodElapsedCallback+0x73c>)
 8003934:	6899      	ldr	r1, [r3, #8]
 8003936:	4810      	ldr	r0, [pc, #64]	@ (8003978 <HAL_TIM_PeriodElapsedCallback+0x744>)
 8003938:	4613      	mov	r3, r2
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	4413      	add	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	4403      	add	r3, r0
 8003942:	3308      	adds	r3, #8
 8003944:	6019      	str	r1, [r3, #0]


    if(tim9_cnt2 == FIFO_Order)
 8003946:	4b0b      	ldr	r3, [pc, #44]	@ (8003974 <HAL_TIM_PeriodElapsedCallback+0x740>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2b05      	cmp	r3, #5
 800394c:	f040 8086 	bne.w	8003a5c <HAL_TIM_PeriodElapsedCallback+0x828>
    {
      tim9_cnt2 = 0;
 8003950:	4b08      	ldr	r3, [pc, #32]	@ (8003974 <HAL_TIM_PeriodElapsedCallback+0x740>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]
      tim9_event_flag = 1;
 8003956:	4b09      	ldr	r3, [pc, #36]	@ (800397c <HAL_TIM_PeriodElapsedCallback+0x748>)
 8003958:	2201      	movs	r2, #1
 800395a:	601a      	str	r2, [r3, #0]
      for(int i=0;i<FIFO_Order;i++)
 800395c:	2300      	movs	r3, #0
 800395e:	60bb      	str	r3, [r7, #8]
 8003960:	e079      	b.n	8003a56 <HAL_TIM_PeriodElapsedCallback+0x822>
 8003962:	bf00      	nop
 8003964:	200006a0 	.word	0x200006a0
 8003968:	20000670 	.word	0x20000670
 800396c:	20000550 	.word	0x20000550
 8003970:	20000664 	.word	0x20000664
 8003974:	20000440 	.word	0x20000440
 8003978:	2000070c 	.word	0x2000070c
 800397c:	20000438 	.word	0x20000438
      {
        acc_ahrs_FIFO[i].AXIS_X = acc_FIFO[i].AXIS_X;
 8003980:	4965      	ldr	r1, [pc, #404]	@ (8003b18 <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	4613      	mov	r3, r2
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	4413      	add	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	440b      	add	r3, r1
 800398e:	6819      	ldr	r1, [r3, #0]
 8003990:	4862      	ldr	r0, [pc, #392]	@ (8003b1c <HAL_TIM_PeriodElapsedCallback+0x8e8>)
 8003992:	68ba      	ldr	r2, [r7, #8]
 8003994:	4613      	mov	r3, r2
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	4413      	add	r3, r2
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	4403      	add	r3, r0
 800399e:	6019      	str	r1, [r3, #0]
        acc_ahrs_FIFO[i].AXIS_Y = acc_FIFO[i].AXIS_Y;
 80039a0:	495d      	ldr	r1, [pc, #372]	@ (8003b18 <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	4613      	mov	r3, r2
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	4413      	add	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	440b      	add	r3, r1
 80039ae:	3304      	adds	r3, #4
 80039b0:	6819      	ldr	r1, [r3, #0]
 80039b2:	485a      	ldr	r0, [pc, #360]	@ (8003b1c <HAL_TIM_PeriodElapsedCallback+0x8e8>)
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	4613      	mov	r3, r2
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	4413      	add	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4403      	add	r3, r0
 80039c0:	3304      	adds	r3, #4
 80039c2:	6019      	str	r1, [r3, #0]
        acc_ahrs_FIFO[i].AXIS_Z = acc_FIFO[i].AXIS_Z;
 80039c4:	4954      	ldr	r1, [pc, #336]	@ (8003b18 <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 80039c6:	68ba      	ldr	r2, [r7, #8]
 80039c8:	4613      	mov	r3, r2
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	4413      	add	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	3308      	adds	r3, #8
 80039d4:	6819      	ldr	r1, [r3, #0]
 80039d6:	4851      	ldr	r0, [pc, #324]	@ (8003b1c <HAL_TIM_PeriodElapsedCallback+0x8e8>)
 80039d8:	68ba      	ldr	r2, [r7, #8]
 80039da:	4613      	mov	r3, r2
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	4413      	add	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	4403      	add	r3, r0
 80039e4:	3308      	adds	r3, #8
 80039e6:	6019      	str	r1, [r3, #0]
        gyro_ahrs_FIFO[i].AXIS_X = gyro_FIFO[i].AXIS_X;
 80039e8:	494d      	ldr	r1, [pc, #308]	@ (8003b20 <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	4613      	mov	r3, r2
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	4413      	add	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	6819      	ldr	r1, [r3, #0]
 80039f8:	484a      	ldr	r0, [pc, #296]	@ (8003b24 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	4613      	mov	r3, r2
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	4413      	add	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4403      	add	r3, r0
 8003a06:	6019      	str	r1, [r3, #0]
        gyro_ahrs_FIFO[i].AXIS_Y = gyro_FIFO[i].AXIS_Y;
 8003a08:	4945      	ldr	r1, [pc, #276]	@ (8003b20 <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8003a0a:	68ba      	ldr	r2, [r7, #8]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	4413      	add	r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	440b      	add	r3, r1
 8003a16:	3304      	adds	r3, #4
 8003a18:	6819      	ldr	r1, [r3, #0]
 8003a1a:	4842      	ldr	r0, [pc, #264]	@ (8003b24 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	4413      	add	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4403      	add	r3, r0
 8003a28:	3304      	adds	r3, #4
 8003a2a:	6019      	str	r1, [r3, #0]
        gyro_ahrs_FIFO[i].AXIS_Z = gyro_FIFO[i].AXIS_Z;
 8003a2c:	493c      	ldr	r1, [pc, #240]	@ (8003b20 <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	4613      	mov	r3, r2
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	4413      	add	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	440b      	add	r3, r1
 8003a3a:	3308      	adds	r3, #8
 8003a3c:	6819      	ldr	r1, [r3, #0]
 8003a3e:	4839      	ldr	r0, [pc, #228]	@ (8003b24 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	4613      	mov	r3, r2
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	4413      	add	r3, r2
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4403      	add	r3, r0
 8003a4c:	3308      	adds	r3, #8
 8003a4e:	6019      	str	r1, [r3, #0]
      for(int i=0;i<FIFO_Order;i++)
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	3301      	adds	r3, #1
 8003a54:	60bb      	str	r3, [r7, #8]
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	dd91      	ble.n	8003980 <HAL_TIM_PeriodElapsedCallback+0x74c>
      }
    }


      gyro_rad.gx = ((float)gyro_fil.AXIS_X)*((float)COE_MDPS_TO_RADPS);
 8003a5c:	4b32      	ldr	r3, [pc, #200]	@ (8003b28 <HAL_TIM_PeriodElapsedCallback+0x8f4>)
 8003a5e:	edd3 7a00 	vldr	s15, [r3]
 8003a62:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003b2c <HAL_TIM_PeriodElapsedCallback+0x8f8>
 8003a66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a6a:	4b31      	ldr	r3, [pc, #196]	@ (8003b30 <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 8003a6c:	edc3 7a00 	vstr	s15, [r3]
      gyro_rad.gy = ((float)gyro_fil.AXIS_Y)*((float)COE_MDPS_TO_RADPS);
 8003a70:	4b2d      	ldr	r3, [pc, #180]	@ (8003b28 <HAL_TIM_PeriodElapsedCallback+0x8f4>)
 8003a72:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a76:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8003b2c <HAL_TIM_PeriodElapsedCallback+0x8f8>
 8003a7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a7e:	4b2c      	ldr	r3, [pc, #176]	@ (8003b30 <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 8003a80:	edc3 7a01 	vstr	s15, [r3, #4]
      gyro_rad.gz = ((float)gyro_fil.AXIS_Z)*((float)COE_MDPS_TO_RADPS);
 8003a84:	4b28      	ldr	r3, [pc, #160]	@ (8003b28 <HAL_TIM_PeriodElapsedCallback+0x8f4>)
 8003a86:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a8a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8003b2c <HAL_TIM_PeriodElapsedCallback+0x8f8>
 8003a8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a92:	4b27      	ldr	r3, [pc, #156]	@ (8003b30 <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 8003a94:	edc3 7a02 	vstr	s15, [r3, #8]

      euler_ahrs.thz += gyro_rad.gz*PID_SAMPLING_TIME;
 8003a98:	4b26      	ldr	r3, [pc, #152]	@ (8003b34 <HAL_TIM_PeriodElapsedCallback+0x900>)
 8003a9a:	ed93 7a02 	vldr	s14, [r3, #8]
 8003a9e:	4b24      	ldr	r3, [pc, #144]	@ (8003b30 <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 8003aa0:	edd3 7a02 	vldr	s15, [r3, #8]
 8003aa4:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8003b38 <HAL_TIM_PeriodElapsedCallback+0x904>
 8003aa8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003aac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ab0:	4b20      	ldr	r3, [pc, #128]	@ (8003b34 <HAL_TIM_PeriodElapsedCallback+0x900>)
 8003ab2:	edc3 7a02 	vstr	s15, [r3, #8]

      if(gTHR<MIN_THR)
 8003ab6:	4b21      	ldr	r3, [pc, #132]	@ (8003b3c <HAL_TIM_PeriodElapsedCallback+0x908>)
 8003ab8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003abc:	2bc7      	cmp	r3, #199	@ 0xc7
 8003abe:	dc07      	bgt.n	8003ad0 <HAL_TIM_PeriodElapsedCallback+0x89c>
      {
        euler_rc.thz = 0;
 8003ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8003b40 <HAL_TIM_PeriodElapsedCallback+0x90c>)
 8003ac2:	f04f 0200 	mov.w	r2, #0
 8003ac6:	609a      	str	r2, [r3, #8]
        euler_ahrs.thz = 0;
 8003ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8003b34 <HAL_TIM_PeriodElapsedCallback+0x900>)
 8003aca:	f04f 0200 	mov.w	r2, #0
 8003ace:	609a      	str	r2, [r3, #8]
      }

      if (rc_connection_flag && rc_enable_motor)
 8003ad0:	4b1c      	ldr	r3, [pc, #112]	@ (8003b44 <HAL_TIM_PeriodElapsedCallback+0x910>)
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00c      	beq.n	8003af2 <HAL_TIM_PeriodElapsedCallback+0x8be>
 8003ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b48 <HAL_TIM_PeriodElapsedCallback+0x914>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d008      	beq.n	8003af2 <HAL_TIM_PeriodElapsedCallback+0x8be>
      {   // Do PID Control
        FlightControlPID_innerLoop(&euler_rc_fil, &gyro_rad, &ahrs, &pid, &motor_pwm);
 8003ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b4c <HAL_TIM_PeriodElapsedCallback+0x918>)
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8003b50 <HAL_TIM_PeriodElapsedCallback+0x91c>)
 8003ae6:	4a1b      	ldr	r2, [pc, #108]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x920>)
 8003ae8:	4911      	ldr	r1, [pc, #68]	@ (8003b30 <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 8003aea:	481b      	ldr	r0, [pc, #108]	@ (8003b58 <HAL_TIM_PeriodElapsedCallback+0x924>)
 8003aec:	f7fe f802 	bl	8001af4 <FlightControlPID_innerLoop>
 8003af0:	e002      	b.n	8003af8 <HAL_TIM_PeriodElapsedCallback+0x8c4>
      }
      else
      {
        // set motor output zero
        set_motor_pwm_zero(&motor_pwm);
 8003af2:	4816      	ldr	r0, [pc, #88]	@ (8003b4c <HAL_TIM_PeriodElapsedCallback+0x918>)
 8003af4:	f000 fc40 	bl	8004378 <set_motor_pwm_zero>
      }

      if(gTHR<MIN_THR)
 8003af8:	4b10      	ldr	r3, [pc, #64]	@ (8003b3c <HAL_TIM_PeriodElapsedCallback+0x908>)
 8003afa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003afe:	2bc7      	cmp	r3, #199	@ 0xc7
 8003b00:	dc02      	bgt.n	8003b08 <HAL_TIM_PeriodElapsedCallback+0x8d4>
      {
        set_motor_pwm_zero(&motor_pwm);
 8003b02:	4812      	ldr	r0, [pc, #72]	@ (8003b4c <HAL_TIM_PeriodElapsedCallback+0x918>)
 8003b04:	f000 fc38 	bl	8004378 <set_motor_pwm_zero>
      }

      set_motor_pwm(&motor_pwm);      /* To comment if want to debug remocon calibration switching off the motors */
 8003b08:	4810      	ldr	r0, [pc, #64]	@ (8003b4c <HAL_TIM_PeriodElapsedCallback+0x918>)
 8003b0a:	f000 fb8b 	bl	8004224 <set_motor_pwm>
  }
}
 8003b0e:	bf00      	nop
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	2000061c 	.word	0x2000061c
 8003b1c:	200005e0 	.word	0x200005e0
 8003b20:	2000070c 	.word	0x2000070c
 8003b24:	200006d0 	.word	0x200006d0
 8003b28:	20000664 	.word	0x20000664
 8003b2c:	379268a9 	.word	0x379268a9
 8003b30:	200007ac 	.word	0x200007ac
 8003b34:	200004cc 	.word	0x200004cc
 8003b38:	3aa3d70a 	.word	0x3aa3d70a
 8003b3c:	20000954 	.word	0x20000954
 8003b40:	200004c0 	.word	0x200004c0
 8003b44:	20000918 	.word	0x20000918
 8003b48:	20000428 	.word	0x20000428
 8003b4c:	200007b8 	.word	0x200007b8
 8003b50:	20000450 	.word	0x20000450
 8003b54:	200007d0 	.word	0x200007d0
 8003b58:	200004d8 	.word	0x200004d8

08003b5c <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b08a      	sub	sp, #40	@ 0x28
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	4603      	mov	r3, r0
 8003b64:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8003b66:	79fb      	ldrb	r3, [r7, #7]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10d      	bne.n	8003b88 <BSP_LED_Init+0x2c>
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	613b      	str	r3, [r7, #16]
 8003b70:	4b1a      	ldr	r3, [pc, #104]	@ (8003bdc <BSP_LED_Init+0x80>)
 8003b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b74:	4a19      	ldr	r2, [pc, #100]	@ (8003bdc <BSP_LED_Init+0x80>)
 8003b76:	f043 0302 	orr.w	r3, r3, #2
 8003b7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b7c:	4b17      	ldr	r3, [pc, #92]	@ (8003bdc <BSP_LED_Init+0x80>)
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	613b      	str	r3, [r7, #16]
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d10d      	bne.n	8003baa <BSP_LED_Init+0x4e>
 8003b8e:	2300      	movs	r3, #0
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	4b12      	ldr	r3, [pc, #72]	@ (8003bdc <BSP_LED_Init+0x80>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b96:	4a11      	ldr	r2, [pc, #68]	@ (8003bdc <BSP_LED_Init+0x80>)
 8003b98:	f043 0302 	orr.w	r3, r3, #2
 8003b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003bdc <BSP_LED_Init+0x80>)
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	60fb      	str	r3, [r7, #12]
 8003ba8:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8003baa:	79fb      	ldrb	r3, [r7, #7]
 8003bac:	4a0c      	ldr	r2, [pc, #48]	@ (8003be0 <BSP_LED_Init+0x84>)
 8003bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	623b      	str	r3, [r7, #32]

  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8003bc0:	79fb      	ldrb	r3, [r7, #7]
 8003bc2:	4a08      	ldr	r2, [pc, #32]	@ (8003be4 <BSP_LED_Init+0x88>)
 8003bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc8:	f107 0214 	add.w	r2, r7, #20
 8003bcc:	4611      	mov	r1, r2
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f006 f9fc 	bl	8009fcc <HAL_GPIO_Init>
}
 8003bd4:	bf00      	nop
 8003bd6:	3728      	adds	r7, #40	@ 0x28
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	40023800 	.word	0x40023800
 8003be0:	08011ce4 	.word	0x08011ce4
 8003be4:	20000018 	.word	0x20000018

08003be8 <BSP_LED_On>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_On(Led_TypeDef Led)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	4603      	mov	r3, r0
 8003bf0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8003bf2:	79fb      	ldrb	r3, [r7, #7]
 8003bf4:	4a07      	ldr	r2, [pc, #28]	@ (8003c14 <BSP_LED_On+0x2c>)
 8003bf6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003bfa:	79fb      	ldrb	r3, [r7, #7]
 8003bfc:	4a06      	ldr	r2, [pc, #24]	@ (8003c18 <BSP_LED_On+0x30>)
 8003bfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	2200      	movs	r2, #0
 8003c06:	4619      	mov	r1, r3
 8003c08:	f006 fc60 	bl	800a4cc <HAL_GPIO_WritePin>
}
 8003c0c:	bf00      	nop
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	20000018 	.word	0x20000018
 8003c18:	08011ce4 	.word	0x08011ce4

08003c1c <BSP_LED_Off>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Off(Led_TypeDef Led)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	4603      	mov	r3, r0
 8003c24:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8003c26:	79fb      	ldrb	r3, [r7, #7]
 8003c28:	4a07      	ldr	r2, [pc, #28]	@ (8003c48 <BSP_LED_Off+0x2c>)
 8003c2a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
 8003c30:	4a06      	ldr	r2, [pc, #24]	@ (8003c4c <BSP_LED_Off+0x30>)
 8003c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	2201      	movs	r2, #1
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	f006 fc46 	bl	800a4cc <HAL_GPIO_WritePin>
}
 8003c40:	bf00      	nop
 8003c42:	3708      	adds	r7, #8
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	20000018 	.word	0x20000018
 8003c4c:	08011ce4 	.word	0x08011ce4

08003c50 <BSP_LED_Toggle>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	4603      	mov	r3, r0
 8003c58:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
 8003c5c:	4a07      	ldr	r2, [pc, #28]	@ (8003c7c <BSP_LED_Toggle+0x2c>)
 8003c5e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003c62:	79fb      	ldrb	r3, [r7, #7]
 8003c64:	4906      	ldr	r1, [pc, #24]	@ (8003c80 <BSP_LED_Toggle+0x30>)
 8003c66:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	4610      	mov	r0, r2
 8003c70:	f006 fc45 	bl	800a4fe <HAL_GPIO_TogglePin>

}
 8003c74:	bf00      	nop
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	20000018 	.word	0x20000018
 8003c80:	08011ce4 	.word	0x08011ce4

08003c84 <BlueNRG_Init>:
}*/



void BlueNRG_Init(void)
{
 8003c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c86:	b08f      	sub	sp, #60	@ 0x3c
 8003c88:	af08      	add	r7, sp, #32

  int ret = 1;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	617b      	str	r3, [r7, #20]
  uint8_t  hwVersion=0;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	74fb      	strb	r3, [r7, #19]
  uint16_t fwVersion=0;
 8003c92:	2300      	movs	r3, #0
 8003c94:	823b      	strh	r3, [r7, #16]

  PRINTF("****** START BLE TESTS ******\r\n");
 8003c96:	4883      	ldr	r0, [pc, #524]	@ (8003ea4 <BlueNRG_Init+0x220>)
 8003c98:	f7fd fd62 	bl	8001760 <myprintf>
  BNRG_SPI_Init();
 8003c9c:	f002 fd06 	bl	80066ac <BNRG_SPI_Init>
  /* Commented on Jan 15, 2020 */
  //for(i=0;i<6;i++)
  //  bdaddr[i] = tmp_bdaddr[i];

  /* Added on Jan 15, 2020 */
  bdaddr[0] = (STM32_UUID[1]>>24)&0xFF;
 8003ca0:	4b81      	ldr	r3, [pc, #516]	@ (8003ea8 <BlueNRG_Init+0x224>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	0e1b      	lsrs	r3, r3, #24
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	4b80      	ldr	r3, [pc, #512]	@ (8003eac <BlueNRG_Init+0x228>)
 8003caa:	701a      	strb	r2, [r3, #0]
  bdaddr[1] = (STM32_UUID[0]    )&0xFF;
 8003cac:	4b80      	ldr	r3, [pc, #512]	@ (8003eb0 <BlueNRG_Init+0x22c>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	b2da      	uxtb	r2, r3
 8003cb2:	4b7e      	ldr	r3, [pc, #504]	@ (8003eac <BlueNRG_Init+0x228>)
 8003cb4:	705a      	strb	r2, [r3, #1]
  bdaddr[2] = (STM32_UUID[2] >>8)&0xFF;
 8003cb6:	4b7f      	ldr	r3, [pc, #508]	@ (8003eb4 <BlueNRG_Init+0x230>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	0a1b      	lsrs	r3, r3, #8
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	4b7b      	ldr	r3, [pc, #492]	@ (8003eac <BlueNRG_Init+0x228>)
 8003cc0:	709a      	strb	r2, [r3, #2]
  bdaddr[3] = (STM32_UUID[0]>>16)&0xFF;
 8003cc2:	4b7b      	ldr	r3, [pc, #492]	@ (8003eb0 <BlueNRG_Init+0x22c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	0c1b      	lsrs	r3, r3, #16
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	4b78      	ldr	r3, [pc, #480]	@ (8003eac <BlueNRG_Init+0x228>)
 8003ccc:	70da      	strb	r2, [r3, #3]
  bdaddr[4] = (hwVersion > 0x30) ?
 8003cce:	7cfb      	ldrb	r3, [r7, #19]
 8003cd0:	2b30      	cmp	r3, #48	@ 0x30
 8003cd2:	d901      	bls.n	8003cd8 <BlueNRG_Init+0x54>
 8003cd4:	228c      	movs	r2, #140	@ 0x8c
 8003cd6:	e000      	b.n	8003cda <BlueNRG_Init+0x56>
 8003cd8:	2228      	movs	r2, #40	@ 0x28
 8003cda:	4b74      	ldr	r3, [pc, #464]	@ (8003eac <BlueNRG_Init+0x228>)
 8003cdc:	711a      	strb	r2, [r3, #4]
            ((((0x34-48)*10) + (0x30-48)+100)&0xFF) :
            ((((0x34-48)*10) + (0x30-48)    )&0xFF) ;
  bdaddr[5] = 0xC0; /* for a Legal BLE Random MAC */
 8003cde:	4b73      	ldr	r3, [pc, #460]	@ (8003eac <BlueNRG_Init+0x228>)
 8003ce0:	22c0      	movs	r2, #192	@ 0xc0
 8003ce2:	715a      	strb	r2, [r3, #5]

  /* Initialize the BlueNRG HCI */
  HCI_Init();
 8003ce4:	f00a ff7e 	bl	800ebe4 <HCI_Init>

 /* Reset BlueNRG hardware */
  BlueNRG_RST();
 8003ce8:	f002 fd12 	bl	8006710 <BlueNRG_RST>

  /* get the BlueNRG HW and FW versions */
  PRINTF("\r\nReading BlueNRG version ...\r\n");
 8003cec:	4872      	ldr	r0, [pc, #456]	@ (8003eb8 <BlueNRG_Init+0x234>)
 8003cee:	f7fd fd37 	bl	8001760 <myprintf>
  if (getBlueNRGVersion(&hwVersion, &fwVersion)== BLE_STATUS_SUCCESS)
 8003cf2:	f107 0210 	add.w	r2, r7, #16
 8003cf6:	f107 0313 	add.w	r3, r7, #19
 8003cfa:	4611      	mov	r1, r2
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f00a ff25 	bl	800eb4c <getBlueNRGVersion>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f040 80c0 	bne.w	8003e8a <BlueNRG_Init+0x206>
  {

    /*
     * Reset BlueNRG again otherwise it will fail.
     */
    BlueNRG_RST();
 8003d0a:	f002 fd01 	bl	8006710 <BlueNRG_RST>
    //  testStatus = COMPONENT_ERROR;
    //  PRINTF("\r\nSetting Pubblic BD_ADDR failed *****\r\n");
    //  goto fail;
    //}

    PRINTF("GATT Initializzation...\r\n");
 8003d0e:	486b      	ldr	r0, [pc, #428]	@ (8003ebc <BlueNRG_Init+0x238>)
 8003d10:	f7fd fd26 	bl	8001760 <myprintf>
    ret = aci_gatt_init();
 8003d14:	f00a fc6a 	bl	800e5ec <aci_gatt_init>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	617b      	str	r3, [r7, #20]
    if(ret){
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d006      	beq.n	8003d30 <BlueNRG_Init+0xac>
      testStatus = COMPONENT_ERROR;
 8003d22:	4b67      	ldr	r3, [pc, #412]	@ (8003ec0 <BlueNRG_Init+0x23c>)
 8003d24:	2201      	movs	r2, #1
 8003d26:	701a      	strb	r2, [r3, #0]
      PRINTF("\r\nGATT_Init failed ****\r\n");
 8003d28:	4866      	ldr	r0, [pc, #408]	@ (8003ec4 <BlueNRG_Init+0x240>)
 8003d2a:	f7fd fd19 	bl	8001760 <myprintf>
      goto fail;
 8003d2e:	e0a8      	b.n	8003e82 <BlueNRG_Init+0x1fe>
//       PRINTF("\r\naci_gatt_update_char_value failed\r\n");
//      while(1);
//    }

    /* Set the GAP INIT like X-NUCLEO-IDB05A1 eval board  since using same SPBTLE_RF module*/
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8003d30:	4b65      	ldr	r3, [pc, #404]	@ (8003ec8 <BlueNRG_Init+0x244>)
 8003d32:	9301      	str	r3, [sp, #4]
 8003d34:	4b65      	ldr	r3, [pc, #404]	@ (8003ecc <BlueNRG_Init+0x248>)
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	4b65      	ldr	r3, [pc, #404]	@ (8003ed0 <BlueNRG_Init+0x24c>)
 8003d3a:	2207      	movs	r2, #7
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	2001      	movs	r0, #1
 8003d40:	f00a fa6c 	bl	800e21c <aci_gap_init_IDB05A1>
 8003d44:	4603      	mov	r3, r0
 8003d46:	617b      	str	r3, [r7, #20]

    if(ret != BLE_STATUS_SUCCESS){
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <BlueNRG_Init+0xd2>
      PRINTF("\r\nGAP_Init failed\r\n");
 8003d4e:	4861      	ldr	r0, [pc, #388]	@ (8003ed4 <BlueNRG_Init+0x250>)
 8003d50:	f7fd fd06 	bl	8001760 <myprintf>
      goto fail;
 8003d54:	e095      	b.n	8003e82 <BlueNRG_Init+0x1fe>
    }

    // Added Jan 10th
    ret = hci_le_set_random_address(bdaddr);
 8003d56:	4855      	ldr	r0, [pc, #340]	@ (8003eac <BlueNRG_Init+0x228>)
 8003d58:	f00b fa57 	bl	800f20a <hci_le_set_random_address>
 8003d5c:	6178      	str	r0, [r7, #20]
    // Added Jan 10th
    const char BoardName[7] = {NAME_BLUEMS};
 8003d5e:	4a5e      	ldr	r2, [pc, #376]	@ (8003ed8 <BlueNRG_Init+0x254>)
 8003d60:	f107 0308 	add.w	r3, r7, #8
 8003d64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003d68:	6018      	str	r0, [r3, #0]
 8003d6a:	3304      	adds	r3, #4
 8003d6c:	8019      	strh	r1, [r3, #0]
 8003d6e:	3302      	adds	r3, #2
 8003d70:	0c0a      	lsrs	r2, r1, #16
 8003d72:	701a      	strb	r2, [r3, #0]
    // Added Jan 10th
    ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8003d74:	4b56      	ldr	r3, [pc, #344]	@ (8003ed0 <BlueNRG_Init+0x24c>)
 8003d76:	8818      	ldrh	r0, [r3, #0]
 8003d78:	4b54      	ldr	r3, [pc, #336]	@ (8003ecc <BlueNRG_Init+0x248>)
 8003d7a:	8819      	ldrh	r1, [r3, #0]
 8003d7c:	f107 0308 	add.w	r3, r7, #8
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	2307      	movs	r3, #7
 8003d84:	2200      	movs	r2, #0
 8003d86:	f00a fdab 	bl	800e8e0 <aci_gatt_update_char_value>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	617b      	str	r3, [r7, #20]
                                       7/*strlen(BoardName)*/, (uint8_t *)BoardName);

    PRINTF("GAP setting Authentication ....\r\n");
 8003d8e:	4853      	ldr	r0, [pc, #332]	@ (8003edc <BlueNRG_Init+0x258>)
 8003d90:	f7fd fce6 	bl	8001760 <myprintf>
    ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8003d94:	2301      	movs	r3, #1
 8003d96:	9303      	str	r3, [sp, #12]
 8003d98:	4b51      	ldr	r3, [pc, #324]	@ (8003ee0 <BlueNRG_Init+0x25c>)
 8003d9a:	9302      	str	r3, [sp, #8]
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	9301      	str	r3, [sp, #4]
 8003da0:	2310      	movs	r3, #16
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	2307      	movs	r3, #7
 8003da6:	2200      	movs	r2, #0
 8003da8:	2100      	movs	r1, #0
 8003daa:	2001      	movs	r0, #1
 8003dac:	f00a fb7c 	bl	800e4a8 <aci_gap_set_auth_requirement>
 8003db0:	4603      	mov	r3, r0
 8003db2:	617b      	str	r3, [r7, #20]
                                       OOB_AUTH_DATA_ABSENT,
                                       NULL, 7, 16,
                                       USE_FIXED_PIN_FOR_PAIRING, 123456,
                                       BONDING);
    if (ret != BLE_STATUS_SUCCESS) {
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d006      	beq.n	8003dc8 <BlueNRG_Init+0x144>
      testStatus = COMPONENT_ERROR;
 8003dba:	4b41      	ldr	r3, [pc, #260]	@ (8003ec0 <BlueNRG_Init+0x23c>)
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	701a      	strb	r2, [r3, #0]
       PRINTF("\r\nGAP setting Authentication failed ******\r\n");
 8003dc0:	4848      	ldr	r0, [pc, #288]	@ (8003ee4 <BlueNRG_Init+0x260>)
 8003dc2:	f7fd fccd 	bl	8001760 <myprintf>
       goto fail;
 8003dc6:	e05c      	b.n	8003e82 <BlueNRG_Init+0x1fe>
    }

    PRINTF("SERVER: BLE Stack Initialized \r\n"
 8003dc8:	7cfb      	ldrb	r3, [r7, #19]
 8003dca:	469c      	mov	ip, r3
 8003dcc:	8a3b      	ldrh	r3, [r7, #16]
 8003dce:	0a1b      	lsrs	r3, r3, #8
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	469e      	mov	lr, r3
 8003dd4:	8a3b      	ldrh	r3, [r7, #16]
 8003dd6:	091b      	lsrs	r3, r3, #4
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f003 020f 	and.w	r2, r3, #15
 8003dde:	7cfb      	ldrb	r3, [r7, #19]
 8003de0:	2b30      	cmp	r3, #48	@ 0x30
 8003de2:	d904      	bls.n	8003dee <BlueNRG_Init+0x16a>
 8003de4:	8a3b      	ldrh	r3, [r7, #16]
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	3360      	adds	r3, #96	@ 0x60
 8003dec:	e000      	b.n	8003df0 <BlueNRG_Init+0x16c>
 8003dee:	2361      	movs	r3, #97	@ 0x61
 8003df0:	492e      	ldr	r1, [pc, #184]	@ (8003eac <BlueNRG_Init+0x228>)
 8003df2:	7949      	ldrb	r1, [r1, #5]
 8003df4:	4608      	mov	r0, r1
 8003df6:	492d      	ldr	r1, [pc, #180]	@ (8003eac <BlueNRG_Init+0x228>)
 8003df8:	7909      	ldrb	r1, [r1, #4]
 8003dfa:	460c      	mov	r4, r1
 8003dfc:	492b      	ldr	r1, [pc, #172]	@ (8003eac <BlueNRG_Init+0x228>)
 8003dfe:	78c9      	ldrb	r1, [r1, #3]
 8003e00:	460d      	mov	r5, r1
 8003e02:	492a      	ldr	r1, [pc, #168]	@ (8003eac <BlueNRG_Init+0x228>)
 8003e04:	7889      	ldrb	r1, [r1, #2]
 8003e06:	460e      	mov	r6, r1
 8003e08:	4928      	ldr	r1, [pc, #160]	@ (8003eac <BlueNRG_Init+0x228>)
 8003e0a:	7849      	ldrb	r1, [r1, #1]
 8003e0c:	6079      	str	r1, [r7, #4]
 8003e0e:	4927      	ldr	r1, [pc, #156]	@ (8003eac <BlueNRG_Init+0x228>)
 8003e10:	7809      	ldrb	r1, [r1, #0]
 8003e12:	9106      	str	r1, [sp, #24]
 8003e14:	6879      	ldr	r1, [r7, #4]
 8003e16:	9105      	str	r1, [sp, #20]
 8003e18:	9604      	str	r6, [sp, #16]
 8003e1a:	9503      	str	r5, [sp, #12]
 8003e1c:	9402      	str	r4, [sp, #8]
 8003e1e:	9001      	str	r0, [sp, #4]
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	4613      	mov	r3, r2
 8003e24:	4672      	mov	r2, lr
 8003e26:	4661      	mov	r1, ip
 8003e28:	482f      	ldr	r0, [pc, #188]	@ (8003ee8 <BlueNRG_Init+0x264>)
 8003e2a:	f7fd fc99 	bl	8001760 <myprintf>
           (fwVersion>>4)&0xF,
           (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a',
           bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);

    /* Set output power level */
    aci_hal_set_tx_power_level(1,4);    /* -2.1dBm */
 8003e2e:	2104      	movs	r1, #4
 8003e30:	2001      	movs	r0, #1
 8003e32:	f00a fe18 	bl	800ea66 <aci_hal_set_tx_power_level>

    ret = Add_ConsoleW2ST_Service();
 8003e36:	f000 fdc9 	bl	80049cc <Add_ConsoleW2ST_Service>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	617b      	str	r3, [r7, #20]
    if(ret == BLE_STATUS_SUCCESS)
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d103      	bne.n	8003e4c <BlueNRG_Init+0x1c8>
       PRINTF("Console Service W2ST added successfully\r\n");
 8003e44:	4829      	ldr	r0, [pc, #164]	@ (8003eec <BlueNRG_Init+0x268>)
 8003e46:	f7fd fc8b 	bl	8001760 <myprintf>
 8003e4a:	e005      	b.n	8003e58 <BlueNRG_Init+0x1d4>
    else{
       testStatus = COMPONENT_ERROR;
 8003e4c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ec0 <BlueNRG_Init+0x23c>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	701a      	strb	r2, [r3, #0]
       PRINTF("\r\nError while adding Console Service W2ST\r\n");
 8003e52:	4827      	ldr	r0, [pc, #156]	@ (8003ef0 <BlueNRG_Init+0x26c>)
 8003e54:	f7fd fc84 	bl	8001760 <myprintf>
    }

    ret = Add_ConfigW2ST_Service();
 8003e58:	f000 fd42 	bl	80048e0 <Add_ConfigW2ST_Service>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	617b      	str	r3, [r7, #20]
    if(ret == BLE_STATUS_SUCCESS)
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d103      	bne.n	8003e6e <BlueNRG_Init+0x1ea>
       PRINTF("Config  Service W2ST added successfully\r\n");
 8003e66:	4823      	ldr	r0, [pc, #140]	@ (8003ef4 <BlueNRG_Init+0x270>)
 8003e68:	f7fd fc7a 	bl	8001760 <myprintf>
 8003e6c:	e005      	b.n	8003e7a <BlueNRG_Init+0x1f6>
    else{
       testStatus = COMPONENT_ERROR;
 8003e6e:	4b14      	ldr	r3, [pc, #80]	@ (8003ec0 <BlueNRG_Init+0x23c>)
 8003e70:	2201      	movs	r2, #1
 8003e72:	701a      	strb	r2, [r3, #0]
       PRINTF("\r\nError while adding Config Service W2ST\r\n");
 8003e74:	4820      	ldr	r0, [pc, #128]	@ (8003ef8 <BlueNRG_Init+0x274>)
 8003e76:	f7fd fc73 	bl	8001760 <myprintf>
    }

    PRINTF("\r\nAll test passed!\r\n");
 8003e7a:	4820      	ldr	r0, [pc, #128]	@ (8003efc <BlueNRG_Init+0x278>)
 8003e7c:	f7fd fc70 	bl	8001760 <myprintf>
 8003e80:	e009      	b.n	8003e96 <BlueNRG_Init+0x212>
  }
  PRINTF("****** END BLE TESTS ******\r\n");
  return;

fail:
  testStatus = COMPONENT_ERROR;
 8003e82:	4b0f      	ldr	r3, [pc, #60]	@ (8003ec0 <BlueNRG_Init+0x23c>)
 8003e84:	2201      	movs	r2, #1
 8003e86:	701a      	strb	r2, [r3, #0]
  return;
 8003e88:	e009      	b.n	8003e9e <BlueNRG_Init+0x21a>
       testStatus = COMPONENT_ERROR;
 8003e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec0 <BlueNRG_Init+0x23c>)
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	701a      	strb	r2, [r3, #0]
       PRINTF("\r\nError in BlueNRG tests. ******\r\n");
 8003e90:	481b      	ldr	r0, [pc, #108]	@ (8003f00 <BlueNRG_Init+0x27c>)
 8003e92:	f7fd fc65 	bl	8001760 <myprintf>
  PRINTF("****** END BLE TESTS ******\r\n");
 8003e96:	481b      	ldr	r0, [pc, #108]	@ (8003f04 <BlueNRG_Init+0x280>)
 8003e98:	f7fd fc62 	bl	8001760 <myprintf>
  return;
 8003e9c:	bf00      	nop
}
 8003e9e:	371c      	adds	r7, #28
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ea4:	080116bc 	.word	0x080116bc
 8003ea8:	1fff7a14 	.word	0x1fff7a14
 8003eac:	20000448 	.word	0x20000448
 8003eb0:	1fff7a10 	.word	0x1fff7a10
 8003eb4:	1fff7a18 	.word	0x1fff7a18
 8003eb8:	080116dc 	.word	0x080116dc
 8003ebc:	080116fc 	.word	0x080116fc
 8003ec0:	20000444 	.word	0x20000444
 8003ec4:	08011718 	.word	0x08011718
 8003ec8:	20000804 	.word	0x20000804
 8003ecc:	20000802 	.word	0x20000802
 8003ed0:	20000800 	.word	0x20000800
 8003ed4:	08011734 	.word	0x08011734
 8003ed8:	08011908 	.word	0x08011908
 8003edc:	08011748 	.word	0x08011748
 8003ee0:	0001e240 	.word	0x0001e240
 8003ee4:	0801176c 	.word	0x0801176c
 8003ee8:	0801179c 	.word	0x0801179c
 8003eec:	080117fc 	.word	0x080117fc
 8003ef0:	08011828 	.word	0x08011828
 8003ef4:	08011854 	.word	0x08011854
 8003ef8:	08011880 	.word	0x08011880
 8003efc:	080118ac 	.word	0x080118ac
 8003f00:	080118c4 	.word	0x080118c4
 8003f04:	080118e8 	.word	0x080118e8

08003f08 <Init_BlueNRG_Custom_Services>:
/** @brief Initialize all the Custom BlueNRG services
 * @param None
 * @retval None
 */
static void Init_BlueNRG_Custom_Services(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
  int ret;

  ret = Add_HWServW2ST_Service();
 8003f0e:	f000 ff0b 	bl	8004d28 <Add_HWServW2ST_Service>
 8003f12:	4603      	mov	r3, r0
 8003f14:	607b      	str	r3, [r7, #4]
  if(ret == BLE_STATUS_SUCCESS) {
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d103      	bne.n	8003f24 <Init_BlueNRG_Custom_Services+0x1c>
     PRINTF("HW      Service W2ST added successfully\r\n");
 8003f1c:	4813      	ldr	r0, [pc, #76]	@ (8003f6c <Init_BlueNRG_Custom_Services+0x64>)
 8003f1e:	f7fd fc1f 	bl	8001760 <myprintf>
 8003f22:	e002      	b.n	8003f2a <Init_BlueNRG_Custom_Services+0x22>
  } else {
     PRINTF("\r\nError while adding HW Service W2ST\r\n");
 8003f24:	4812      	ldr	r0, [pc, #72]	@ (8003f70 <Init_BlueNRG_Custom_Services+0x68>)
 8003f26:	f7fd fc1b 	bl	8001760 <myprintf>
  }

  ret = Add_ConsoleW2ST_Service();
 8003f2a:	f000 fd4f 	bl	80049cc <Add_ConsoleW2ST_Service>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	607b      	str	r3, [r7, #4]
  if(ret == BLE_STATUS_SUCCESS) {
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d103      	bne.n	8003f40 <Init_BlueNRG_Custom_Services+0x38>
     PRINTF("Console Service W2ST added successfully\r\n");
 8003f38:	480e      	ldr	r0, [pc, #56]	@ (8003f74 <Init_BlueNRG_Custom_Services+0x6c>)
 8003f3a:	f7fd fc11 	bl	8001760 <myprintf>
 8003f3e:	e002      	b.n	8003f46 <Init_BlueNRG_Custom_Services+0x3e>
  } else {
     PRINTF("\r\nError while adding Console Service W2ST\r\n");
 8003f40:	480d      	ldr	r0, [pc, #52]	@ (8003f78 <Init_BlueNRG_Custom_Services+0x70>)
 8003f42:	f7fd fc0d 	bl	8001760 <myprintf>
  }

  ret = Add_ConfigW2ST_Service();
 8003f46:	f000 fccb 	bl	80048e0 <Add_ConfigW2ST_Service>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	607b      	str	r3, [r7, #4]
  if(ret == BLE_STATUS_SUCCESS) {
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d103      	bne.n	8003f5c <Init_BlueNRG_Custom_Services+0x54>
     PRINTF("Config  Service W2ST added successfully\r\n");
 8003f54:	4809      	ldr	r0, [pc, #36]	@ (8003f7c <Init_BlueNRG_Custom_Services+0x74>)
 8003f56:	f7fd fc03 	bl	8001760 <myprintf>
  } else {
     PRINTF("\r\nError while adding Config Service W2ST\r\n");
  }
}
 8003f5a:	e002      	b.n	8003f62 <Init_BlueNRG_Custom_Services+0x5a>
     PRINTF("\r\nError while adding Config Service W2ST\r\n");
 8003f5c:	4808      	ldr	r0, [pc, #32]	@ (8003f80 <Init_BlueNRG_Custom_Services+0x78>)
 8003f5e:	f7fd fbff 	bl	8001760 <myprintf>
}
 8003f62:	bf00      	nop
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	08011910 	.word	0x08011910
 8003f70:	0801193c 	.word	0x0801193c
 8003f74:	080117fc 	.word	0x080117fc
 8003f78:	08011828 	.word	0x08011828
 8003f7c:	08011854 	.word	0x08011854
 8003f80:	08011880 	.word	0x08011880

08003f84 <SendMotionData>:
  * @brief  Send Motion Data Acc/Mag/Gyro to BLE
  * @param  None
  * @retval None
  */
static void SendMotionData(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
  AxesRaw_TypeDef ACC_Value;
  AxesRaw_TypeDef GYR_Value;



  ACC_Value.AXIS_X = acc.AXIS_X;
 8003f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc4 <SendMotionData+0x40>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	60fb      	str	r3, [r7, #12]
  ACC_Value.AXIS_Y = acc.AXIS_Y;
 8003f90:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <SendMotionData+0x40>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	613b      	str	r3, [r7, #16]
  ACC_Value.AXIS_Z = acc.AXIS_Z;
 8003f96:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc4 <SendMotionData+0x40>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	617b      	str	r3, [r7, #20]
  GYR_Value.AXIS_X = gyro.AXIS_X;
 8003f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc8 <SendMotionData+0x44>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	603b      	str	r3, [r7, #0]
  GYR_Value.AXIS_Y = gyro.AXIS_Y;
 8003fa2:	4b09      	ldr	r3, [pc, #36]	@ (8003fc8 <SendMotionData+0x44>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	607b      	str	r3, [r7, #4]
  GYR_Value.AXIS_Z = gyro.AXIS_Z;
 8003fa8:	4b07      	ldr	r3, [pc, #28]	@ (8003fc8 <SendMotionData+0x44>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	60bb      	str	r3, [r7, #8]
  /*Debug */
  //PRINTF("ACC[X, Y, Z]: %d\t%d\t%d\t\r\n", ACC_Value.AXIS_X, ACC_Value.AXIS_Y, ACC_Value.AXIS_Z);
  //PRINTF("GYRO[X, Y, Z]: %d\t%d\t%d\t\r", GYR_Value.AXIS_X, GYR_Value.AXIS_Y, GYR_Value.AXIS_Z);
  //PRINTF("MAG[X, Y, Z]: %d\t%d\t%d\t\n", MAG_Value.AXIS_X, MAG_Value.AXIS_Y, MAG_Value.AXIS_Z);

  AccGyroMag_Update(&ACC_Value, &GYR_Value, &GYR_Value);
 8003fae:	463a      	mov	r2, r7
 8003fb0:	4639      	mov	r1, r7
 8003fb2:	f107 030c 	add.w	r3, r7, #12
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f001 f84c 	bl	8005054 <AccGyroMag_Update>

}
 8003fbc:	bf00      	nop
 8003fbe:	3718      	adds	r7, #24
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	20000544 	.word	0x20000544
 8003fc8:	20000550 	.word	0x20000550
 8003fcc:	00000000 	.word	0x00000000

08003fd0 <SendBattEnvData>:

static void SendBattEnvData(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
   int32_t decPart, intPart;
   int32_t PressToSend=0;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	613b      	str	r3, [r7, #16]
   uint16_t BattToSend=0;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	82fb      	strh	r3, [r7, #22]
   int16_t RSSIToSend=0, TempToSend=0;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	81fb      	strh	r3, [r7, #14]
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	81bb      	strh	r3, [r7, #12]
   int8_t rssi;
   uint16_t conn_handle;

   HAL_ADC_Start(&hadc1);
 8003fe6:	487a      	ldr	r0, [pc, #488]	@ (80041d0 <SendBattEnvData+0x200>)
 8003fe8:	f005 fa7c 	bl	80094e4 <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(&hadc1, 1000000) == HAL_OK)
 8003fec:	4979      	ldr	r1, [pc, #484]	@ (80041d4 <SendBattEnvData+0x204>)
 8003fee:	4878      	ldr	r0, [pc, #480]	@ (80041d0 <SendBattEnvData+0x200>)
 8003ff0:	f005 fb5f 	bl	80096b2 <HAL_ADC_PollForConversion>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d133      	bne.n	8004062 <SendBattEnvData+0x92>
        {
            VBAT_Sense = HAL_ADC_GetValue(&hadc1);
 8003ffa:	4875      	ldr	r0, [pc, #468]	@ (80041d0 <SendBattEnvData+0x200>)
 8003ffc:	f005 fbe4 	bl	80097c8 <HAL_ADC_GetValue>
 8004000:	4603      	mov	r3, r0
 8004002:	4a75      	ldr	r2, [pc, #468]	@ (80041d8 <SendBattEnvData+0x208>)
 8004004:	6013      	str	r3, [r2, #0]
            VBAT = (((VBAT_Sense*3.3)/4095)*(BAT_RUP+BAT_RDW))/BAT_RDW;
 8004006:	4b74      	ldr	r3, [pc, #464]	@ (80041d8 <SendBattEnvData+0x208>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4618      	mov	r0, r3
 800400c:	f7fc fa7a 	bl	8000504 <__aeabi_ui2d>
 8004010:	a36b      	add	r3, pc, #428	@ (adr r3, 80041c0 <SendBattEnvData+0x1f0>)
 8004012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004016:	f7fc faef 	bl	80005f8 <__aeabi_dmul>
 800401a:	4602      	mov	r2, r0
 800401c:	460b      	mov	r3, r1
 800401e:	4610      	mov	r0, r2
 8004020:	4619      	mov	r1, r3
 8004022:	a369      	add	r3, pc, #420	@ (adr r3, 80041c8 <SendBattEnvData+0x1f8>)
 8004024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004028:	f7fc fc10 	bl	800084c <__aeabi_ddiv>
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	4610      	mov	r0, r2
 8004032:	4619      	mov	r1, r3
 8004034:	f04f 0200 	mov.w	r2, #0
 8004038:	4b68      	ldr	r3, [pc, #416]	@ (80041dc <SendBattEnvData+0x20c>)
 800403a:	f7fc fadd 	bl	80005f8 <__aeabi_dmul>
 800403e:	4602      	mov	r2, r0
 8004040:	460b      	mov	r3, r1
 8004042:	4610      	mov	r0, r2
 8004044:	4619      	mov	r1, r3
 8004046:	f04f 0200 	mov.w	r2, #0
 800404a:	4b65      	ldr	r3, [pc, #404]	@ (80041e0 <SendBattEnvData+0x210>)
 800404c:	f7fc fbfe 	bl	800084c <__aeabi_ddiv>
 8004050:	4602      	mov	r2, r0
 8004052:	460b      	mov	r3, r1
 8004054:	4610      	mov	r0, r2
 8004056:	4619      	mov	r1, r3
 8004058:	f7fc fd7e 	bl	8000b58 <__aeabi_d2f>
 800405c:	4603      	mov	r3, r0
 800405e:	4a61      	ldr	r2, [pc, #388]	@ (80041e4 <SendBattEnvData+0x214>)
 8004060:	6013      	str	r3, [r2, #0]
            //PRINTF("Battery voltage = %fV\n\n", VBAT);
        }
    HAL_ADC_Stop(&hadc1);
 8004062:	485b      	ldr	r0, [pc, #364]	@ (80041d0 <SendBattEnvData+0x200>)
 8004064:	f005 faf2 	bl	800964c <HAL_ADC_Stop>

    // Pressure to Send
    MCR_BLUEMS_F2I_2D(press, intPart, decPart);
 8004068:	4b5f      	ldr	r3, [pc, #380]	@ (80041e8 <SendBattEnvData+0x218>)
 800406a:	edd3 7a00 	vldr	s15, [r3]
 800406e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004072:	ee17 3a90 	vmov	r3, s15
 8004076:	60bb      	str	r3, [r7, #8]
 8004078:	4b5b      	ldr	r3, [pc, #364]	@ (80041e8 <SendBattEnvData+0x218>)
 800407a:	ed93 7a00 	vldr	s14, [r3]
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	ee07 3a90 	vmov	s15, r3
 8004084:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004088:	ee77 7a67 	vsub.f32	s15, s14, s15
 800408c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80041ec <SendBattEnvData+0x21c>
 8004090:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004094:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004098:	ee17 3a90 	vmov	r3, s15
 800409c:	607b      	str	r3, [r7, #4]
    PressToSend=intPart*100+decPart;
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2264      	movs	r2, #100	@ 0x64
 80040a2:	fb02 f303 	mul.w	r3, r2, r3
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	4413      	add	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]

    // Battery to Send
    VBAT = ((VBAT - 3.7f)*100.0f)/(4.2f-3.7f);
 80040ac:	4b4d      	ldr	r3, [pc, #308]	@ (80041e4 <SendBattEnvData+0x214>)
 80040ae:	edd3 7a00 	vldr	s15, [r3]
 80040b2:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80041f0 <SendBattEnvData+0x220>
 80040b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80040ba:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80041ec <SendBattEnvData+0x21c>
 80040be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80040c2:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 80041f4 <SendBattEnvData+0x224>
 80040c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040ca:	4b46      	ldr	r3, [pc, #280]	@ (80041e4 <SendBattEnvData+0x214>)
 80040cc:	edc3 7a00 	vstr	s15, [r3]
    if (VBAT < 0) VBAT = 0;
 80040d0:	4b44      	ldr	r3, [pc, #272]	@ (80041e4 <SendBattEnvData+0x214>)
 80040d2:	edd3 7a00 	vldr	s15, [r3]
 80040d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040de:	d503      	bpl.n	80040e8 <SendBattEnvData+0x118>
 80040e0:	4b40      	ldr	r3, [pc, #256]	@ (80041e4 <SendBattEnvData+0x214>)
 80040e2:	f04f 0200 	mov.w	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
    MCR_BLUEMS_F2I_1D((int32_t)VBAT, intPart, decPart);
 80040e8:	4b3e      	ldr	r3, [pc, #248]	@ (80041e4 <SendBattEnvData+0x214>)
 80040ea:	edd3 7a00 	vldr	s15, [r3]
 80040ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040f2:	ee17 3a90 	vmov	r3, s15
 80040f6:	60bb      	str	r3, [r7, #8]
 80040f8:	4b3a      	ldr	r3, [pc, #232]	@ (80041e4 <SendBattEnvData+0x214>)
 80040fa:	edd3 7a00 	vldr	s15, [r3]
 80040fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004102:	ee17 2a90 	vmov	r2, s15
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	1ad2      	subs	r2, r2, r3
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	607b      	str	r3, [r7, #4]
    BattToSend = intPart*10+decPart;
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	b29b      	uxth	r3, r3
 8004118:	461a      	mov	r2, r3
 800411a:	0092      	lsls	r2, r2, #2
 800411c:	4413      	add	r3, r2
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	b29a      	uxth	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	b29b      	uxth	r3, r3
 8004126:	4413      	add	r3, r2
 8004128:	82fb      	strh	r3, [r7, #22]
    if (BattToSend > 1000){
 800412a:	8afb      	ldrh	r3, [r7, #22]
 800412c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004130:	d902      	bls.n	8004138 <SendBattEnvData+0x168>
      BattToSend =1000;
 8004132:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004136:	82fb      	strh	r3, [r7, #22]
    }

    // Temperature to Send
    MCR_BLUEMS_F2I_1D(temperature, intPart, decPart);
 8004138:	4b2f      	ldr	r3, [pc, #188]	@ (80041f8 <SendBattEnvData+0x228>)
 800413a:	edd3 7a00 	vldr	s15, [r3]
 800413e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004142:	ee17 3a90 	vmov	r3, s15
 8004146:	60bb      	str	r3, [r7, #8]
 8004148:	4b2b      	ldr	r3, [pc, #172]	@ (80041f8 <SendBattEnvData+0x228>)
 800414a:	ed93 7a00 	vldr	s14, [r3]
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	ee07 3a90 	vmov	s15, r3
 8004154:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800415c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004164:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004168:	ee17 3a90 	vmov	r3, s15
 800416c:	607b      	str	r3, [r7, #4]
    TempToSend = intPart*10+decPart;
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	b29b      	uxth	r3, r3
 8004172:	461a      	mov	r2, r3
 8004174:	0092      	lsls	r2, r2, #2
 8004176:	4413      	add	r3, r2
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	b29b      	uxth	r3, r3
 8004180:	4413      	add	r3, r2
 8004182:	b29b      	uxth	r3, r3
 8004184:	81bb      	strh	r3, [r7, #12]

    // RSSI to send
    hci_read_rssi(&conn_handle, &rssi);
 8004186:	1cfa      	adds	r2, r7, #3
 8004188:	463b      	mov	r3, r7
 800418a:	4611      	mov	r1, r2
 800418c:	4618      	mov	r0, r3
 800418e:	f00b f873 	bl	800f278 <hci_read_rssi>
    RSSIToSend = (int16_t)rssi*10;
 8004192:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004196:	b29b      	uxth	r3, r3
 8004198:	461a      	mov	r2, r3
 800419a:	0092      	lsls	r2, r2, #2
 800419c:	4413      	add	r3, r2
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	81fb      	strh	r3, [r7, #14]

    Batt_Env_RSSI_Update(PressToSend,BattToSend,(int16_t) TempToSend,RSSIToSend );
 80041a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80041a8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80041ac:	8af9      	ldrh	r1, [r7, #22]
 80041ae:	6938      	ldr	r0, [r7, #16]
 80041b0:	f001 f818 	bl	80051e4 <Batt_Env_RSSI_Update>

}
 80041b4:	bf00      	nop
 80041b6:	3718      	adds	r7, #24
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	f3af 8000 	nop.w
 80041c0:	66666666 	.word	0x66666666
 80041c4:	400a6666 	.word	0x400a6666
 80041c8:	00000000 	.word	0x00000000
 80041cc:	40affe00 	.word	0x40affe00
 80041d0:	200001ac 	.word	0x200001ac
 80041d4:	000f4240 	.word	0x000f4240
 80041d8:	200007f8 	.word	0x200007f8
 80041dc:	403e0000 	.word	0x403e0000
 80041e0:	40340000 	.word	0x40340000
 80041e4:	200007fc 	.word	0x200007fc
 80041e8:	200007ec 	.word	0x200007ec
 80041ec:	42c80000 	.word	0x42c80000
 80041f0:	406ccccd 	.word	0x406ccccd
 80041f4:	3efffff8 	.word	0x3efffff8
 80041f8:	200007f4 	.word	0x200007f4

080041fc <SendArmingData>:


static void SendArmingData(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
   ARMING_Update(rc_enable_motor);
 8004200:	4b03      	ldr	r3, [pc, #12]	@ (8004210 <SendArmingData+0x14>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	4618      	mov	r0, r3
 8004208:	f001 f8aa 	bl	8005360 <ARMING_Update>
}
 800420c:	bf00      	nop
 800420e:	bd80      	pop	{r7, pc}
 8004210:	20000428 	.word	0x20000428

08004214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004218:	bf00      	nop
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
	...

08004224 <set_motor_pwm>:
/*
 * Setup the driving power for 4 motors. p1~p4 data range is 0~1999, which equals
 * to 0~100% duty cycle (for DC motor configuration)
 */
void set_motor_pwm(MotorControlTypeDef *motor_pwm)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  if (motor_pwm->motor1_pwm >= MOTOR_MAX_PWM_VALUE)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	edd3 7a00 	vldr	s15, [r3]
 8004232:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8004370 <set_motor_pwm+0x14c>
 8004236:	eef4 7ac7 	vcmpe.f32	s15, s14
 800423a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800423e:	db05      	blt.n	800424c <set_motor_pwm+0x28>
    htim4.Instance->CCR1 = MOTOR_MAX_PWM_VALUE;
 8004240:	4b4c      	ldr	r3, [pc, #304]	@ (8004374 <set_motor_pwm+0x150>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f240 726c 	movw	r2, #1900	@ 0x76c
 8004248:	635a      	str	r2, [r3, #52]	@ 0x34
 800424a:	e016      	b.n	800427a <set_motor_pwm+0x56>
  else if (motor_pwm->motor1_pwm <= MOTOR_MIN_PWM_VALUE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	edd3 7a00 	vldr	s15, [r3]
 8004252:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800425a:	d804      	bhi.n	8004266 <set_motor_pwm+0x42>
    htim4.Instance->CCR1 = MOTOR_MIN_PWM_VALUE;
 800425c:	4b45      	ldr	r3, [pc, #276]	@ (8004374 <set_motor_pwm+0x150>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2200      	movs	r2, #0
 8004262:	635a      	str	r2, [r3, #52]	@ 0x34
 8004264:	e009      	b.n	800427a <set_motor_pwm+0x56>
  else
    htim4.Instance->CCR1 = (uint32_t) motor_pwm->motor1_pwm; 
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	edd3 7a00 	vldr	s15, [r3]
 800426c:	4b41      	ldr	r3, [pc, #260]	@ (8004374 <set_motor_pwm+0x150>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004274:	ee17 2a90 	vmov	r2, s15
 8004278:	635a      	str	r2, [r3, #52]	@ 0x34
  
  if (motor_pwm->motor2_pwm >= MOTOR_MAX_PWM_VALUE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	edd3 7a01 	vldr	s15, [r3, #4]
 8004280:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8004370 <set_motor_pwm+0x14c>
 8004284:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428c:	db05      	blt.n	800429a <set_motor_pwm+0x76>
    htim4.Instance->CCR2 = MOTOR_MAX_PWM_VALUE;
 800428e:	4b39      	ldr	r3, [pc, #228]	@ (8004374 <set_motor_pwm+0x150>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f240 726c 	movw	r2, #1900	@ 0x76c
 8004296:	639a      	str	r2, [r3, #56]	@ 0x38
 8004298:	e016      	b.n	80042c8 <set_motor_pwm+0xa4>
  else if (motor_pwm->motor2_pwm <= MOTOR_MIN_PWM_VALUE)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	edd3 7a01 	vldr	s15, [r3, #4]
 80042a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a8:	d804      	bhi.n	80042b4 <set_motor_pwm+0x90>
    htim4.Instance->CCR2 = MOTOR_MIN_PWM_VALUE;
 80042aa:	4b32      	ldr	r3, [pc, #200]	@ (8004374 <set_motor_pwm+0x150>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2200      	movs	r2, #0
 80042b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80042b2:	e009      	b.n	80042c8 <set_motor_pwm+0xa4>
  else
    htim4.Instance->CCR2 = (uint32_t) motor_pwm->motor2_pwm;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80042ba:	4b2e      	ldr	r3, [pc, #184]	@ (8004374 <set_motor_pwm+0x150>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042c2:	ee17 2a90 	vmov	r2, s15
 80042c6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  if (motor_pwm->motor3_pwm >= MOTOR_MAX_PWM_VALUE)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	edd3 7a02 	vldr	s15, [r3, #8]
 80042ce:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004370 <set_motor_pwm+0x14c>
 80042d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042da:	db05      	blt.n	80042e8 <set_motor_pwm+0xc4>
    htim4.Instance->CCR3 = MOTOR_MAX_PWM_VALUE;
 80042dc:	4b25      	ldr	r3, [pc, #148]	@ (8004374 <set_motor_pwm+0x150>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f240 726c 	movw	r2, #1900	@ 0x76c
 80042e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80042e6:	e016      	b.n	8004316 <set_motor_pwm+0xf2>
  else if (motor_pwm->motor3_pwm <= MOTOR_MIN_PWM_VALUE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	edd3 7a02 	vldr	s15, [r3, #8]
 80042ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042f6:	d804      	bhi.n	8004302 <set_motor_pwm+0xde>
    htim4.Instance->CCR3 = MOTOR_MIN_PWM_VALUE;
 80042f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004374 <set_motor_pwm+0x150>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2200      	movs	r2, #0
 80042fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004300:	e009      	b.n	8004316 <set_motor_pwm+0xf2>
  else
    htim4.Instance->CCR3 = (uint32_t) motor_pwm->motor3_pwm;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	edd3 7a02 	vldr	s15, [r3, #8]
 8004308:	4b1a      	ldr	r3, [pc, #104]	@ (8004374 <set_motor_pwm+0x150>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004310:	ee17 2a90 	vmov	r2, s15
 8004314:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  if (motor_pwm->motor4_pwm >= MOTOR_MAX_PWM_VALUE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	edd3 7a03 	vldr	s15, [r3, #12]
 800431c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8004370 <set_motor_pwm+0x14c>
 8004320:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004328:	db05      	blt.n	8004336 <set_motor_pwm+0x112>
    htim4.Instance->CCR4 = MOTOR_MAX_PWM_VALUE;
 800432a:	4b12      	ldr	r3, [pc, #72]	@ (8004374 <set_motor_pwm+0x150>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f240 726c 	movw	r2, #1900	@ 0x76c
 8004332:	641a      	str	r2, [r3, #64]	@ 0x40
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
  else
    htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;
}
 8004334:	e016      	b.n	8004364 <set_motor_pwm+0x140>
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	edd3 7a03 	vldr	s15, [r3, #12]
 800433c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004344:	d804      	bhi.n	8004350 <set_motor_pwm+0x12c>
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
 8004346:	4b0b      	ldr	r3, [pc, #44]	@ (8004374 <set_motor_pwm+0x150>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2200      	movs	r2, #0
 800434c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800434e:	e009      	b.n	8004364 <set_motor_pwm+0x140>
    htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	edd3 7a03 	vldr	s15, [r3, #12]
 8004356:	4b07      	ldr	r3, [pc, #28]	@ (8004374 <set_motor_pwm+0x150>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800435e:	ee17 2a90 	vmov	r2, s15
 8004362:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	44ed8000 	.word	0x44ed8000
 8004374:	20000340 	.word	0x20000340

08004378 <set_motor_pwm_zero>:


void set_motor_pwm_zero(MotorControlTypeDef *motor_pwm)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  motor_pwm->motor1_pwm = 0;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
  motor_pwm->motor2_pwm = 0;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f04f 0200 	mov.w	r2, #0
 800438e:	605a      	str	r2, [r3, #4]
  motor_pwm->motor3_pwm = 0;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f04f 0200 	mov.w	r2, #0
 8004396:	609a      	str	r2, [r3, #8]
  motor_pwm->motor4_pwm = 0;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f04f 0200 	mov.w	r2, #0
 800439e:	60da      	str	r2, [r3, #12]
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <QuaternionToEuler>:

/*
 * Convert Quaternion to Euler Angle
 */
void QuaternionToEuler(QuaternionTypeDef *qr, EulerAngleTypeDef *ea)
{
 80043ac:	b5b0      	push	{r4, r5, r7, lr}
 80043ae:	b08e      	sub	sp, #56	@ 0x38
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
    float q0q0, q1q1, q2q2, q3q3;
    float dq0, dq1, dq2;
    float dq1q3, dq0q2/*, dq1q2*/;
    float dq0q1, dq2q3/*, dq0q3*/;

    q0q0 = qr->q0*qr->q0;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	ed93 7a00 	vldr	s14, [r3]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	edd3 7a00 	vldr	s15, [r3]
 80043c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043c6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    q1q1 = qr->q1*qr->q1;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80043d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043da:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    q2q2 = qr->q2*qr->q2;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	ed93 7a02 	vldr	s14, [r3, #8]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80043ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043ee:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    q3q3 = qr->q3*qr->q3;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	ed93 7a03 	vldr	s14, [r3, #12]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80043fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004402:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    dq0 = 2*qr->q0;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	edd3 7a00 	vldr	s15, [r3]
 800440c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004410:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    dq1 = 2*qr->q1;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	edd3 7a01 	vldr	s15, [r3, #4]
 800441a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800441e:	edc7 7a08 	vstr	s15, [r7, #32]
    dq2 = 2*qr->q2;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	edd3 7a02 	vldr	s15, [r3, #8]
 8004428:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800442c:	edc7 7a07 	vstr	s15, [r7, #28]
    //dq1q2 = dq1 * qr->q2;
    dq1q3 = dq1 * qr->q3;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	edd3 7a03 	vldr	s15, [r3, #12]
 8004436:	ed97 7a08 	vldr	s14, [r7, #32]
 800443a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800443e:	edc7 7a06 	vstr	s15, [r7, #24]
    dq0q2 = dq0 * qr->q2;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	edd3 7a02 	vldr	s15, [r3, #8]
 8004448:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800444c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004450:	edc7 7a05 	vstr	s15, [r7, #20]
    //dq0q3 = dq0 * qr->q3;
    dq0q1 = dq0 * qr->q1;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	edd3 7a01 	vldr	s15, [r3, #4]
 800445a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800445e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004462:	edc7 7a04 	vstr	s15, [r7, #16]
    dq2q3 = dq2 * qr->q3;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	edd3 7a03 	vldr	s15, [r3, #12]
 800446c:	ed97 7a07 	vldr	s14, [r7, #28]
 8004470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004474:	edc7 7a03 	vstr	s15, [r7, #12]

    ea->thx = atan2(dq0q1+dq2q3, q0q0+q3q3-q1q1-q2q2);
 8004478:	ed97 7a04 	vldr	s14, [r7, #16]
 800447c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004480:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004484:	ee17 0a90 	vmov	r0, s15
 8004488:	f7fc f85e 	bl	8000548 <__aeabi_f2d>
 800448c:	4604      	mov	r4, r0
 800448e:	460d      	mov	r5, r1
 8004490:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004494:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004498:	ee37 7a27 	vadd.f32	s14, s14, s15
 800449c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80044a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044a4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80044a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044ac:	ee17 0a90 	vmov	r0, s15
 80044b0:	f7fc f84a 	bl	8000548 <__aeabi_f2d>
 80044b4:	4602      	mov	r2, r0
 80044b6:	460b      	mov	r3, r1
 80044b8:	ec43 2b11 	vmov	d1, r2, r3
 80044bc:	ec45 4b10 	vmov	d0, r4, r5
 80044c0:	f00c fb46 	bl	8010b50 <atan2>
 80044c4:	ec53 2b10 	vmov	r2, r3, d0
 80044c8:	4610      	mov	r0, r2
 80044ca:	4619      	mov	r1, r3
 80044cc:	f7fc fb44 	bl	8000b58 <__aeabi_d2f>
 80044d0:	4602      	mov	r2, r0
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	601a      	str	r2, [r3, #0]
    ea->thy = asin(dq0q2-dq1q3);
 80044d6:	ed97 7a05 	vldr	s14, [r7, #20]
 80044da:	edd7 7a06 	vldr	s15, [r7, #24]
 80044de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044e2:	ee17 0a90 	vmov	r0, s15
 80044e6:	f7fc f82f 	bl	8000548 <__aeabi_f2d>
 80044ea:	4602      	mov	r2, r0
 80044ec:	460b      	mov	r3, r1
 80044ee:	ec43 2b10 	vmov	d0, r2, r3
 80044f2:	f00c faf9 	bl	8010ae8 <asin>
 80044f6:	ec53 2b10 	vmov	r2, r3, d0
 80044fa:	4610      	mov	r0, r2
 80044fc:	4619      	mov	r1, r3
 80044fe:	f7fc fb2b 	bl	8000b58 <__aeabi_d2f>
 8004502:	4602      	mov	r2, r0
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	605a      	str	r2, [r3, #4]
    
    

    //ea->thz = atan2(dq1q2+dq0q3, q0q0+q1q1-q2q2-q3q3);

}
 8004508:	bf00      	nop
 800450a:	3738      	adds	r7, #56	@ 0x38
 800450c:	46bd      	mov	sp, r7
 800450e:	bdb0      	pop	{r4, r5, r7, pc}

08004510 <init_remote_control>:

// privite function
void init_rc_variables(void);

void init_remote_control(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  rc_connection_flag = 0;
 8004514:	4b0e      	ldr	r3, [pc, #56]	@ (8004550 <init_remote_control+0x40>)
 8004516:	2200      	movs	r2, #0
 8004518:	701a      	strb	r2, [r3, #0]
  rc_timeout = 1000;
 800451a:	4b0e      	ldr	r3, [pc, #56]	@ (8004554 <init_remote_control+0x44>)
 800451c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004520:	601a      	str	r2, [r3, #0]

  // Initial R/C global variables
  gAIL = 0;
 8004522:	4b0d      	ldr	r3, [pc, #52]	@ (8004558 <init_remote_control+0x48>)
 8004524:	2200      	movs	r2, #0
 8004526:	801a      	strh	r2, [r3, #0]
  gELE = 0;
 8004528:	4b0c      	ldr	r3, [pc, #48]	@ (800455c <init_remote_control+0x4c>)
 800452a:	2200      	movs	r2, #0
 800452c:	801a      	strh	r2, [r3, #0]
  gTHR = 0;
 800452e:	4b0c      	ldr	r3, [pc, #48]	@ (8004560 <init_remote_control+0x50>)
 8004530:	2200      	movs	r2, #0
 8004532:	801a      	strh	r2, [r3, #0]
  gRUD = 0;
 8004534:	4b0b      	ldr	r3, [pc, #44]	@ (8004564 <init_remote_control+0x54>)
 8004536:	2200      	movs	r2, #0
 8004538:	801a      	strh	r2, [r3, #0]

  init_rc_variables();
 800453a:	f000 f819 	bl	8004570 <init_rc_variables>
  // queue for test purpose
  cnt = 0;
 800453e:	4b0a      	ldr	r3, [pc, #40]	@ (8004568 <init_remote_control+0x58>)
 8004540:	2200      	movs	r2, #0
 8004542:	601a      	str	r2, [r3, #0]
  init_queue(&que);
 8004544:	4809      	ldr	r0, [pc, #36]	@ (800456c <init_remote_control+0x5c>)
 8004546:	f000 f967 	bl	8004818 <init_queue>
}
 800454a:	bf00      	nop
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	20000918 	.word	0x20000918
 8004554:	20000914 	.word	0x20000914
 8004558:	20000950 	.word	0x20000950
 800455c:	20000952 	.word	0x20000952
 8004560:	20000954 	.word	0x20000954
 8004564:	20000956 	.word	0x20000956
 8004568:	200009a4 	.word	0x200009a4
 800456c:	20000958 	.word	0x20000958

08004570 <init_rc_variables>:

void init_rc_variables(void)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
  uint32_t i;
  rc_connection_flag = 0;
 8004576:	4b13      	ldr	r3, [pc, #76]	@ (80045c4 <init_rc_variables+0x54>)
 8004578:	2200      	movs	r2, #0
 800457a:	701a      	strb	r2, [r3, #0]
  for (i=0;i<4;i++)
 800457c:	2300      	movs	r3, #0
 800457e:	607b      	str	r3, [r7, #4]
 8004580:	e016      	b.n	80045b0 <init_rc_variables+0x40>
  {
    rc_flag[i] = 0;
 8004582:	4a11      	ldr	r2, [pc, #68]	@ (80045c8 <init_rc_variables+0x58>)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4413      	add	r3, r2
 8004588:	2200      	movs	r2, #0
 800458a:	701a      	strb	r2, [r3, #0]
    rc_t_rise[i] = 0;
 800458c:	4a0f      	ldr	r2, [pc, #60]	@ (80045cc <init_rc_variables+0x5c>)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2100      	movs	r1, #0
 8004592:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t_fall[i] = 0;
 8004596:	4a0e      	ldr	r2, [pc, #56]	@ (80045d0 <init_rc_variables+0x60>)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2100      	movs	r1, #0
 800459c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t[i] = 0;
 80045a0:	4a0c      	ldr	r2, [pc, #48]	@ (80045d4 <init_rc_variables+0x64>)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2100      	movs	r1, #0
 80045a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i=0;i<4;i++)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3301      	adds	r3, #1
 80045ae:	607b      	str	r3, [r7, #4]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2b03      	cmp	r3, #3
 80045b4:	d9e5      	bls.n	8004582 <init_rc_variables+0x12>
  }
}
 80045b6:	bf00      	nop
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr
 80045c4:	20000918 	.word	0x20000918
 80045c8:	2000091c 	.word	0x2000091c
 80045cc:	20000920 	.word	0x20000920
 80045d0:	20000930 	.word	0x20000930
 80045d4:	20000940 	.word	0x20000940

080045d8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
      }
  }
  #endif
  #ifdef REMOCON_BLE
        
        update_rc_data(0);
 80045e0:	2000      	movs	r0, #0
 80045e2:	f000 f805 	bl	80045f0 <update_rc_data>
      
  #endif
}
 80045e6:	bf00      	nop
 80045e8:	3708      	adds	r7, #8
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <update_rc_data>:
}


/* Update global variables of R/C data */
void update_rc_data(int32_t idx)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
      default: break;
    }
  #endif
  
  // Activate Calibration Procedure  
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL > RC_CAL_THRESHOLD) && (gRUD < - RC_CAL_THRESHOLD))
 80045f8:	4b23      	ldr	r3, [pc, #140]	@ (8004688 <update_rc_data+0x98>)
 80045fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d114      	bne.n	800462c <update_rc_data+0x3c>
 8004602:	4b22      	ldr	r3, [pc, #136]	@ (800468c <update_rc_data+0x9c>)
 8004604:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004608:	f513 6f96 	cmn.w	r3, #1200	@ 0x4b0
 800460c:	da0e      	bge.n	800462c <update_rc_data+0x3c>
 800460e:	4b20      	ldr	r3, [pc, #128]	@ (8004690 <update_rc_data+0xa0>)
 8004610:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004614:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8004618:	dd08      	ble.n	800462c <update_rc_data+0x3c>
 800461a:	4b1e      	ldr	r3, [pc, #120]	@ (8004694 <update_rc_data+0xa4>)
 800461c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004620:	f513 6f96 	cmn.w	r3, #1200	@ 0x4b0
 8004624:	da02      	bge.n	800462c <update_rc_data+0x3c>
  {
    rc_cal_flag = 1;
 8004626:	4b1c      	ldr	r3, [pc, #112]	@ (8004698 <update_rc_data+0xa8>)
 8004628:	2201      	movs	r2, #1
 800462a:	601a      	str	r2, [r3, #0]
  }

  // Activate Arming/Disarming 
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL < - RC_CAL_THRESHOLD) && (gRUD > RC_CAL_THRESHOLD))
 800462c:	4b16      	ldr	r3, [pc, #88]	@ (8004688 <update_rc_data+0x98>)
 800462e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d122      	bne.n	800467c <update_rc_data+0x8c>
 8004636:	4b15      	ldr	r3, [pc, #84]	@ (800468c <update_rc_data+0x9c>)
 8004638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800463c:	f513 6f96 	cmn.w	r3, #1200	@ 0x4b0
 8004640:	da1c      	bge.n	800467c <update_rc_data+0x8c>
 8004642:	4b13      	ldr	r3, [pc, #76]	@ (8004690 <update_rc_data+0xa0>)
 8004644:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004648:	f513 6f96 	cmn.w	r3, #1200	@ 0x4b0
 800464c:	da16      	bge.n	800467c <update_rc_data+0x8c>
 800464e:	4b11      	ldr	r3, [pc, #68]	@ (8004694 <update_rc_data+0xa4>)
 8004650:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004654:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8004658:	dd10      	ble.n	800467c <update_rc_data+0x8c>
  {
    if (rc_enable_motor==0) // if not armed -> arm
 800465a:	4b10      	ldr	r3, [pc, #64]	@ (800469c <update_rc_data+0xac>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d106      	bne.n	8004670 <update_rc_data+0x80>
    {
      rc_enable_motor = 1;
 8004662:	4b0e      	ldr	r3, [pc, #56]	@ (800469c <update_rc_data+0xac>)
 8004664:	2201      	movs	r2, #1
 8004666:	601a      	str	r2, [r3, #0]
      fly_ready = 1;
 8004668:	4b0d      	ldr	r3, [pc, #52]	@ (80046a0 <update_rc_data+0xb0>)
 800466a:	2201      	movs	r2, #1
 800466c:	601a      	str	r2, [r3, #0]
    {
      rc_enable_motor = 0;
      fly_ready = 0;
    }
  }
}
 800466e:	e005      	b.n	800467c <update_rc_data+0x8c>
      rc_enable_motor = 0;
 8004670:	4b0a      	ldr	r3, [pc, #40]	@ (800469c <update_rc_data+0xac>)
 8004672:	2200      	movs	r2, #0
 8004674:	601a      	str	r2, [r3, #0]
      fly_ready = 0;
 8004676:	4b0a      	ldr	r3, [pc, #40]	@ (80046a0 <update_rc_data+0xb0>)
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
 8004688:	20000954 	.word	0x20000954
 800468c:	20000952 	.word	0x20000952
 8004690:	20000950 	.word	0x20000950
 8004694:	20000956 	.word	0x20000956
 8004698:	20000424 	.word	0x20000424
 800469c:	20000428 	.word	0x20000428
 80046a0:	20000430 	.word	0x20000430

080046a4 <GetTargetEulerAngle>:

/*
 * Convert RC received gAIL, gELE, gRUD
 */
void GetTargetEulerAngle(EulerAngleTypeDef *euler_rc, EulerAngleTypeDef *euler_ahrs)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
    t1 = gELE;
 80046ae:	4b51      	ldr	r3, [pc, #324]	@ (80047f4 <GetTargetEulerAngle+0x150>)
 80046b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046b4:	461a      	mov	r2, r3
 80046b6:	4b50      	ldr	r3, [pc, #320]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 80046b8:	601a      	str	r2, [r3, #0]
    if (t1 > RC_FULLSCALE)
 80046ba:	4b4f      	ldr	r3, [pc, #316]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 80046c2:	dd04      	ble.n	80046ce <GetTargetEulerAngle+0x2a>
        t1 = RC_FULLSCALE;
 80046c4:	4b4c      	ldr	r3, [pc, #304]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 80046c6:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 80046ca:	601a      	str	r2, [r3, #0]
 80046cc:	e007      	b.n	80046de <GetTargetEulerAngle+0x3a>
    else if (t1 < -RC_FULLSCALE)
 80046ce:	4b4a      	ldr	r3, [pc, #296]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f513 6fe1 	cmn.w	r3, #1800	@ 0x708
 80046d6:	da02      	bge.n	80046de <GetTargetEulerAngle+0x3a>
        t1 = - RC_FULLSCALE;
 80046d8:	4b47      	ldr	r3, [pc, #284]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 80046da:	4a48      	ldr	r2, [pc, #288]	@ (80047fc <GetTargetEulerAngle+0x158>)
 80046dc:	601a      	str	r2, [r3, #0]
    euler_rc->thx = -t1 * max_pitch_rad / RC_FULLSCALE;
 80046de:	4b46      	ldr	r3, [pc, #280]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	425b      	negs	r3, r3
 80046e4:	ee07 3a90 	vmov	s15, r3
 80046e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046ec:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8004800 <GetTargetEulerAngle+0x15c>
 80046f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80046f4:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8004804 <GetTargetEulerAngle+0x160>
 80046f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	edc3 7a00 	vstr	s15, [r3]

    t1 = gAIL;
 8004702:	4b41      	ldr	r3, [pc, #260]	@ (8004808 <GetTargetEulerAngle+0x164>)
 8004704:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004708:	461a      	mov	r2, r3
 800470a:	4b3b      	ldr	r3, [pc, #236]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 800470c:	601a      	str	r2, [r3, #0]
    if (t1 > RC_FULLSCALE)
 800470e:	4b3a      	ldr	r3, [pc, #232]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8004716:	dd04      	ble.n	8004722 <GetTargetEulerAngle+0x7e>
        t1 = RC_FULLSCALE;
 8004718:	4b37      	ldr	r3, [pc, #220]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 800471a:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 800471e:	601a      	str	r2, [r3, #0]
 8004720:	e007      	b.n	8004732 <GetTargetEulerAngle+0x8e>
    else if (t1 < -RC_FULLSCALE)
 8004722:	4b35      	ldr	r3, [pc, #212]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f513 6fe1 	cmn.w	r3, #1800	@ 0x708
 800472a:	da02      	bge.n	8004732 <GetTargetEulerAngle+0x8e>
        t1 = - RC_FULLSCALE;
 800472c:	4b32      	ldr	r3, [pc, #200]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 800472e:	4a33      	ldr	r2, [pc, #204]	@ (80047fc <GetTargetEulerAngle+0x158>)
 8004730:	601a      	str	r2, [r3, #0]
    euler_rc->thy = -t1 * max_roll_rad / RC_FULLSCALE;
 8004732:	4b31      	ldr	r3, [pc, #196]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	425b      	negs	r3, r3
 8004738:	ee07 3a90 	vmov	s15, r3
 800473c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004740:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8004800 <GetTargetEulerAngle+0x15c>
 8004744:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004748:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8004804 <GetTargetEulerAngle+0x160>
 800474c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	edc3 7a01 	vstr	s15, [r3, #4]

    t1 = gRUD;
 8004756:	4b2d      	ldr	r3, [pc, #180]	@ (800480c <GetTargetEulerAngle+0x168>)
 8004758:	f9b3 3000 	ldrsh.w	r3, [r3]
 800475c:	461a      	mov	r2, r3
 800475e:	4b26      	ldr	r3, [pc, #152]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 8004760:	601a      	str	r2, [r3, #0]
    if (t1 > RC_FULLSCALE)
 8004762:	4b25      	ldr	r3, [pc, #148]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 800476a:	dd04      	ble.n	8004776 <GetTargetEulerAngle+0xd2>
        t1 = RC_FULLSCALE;
 800476c:	4b22      	ldr	r3, [pc, #136]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 800476e:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	e007      	b.n	8004786 <GetTargetEulerAngle+0xe2>
    else if (t1 < -RC_FULLSCALE)
 8004776:	4b20      	ldr	r3, [pc, #128]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f513 6fe1 	cmn.w	r3, #1800	@ 0x708
 800477e:	da02      	bge.n	8004786 <GetTargetEulerAngle+0xe2>
        t1 = - RC_FULLSCALE;
 8004780:	4b1d      	ldr	r3, [pc, #116]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 8004782:	4a1e      	ldr	r2, [pc, #120]	@ (80047fc <GetTargetEulerAngle+0x158>)
 8004784:	601a      	str	r2, [r3, #0]

    if(rc_z_control_flag == 1)
 8004786:	4b22      	ldr	r3, [pc, #136]	@ (8004810 <GetTargetEulerAngle+0x16c>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d11f      	bne.n	80047ce <GetTargetEulerAngle+0x12a>
    {
      if(t1 > EULER_Z_TH)
 800478e:	4b1a      	ldr	r3, [pc, #104]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8004796:	dd0a      	ble.n	80047ae <GetTargetEulerAngle+0x10a>
      {
        euler_rc->thz = euler_rc->thz + max_yaw_rad;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	edd3 7a02 	vldr	s15, [r3, #8]
 800479e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004814 <GetTargetEulerAngle+0x170>
 80047a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	edc3 7a02 	vstr	s15, [r3, #8]
      if(t1 > -EULER_Z_TH&&t1 < EULER_Z_TH)
      {
           rc_z_control_flag = 1;
      }
    }
}
 80047ac:	e01c      	b.n	80047e8 <GetTargetEulerAngle+0x144>
      else if(t1 < -EULER_Z_TH)
 80047ae:	4b12      	ldr	r3, [pc, #72]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f513 7f16 	cmn.w	r3, #600	@ 0x258
 80047b6:	da17      	bge.n	80047e8 <GetTargetEulerAngle+0x144>
        euler_rc->thz = euler_rc->thz - max_yaw_rad;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80047be:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8004814 <GetTargetEulerAngle+0x170>
 80047c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80047cc:	e00c      	b.n	80047e8 <GetTargetEulerAngle+0x144>
      if(t1 > -EULER_Z_TH&&t1 < EULER_Z_TH)
 80047ce:	4b0a      	ldr	r3, [pc, #40]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f513 7f16 	cmn.w	r3, #600	@ 0x258
 80047d6:	dd07      	ble.n	80047e8 <GetTargetEulerAngle+0x144>
 80047d8:	4b07      	ldr	r3, [pc, #28]	@ (80047f8 <GetTargetEulerAngle+0x154>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80047e0:	da02      	bge.n	80047e8 <GetTargetEulerAngle+0x144>
           rc_z_control_flag = 1;
 80047e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004810 <GetTargetEulerAngle+0x16c>)
 80047e4:	2201      	movs	r2, #1
 80047e6:	601a      	str	r2, [r3, #0]
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	20000952 	.word	0x20000952
 80047f8:	20000910 	.word	0x20000910
 80047fc:	fffff8f8 	.word	0xfffff8f8
 8004800:	3f060a92 	.word	0x3f060a92
 8004804:	44e10000 	.word	0x44e10000
 8004808:	20000950 	.word	0x20000950
 800480c:	20000956 	.word	0x20000956
 8004810:	20000020 	.word	0x20000020
 8004814:	3bd67750 	.word	0x3bd67750

08004818 <init_queue>:


void init_queue(Queue_TypeDef *q)
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  int32_t i;

  q->header = 0;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	801a      	strh	r2, [r3, #0]
  q->tail = 0;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	805a      	strh	r2, [r3, #2]
  q->length = QUEUE_LENGTH;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2210      	movs	r2, #16
 8004830:	809a      	strh	r2, [r3, #4]
  q->full = 0;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	80da      	strh	r2, [r3, #6]
  q->empty = 1;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	811a      	strh	r2, [r3, #8]
  for (i=0;i<QUEUE_LENGTH;i++)
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]
 8004842:	e00f      	b.n	8004864 <init_queue+0x4c>
  {
    q->buffer[i][0] = 0;
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	3302      	adds	r3, #2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	4413      	add	r3, r2
 800484e:	2200      	movs	r2, #0
 8004850:	805a      	strh	r2, [r3, #2]
    q->buffer[i][1] = 0;
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	4413      	add	r3, r2
 800485a:	2200      	movs	r2, #0
 800485c:	819a      	strh	r2, [r3, #12]
  for (i=0;i<QUEUE_LENGTH;i++)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	3301      	adds	r3, #1
 8004862:	60fb      	str	r3, [r7, #12]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b0f      	cmp	r3, #15
 8004868:	ddec      	ble.n	8004844 <init_queue+0x2c>
  }
}
 800486a:	bf00      	nop
 800486c:	bf00      	nop
 800486e:	3714      	adds	r7, #20
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <safe_aci_gatt_update_char_value>:
tBleStatus safe_aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
				      const uint8_t *charValue)
{
 8004878:	b590      	push	{r4, r7, lr}
 800487a:	b087      	sub	sp, #28
 800487c:	af02      	add	r7, sp, #8
 800487e:	4604      	mov	r4, r0
 8004880:	4608      	mov	r0, r1
 8004882:	4611      	mov	r1, r2
 8004884:	461a      	mov	r2, r3
 8004886:	4623      	mov	r3, r4
 8004888:	80fb      	strh	r3, [r7, #6]
 800488a:	4603      	mov	r3, r0
 800488c:	80bb      	strh	r3, [r7, #4]
 800488e:	460b      	mov	r3, r1
 8004890:	70fb      	strb	r3, [r7, #3]
 8004892:	4613      	mov	r3, r2
 8004894:	70bb      	strb	r3, [r7, #2]
  tBleStatus ret = BLE_STATUS_INSUFFICIENT_RESOURCES;
 8004896:	2364      	movs	r3, #100	@ 0x64
 8004898:	73fb      	strb	r3, [r7, #15]
  
  if (breath > 0) {
 800489a:	4b10      	ldr	r3, [pc, #64]	@ (80048dc <safe_aci_gatt_update_char_value+0x64>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	dd05      	ble.n	80048ae <safe_aci_gatt_update_char_value+0x36>
    breath--;
 80048a2:	4b0e      	ldr	r3, [pc, #56]	@ (80048dc <safe_aci_gatt_update_char_value+0x64>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3b01      	subs	r3, #1
 80048a8:	4a0c      	ldr	r2, [pc, #48]	@ (80048dc <safe_aci_gatt_update_char_value+0x64>)
 80048aa:	6013      	str	r3, [r2, #0]
 80048ac:	e010      	b.n	80048d0 <safe_aci_gatt_update_char_value+0x58>
  } else {
    ret = aci_gatt_update_char_value(servHandle,charHandle,charValOffset,charValueLen,charValue);
 80048ae:	78bc      	ldrb	r4, [r7, #2]
 80048b0:	78fa      	ldrb	r2, [r7, #3]
 80048b2:	88b9      	ldrh	r1, [r7, #4]
 80048b4:	88f8      	ldrh	r0, [r7, #6]
 80048b6:	6a3b      	ldr	r3, [r7, #32]
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	4623      	mov	r3, r4
 80048bc:	f00a f810 	bl	800e8e0 <aci_gatt_update_char_value>
 80048c0:	4603      	mov	r3, r0
 80048c2:	73fb      	strb	r3, [r7, #15]
    
    if (ret != BLE_STATUS_SUCCESS){
 80048c4:	7bfb      	ldrb	r3, [r7, #15]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d002      	beq.n	80048d0 <safe_aci_gatt_update_char_value+0x58>
      breath = ACC_BLUENRG_CONGESTION_SKIP;
 80048ca:	4b04      	ldr	r3, [pc, #16]	@ (80048dc <safe_aci_gatt_update_char_value+0x64>)
 80048cc:	221e      	movs	r2, #30
 80048ce:	601a      	str	r2, [r3, #0]
    }
  }
  
  return (ret);
 80048d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3714      	adds	r7, #20
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd90      	pop	{r4, r7, pc}
 80048da:	bf00      	nop
 80048dc:	200009f4 	.word	0x200009f4

080048e0 <Add_ConfigW2ST_Service>:
 * @brief  Add the Config service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_ConfigW2ST_Service(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b08c      	sub	sp, #48	@ 0x30
 80048e4:	af06      	add	r7, sp, #24
  tBleStatus ret;

  uint8_t uuid[16];

  COPY_CONFIG_SERVICE_UUID(uuid);
 80048e6:	231b      	movs	r3, #27
 80048e8:	713b      	strb	r3, [r7, #4]
 80048ea:	23c5      	movs	r3, #197	@ 0xc5
 80048ec:	717b      	strb	r3, [r7, #5]
 80048ee:	23d5      	movs	r3, #213	@ 0xd5
 80048f0:	71bb      	strb	r3, [r7, #6]
 80048f2:	23a5      	movs	r3, #165	@ 0xa5
 80048f4:	71fb      	strb	r3, [r7, #7]
 80048f6:	2302      	movs	r3, #2
 80048f8:	723b      	strb	r3, [r7, #8]
 80048fa:	2300      	movs	r3, #0
 80048fc:	727b      	strb	r3, [r7, #9]
 80048fe:	23b4      	movs	r3, #180	@ 0xb4
 8004900:	72bb      	strb	r3, [r7, #10]
 8004902:	239a      	movs	r3, #154	@ 0x9a
 8004904:	72fb      	strb	r3, [r7, #11]
 8004906:	23e1      	movs	r3, #225	@ 0xe1
 8004908:	733b      	strb	r3, [r7, #12]
 800490a:	2311      	movs	r3, #17
 800490c:	737b      	strb	r3, [r7, #13]
 800490e:	230f      	movs	r3, #15
 8004910:	73bb      	strb	r3, [r7, #14]
 8004912:	2300      	movs	r3, #0
 8004914:	73fb      	strb	r3, [r7, #15]
 8004916:	2300      	movs	r3, #0
 8004918:	743b      	strb	r3, [r7, #16]
 800491a:	2300      	movs	r3, #0
 800491c:	747b      	strb	r3, [r7, #17]
 800491e:	2300      	movs	r3, #0
 8004920:	74bb      	strb	r3, [r7, #18]
 8004922:	2300      	movs	r3, #0
 8004924:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE, 1+3,&ConfigServW2STHandle);
 8004926:	1d39      	adds	r1, r7, #4
 8004928:	4b26      	ldr	r3, [pc, #152]	@ (80049c4 <Add_ConfigW2ST_Service+0xe4>)
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	2304      	movs	r3, #4
 800492e:	2201      	movs	r2, #1
 8004930:	2002      	movs	r0, #2
 8004932:	f009 fe7e 	bl	800e632 <aci_gatt_add_serv>
 8004936:	4603      	mov	r3, r0
 8004938:	75fb      	strb	r3, [r7, #23]

  if (ret != BLE_STATUS_SUCCESS)
 800493a:	7dfb      	ldrb	r3, [r7, #23]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d139      	bne.n	80049b4 <Add_ConfigW2ST_Service+0xd4>
    goto fail;

  COPY_CONFIG_W2ST_CHAR_UUID(uuid);
 8004940:	231b      	movs	r3, #27
 8004942:	713b      	strb	r3, [r7, #4]
 8004944:	23c5      	movs	r3, #197	@ 0xc5
 8004946:	717b      	strb	r3, [r7, #5]
 8004948:	23d5      	movs	r3, #213	@ 0xd5
 800494a:	71bb      	strb	r3, [r7, #6]
 800494c:	23a5      	movs	r3, #165	@ 0xa5
 800494e:	71fb      	strb	r3, [r7, #7]
 8004950:	2302      	movs	r3, #2
 8004952:	723b      	strb	r3, [r7, #8]
 8004954:	2300      	movs	r3, #0
 8004956:	727b      	strb	r3, [r7, #9]
 8004958:	2336      	movs	r3, #54	@ 0x36
 800495a:	72bb      	strb	r3, [r7, #10]
 800495c:	23ac      	movs	r3, #172	@ 0xac
 800495e:	72fb      	strb	r3, [r7, #11]
 8004960:	23e1      	movs	r3, #225	@ 0xe1
 8004962:	733b      	strb	r3, [r7, #12]
 8004964:	2311      	movs	r3, #17
 8004966:	737b      	strb	r3, [r7, #13]
 8004968:	230f      	movs	r3, #15
 800496a:	73bb      	strb	r3, [r7, #14]
 800496c:	2300      	movs	r3, #0
 800496e:	73fb      	strb	r3, [r7, #15]
 8004970:	2302      	movs	r3, #2
 8004972:	743b      	strb	r3, [r7, #16]
 8004974:	2300      	movs	r3, #0
 8004976:	747b      	strb	r3, [r7, #17]
 8004978:	2300      	movs	r3, #0
 800497a:	74bb      	strb	r3, [r7, #18]
 800497c:	2300      	movs	r3, #0
 800497e:	74fb      	strb	r3, [r7, #19]
  ret =  aci_gatt_add_char(ConfigServW2STHandle, UUID_TYPE_128, uuid, 20 /* Max Dimension */,
 8004980:	4b10      	ldr	r3, [pc, #64]	@ (80049c4 <Add_ConfigW2ST_Service+0xe4>)
 8004982:	8818      	ldrh	r0, [r3, #0]
 8004984:	1d3a      	adds	r2, r7, #4
 8004986:	4b10      	ldr	r3, [pc, #64]	@ (80049c8 <Add_ConfigW2ST_Service+0xe8>)
 8004988:	9305      	str	r3, [sp, #20]
 800498a:	2301      	movs	r3, #1
 800498c:	9304      	str	r3, [sp, #16]
 800498e:	2310      	movs	r3, #16
 8004990:	9303      	str	r3, [sp, #12]
 8004992:	2305      	movs	r3, #5
 8004994:	9302      	str	r3, [sp, #8]
 8004996:	2300      	movs	r3, #0
 8004998:	9301      	str	r3, [sp, #4]
 800499a:	2314      	movs	r3, #20
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	2314      	movs	r3, #20
 80049a0:	2102      	movs	r1, #2
 80049a2:	f009 fecf 	bl	800e744 <aci_gatt_add_char>
 80049a6:	4603      	mov	r3, r0
 80049a8:	75fb      	strb	r3, [r7, #23]
                           CHAR_PROP_NOTIFY| CHAR_PROP_WRITE_WITHOUT_RESP,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &ConfigCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 80049aa:	7dfb      	ldrb	r3, [r7, #23]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d103      	bne.n	80049b8 <Add_ConfigW2ST_Service+0xd8>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 80049b0:	2300      	movs	r3, #0
 80049b2:	e003      	b.n	80049bc <Add_ConfigW2ST_Service+0xdc>
    goto fail;
 80049b4:	bf00      	nop
 80049b6:	e000      	b.n	80049ba <Add_ConfigW2ST_Service+0xda>
    goto fail;
 80049b8:	bf00      	nop

fail:
  //PRINTF("Error while adding Configuration service.\n");
  return BLE_STATUS_ERROR;
 80049ba:	2347      	movs	r3, #71	@ 0x47
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3718      	adds	r7, #24
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	200009b8 	.word	0x200009b8
 80049c8:	200009ba 	.word	0x200009ba

080049cc <Add_ConsoleW2ST_Service>:
 * @brief  Add the Console service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_ConsoleW2ST_Service(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b08c      	sub	sp, #48	@ 0x30
 80049d0:	af06      	add	r7, sp, #24
  tBleStatus ret;

  uint8_t uuid[16];

  COPY_CONSOLE_SERVICE_UUID(uuid);
 80049d2:	231b      	movs	r3, #27
 80049d4:	713b      	strb	r3, [r7, #4]
 80049d6:	23c5      	movs	r3, #197	@ 0xc5
 80049d8:	717b      	strb	r3, [r7, #5]
 80049da:	23d5      	movs	r3, #213	@ 0xd5
 80049dc:	71bb      	strb	r3, [r7, #6]
 80049de:	23a5      	movs	r3, #165	@ 0xa5
 80049e0:	71fb      	strb	r3, [r7, #7]
 80049e2:	2302      	movs	r3, #2
 80049e4:	723b      	strb	r3, [r7, #8]
 80049e6:	2300      	movs	r3, #0
 80049e8:	727b      	strb	r3, [r7, #9]
 80049ea:	23b4      	movs	r3, #180	@ 0xb4
 80049ec:	72bb      	strb	r3, [r7, #10]
 80049ee:	239a      	movs	r3, #154	@ 0x9a
 80049f0:	72fb      	strb	r3, [r7, #11]
 80049f2:	23e1      	movs	r3, #225	@ 0xe1
 80049f4:	733b      	strb	r3, [r7, #12]
 80049f6:	2311      	movs	r3, #17
 80049f8:	737b      	strb	r3, [r7, #13]
 80049fa:	230e      	movs	r3, #14
 80049fc:	73bb      	strb	r3, [r7, #14]
 80049fe:	2300      	movs	r3, #0
 8004a00:	73fb      	strb	r3, [r7, #15]
 8004a02:	2300      	movs	r3, #0
 8004a04:	743b      	strb	r3, [r7, #16]
 8004a06:	2300      	movs	r3, #0
 8004a08:	747b      	strb	r3, [r7, #17]
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	74bb      	strb	r3, [r7, #18]
 8004a0e:	2300      	movs	r3, #0
 8004a10:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE, 1+3*2,&ConsoleW2STHandle);
 8004a12:	1d39      	adds	r1, r7, #4
 8004a14:	4b43      	ldr	r3, [pc, #268]	@ (8004b24 <Add_ConsoleW2ST_Service+0x158>)
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	2307      	movs	r3, #7
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	2002      	movs	r0, #2
 8004a1e:	f009 fe08 	bl	800e632 <aci_gatt_add_serv>
 8004a22:	4603      	mov	r3, r0
 8004a24:	75fb      	strb	r3, [r7, #23]

  if (ret != BLE_STATUS_SUCCESS) {
 8004a26:	7dfb      	ldrb	r3, [r7, #23]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d171      	bne.n	8004b10 <Add_ConsoleW2ST_Service+0x144>
    goto fail;
  }

  COPY_TERM_CHAR_UUID(uuid);
 8004a2c:	231b      	movs	r3, #27
 8004a2e:	713b      	strb	r3, [r7, #4]
 8004a30:	23c5      	movs	r3, #197	@ 0xc5
 8004a32:	717b      	strb	r3, [r7, #5]
 8004a34:	23d5      	movs	r3, #213	@ 0xd5
 8004a36:	71bb      	strb	r3, [r7, #6]
 8004a38:	23a5      	movs	r3, #165	@ 0xa5
 8004a3a:	71fb      	strb	r3, [r7, #7]
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	723b      	strb	r3, [r7, #8]
 8004a40:	2300      	movs	r3, #0
 8004a42:	727b      	strb	r3, [r7, #9]
 8004a44:	2336      	movs	r3, #54	@ 0x36
 8004a46:	72bb      	strb	r3, [r7, #10]
 8004a48:	23ac      	movs	r3, #172	@ 0xac
 8004a4a:	72fb      	strb	r3, [r7, #11]
 8004a4c:	23e1      	movs	r3, #225	@ 0xe1
 8004a4e:	733b      	strb	r3, [r7, #12]
 8004a50:	2311      	movs	r3, #17
 8004a52:	737b      	strb	r3, [r7, #13]
 8004a54:	230e      	movs	r3, #14
 8004a56:	73bb      	strb	r3, [r7, #14]
 8004a58:	2300      	movs	r3, #0
 8004a5a:	73fb      	strb	r3, [r7, #15]
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	743b      	strb	r3, [r7, #16]
 8004a60:	2300      	movs	r3, #0
 8004a62:	747b      	strb	r3, [r7, #17]
 8004a64:	2300      	movs	r3, #0
 8004a66:	74bb      	strb	r3, [r7, #18]
 8004a68:	2300      	movs	r3, #0
 8004a6a:	74fb      	strb	r3, [r7, #19]
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, uuid, W2ST_CONSOLE_MAX_CHAR_LEN,
 8004a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8004b24 <Add_ConsoleW2ST_Service+0x158>)
 8004a6e:	8818      	ldrh	r0, [r3, #0]
 8004a70:	1d3a      	adds	r2, r7, #4
 8004a72:	4b2d      	ldr	r3, [pc, #180]	@ (8004b28 <Add_ConsoleW2ST_Service+0x15c>)
 8004a74:	9305      	str	r3, [sp, #20]
 8004a76:	2301      	movs	r3, #1
 8004a78:	9304      	str	r3, [sp, #16]
 8004a7a:	2310      	movs	r3, #16
 8004a7c:	9303      	str	r3, [sp, #12]
 8004a7e:	2305      	movs	r3, #5
 8004a80:	9302      	str	r3, [sp, #8]
 8004a82:	2300      	movs	r3, #0
 8004a84:	9301      	str	r3, [sp, #4]
 8004a86:	231e      	movs	r3, #30
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	2314      	movs	r3, #20
 8004a8c:	2102      	movs	r1, #2
 8004a8e:	f009 fe59 	bl	800e744 <aci_gatt_add_char>
 8004a92:	4603      	mov	r3, r0
 8004a94:	75fb      	strb	r3, [r7, #23]
                           CHAR_PROP_NOTIFY| CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE | CHAR_PROP_READ ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &TermCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004a96:	7dfb      	ldrb	r3, [r7, #23]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d13b      	bne.n	8004b14 <Add_ConsoleW2ST_Service+0x148>
    goto fail;
  }

  COPY_STDERR_CHAR_UUID(uuid);
 8004a9c:	231b      	movs	r3, #27
 8004a9e:	713b      	strb	r3, [r7, #4]
 8004aa0:	23c5      	movs	r3, #197	@ 0xc5
 8004aa2:	717b      	strb	r3, [r7, #5]
 8004aa4:	23d5      	movs	r3, #213	@ 0xd5
 8004aa6:	71bb      	strb	r3, [r7, #6]
 8004aa8:	23a5      	movs	r3, #165	@ 0xa5
 8004aaa:	71fb      	strb	r3, [r7, #7]
 8004aac:	2302      	movs	r3, #2
 8004aae:	723b      	strb	r3, [r7, #8]
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	727b      	strb	r3, [r7, #9]
 8004ab4:	2336      	movs	r3, #54	@ 0x36
 8004ab6:	72bb      	strb	r3, [r7, #10]
 8004ab8:	23ac      	movs	r3, #172	@ 0xac
 8004aba:	72fb      	strb	r3, [r7, #11]
 8004abc:	23e1      	movs	r3, #225	@ 0xe1
 8004abe:	733b      	strb	r3, [r7, #12]
 8004ac0:	2311      	movs	r3, #17
 8004ac2:	737b      	strb	r3, [r7, #13]
 8004ac4:	230e      	movs	r3, #14
 8004ac6:	73bb      	strb	r3, [r7, #14]
 8004ac8:	2300      	movs	r3, #0
 8004aca:	73fb      	strb	r3, [r7, #15]
 8004acc:	2302      	movs	r3, #2
 8004ace:	743b      	strb	r3, [r7, #16]
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	747b      	strb	r3, [r7, #17]
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	74bb      	strb	r3, [r7, #18]
 8004ad8:	2300      	movs	r3, #0
 8004ada:	74fb      	strb	r3, [r7, #19]
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, uuid, W2ST_CONSOLE_MAX_CHAR_LEN,
 8004adc:	4b11      	ldr	r3, [pc, #68]	@ (8004b24 <Add_ConsoleW2ST_Service+0x158>)
 8004ade:	8818      	ldrh	r0, [r3, #0]
 8004ae0:	1d3a      	adds	r2, r7, #4
 8004ae2:	4b12      	ldr	r3, [pc, #72]	@ (8004b2c <Add_ConsoleW2ST_Service+0x160>)
 8004ae4:	9305      	str	r3, [sp, #20]
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	9304      	str	r3, [sp, #16]
 8004aea:	2310      	movs	r3, #16
 8004aec:	9303      	str	r3, [sp, #12]
 8004aee:	2304      	movs	r3, #4
 8004af0:	9302      	str	r3, [sp, #8]
 8004af2:	2300      	movs	r3, #0
 8004af4:	9301      	str	r3, [sp, #4]
 8004af6:	2312      	movs	r3, #18
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	2314      	movs	r3, #20
 8004afc:	2102      	movs	r1, #2
 8004afe:	f009 fe21 	bl	800e744 <aci_gatt_add_char>
 8004b02:	4603      	mov	r3, r0
 8004b04:	75fb      	strb	r3, [r7, #23]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &StdErrCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004b06:	7dfb      	ldrb	r3, [r7, #23]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d105      	bne.n	8004b18 <Add_ConsoleW2ST_Service+0x14c>
     goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	e005      	b.n	8004b1c <Add_ConsoleW2ST_Service+0x150>
    goto fail;
 8004b10:	bf00      	nop
 8004b12:	e002      	b.n	8004b1a <Add_ConsoleW2ST_Service+0x14e>
    goto fail;
 8004b14:	bf00      	nop
 8004b16:	e000      	b.n	8004b1a <Add_ConsoleW2ST_Service+0x14e>
     goto fail;
 8004b18:	bf00      	nop

fail:
  //PRINTF("Error while adding Console service.\n");
  return BLE_STATUS_ERROR;
 8004b1a:	2347      	movs	r3, #71	@ 0x47
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3718      	adds	r7, #24
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	200009bc 	.word	0x200009bc
 8004b28:	200009be 	.word	0x200009be
 8004b2c:	200009c0 	.word	0x200009c0

08004b30 <Stderr_Update>:
 * @param  uint8_t *data string to write
 * @param  uint8_t lenght lengt of string to write
 * @retval tBleStatus      Status
 */
tBleStatus Stderr_Update(uint8_t *data,uint8_t length)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af02      	add	r7, sp, #8
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	460b      	mov	r3, r1
 8004b3a:	70fb      	strb	r3, [r7, #3]
  tBleStatus ret;
  uint8_t Offset;
  uint8_t DataToSend;

  /* Split the code in packages*/
  for(Offset =0; Offset<length; Offset +=W2ST_CONSOLE_MAX_CHAR_LEN){
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	73fb      	strb	r3, [r7, #15]
 8004b40:	e02d      	b.n	8004b9e <Stderr_Update+0x6e>
    DataToSend = (length-Offset);
 8004b42:	78fa      	ldrb	r2, [r7, #3]
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	73bb      	strb	r3, [r7, #14]
    DataToSend = (DataToSend>W2ST_CONSOLE_MAX_CHAR_LEN) ?  W2ST_CONSOLE_MAX_CHAR_LEN : DataToSend;
 8004b4a:	7bbb      	ldrb	r3, [r7, #14]
 8004b4c:	2b14      	cmp	r3, #20
 8004b4e:	bf28      	it	cs
 8004b50:	2314      	movcs	r3, #20
 8004b52:	73bb      	strb	r3, [r7, #14]

    /* keep a copy */
    memcpy(LastStderrBuffer,data+Offset,DataToSend);
 8004b54:	7bfb      	ldrb	r3, [r7, #15]
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	4413      	add	r3, r2
 8004b5a:	7bba      	ldrb	r2, [r7, #14]
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4814      	ldr	r0, [pc, #80]	@ (8004bb0 <Stderr_Update+0x80>)
 8004b60:	f00b fb78 	bl	8010254 <memcpy>
    LastStderrLen = DataToSend;
 8004b64:	4a13      	ldr	r2, [pc, #76]	@ (8004bb4 <Stderr_Update+0x84>)
 8004b66:	7bbb      	ldrb	r3, [r7, #14]
 8004b68:	7013      	strb	r3, [r2, #0]

    ret = aci_gatt_update_char_value(ConsoleW2STHandle, StdErrCharHandle, 0, DataToSend , data+Offset);
 8004b6a:	4b13      	ldr	r3, [pc, #76]	@ (8004bb8 <Stderr_Update+0x88>)
 8004b6c:	8818      	ldrh	r0, [r3, #0]
 8004b6e:	4b13      	ldr	r3, [pc, #76]	@ (8004bbc <Stderr_Update+0x8c>)
 8004b70:	8819      	ldrh	r1, [r3, #0]
 8004b72:	7bfb      	ldrb	r3, [r7, #15]
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	4413      	add	r3, r2
 8004b78:	7bba      	ldrb	r2, [r7, #14]
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f009 feae 	bl	800e8e0 <aci_gatt_update_char_value>
 8004b84:	4603      	mov	r3, r0
 8004b86:	737b      	strb	r3, [r7, #13]
    if (ret != BLE_STATUS_SUCCESS) {
 8004b88:	7b7b      	ldrb	r3, [r7, #13]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d001      	beq.n	8004b92 <Stderr_Update+0x62>
      return BLE_STATUS_ERROR;
 8004b8e:	2347      	movs	r3, #71	@ 0x47
 8004b90:	e00a      	b.n	8004ba8 <Stderr_Update+0x78>
    }
    HAL_Delay(10);
 8004b92:	200a      	movs	r0, #10
 8004b94:	f004 fc34 	bl	8009400 <HAL_Delay>
  for(Offset =0; Offset<length; Offset +=W2ST_CONSOLE_MAX_CHAR_LEN){
 8004b98:	7bfb      	ldrb	r3, [r7, #15]
 8004b9a:	3314      	adds	r3, #20
 8004b9c:	73fb      	strb	r3, [r7, #15]
 8004b9e:	7bfa      	ldrb	r2, [r7, #15]
 8004ba0:	78fb      	ldrb	r3, [r7, #3]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d3cd      	bcc.n	8004b42 <Stderr_Update+0x12>
  }

  return BLE_STATUS_SUCCESS;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	200009c4 	.word	0x200009c4
 8004bb4:	200009d8 	.word	0x200009d8
 8004bb8:	200009bc 	.word	0x200009bc
 8004bbc:	200009c0 	.word	0x200009c0

08004bc0 <Term_Update>:
 * @param  uint8_t *data string to write
 * @param  uint8_t lenght lengt of string to write
 * @retval tBleStatus      Status
 */
tBleStatus Term_Update(uint8_t *data,uint8_t length)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af02      	add	r7, sp, #8
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	70fb      	strb	r3, [r7, #3]
  tBleStatus ret;
  uint8_t Offset;
  uint8_t DataToSend;

  /* Split the code in packages */
  for(Offset =0; Offset<length; Offset +=W2ST_CONSOLE_MAX_CHAR_LEN){
 8004bcc:	2300      	movs	r3, #0
 8004bce:	73fb      	strb	r3, [r7, #15]
 8004bd0:	e030      	b.n	8004c34 <Term_Update+0x74>
    DataToSend = (length-Offset);
 8004bd2:	78fa      	ldrb	r2, [r7, #3]
 8004bd4:	7bfb      	ldrb	r3, [r7, #15]
 8004bd6:	1ad3      	subs	r3, r2, r3
 8004bd8:	73bb      	strb	r3, [r7, #14]
    DataToSend = (DataToSend>W2ST_CONSOLE_MAX_CHAR_LEN) ?  W2ST_CONSOLE_MAX_CHAR_LEN : DataToSend;
 8004bda:	7bbb      	ldrb	r3, [r7, #14]
 8004bdc:	2b14      	cmp	r3, #20
 8004bde:	bf28      	it	cs
 8004be0:	2314      	movcs	r3, #20
 8004be2:	73bb      	strb	r3, [r7, #14]

    /* keep a copy */
    memcpy(LastTermBuffer,data+Offset,DataToSend);
 8004be4:	7bfb      	ldrb	r3, [r7, #15]
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	4413      	add	r3, r2
 8004bea:	7bba      	ldrb	r2, [r7, #14]
 8004bec:	4619      	mov	r1, r3
 8004bee:	4816      	ldr	r0, [pc, #88]	@ (8004c48 <Term_Update+0x88>)
 8004bf0:	f00b fb30 	bl	8010254 <memcpy>
    LastTermLen = DataToSend;
 8004bf4:	4a15      	ldr	r2, [pc, #84]	@ (8004c4c <Term_Update+0x8c>)
 8004bf6:	7bbb      	ldrb	r3, [r7, #14]
 8004bf8:	7013      	strb	r3, [r2, #0]

    ret = aci_gatt_update_char_value(ConsoleW2STHandle, TermCharHandle, 0, DataToSend , data+Offset);
 8004bfa:	4b15      	ldr	r3, [pc, #84]	@ (8004c50 <Term_Update+0x90>)
 8004bfc:	8818      	ldrh	r0, [r3, #0]
 8004bfe:	4b15      	ldr	r3, [pc, #84]	@ (8004c54 <Term_Update+0x94>)
 8004c00:	8819      	ldrh	r1, [r3, #0]
 8004c02:	7bfb      	ldrb	r3, [r7, #15]
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	4413      	add	r3, r2
 8004c08:	7bba      	ldrb	r2, [r7, #14]
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f009 fe66 	bl	800e8e0 <aci_gatt_update_char_value>
 8004c14:	4603      	mov	r3, r0
 8004c16:	737b      	strb	r3, [r7, #13]
    if (ret != BLE_STATUS_SUCCESS) {
 8004c18:	7b7b      	ldrb	r3, [r7, #13]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d004      	beq.n	8004c28 <Term_Update+0x68>
        PRINTF("Error Updating Stdout Char\r\n");
 8004c1e:	480e      	ldr	r0, [pc, #56]	@ (8004c58 <Term_Update+0x98>)
 8004c20:	f7fc fd9e 	bl	8001760 <myprintf>
      return BLE_STATUS_ERROR;
 8004c24:	2347      	movs	r3, #71	@ 0x47
 8004c26:	e00a      	b.n	8004c3e <Term_Update+0x7e>
    }
    HAL_Delay(20);
 8004c28:	2014      	movs	r0, #20
 8004c2a:	f004 fbe9 	bl	8009400 <HAL_Delay>
  for(Offset =0; Offset<length; Offset +=W2ST_CONSOLE_MAX_CHAR_LEN){
 8004c2e:	7bfb      	ldrb	r3, [r7, #15]
 8004c30:	3314      	adds	r3, #20
 8004c32:	73fb      	strb	r3, [r7, #15]
 8004c34:	7bfa      	ldrb	r2, [r7, #15]
 8004c36:	78fb      	ldrb	r3, [r7, #3]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d3ca      	bcc.n	8004bd2 <Term_Update+0x12>
  }

  return BLE_STATUS_SUCCESS;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	200009dc 	.word	0x200009dc
 8004c4c:	200009f0 	.word	0x200009f0
 8004c50:	200009bc 	.word	0x200009bc
 8004c54:	200009be 	.word	0x200009be
 8004c58:	08011964 	.word	0x08011964

08004c5c <Stderr_Update_AfterRead>:
 * @brief  Update Stderr characteristic value after a read request
 * @param None
 * @retval tBleStatus      Status
 */
static tBleStatus Stderr_Update_AfterRead(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af02      	add	r7, sp, #8
  tBleStatus ret;

  ret = aci_gatt_update_char_value(ConsoleW2STHandle, StdErrCharHandle, 0, LastStderrLen , LastStderrBuffer);
 8004c62:	4b0b      	ldr	r3, [pc, #44]	@ (8004c90 <Stderr_Update_AfterRead+0x34>)
 8004c64:	8818      	ldrh	r0, [r3, #0]
 8004c66:	4b0b      	ldr	r3, [pc, #44]	@ (8004c94 <Stderr_Update_AfterRead+0x38>)
 8004c68:	8819      	ldrh	r1, [r3, #0]
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c98 <Stderr_Update_AfterRead+0x3c>)
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	4a0b      	ldr	r2, [pc, #44]	@ (8004c9c <Stderr_Update_AfterRead+0x40>)
 8004c70:	9200      	str	r2, [sp, #0]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f009 fe34 	bl	800e8e0 <aci_gatt_update_char_value>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS) {
 8004c7c:	79fb      	ldrb	r3, [r7, #7]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <Stderr_Update_AfterRead+0x2a>
    return BLE_STATUS_ERROR;
 8004c82:	2347      	movs	r3, #71	@ 0x47
 8004c84:	e000      	b.n	8004c88 <Stderr_Update_AfterRead+0x2c>
  }

  return BLE_STATUS_SUCCESS;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3708      	adds	r7, #8
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	200009bc 	.word	0x200009bc
 8004c94:	200009c0 	.word	0x200009c0
 8004c98:	200009d8 	.word	0x200009d8
 8004c9c:	200009c4 	.word	0x200009c4

08004ca0 <Term_Update_AfterRead>:
 * @brief  Update Terminal characteristic value after a read request
 * @param None
 * @retval tBleStatus      Status
 */
static tBleStatus Term_Update_AfterRead(void)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af02      	add	r7, sp, #8
  tBleStatus ret;

  ret = aci_gatt_update_char_value(ConsoleW2STHandle, TermCharHandle, 0, LastTermLen , LastTermBuffer);
 8004ca6:	4b18      	ldr	r3, [pc, #96]	@ (8004d08 <Term_Update_AfterRead+0x68>)
 8004ca8:	8818      	ldrh	r0, [r3, #0]
 8004caa:	4b18      	ldr	r3, [pc, #96]	@ (8004d0c <Term_Update_AfterRead+0x6c>)
 8004cac:	8819      	ldrh	r1, [r3, #0]
 8004cae:	4b18      	ldr	r3, [pc, #96]	@ (8004d10 <Term_Update_AfterRead+0x70>)
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	4a18      	ldr	r2, [pc, #96]	@ (8004d14 <Term_Update_AfterRead+0x74>)
 8004cb4:	9200      	str	r2, [sp, #0]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f009 fe12 	bl	800e8e0 <aci_gatt_update_char_value>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS) {
 8004cc0:	79fb      	ldrb	r3, [r7, #7]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d01b      	beq.n	8004cfe <Term_Update_AfterRead+0x5e>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR)){
 8004cc6:	4b14      	ldr	r3, [pc, #80]	@ (8004d18 <Term_Update_AfterRead+0x78>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	0a5b      	lsrs	r3, r3, #9
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00e      	beq.n	8004cf4 <Term_Update_AfterRead+0x54>
      BytesToWrite =sprintf((char *)BufferToWrite, "Error Updating Stdout Char\r\n");
 8004cd6:	4911      	ldr	r1, [pc, #68]	@ (8004d1c <Term_Update_AfterRead+0x7c>)
 8004cd8:	4811      	ldr	r0, [pc, #68]	@ (8004d20 <Term_Update_AfterRead+0x80>)
 8004cda:	f00b fa17 	bl	801010c <siprintf>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	4a10      	ldr	r2, [pc, #64]	@ (8004d24 <Term_Update_AfterRead+0x84>)
 8004ce2:	6013      	str	r3, [r2, #0]
      Stderr_Update(BufferToWrite,BytesToWrite);
 8004ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8004d24 <Term_Update_AfterRead+0x84>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	4619      	mov	r1, r3
 8004cec:	480c      	ldr	r0, [pc, #48]	@ (8004d20 <Term_Update_AfterRead+0x80>)
 8004cee:	f7ff ff1f 	bl	8004b30 <Stderr_Update>
 8004cf2:	e002      	b.n	8004cfa <Term_Update_AfterRead+0x5a>
    } else {
      PRINTF("Error Updating Stdout Char\r\n");
 8004cf4:	4809      	ldr	r0, [pc, #36]	@ (8004d1c <Term_Update_AfterRead+0x7c>)
 8004cf6:	f7fc fd33 	bl	8001760 <myprintf>
    }
    return BLE_STATUS_ERROR;
 8004cfa:	2347      	movs	r3, #71	@ 0x47
 8004cfc:	e000      	b.n	8004d00 <Term_Update_AfterRead+0x60>
  }

  return BLE_STATUS_SUCCESS;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3708      	adds	r7, #8
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	200009bc 	.word	0x200009bc
 8004d0c:	200009be 	.word	0x200009be
 8004d10:	200009f0 	.word	0x200009f0
 8004d14:	200009dc 	.word	0x200009dc
 8004d18:	20000808 	.word	0x20000808
 8004d1c:	08011964 	.word	0x08011964
 8004d20:	2000080c 	.word	0x2000080c
 8004d24:	2000090c 	.word	0x2000090c

08004d28 <Add_HWServW2ST_Service>:
 * @brief  Add the HW Features service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b08c      	sub	sp, #48	@ 0x30
 8004d2c:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberChars = 5;
 8004d2e:	2305      	movs	r3, #5
 8004d30:	617b      	str	r3, [r7, #20]
    /* Battery Present */
    NumberChars++;
  }
#endif /* STM32_SENSORTILE */

  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 8004d32:	231b      	movs	r3, #27
 8004d34:	703b      	strb	r3, [r7, #0]
 8004d36:	23c5      	movs	r3, #197	@ 0xc5
 8004d38:	707b      	strb	r3, [r7, #1]
 8004d3a:	23d5      	movs	r3, #213	@ 0xd5
 8004d3c:	70bb      	strb	r3, [r7, #2]
 8004d3e:	23a5      	movs	r3, #165	@ 0xa5
 8004d40:	70fb      	strb	r3, [r7, #3]
 8004d42:	2302      	movs	r3, #2
 8004d44:	713b      	strb	r3, [r7, #4]
 8004d46:	2300      	movs	r3, #0
 8004d48:	717b      	strb	r3, [r7, #5]
 8004d4a:	23b4      	movs	r3, #180	@ 0xb4
 8004d4c:	71bb      	strb	r3, [r7, #6]
 8004d4e:	239a      	movs	r3, #154	@ 0x9a
 8004d50:	71fb      	strb	r3, [r7, #7]
 8004d52:	23e1      	movs	r3, #225	@ 0xe1
 8004d54:	723b      	strb	r3, [r7, #8]
 8004d56:	2311      	movs	r3, #17
 8004d58:	727b      	strb	r3, [r7, #9]
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	72bb      	strb	r3, [r7, #10]
 8004d5e:	2300      	movs	r3, #0
 8004d60:	72fb      	strb	r3, [r7, #11]
 8004d62:	2300      	movs	r3, #0
 8004d64:	733b      	strb	r3, [r7, #12]
 8004d66:	2300      	movs	r3, #0
 8004d68:	737b      	strb	r3, [r7, #13]
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	73bb      	strb	r3, [r7, #14]
 8004d6e:	2300      	movs	r3, #0
 8004d70:	73fb      	strb	r3, [r7, #15]
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE,
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	461a      	mov	r2, r3
 8004d78:	0052      	lsls	r2, r2, #1
 8004d7a:	4413      	add	r3, r2
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	3301      	adds	r3, #1
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	4639      	mov	r1, r7
 8004d84:	4aac      	ldr	r2, [pc, #688]	@ (8005038 <Add_HWServW2ST_Service+0x310>)
 8004d86:	9200      	str	r2, [sp, #0]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	2002      	movs	r0, #2
 8004d8c:	f009 fc51 	bl	800e632 <aci_gatt_add_serv>
 8004d90:	4603      	mov	r3, r0
 8004d92:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberChars,
                          &HWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004d94:	7cfb      	ldrb	r3, [r7, #19]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f040 813d 	bne.w	8005016 <Add_HWServW2ST_Service+0x2ee>
    goto fail;
  }

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8004d9c:	231b      	movs	r3, #27
 8004d9e:	703b      	strb	r3, [r7, #0]
 8004da0:	23c5      	movs	r3, #197	@ 0xc5
 8004da2:	707b      	strb	r3, [r7, #1]
 8004da4:	23d5      	movs	r3, #213	@ 0xd5
 8004da6:	70bb      	strb	r3, [r7, #2]
 8004da8:	23a5      	movs	r3, #165	@ 0xa5
 8004daa:	70fb      	strb	r3, [r7, #3]
 8004dac:	2302      	movs	r3, #2
 8004dae:	713b      	strb	r3, [r7, #4]
 8004db0:	2300      	movs	r3, #0
 8004db2:	717b      	strb	r3, [r7, #5]
 8004db4:	2336      	movs	r3, #54	@ 0x36
 8004db6:	71bb      	strb	r3, [r7, #6]
 8004db8:	23ac      	movs	r3, #172	@ 0xac
 8004dba:	71fb      	strb	r3, [r7, #7]
 8004dbc:	23e1      	movs	r3, #225	@ 0xe1
 8004dbe:	723b      	strb	r3, [r7, #8]
 8004dc0:	2311      	movs	r3, #17
 8004dc2:	727b      	strb	r3, [r7, #9]
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	72bb      	strb	r3, [r7, #10]
 8004dc8:	2300      	movs	r3, #0
 8004dca:	72fb      	strb	r3, [r7, #11]
 8004dcc:	2300      	movs	r3, #0
 8004dce:	733b      	strb	r3, [r7, #12]
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	737b      	strb	r3, [r7, #13]
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	73bb      	strb	r3, [r7, #14]
 8004dd8:	2300      	movs	r3, #0
 8004dda:	73fb      	strb	r3, [r7, #15]
//    uuid[14] |= 0x04; /* One Temperature value*/
//    EnvironmentalCharSize+=2;
//  }

  
    uuid[14] |= 0x05; /* Two Temperature values*/
 8004ddc:	7bbb      	ldrb	r3, [r7, #14]
 8004dde:	f043 0305 	orr.w	r3, r3, #5
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	73bb      	strb	r3, [r7, #14]
    EnvironmentalCharSize+=2*2;
 8004de6:	4b95      	ldr	r3, [pc, #596]	@ (800503c <Add_HWServW2ST_Service+0x314>)
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	3304      	adds	r3, #4
 8004dec:	b2da      	uxtb	r2, r3
 8004dee:	4b93      	ldr	r3, [pc, #588]	@ (800503c <Add_HWServW2ST_Service+0x314>)
 8004df0:	701a      	strb	r2, [r3, #0]
 

  
   uuid[14] |= 0x08; /* Battery level (percentage of full battery) */
 8004df2:	7bbb      	ldrb	r3, [r7, #14]
 8004df4:	f043 0308 	orr.w	r3, r3, #8
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	73bb      	strb	r3, [r7, #14]
   EnvironmentalCharSize+=2;
 8004dfc:	4b8f      	ldr	r3, [pc, #572]	@ (800503c <Add_HWServW2ST_Service+0x314>)
 8004dfe:	781b      	ldrb	r3, [r3, #0]
 8004e00:	3302      	adds	r3, #2
 8004e02:	b2da      	uxtb	r2, r3
 8004e04:	4b8d      	ldr	r3, [pc, #564]	@ (800503c <Add_HWServW2ST_Service+0x314>)
 8004e06:	701a      	strb	r2, [r3, #0]
 
    uuid[14] |= 0x10; /* Pressure value*/
 8004e08:	7bbb      	ldrb	r3, [r7, #14]
 8004e0a:	f043 0310 	orr.w	r3, r3, #16
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	73bb      	strb	r3, [r7, #14]
    EnvironmentalCharSize+=4;
 8004e12:	4b8a      	ldr	r3, [pc, #552]	@ (800503c <Add_HWServW2ST_Service+0x314>)
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	3304      	adds	r3, #4
 8004e18:	b2da      	uxtb	r2, r3
 8004e1a:	4b88      	ldr	r3, [pc, #544]	@ (800503c <Add_HWServW2ST_Service+0x314>)
 8004e1c:	701a      	strb	r2, [r3, #0]
//                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
//                           ATTR_PERMISSION_NONE,
//                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
//                           16, 0, &EnvironmentalCharHandle);
//  
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+4+2+2+2,
 8004e1e:	4b86      	ldr	r3, [pc, #536]	@ (8005038 <Add_HWServW2ST_Service+0x310>)
 8004e20:	8818      	ldrh	r0, [r3, #0]
 8004e22:	463a      	mov	r2, r7
 8004e24:	4b86      	ldr	r3, [pc, #536]	@ (8005040 <Add_HWServW2ST_Service+0x318>)
 8004e26:	9305      	str	r3, [sp, #20]
 8004e28:	2300      	movs	r3, #0
 8004e2a:	9304      	str	r3, [sp, #16]
 8004e2c:	2310      	movs	r3, #16
 8004e2e:	9303      	str	r3, [sp, #12]
 8004e30:	2304      	movs	r3, #4
 8004e32:	9302      	str	r3, [sp, #8]
 8004e34:	2300      	movs	r3, #0
 8004e36:	9301      	str	r3, [sp, #4]
 8004e38:	2312      	movs	r3, #18
 8004e3a:	9300      	str	r3, [sp, #0]
 8004e3c:	230c      	movs	r3, #12
 8004e3e:	2102      	movs	r1, #2
 8004e40:	f009 fc80 	bl	800e744 <aci_gatt_add_char>
 8004e44:	4603      	mov	r3, r0
 8004e46:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004e48:	7cfb      	ldrb	r3, [r7, #19]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f040 80e5 	bne.w	800501a <Add_HWServW2ST_Service+0x2f2>
    goto fail;
  }

  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 8004e50:	231b      	movs	r3, #27
 8004e52:	703b      	strb	r3, [r7, #0]
 8004e54:	23c5      	movs	r3, #197	@ 0xc5
 8004e56:	707b      	strb	r3, [r7, #1]
 8004e58:	23d5      	movs	r3, #213	@ 0xd5
 8004e5a:	70bb      	strb	r3, [r7, #2]
 8004e5c:	23a5      	movs	r3, #165	@ 0xa5
 8004e5e:	70fb      	strb	r3, [r7, #3]
 8004e60:	2302      	movs	r3, #2
 8004e62:	713b      	strb	r3, [r7, #4]
 8004e64:	2300      	movs	r3, #0
 8004e66:	717b      	strb	r3, [r7, #5]
 8004e68:	2336      	movs	r3, #54	@ 0x36
 8004e6a:	71bb      	strb	r3, [r7, #6]
 8004e6c:	23ac      	movs	r3, #172	@ 0xac
 8004e6e:	71fb      	strb	r3, [r7, #7]
 8004e70:	23e1      	movs	r3, #225	@ 0xe1
 8004e72:	723b      	strb	r3, [r7, #8]
 8004e74:	2311      	movs	r3, #17
 8004e76:	727b      	strb	r3, [r7, #9]
 8004e78:	2301      	movs	r3, #1
 8004e7a:	72bb      	strb	r3, [r7, #10]
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	72fb      	strb	r3, [r7, #11]
 8004e80:	2300      	movs	r3, #0
 8004e82:	733b      	strb	r3, [r7, #12]
 8004e84:	2300      	movs	r3, #0
 8004e86:	737b      	strb	r3, [r7, #13]
 8004e88:	23e0      	movs	r3, #224	@ 0xe0
 8004e8a:	73bb      	strb	r3, [r7, #14]
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+3*3*2,
 8004e90:	4b69      	ldr	r3, [pc, #420]	@ (8005038 <Add_HWServW2ST_Service+0x310>)
 8004e92:	8818      	ldrh	r0, [r3, #0]
 8004e94:	463a      	mov	r2, r7
 8004e96:	4b6b      	ldr	r3, [pc, #428]	@ (8005044 <Add_HWServW2ST_Service+0x31c>)
 8004e98:	9305      	str	r3, [sp, #20]
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	9304      	str	r3, [sp, #16]
 8004e9e:	2310      	movs	r3, #16
 8004ea0:	9303      	str	r3, [sp, #12]
 8004ea2:	2304      	movs	r3, #4
 8004ea4:	9302      	str	r3, [sp, #8]
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	9301      	str	r3, [sp, #4]
 8004eaa:	2310      	movs	r3, #16
 8004eac:	9300      	str	r3, [sp, #0]
 8004eae:	2314      	movs	r3, #20
 8004eb0:	2102      	movs	r1, #2
 8004eb2:	f009 fc47 	bl	800e744 <aci_gatt_add_char>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004eba:	7cfb      	ldrb	r3, [r7, #19]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f040 80ae 	bne.w	800501e <Add_HWServW2ST_Service+0x2f6>
    goto fail;
  }

  COPY_ACC_EVENT_W2ST_CHAR_UUID(uuid);
 8004ec2:	231b      	movs	r3, #27
 8004ec4:	703b      	strb	r3, [r7, #0]
 8004ec6:	23c5      	movs	r3, #197	@ 0xc5
 8004ec8:	707b      	strb	r3, [r7, #1]
 8004eca:	23d5      	movs	r3, #213	@ 0xd5
 8004ecc:	70bb      	strb	r3, [r7, #2]
 8004ece:	23a5      	movs	r3, #165	@ 0xa5
 8004ed0:	70fb      	strb	r3, [r7, #3]
 8004ed2:	2302      	movs	r3, #2
 8004ed4:	713b      	strb	r3, [r7, #4]
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	717b      	strb	r3, [r7, #5]
 8004eda:	2336      	movs	r3, #54	@ 0x36
 8004edc:	71bb      	strb	r3, [r7, #6]
 8004ede:	23ac      	movs	r3, #172	@ 0xac
 8004ee0:	71fb      	strb	r3, [r7, #7]
 8004ee2:	23e1      	movs	r3, #225	@ 0xe1
 8004ee4:	723b      	strb	r3, [r7, #8]
 8004ee6:	2311      	movs	r3, #17
 8004ee8:	727b      	strb	r3, [r7, #9]
 8004eea:	2301      	movs	r3, #1
 8004eec:	72bb      	strb	r3, [r7, #10]
 8004eee:	2300      	movs	r3, #0
 8004ef0:	72fb      	strb	r3, [r7, #11]
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	733b      	strb	r3, [r7, #12]
 8004ef6:	2304      	movs	r3, #4
 8004ef8:	737b      	strb	r3, [r7, #13]
 8004efa:	2300      	movs	r3, #0
 8004efc:	73bb      	strb	r3, [r7, #14]
 8004efe:	2300      	movs	r3, #0
 8004f00:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+2,
 8004f02:	4b4d      	ldr	r3, [pc, #308]	@ (8005038 <Add_HWServW2ST_Service+0x310>)
 8004f04:	8818      	ldrh	r0, [r3, #0]
 8004f06:	463a      	mov	r2, r7
 8004f08:	4b4f      	ldr	r3, [pc, #316]	@ (8005048 <Add_HWServW2ST_Service+0x320>)
 8004f0a:	9305      	str	r3, [sp, #20]
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	9304      	str	r3, [sp, #16]
 8004f10:	2310      	movs	r3, #16
 8004f12:	9303      	str	r3, [sp, #12]
 8004f14:	2304      	movs	r3, #4
 8004f16:	9302      	str	r3, [sp, #8]
 8004f18:	2300      	movs	r3, #0
 8004f1a:	9301      	str	r3, [sp, #4]
 8004f1c:	2312      	movs	r3, #18
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	2304      	movs	r3, #4
 8004f22:	2102      	movs	r1, #2
 8004f24:	f009 fc0e 	bl	800e744 <aci_gatt_add_char>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccEventCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004f2c:	7cfb      	ldrb	r3, [r7, #19]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d177      	bne.n	8005022 <Add_HWServW2ST_Service+0x2fa>
    goto fail;
  }

  COPY_ARMING_W2ST_CHAR_UUID(uuid);
 8004f32:	231b      	movs	r3, #27
 8004f34:	703b      	strb	r3, [r7, #0]
 8004f36:	23c5      	movs	r3, #197	@ 0xc5
 8004f38:	707b      	strb	r3, [r7, #1]
 8004f3a:	23d5      	movs	r3, #213	@ 0xd5
 8004f3c:	70bb      	strb	r3, [r7, #2]
 8004f3e:	23a5      	movs	r3, #165	@ 0xa5
 8004f40:	70fb      	strb	r3, [r7, #3]
 8004f42:	2302      	movs	r3, #2
 8004f44:	713b      	strb	r3, [r7, #4]
 8004f46:	2300      	movs	r3, #0
 8004f48:	717b      	strb	r3, [r7, #5]
 8004f4a:	2336      	movs	r3, #54	@ 0x36
 8004f4c:	71bb      	strb	r3, [r7, #6]
 8004f4e:	23ac      	movs	r3, #172	@ 0xac
 8004f50:	71fb      	strb	r3, [r7, #7]
 8004f52:	23e1      	movs	r3, #225	@ 0xe1
 8004f54:	723b      	strb	r3, [r7, #8]
 8004f56:	2311      	movs	r3, #17
 8004f58:	727b      	strb	r3, [r7, #9]
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	72bb      	strb	r3, [r7, #10]
 8004f5e:	2300      	movs	r3, #0
 8004f60:	72fb      	strb	r3, [r7, #11]
 8004f62:	2300      	movs	r3, #0
 8004f64:	733b      	strb	r3, [r7, #12]
 8004f66:	2300      	movs	r3, #0
 8004f68:	737b      	strb	r3, [r7, #13]
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	73bb      	strb	r3, [r7, #14]
 8004f6e:	2320      	movs	r3, #32
 8004f70:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+1,
 8004f72:	4b31      	ldr	r3, [pc, #196]	@ (8005038 <Add_HWServW2ST_Service+0x310>)
 8004f74:	8818      	ldrh	r0, [r3, #0]
 8004f76:	463a      	mov	r2, r7
 8004f78:	4b34      	ldr	r3, [pc, #208]	@ (800504c <Add_HWServW2ST_Service+0x324>)
 8004f7a:	9305      	str	r3, [sp, #20]
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	9304      	str	r3, [sp, #16]
 8004f80:	2310      	movs	r3, #16
 8004f82:	9303      	str	r3, [sp, #12]
 8004f84:	2304      	movs	r3, #4
 8004f86:	9302      	str	r3, [sp, #8]
 8004f88:	2300      	movs	r3, #0
 8004f8a:	9301      	str	r3, [sp, #4]
 8004f8c:	2312      	movs	r3, #18
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	2303      	movs	r3, #3
 8004f92:	2102      	movs	r1, #2
 8004f94:	f009 fbd6 	bl	800e744 <aci_gatt_add_char>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &ArmingCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004f9c:	7cfb      	ldrb	r3, [r7, #19]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d141      	bne.n	8005026 <Add_HWServW2ST_Service+0x2fe>
  }
#endif /* STM32_SENSORTILE */
	
	
	/* MAX charecteristic */
	COPY_MAX_W2ST_CHAR_UUID(uuid);
 8004fa2:	231b      	movs	r3, #27
 8004fa4:	703b      	strb	r3, [r7, #0]
 8004fa6:	23c5      	movs	r3, #197	@ 0xc5
 8004fa8:	707b      	strb	r3, [r7, #1]
 8004faa:	23d5      	movs	r3, #213	@ 0xd5
 8004fac:	70bb      	strb	r3, [r7, #2]
 8004fae:	23a5      	movs	r3, #165	@ 0xa5
 8004fb0:	70fb      	strb	r3, [r7, #3]
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	713b      	strb	r3, [r7, #4]
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	717b      	strb	r3, [r7, #5]
 8004fba:	2336      	movs	r3, #54	@ 0x36
 8004fbc:	71bb      	strb	r3, [r7, #6]
 8004fbe:	23ac      	movs	r3, #172	@ 0xac
 8004fc0:	71fb      	strb	r3, [r7, #7]
 8004fc2:	23e1      	movs	r3, #225	@ 0xe1
 8004fc4:	723b      	strb	r3, [r7, #8]
 8004fc6:	2311      	movs	r3, #17
 8004fc8:	727b      	strb	r3, [r7, #9]
 8004fca:	2301      	movs	r3, #1
 8004fcc:	72bb      	strb	r3, [r7, #10]
 8004fce:	2300      	movs	r3, #0
 8004fd0:	72fb      	strb	r3, [r7, #11]
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	733b      	strb	r3, [r7, #12]
 8004fd6:	2380      	movs	r3, #128	@ 0x80
 8004fd8:	737b      	strb	r3, [r7, #13]
 8004fda:	2300      	movs	r3, #0
 8004fdc:	73bb      	strb	r3, [r7, #14]
 8004fde:	2300      	movs	r3, #0
 8004fe0:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 7,
 8004fe2:	4b15      	ldr	r3, [pc, #84]	@ (8005038 <Add_HWServW2ST_Service+0x310>)
 8004fe4:	8818      	ldrh	r0, [r3, #0]
 8004fe6:	463a      	mov	r2, r7
 8004fe8:	4b19      	ldr	r3, [pc, #100]	@ (8005050 <Add_HWServW2ST_Service+0x328>)
 8004fea:	9305      	str	r3, [sp, #20]
 8004fec:	2300      	movs	r3, #0
 8004fee:	9304      	str	r3, [sp, #16]
 8004ff0:	2310      	movs	r3, #16
 8004ff2:	9303      	str	r3, [sp, #12]
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	9302      	str	r3, [sp, #8]
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	9301      	str	r3, [sp, #4]
 8004ffc:	230c      	movs	r3, #12
 8004ffe:	9300      	str	r3, [sp, #0]
 8005000:	2307      	movs	r3, #7
 8005002:	2102      	movs	r1, #2
 8005004:	f009 fb9e 	bl	800e744 <aci_gatt_add_char>
 8005008:	4603      	mov	r3, r0
 800500a:	74fb      	strb	r3, [r7, #19]
                          CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE,
                           16, 0, &MaxCharHandle);
	
  if (ret != BLE_STATUS_SUCCESS) {
 800500c:	7cfb      	ldrb	r3, [r7, #19]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10b      	bne.n	800502a <Add_HWServW2ST_Service+0x302>
    goto fail;
  }
	

  return BLE_STATUS_SUCCESS;
 8005012:	2300      	movs	r3, #0
 8005014:	e00b      	b.n	800502e <Add_HWServW2ST_Service+0x306>
    goto fail;
 8005016:	bf00      	nop
 8005018:	e008      	b.n	800502c <Add_HWServW2ST_Service+0x304>
    goto fail;
 800501a:	bf00      	nop
 800501c:	e006      	b.n	800502c <Add_HWServW2ST_Service+0x304>
    goto fail;
 800501e:	bf00      	nop
 8005020:	e004      	b.n	800502c <Add_HWServW2ST_Service+0x304>
    goto fail;
 8005022:	bf00      	nop
 8005024:	e002      	b.n	800502c <Add_HWServW2ST_Service+0x304>
    goto fail;
 8005026:	bf00      	nop
 8005028:	e000      	b.n	800502c <Add_HWServW2ST_Service+0x304>
    goto fail;
 800502a:	bf00      	nop

fail:
  //PRINTF("Error while adding HW's Characteristcs service.\n");
  return BLE_STATUS_ERROR;
 800502c:	2347      	movs	r3, #71	@ 0x47
}
 800502e:	4618      	mov	r0, r3
 8005030:	3718      	adds	r7, #24
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	200009ac 	.word	0x200009ac
 800503c:	20000025 	.word	0x20000025
 8005040:	200009ae 	.word	0x200009ae
 8005044:	200009b0 	.word	0x200009b0
 8005048:	200009b2 	.word	0x200009b2
 800504c:	200009b4 	.word	0x200009b4
 8005050:	200009b6 	.word	0x200009b6

08005054 <AccGyroMag_Update>:
 * @param  SensorAxes_t Gyro Structure containing Gyroscope value
 * @param  SensorAxes_t Mag Structure containing magneto value
 * @retval tBleStatus      Status
 */
tBleStatus AccGyroMag_Update(AxesRaw_TypeDef *Acc,AxesRaw_TypeDef *Gyro,AxesRaw_TypeDef *Mag)
{  
 8005054:	b580      	push	{r7, lr}
 8005056:	b08c      	sub	sp, #48	@ 0x30
 8005058:	af02      	add	r7, sp, #8
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
  tBleStatus ret;

  uint8_t buff[2+3*3*2];

  STORE_LE_16(buff   ,(HAL_GetTick()>>3));
 8005060:	f004 f9c2 	bl	80093e8 <HAL_GetTick>
 8005064:	4603      	mov	r3, r0
 8005066:	08db      	lsrs	r3, r3, #3
 8005068:	b2db      	uxtb	r3, r3
 800506a:	743b      	strb	r3, [r7, #16]
 800506c:	f004 f9bc 	bl	80093e8 <HAL_GetTick>
 8005070:	4603      	mov	r3, r0
 8005072:	0adb      	lsrs	r3, r3, #11
 8005074:	b2db      	uxtb	r3, r3
 8005076:	747b      	strb	r3, [r7, #17]
  
  STORE_LE_16(buff+2 ,Acc->AXIS_X);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	b2db      	uxtb	r3, r3
 800507e:	74bb      	strb	r3, [r7, #18]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	121b      	asrs	r3, r3, #8
 8005086:	b2db      	uxtb	r3, r3
 8005088:	74fb      	strb	r3, [r7, #19]
  STORE_LE_16(buff+4 ,Acc->AXIS_Y);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	b2db      	uxtb	r3, r3
 8005090:	753b      	strb	r3, [r7, #20]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	121b      	asrs	r3, r3, #8
 8005098:	b2db      	uxtb	r3, r3
 800509a:	757b      	strb	r3, [r7, #21]
  STORE_LE_16(buff+6 ,Acc->AXIS_Z);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	75bb      	strb	r3, [r7, #22]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	121b      	asrs	r3, r3, #8
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	75fb      	strb	r3, [r7, #23]
  
  Gyro->AXIS_X/=100;
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a44      	ldr	r2, [pc, #272]	@ (80051c4 <AccGyroMag_Update+0x170>)
 80050b4:	fb82 1203 	smull	r1, r2, r2, r3
 80050b8:	1152      	asrs	r2, r2, #5
 80050ba:	17db      	asrs	r3, r3, #31
 80050bc:	1ad2      	subs	r2, r2, r3
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	601a      	str	r2, [r3, #0]
  Gyro->AXIS_Y/=100;
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	4a3f      	ldr	r2, [pc, #252]	@ (80051c4 <AccGyroMag_Update+0x170>)
 80050c8:	fb82 1203 	smull	r1, r2, r2, r3
 80050cc:	1152      	asrs	r2, r2, #5
 80050ce:	17db      	asrs	r3, r3, #31
 80050d0:	1ad2      	subs	r2, r2, r3
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	605a      	str	r2, [r3, #4]
  Gyro->AXIS_Z/=100;
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	4a3a      	ldr	r2, [pc, #232]	@ (80051c4 <AccGyroMag_Update+0x170>)
 80050dc:	fb82 1203 	smull	r1, r2, r2, r3
 80050e0:	1152      	asrs	r2, r2, #5
 80050e2:	17db      	asrs	r3, r3, #31
 80050e4:	1ad2      	subs	r2, r2, r3
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	609a      	str	r2, [r3, #8]

  STORE_LE_16(buff+8 ,Gyro->AXIS_X);
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	763b      	strb	r3, [r7, #24]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	121b      	asrs	r3, r3, #8
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	767b      	strb	r3, [r7, #25]
  STORE_LE_16(buff+10,Gyro->AXIS_Y);
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	b2db      	uxtb	r3, r3
 8005102:	76bb      	strb	r3, [r7, #26]
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	121b      	asrs	r3, r3, #8
 800510a:	b2db      	uxtb	r3, r3
 800510c:	76fb      	strb	r3, [r7, #27]
  STORE_LE_16(buff+12,Gyro->AXIS_Z);
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	b2db      	uxtb	r3, r3
 8005114:	773b      	strb	r3, [r7, #28]
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	121b      	asrs	r3, r3, #8
 800511c:	b2db      	uxtb	r3, r3
 800511e:	777b      	strb	r3, [r7, #29]

  STORE_LE_16(buff+14,Mag->AXIS_X);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	b2db      	uxtb	r3, r3
 8005126:	77bb      	strb	r3, [r7, #30]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	121b      	asrs	r3, r3, #8
 800512e:	b2db      	uxtb	r3, r3
 8005130:	77fb      	strb	r3, [r7, #31]
  STORE_LE_16(buff+16,Mag->AXIS_Y);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	b2db      	uxtb	r3, r3
 8005138:	f887 3020 	strb.w	r3, [r7, #32]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	121b      	asrs	r3, r3, #8
 8005142:	b2db      	uxtb	r3, r3
 8005144:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  STORE_LE_16(buff+18,Mag->AXIS_Z);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	b2db      	uxtb	r3, r3
 800514e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	121b      	asrs	r3, r3, #8
 8005158:	b2db      	uxtb	r3, r3
 800515a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  
  ret = ACI_GATT_UPDATE_CHAR_VALUE(HWServW2STHandle, AccGyroMagCharHandle, 0, 2+3*3*2, buff);
 800515e:	4b1a      	ldr	r3, [pc, #104]	@ (80051c8 <AccGyroMag_Update+0x174>)
 8005160:	8818      	ldrh	r0, [r3, #0]
 8005162:	4b1a      	ldr	r3, [pc, #104]	@ (80051cc <AccGyroMag_Update+0x178>)
 8005164:	8819      	ldrh	r1, [r3, #0]
 8005166:	f107 0310 	add.w	r3, r7, #16
 800516a:	9300      	str	r3, [sp, #0]
 800516c:	2314      	movs	r3, #20
 800516e:	2200      	movs	r2, #0
 8005170:	f7ff fb82 	bl	8004878 <safe_aci_gatt_update_char_value>
 8005174:	4603      	mov	r3, r0
 8005176:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	
  if (ret != BLE_STATUS_SUCCESS){
 800517a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800517e:	2b00      	cmp	r3, #0
 8005180:	d01b      	beq.n	80051ba <AccGyroMag_Update+0x166>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR)){
 8005182:	4b13      	ldr	r3, [pc, #76]	@ (80051d0 <AccGyroMag_Update+0x17c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	0a5b      	lsrs	r3, r3, #9
 8005188:	f003 0301 	and.w	r3, r3, #1
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d00e      	beq.n	80051b0 <AccGyroMag_Update+0x15c>
      BytesToWrite =sprintf((char *)BufferToWrite, "Error Updating Acc/Gyro/Mag Char [if]\r\n");
 8005192:	4910      	ldr	r1, [pc, #64]	@ (80051d4 <AccGyroMag_Update+0x180>)
 8005194:	4810      	ldr	r0, [pc, #64]	@ (80051d8 <AccGyroMag_Update+0x184>)
 8005196:	f00a ffb9 	bl	801010c <siprintf>
 800519a:	4603      	mov	r3, r0
 800519c:	4a0f      	ldr	r2, [pc, #60]	@ (80051dc <AccGyroMag_Update+0x188>)
 800519e:	6013      	str	r3, [r2, #0]
      Stderr_Update(BufferToWrite,BytesToWrite);
 80051a0:	4b0e      	ldr	r3, [pc, #56]	@ (80051dc <AccGyroMag_Update+0x188>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	4619      	mov	r1, r3
 80051a8:	480b      	ldr	r0, [pc, #44]	@ (80051d8 <AccGyroMag_Update+0x184>)
 80051aa:	f7ff fcc1 	bl	8004b30 <Stderr_Update>
 80051ae:	e002      	b.n	80051b6 <AccGyroMag_Update+0x162>
    } else {
      PRINTF("Error Updating Acc/Gyro/Mag Char [else]\r\n");
 80051b0:	480b      	ldr	r0, [pc, #44]	@ (80051e0 <AccGyroMag_Update+0x18c>)
 80051b2:	f7fc fad5 	bl	8001760 <myprintf>
    }
    return BLE_STATUS_ERROR;
 80051b6:	2347      	movs	r3, #71	@ 0x47
 80051b8:	e000      	b.n	80051bc <AccGyroMag_Update+0x168>
  }
  return BLE_STATUS_SUCCESS;	
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3728      	adds	r7, #40	@ 0x28
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	51eb851f 	.word	0x51eb851f
 80051c8:	200009ac 	.word	0x200009ac
 80051cc:	200009b0 	.word	0x200009b0
 80051d0:	20000808 	.word	0x20000808
 80051d4:	080119d0 	.word	0x080119d0
 80051d8:	2000080c 	.word	0x2000080c
 80051dc:	2000090c 	.word	0x2000090c
 80051e0:	080119f8 	.word	0x080119f8

080051e4 <Batt_Env_RSSI_Update>:
 * @param  int16_t Temp Temperature in tenths of degree second sensor
 * @param  int16_t RSSI level in dB
 * @retval tBleStatus   Status
 */
tBleStatus Batt_Env_RSSI_Update(int32_t Press,uint16_t Batt,int16_t Temp,int16_t RSSI)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b08a      	sub	sp, #40	@ 0x28
 80051e8:	af02      	add	r7, sp, #8
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	4608      	mov	r0, r1
 80051ee:	4611      	mov	r1, r2
 80051f0:	461a      	mov	r2, r3
 80051f2:	4603      	mov	r3, r0
 80051f4:	817b      	strh	r3, [r7, #10]
 80051f6:	460b      	mov	r3, r1
 80051f8:	813b      	strh	r3, [r7, #8]
 80051fa:	4613      	mov	r3, r2
 80051fc:	80fb      	strh	r3, [r7, #6]
  tBleStatus ret;
  uint8_t BuffPos;
  
  uint8_t buff[2+4/*Press*/+2/*Batt*/+2/*Temp*/+2/*RSSI*/];

  STORE_LE_16(buff  ,(HAL_GetTick()>>3));
 80051fe:	f004 f8f3 	bl	80093e8 <HAL_GetTick>
 8005202:	4603      	mov	r3, r0
 8005204:	08db      	lsrs	r3, r3, #3
 8005206:	b2db      	uxtb	r3, r3
 8005208:	743b      	strb	r3, [r7, #16]
 800520a:	f004 f8ed 	bl	80093e8 <HAL_GetTick>
 800520e:	4603      	mov	r3, r0
 8005210:	0adb      	lsrs	r3, r3, #11
 8005212:	b2db      	uxtb	r3, r3
 8005214:	747b      	strb	r3, [r7, #17]
  BuffPos=2;
 8005216:	2302      	movs	r3, #2
 8005218:	77fb      	strb	r3, [r7, #31]
  
  STORE_LE_32(buff+BuffPos,Press);
 800521a:	7ffb      	ldrb	r3, [r7, #31]
 800521c:	f107 0210 	add.w	r2, r7, #16
 8005220:	4413      	add	r3, r2
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	b2d2      	uxtb	r2, r2
 8005226:	701a      	strb	r2, [r3, #0]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	1219      	asrs	r1, r3, #8
 800522c:	7ffb      	ldrb	r3, [r7, #31]
 800522e:	3301      	adds	r3, #1
 8005230:	f107 0210 	add.w	r2, r7, #16
 8005234:	4413      	add	r3, r2
 8005236:	b2ca      	uxtb	r2, r1
 8005238:	701a      	strb	r2, [r3, #0]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	1419      	asrs	r1, r3, #16
 800523e:	7ffb      	ldrb	r3, [r7, #31]
 8005240:	3302      	adds	r3, #2
 8005242:	f107 0210 	add.w	r2, r7, #16
 8005246:	4413      	add	r3, r2
 8005248:	b2ca      	uxtb	r2, r1
 800524a:	701a      	strb	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	1619      	asrs	r1, r3, #24
 8005250:	7ffb      	ldrb	r3, [r7, #31]
 8005252:	3303      	adds	r3, #3
 8005254:	f107 0210 	add.w	r2, r7, #16
 8005258:	4413      	add	r3, r2
 800525a:	b2ca      	uxtb	r2, r1
 800525c:	701a      	strb	r2, [r3, #0]
  BuffPos+=4;
 800525e:	7ffb      	ldrb	r3, [r7, #31]
 8005260:	3304      	adds	r3, #4
 8005262:	77fb      	strb	r3, [r7, #31]
  
  STORE_LE_16(buff+BuffPos,Batt);
 8005264:	7ffb      	ldrb	r3, [r7, #31]
 8005266:	f107 0210 	add.w	r2, r7, #16
 800526a:	4413      	add	r3, r2
 800526c:	897a      	ldrh	r2, [r7, #10]
 800526e:	b2d2      	uxtb	r2, r2
 8005270:	701a      	strb	r2, [r3, #0]
 8005272:	897b      	ldrh	r3, [r7, #10]
 8005274:	0a1b      	lsrs	r3, r3, #8
 8005276:	b299      	uxth	r1, r3
 8005278:	7ffb      	ldrb	r3, [r7, #31]
 800527a:	3301      	adds	r3, #1
 800527c:	f107 0210 	add.w	r2, r7, #16
 8005280:	4413      	add	r3, r2
 8005282:	b2ca      	uxtb	r2, r1
 8005284:	701a      	strb	r2, [r3, #0]
  BuffPos+=2;
 8005286:	7ffb      	ldrb	r3, [r7, #31]
 8005288:	3302      	adds	r3, #2
 800528a:	77fb      	strb	r3, [r7, #31]
 
  STORE_LE_16(buff+BuffPos,Temp);
 800528c:	7ffb      	ldrb	r3, [r7, #31]
 800528e:	f107 0210 	add.w	r2, r7, #16
 8005292:	4413      	add	r3, r2
 8005294:	893a      	ldrh	r2, [r7, #8]
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	701a      	strb	r2, [r3, #0]
 800529a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800529e:	121b      	asrs	r3, r3, #8
 80052a0:	b219      	sxth	r1, r3
 80052a2:	7ffb      	ldrb	r3, [r7, #31]
 80052a4:	3301      	adds	r3, #1
 80052a6:	f107 0210 	add.w	r2, r7, #16
 80052aa:	4413      	add	r3, r2
 80052ac:	b2ca      	uxtb	r2, r1
 80052ae:	701a      	strb	r2, [r3, #0]
  BuffPos+=2;
 80052b0:	7ffb      	ldrb	r3, [r7, #31]
 80052b2:	3302      	adds	r3, #2
 80052b4:	77fb      	strb	r3, [r7, #31]

  STORE_LE_16(buff+BuffPos,RSSI);
 80052b6:	7ffb      	ldrb	r3, [r7, #31]
 80052b8:	f107 0210 	add.w	r2, r7, #16
 80052bc:	4413      	add	r3, r2
 80052be:	88fa      	ldrh	r2, [r7, #6]
 80052c0:	b2d2      	uxtb	r2, r2
 80052c2:	701a      	strb	r2, [r3, #0]
 80052c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052c8:	121b      	asrs	r3, r3, #8
 80052ca:	b219      	sxth	r1, r3
 80052cc:	7ffb      	ldrb	r3, [r7, #31]
 80052ce:	3301      	adds	r3, #1
 80052d0:	f107 0210 	add.w	r2, r7, #16
 80052d4:	4413      	add	r3, r2
 80052d6:	b2ca      	uxtb	r2, r1
 80052d8:	701a      	strb	r2, [r3, #0]
  BuffPos+=2;
 80052da:	7ffb      	ldrb	r3, [r7, #31]
 80052dc:	3302      	adds	r3, #2
 80052de:	77fb      	strb	r3, [r7, #31]
  
  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle, 0, 2+4+2+2+2,buff);
 80052e0:	4b18      	ldr	r3, [pc, #96]	@ (8005344 <Batt_Env_RSSI_Update+0x160>)
 80052e2:	8818      	ldrh	r0, [r3, #0]
 80052e4:	4b18      	ldr	r3, [pc, #96]	@ (8005348 <Batt_Env_RSSI_Update+0x164>)
 80052e6:	8819      	ldrh	r1, [r3, #0]
 80052e8:	f107 0310 	add.w	r3, r7, #16
 80052ec:	9300      	str	r3, [sp, #0]
 80052ee:	230c      	movs	r3, #12
 80052f0:	2200      	movs	r2, #0
 80052f2:	f009 faf5 	bl	800e8e0 <aci_gatt_update_char_value>
 80052f6:	4603      	mov	r3, r0
 80052f8:	77bb      	strb	r3, [r7, #30]

  if (ret != BLE_STATUS_SUCCESS){
 80052fa:	7fbb      	ldrb	r3, [r7, #30]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d01b      	beq.n	8005338 <Batt_Env_RSSI_Update+0x154>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR)){
 8005300:	4b12      	ldr	r3, [pc, #72]	@ (800534c <Batt_Env_RSSI_Update+0x168>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	0a5b      	lsrs	r3, r3, #9
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00e      	beq.n	800532e <Batt_Env_RSSI_Update+0x14a>
      BytesToWrite =sprintf((char *)BufferToWrite, "Error Updating Environmental Char [if]\r\n");
 8005310:	490f      	ldr	r1, [pc, #60]	@ (8005350 <Batt_Env_RSSI_Update+0x16c>)
 8005312:	4810      	ldr	r0, [pc, #64]	@ (8005354 <Batt_Env_RSSI_Update+0x170>)
 8005314:	f00a fefa 	bl	801010c <siprintf>
 8005318:	4603      	mov	r3, r0
 800531a:	4a0f      	ldr	r2, [pc, #60]	@ (8005358 <Batt_Env_RSSI_Update+0x174>)
 800531c:	6013      	str	r3, [r2, #0]
      Stderr_Update(BufferToWrite,BytesToWrite);
 800531e:	4b0e      	ldr	r3, [pc, #56]	@ (8005358 <Batt_Env_RSSI_Update+0x174>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	4619      	mov	r1, r3
 8005326:	480b      	ldr	r0, [pc, #44]	@ (8005354 <Batt_Env_RSSI_Update+0x170>)
 8005328:	f7ff fc02 	bl	8004b30 <Stderr_Update>
 800532c:	e002      	b.n	8005334 <Batt_Env_RSSI_Update+0x150>
    } else {
      PRINTF("Error Updating Environmental Char [else]\r\n");
 800532e:	480b      	ldr	r0, [pc, #44]	@ (800535c <Batt_Env_RSSI_Update+0x178>)
 8005330:	f7fc fa16 	bl	8001760 <myprintf>
    }
    return BLE_STATUS_ERROR;
 8005334:	2347      	movs	r3, #71	@ 0x47
 8005336:	e000      	b.n	800533a <Batt_Env_RSSI_Update+0x156>
  }
  return BLE_STATUS_SUCCESS;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3720      	adds	r7, #32
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	200009ac 	.word	0x200009ac
 8005348:	200009ae 	.word	0x200009ae
 800534c:	20000808 	.word	0x20000808
 8005350:	08011a24 	.word	0x08011a24
 8005354:	2000080c 	.word	0x2000080c
 8005358:	2000090c 	.word	0x2000090c
 800535c:	08011a50 	.word	0x08011a50

08005360 <ARMING_Update>:
 * @brief  Update ARMING characteristic value
 * @param  uint8_t ArmingStatus Arming status 0/1 (off/on)
 * @retval tBleStatus   Status
 */
tBleStatus ARMING_Update(uint8_t ArmingStatus)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b086      	sub	sp, #24
 8005364:	af02      	add	r7, sp, #8
 8005366:	4603      	mov	r3, r0
 8005368:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret;

  uint8_t buff[2+1];

  STORE_LE_16(buff  ,(HAL_GetTick()>>3));
 800536a:	f004 f83d 	bl	80093e8 <HAL_GetTick>
 800536e:	4603      	mov	r3, r0
 8005370:	08db      	lsrs	r3, r3, #3
 8005372:	b2db      	uxtb	r3, r3
 8005374:	733b      	strb	r3, [r7, #12]
 8005376:	f004 f837 	bl	80093e8 <HAL_GetTick>
 800537a:	4603      	mov	r3, r0
 800537c:	0adb      	lsrs	r3, r3, #11
 800537e:	b2db      	uxtb	r3, r3
 8005380:	737b      	strb	r3, [r7, #13]
  buff[2] = ArmingStatus;
 8005382:	79fb      	ldrb	r3, [r7, #7]
 8005384:	73bb      	strb	r3, [r7, #14]

  ret = aci_gatt_update_char_value(HWServW2STHandle, ArmingCharHandle, 0, 2+1,buff);
 8005386:	4b18      	ldr	r3, [pc, #96]	@ (80053e8 <ARMING_Update+0x88>)
 8005388:	8818      	ldrh	r0, [r3, #0]
 800538a:	4b18      	ldr	r3, [pc, #96]	@ (80053ec <ARMING_Update+0x8c>)
 800538c:	8819      	ldrh	r1, [r3, #0]
 800538e:	f107 030c 	add.w	r3, r7, #12
 8005392:	9300      	str	r3, [sp, #0]
 8005394:	2303      	movs	r3, #3
 8005396:	2200      	movs	r2, #0
 8005398:	f009 faa2 	bl	800e8e0 <aci_gatt_update_char_value>
 800539c:	4603      	mov	r3, r0
 800539e:	73fb      	strb	r3, [r7, #15]

  if (ret != BLE_STATUS_SUCCESS){
 80053a0:	7bfb      	ldrb	r3, [r7, #15]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d01b      	beq.n	80053de <ARMING_Update+0x7e>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR)){
 80053a6:	4b12      	ldr	r3, [pc, #72]	@ (80053f0 <ARMING_Update+0x90>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	0a5b      	lsrs	r3, r3, #9
 80053ac:	f003 0301 	and.w	r3, r3, #1
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00e      	beq.n	80053d4 <ARMING_Update+0x74>
      BytesToWrite = sprintf((char *)BufferToWrite, "Error Updating ARMING Char\r\n");
 80053b6:	490f      	ldr	r1, [pc, #60]	@ (80053f4 <ARMING_Update+0x94>)
 80053b8:	480f      	ldr	r0, [pc, #60]	@ (80053f8 <ARMING_Update+0x98>)
 80053ba:	f00a fea7 	bl	801010c <siprintf>
 80053be:	4603      	mov	r3, r0
 80053c0:	4a0e      	ldr	r2, [pc, #56]	@ (80053fc <ARMING_Update+0x9c>)
 80053c2:	6013      	str	r3, [r2, #0]
      Stderr_Update(BufferToWrite,BytesToWrite);
 80053c4:	4b0d      	ldr	r3, [pc, #52]	@ (80053fc <ARMING_Update+0x9c>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	4619      	mov	r1, r3
 80053cc:	480a      	ldr	r0, [pc, #40]	@ (80053f8 <ARMING_Update+0x98>)
 80053ce:	f7ff fbaf 	bl	8004b30 <Stderr_Update>
 80053d2:	e002      	b.n	80053da <ARMING_Update+0x7a>
    } else {
      PRINTF("Error Updating Temp Char\r\n");
 80053d4:	480a      	ldr	r0, [pc, #40]	@ (8005400 <ARMING_Update+0xa0>)
 80053d6:	f7fc f9c3 	bl	8001760 <myprintf>
    }
    return BLE_STATUS_ERROR;
 80053da:	2347      	movs	r3, #71	@ 0x47
 80053dc:	e000      	b.n	80053e0 <ARMING_Update+0x80>
  }
  return BLE_STATUS_SUCCESS;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3710      	adds	r7, #16
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	200009ac 	.word	0x200009ac
 80053ec:	200009b4 	.word	0x200009b4
 80053f0:	20000808 	.word	0x20000808
 80053f4:	08011a7c 	.word	0x08011a7c
 80053f8:	2000080c 	.word	0x2000080c
 80053fc:	2000090c 	.word	0x2000090c
 8005400:	08011a9c 	.word	0x08011a9c

08005404 <setConnectable>:
 * @brief  Puts the device in connectable mode.
 * @param  None 
 * @retval None
 */
void setConnectable(void)
{  
 8005404:	b5b0      	push	{r4, r5, r7, lr}
 8005406:	b092      	sub	sp, #72	@ 0x48
 8005408:	af08      	add	r7, sp, #32
  char local_name[8] = {AD_TYPE_COMPLETE_LOCAL_NAME,NAME_DRN};
 800540a:	4a2e      	ldr	r2, [pc, #184]	@ (80054c4 <setConnectable+0xc0>)
 800540c:	f107 0320 	add.w	r3, r7, #32
 8005410:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005414:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t manuf_data[26] = {
 8005418:	4b2b      	ldr	r3, [pc, #172]	@ (80054c8 <setConnectable+0xc4>)
 800541a:	1d3c      	adds	r4, r7, #4
 800541c:	461d      	mov	r5, r3
 800541e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005420:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005422:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005426:	c403      	stmia	r4!, {r0, r1}
 8005428:	8022      	strh	r2, [r4, #0]
    0x00,
    0x00, /* BLE MAC stop */
  };

  /* BLE MAC */
  manuf_data[20] = bdaddr[5];
 800542a:	4b28      	ldr	r3, [pc, #160]	@ (80054cc <setConnectable+0xc8>)
 800542c:	795b      	ldrb	r3, [r3, #5]
 800542e:	763b      	strb	r3, [r7, #24]
  manuf_data[21] = bdaddr[4];
 8005430:	4b26      	ldr	r3, [pc, #152]	@ (80054cc <setConnectable+0xc8>)
 8005432:	791b      	ldrb	r3, [r3, #4]
 8005434:	767b      	strb	r3, [r7, #25]
  manuf_data[22] = bdaddr[3];
 8005436:	4b25      	ldr	r3, [pc, #148]	@ (80054cc <setConnectable+0xc8>)
 8005438:	78db      	ldrb	r3, [r3, #3]
 800543a:	76bb      	strb	r3, [r7, #26]
  manuf_data[23] = bdaddr[2];
 800543c:	4b23      	ldr	r3, [pc, #140]	@ (80054cc <setConnectable+0xc8>)
 800543e:	789b      	ldrb	r3, [r3, #2]
 8005440:	76fb      	strb	r3, [r7, #27]
  manuf_data[24] = bdaddr[1];
 8005442:	4b22      	ldr	r3, [pc, #136]	@ (80054cc <setConnectable+0xc8>)
 8005444:	785b      	ldrb	r3, [r3, #1]
 8005446:	773b      	strb	r3, [r7, #28]
  manuf_data[25] = bdaddr[0];
 8005448:	4b20      	ldr	r3, [pc, #128]	@ (80054cc <setConnectable+0xc8>)
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	777b      	strb	r3, [r7, #29]

  manuf_data[16] |= 0x20; /* Led */
 800544e:	7d3b      	ldrb	r3, [r7, #20]
 8005450:	f043 0320 	orr.w	r3, r3, #32
 8005454:	b2db      	uxtb	r3, r3
 8005456:	753b      	strb	r3, [r7, #20]
  manuf_data[17] |= 0x05; /* Temperature and RSSI values*/
 8005458:	7d7b      	ldrb	r3, [r7, #21]
 800545a:	f043 0305 	orr.w	r3, r3, #5
 800545e:	b2db      	uxtb	r3, r3
 8005460:	757b      	strb	r3, [r7, #21]
  manuf_data[17] |= 0x08; /* Battery level (percentage of full battery) */
 8005462:	7d7b      	ldrb	r3, [r7, #21]
 8005464:	f043 0308 	orr.w	r3, r3, #8
 8005468:	b2db      	uxtb	r3, r3
 800546a:	757b      	strb	r3, [r7, #21]
  manuf_data[17] |= 0x10; /* Pressure value*/
 800546c:	7d7b      	ldrb	r3, [r7, #21]
 800546e:	f043 0310 	orr.w	r3, r3, #16
 8005472:	b2db      	uxtb	r3, r3
 8005474:	757b      	strb	r3, [r7, #21]
    
  /* Max Char */
  manuf_data[18] |=0x80;
 8005476:	7dbb      	ldrb	r3, [r7, #22]
 8005478:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800547c:	b2db      	uxtb	r3, r3
 800547e:	75bb      	strb	r3, [r7, #22]

  /* disable scan response */
  hci_le_set_scan_resp_data(0,NULL);
 8005480:	2100      	movs	r1, #0
 8005482:	2000      	movs	r0, #0
 8005484:	f009 fe80 	bl	800f188 <hci_le_set_scan_resp_data>
  aci_gap_set_discoverable(ADV_IND, 0, 0,
 8005488:	2300      	movs	r3, #0
 800548a:	9306      	str	r3, [sp, #24]
 800548c:	2300      	movs	r3, #0
 800548e:	9305      	str	r3, [sp, #20]
 8005490:	2300      	movs	r3, #0
 8005492:	9304      	str	r3, [sp, #16]
 8005494:	2300      	movs	r3, #0
 8005496:	9303      	str	r3, [sp, #12]
 8005498:	f107 0320 	add.w	r3, r7, #32
 800549c:	9302      	str	r3, [sp, #8]
 800549e:	2308      	movs	r3, #8
 80054a0:	9301      	str	r3, [sp, #4]
 80054a2:	2300      	movs	r3, #0
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	2301      	movs	r3, #1
 80054a8:	2200      	movs	r2, #0
 80054aa:	2100      	movs	r1, #0
 80054ac:	2000      	movs	r0, #0
 80054ae:	f008 ff05 	bl	800e2bc <aci_gap_set_discoverable>
//#endif /* MAC_MOTENV */
                           NO_WHITE_LIST_USE,
                           sizeof(local_name), local_name, 0, NULL, 0, 0);

  /* Send Advertising data */
  aci_gap_update_adv_data(26, manuf_data);
 80054b2:	1d3b      	adds	r3, r7, #4
 80054b4:	4619      	mov	r1, r3
 80054b6:	201a      	movs	r0, #26
 80054b8:	f009 f847 	bl	800e54a <aci_gap_update_adv_data>
}
 80054bc:	bf00      	nop
 80054be:	3728      	adds	r7, #40	@ 0x28
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bdb0      	pop	{r4, r5, r7, pc}
 80054c4:	08011ab8 	.word	0x08011ab8
 80054c8:	08011ac0 	.word	0x08011ac0
 80054cc:	20000448 	.word	0x20000448

080054d0 <GAP_ConnectionComplete_CB>:
 * @param  uint8_t addr[6] Address of peer device
 * @param  uint16_t handle Connection handle
 * @retval None
 */
static void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{  
 80054d0:	b5b0      	push	{r4, r5, r7, lr}
 80054d2:	b086      	sub	sp, #24
 80054d4:	af04      	add	r7, sp, #16
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	460b      	mov	r3, r1
 80054da:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 80054dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005554 <GAP_ConnectionComplete_CB+0x84>)
 80054de:	2201      	movs	r2, #1
 80054e0:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 80054e2:	4a1d      	ldr	r2, [pc, #116]	@ (8005558 <GAP_ConnectionComplete_CB+0x88>)
 80054e4:	887b      	ldrh	r3, [r7, #2]
 80054e6:	8013      	strh	r3, [r2, #0]

#ifdef MOTENV_DEBUG_CONNECTION
  PRINTF(">>>>>>CONNECTED %x:%x:%x:%x:%x:%x\r\n",addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	3305      	adds	r3, #5
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	4618      	mov	r0, r3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	3304      	adds	r3, #4
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	461c      	mov	r4, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	3303      	adds	r3, #3
 80054fc:	781b      	ldrb	r3, [r3, #0]
 80054fe:	461d      	mov	r5, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	3302      	adds	r3, #2
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	461a      	mov	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	3301      	adds	r3, #1
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	4619      	mov	r1, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	9302      	str	r3, [sp, #8]
 8005516:	9101      	str	r1, [sp, #4]
 8005518:	9200      	str	r2, [sp, #0]
 800551a:	462b      	mov	r3, r5
 800551c:	4622      	mov	r2, r4
 800551e:	4601      	mov	r1, r0
 8005520:	480e      	ldr	r0, [pc, #56]	@ (800555c <GAP_ConnectionComplete_CB+0x8c>)
 8005522:	f7fc f91d 	bl	8001760 <myprintf>
#endif /* MOTENV_DEBUG_CONNECTION */

  ConnectionBleStatus=0;
 8005526:	4b0e      	ldr	r3, [pc, #56]	@ (8005560 <GAP_ConnectionComplete_CB+0x90>)
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]
  
  if(TargetBoardFeatures.HWAdvanceFeatures) {
 800552c:	4b0d      	ldr	r3, [pc, #52]	@ (8005564 <GAP_ConnectionComplete_CB+0x94>)
 800552e:	699b      	ldr	r3, [r3, #24]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d001      	beq.n	8005538 <GAP_ConnectionComplete_CB+0x68>
    DisableHWFeatures();
 8005534:	f000 fc9c 	bl	8005e70 <DisableHWFeatures>
  }
  
aci_l2cap_connection_parameter_update_request(connection_handle,
 8005538:	4b07      	ldr	r3, [pc, #28]	@ (8005558 <GAP_ConnectionComplete_CB+0x88>)
 800553a:	8818      	ldrh	r0, [r3, #0]
 800553c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8005540:	9300      	str	r3, [sp, #0]
 8005542:	2300      	movs	r3, #0
 8005544:	220a      	movs	r2, #10
 8005546:	210a      	movs	r1, #10
 8005548:	f009 fabe 	bl	800eac8 <aci_l2cap_connection_parameter_update_request>
                                                      10 /* interval_min*/,
                                                      10 /* interval_max */,
                                                      0   /* slave_latency */,
                                                      400 /*timeout_multiplier*/);
}
 800554c:	bf00      	nop
 800554e:	3708      	adds	r7, #8
 8005550:	46bd      	mov	sp, r7
 8005552:	bdb0      	pop	{r4, r5, r7, pc}
 8005554:	200009a8 	.word	0x200009a8
 8005558:	200009f2 	.word	0x200009f2
 800555c:	08011adc 	.word	0x08011adc
 8005560:	20000808 	.word	0x20000808
 8005564:	200009f8 	.word	0x200009f8

08005568 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device get disconnected.
 * @param  None 
 * @retval None
 */
static void GAP_DisconnectionComplete_CB(void)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	af00      	add	r7, sp, #0
  connected = FALSE;
 800556c:	4b09      	ldr	r3, [pc, #36]	@ (8005594 <GAP_DisconnectionComplete_CB+0x2c>)
 800556e:	2200      	movs	r2, #0
 8005570:	601a      	str	r2, [r3, #0]

#ifdef MOTENV_DEBUG_CONNECTION  
  PRINTF("<<<<<<DISCONNECTED\r\n");
 8005572:	4809      	ldr	r0, [pc, #36]	@ (8005598 <GAP_DisconnectionComplete_CB+0x30>)
 8005574:	f7fc f8f4 	bl	8001760 <myprintf>
#endif /* MOTENV_DEBUG_CONNECTION */  

  /* Make the device connectable again. */
  set_connectable = TRUE;
 8005578:	4b08      	ldr	r3, [pc, #32]	@ (800559c <GAP_DisconnectionComplete_CB+0x34>)
 800557a:	2201      	movs	r2, #1
 800557c:	701a      	strb	r2, [r3, #0]

  ConnectionBleStatus=0;
 800557e:	4b08      	ldr	r3, [pc, #32]	@ (80055a0 <GAP_DisconnectionComplete_CB+0x38>)
 8005580:	2200      	movs	r2, #0
 8005582:	601a      	str	r2, [r3, #0]
  
  if(TargetBoardFeatures.HWAdvanceFeatures) {
 8005584:	4b07      	ldr	r3, [pc, #28]	@ (80055a4 <GAP_DisconnectionComplete_CB+0x3c>)
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d001      	beq.n	8005590 <GAP_DisconnectionComplete_CB+0x28>
    DisableHWFeatures();
 800558c:	f000 fc70 	bl	8005e70 <DisableHWFeatures>
  }
  
}
 8005590:	bf00      	nop
 8005592:	bd80      	pop	{r7, pc}
 8005594:	200009a8 	.word	0x200009a8
 8005598:	08011b00 	.word	0x08011b00
 800559c:	20000024 	.word	0x20000024
 80055a0:	20000808 	.word	0x20000808
 80055a4:	200009f8 	.word	0x200009f8

080055a8 <Read_Request_CB>:
 * @brief  This function is called when there is a Bluetooth Read request
 * @param  uint16_t handle Handle of the attribute
 * @retval None
 */
void Read_Request_CB(uint16_t handle)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b088      	sub	sp, #32
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	4603      	mov	r3, r0
 80055b0:	80fb      	strh	r3, [r7, #6]
  //uint8_t Status;
  if(handle == EnvironmentalCharHandle + 1){
 80055b2:	88fa      	ldrh	r2, [r7, #6]
 80055b4:	4b36      	ldr	r3, [pc, #216]	@ (8005690 <Read_Request_CB+0xe8>)
 80055b6:	881b      	ldrh	r3, [r3, #0]
 80055b8:	3301      	adds	r3, #1
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d137      	bne.n	800562e <Read_Request_CB+0x86>
    /* Read Request for Pressure,Battery, and Temperatures*/
    float SensorValue=0.0;
 80055be:	f04f 0300 	mov.w	r3, #0
 80055c2:	61bb      	str	r3, [r7, #24]
    int32_t PressToSend=0;
 80055c4:	2300      	movs	r3, #0
 80055c6:	61fb      	str	r3, [r7, #28]
    uint16_t BattToSend=0;
 80055c8:	2300      	movs	r3, #0
 80055ca:	82fb      	strh	r3, [r7, #22]
    int16_t TempToSend=0,RSSIToSend=0;
 80055cc:	2300      	movs	r3, #0
 80055ce:	82bb      	strh	r3, [r7, #20]
 80055d0:	2300      	movs	r3, #0
 80055d2:	827b      	strh	r3, [r7, #18]
    int32_t decPart, intPart;
    if(TargetBoardFeatures.HandlePressSensor) {
 80055d4:	4b2f      	ldr	r3, [pc, #188]	@ (8005694 <Read_Request_CB+0xec>)
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d01f      	beq.n	800561c <Read_Request_CB+0x74>
    //  if((TargetBoardFeatures.SnsAltFunc ? BSP_PRESSURE_IsInitialized : BSP_PRESSURE_IsInitialized)(TargetBoardFeatures.HandlePressSensor,&Status)==COMPONENT_OK) {
     //   (TargetBoardFeatures.SnsAltFunc ? BSP_PRESSURE_Get_Press : BSP_PRESSURE_Get_Press)(TargetBoardFeatures.HandlePressSensor,(float *)&SensorValue);
        MCR_BLUEMS_F2I_2D(SensorValue, intPart, decPart);
 80055dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80055e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055e4:	ee17 3a90 	vmov	r3, s15
 80055e8:	60fb      	str	r3, [r7, #12]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	ee07 3a90 	vmov	s15, r3
 80055f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055f4:	ed97 7a06 	vldr	s14, [r7, #24]
 80055f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055fc:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8005698 <Read_Request_CB+0xf0>
 8005600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005604:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005608:	ee17 3a90 	vmov	r3, s15
 800560c:	60bb      	str	r3, [r7, #8]
        PressToSend=intPart*100+decPart;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2264      	movs	r2, #100	@ 0x64
 8005612:	fb02 f303 	mul.w	r3, r2, r3
 8005616:	68ba      	ldr	r2, [r7, #8]
 8005618:	4413      	add	r3, r2
 800561a:	61fb      	str	r3, [r7, #28]
     // }
    }

    Batt_Env_RSSI_Update(PressToSend,BattToSend,TempToSend,RSSIToSend);
 800561c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005620:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005624:	8af9      	ldrh	r1, [r7, #22]
 8005626:	69f8      	ldr	r0, [r7, #28]
 8005628:	f7ff fddc 	bl	80051e4 <Batt_Env_RSSI_Update>
 800562c:	e023      	b.n	8005676 <Read_Request_CB+0xce>
  } else if(handle == ArmingCharHandle + 1){
 800562e:	88fa      	ldrh	r2, [r7, #6]
 8005630:	4b1a      	ldr	r3, [pc, #104]	@ (800569c <Read_Request_CB+0xf4>)
 8005632:	881b      	ldrh	r3, [r3, #0]
 8005634:	3301      	adds	r3, #1
 8005636:	429a      	cmp	r2, r3
 8005638:	d106      	bne.n	8005648 <Read_Request_CB+0xa0>
    /* Read Request for Arming Status */
    ARMING_Update(TargetBoardFeatures.LedStatus);
 800563a:	4b16      	ldr	r3, [pc, #88]	@ (8005694 <Read_Request_CB+0xec>)
 800563c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005640:	4618      	mov	r0, r3
 8005642:	f7ff fe8d 	bl	8005360 <ARMING_Update>
 8005646:	e016      	b.n	8005676 <Read_Request_CB+0xce>
  } else if(handle == AccEventCharHandle +1) {
 8005648:	88fa      	ldrh	r2, [r7, #6]
 800564a:	4b15      	ldr	r3, [pc, #84]	@ (80056a0 <Read_Request_CB+0xf8>)
 800564c:	881b      	ldrh	r3, [r3, #0]
 800564e:	3301      	adds	r3, #1
 8005650:	429a      	cmp	r2, r3
 8005652:	d010      	beq.n	8005676 <Read_Request_CB+0xce>
    
  }else if (handle == StdErrCharHandle + 1) {
 8005654:	88fa      	ldrh	r2, [r7, #6]
 8005656:	4b13      	ldr	r3, [pc, #76]	@ (80056a4 <Read_Request_CB+0xfc>)
 8005658:	881b      	ldrh	r3, [r3, #0]
 800565a:	3301      	adds	r3, #1
 800565c:	429a      	cmp	r2, r3
 800565e:	d102      	bne.n	8005666 <Read_Request_CB+0xbe>
    /* Send again the last packet for StdError */
    Stderr_Update_AfterRead();
 8005660:	f7ff fafc 	bl	8004c5c <Stderr_Update_AfterRead>
 8005664:	e007      	b.n	8005676 <Read_Request_CB+0xce>
  } else if (handle == TermCharHandle + 1) {
 8005666:	88fa      	ldrh	r2, [r7, #6]
 8005668:	4b0f      	ldr	r3, [pc, #60]	@ (80056a8 <Read_Request_CB+0x100>)
 800566a:	881b      	ldrh	r3, [r3, #0]
 800566c:	3301      	adds	r3, #1
 800566e:	429a      	cmp	r2, r3
 8005670:	d101      	bne.n	8005676 <Read_Request_CB+0xce>
    /* Send again the last packet for Terminal */
    Term_Update_AfterRead();
 8005672:	f7ff fb15 	bl	8004ca0 <Term_Update_AfterRead>
    GG_Update();
#endif /* STM32_SENSORTILE */
  }

  //EXIT:
  if(connection_handle != 0)
 8005676:	4b0d      	ldr	r3, [pc, #52]	@ (80056ac <Read_Request_CB+0x104>)
 8005678:	881b      	ldrh	r3, [r3, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d004      	beq.n	8005688 <Read_Request_CB+0xe0>
    aci_gatt_allow_read(connection_handle);
 800567e:	4b0b      	ldr	r3, [pc, #44]	@ (80056ac <Read_Request_CB+0x104>)
 8005680:	881b      	ldrh	r3, [r3, #0]
 8005682:	4618      	mov	r0, r3
 8005684:	f009 f9c2 	bl	800ea0c <aci_gatt_allow_read>
}
 8005688:	bf00      	nop
 800568a:	3720      	adds	r7, #32
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	200009ae 	.word	0x200009ae
 8005694:	200009f8 	.word	0x200009f8
 8005698:	42c80000 	.word	0x42c80000
 800569c:	200009b4 	.word	0x200009b4
 80056a0:	200009b2 	.word	0x200009b2
 80056a4:	200009c0 	.word	0x200009c0
 80056a8:	200009be 	.word	0x200009be
 80056ac:	200009f2 	.word	0x200009f2

080056b0 <Attribute_Modified_CB>:
 * @param uint8_t *att_data attribute data
 * @param uint8_t data_length length of the data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t attr_handle, uint8_t * att_data, uint8_t data_length) 
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	4603      	mov	r3, r0
 80056b8:	6039      	str	r1, [r7, #0]
 80056ba:	80fb      	strh	r3, [r7, #6]
 80056bc:	4613      	mov	r3, r2
 80056be:	717b      	strb	r3, [r7, #5]
  if(attr_handle == ConfigCharHandle + 2) 
 80056c0:	88fa      	ldrh	r2, [r7, #6]
 80056c2:	4b7e      	ldr	r3, [pc, #504]	@ (80058bc <Attribute_Modified_CB+0x20c>)
 80056c4:	881b      	ldrh	r3, [r3, #0]
 80056c6:	3302      	adds	r3, #2
 80056c8:	429a      	cmp	r2, r3
 80056ca:	f000 80f3 	beq.w	80058b4 <Attribute_Modified_CB+0x204>
  {
    ;/* do nothing... only for removing the message "Notification UNKNOW handle" */
  } 
  else if(attr_handle == StdErrCharHandle + 2)
 80056ce:	88fa      	ldrh	r2, [r7, #6]
 80056d0:	4b7b      	ldr	r3, [pc, #492]	@ (80058c0 <Attribute_Modified_CB+0x210>)
 80056d2:	881b      	ldrh	r3, [r3, #0]
 80056d4:	3302      	adds	r3, #2
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d116      	bne.n	8005708 <Attribute_Modified_CB+0x58>
  {
    if (att_data[0] == 01) 
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d106      	bne.n	80056f0 <Attribute_Modified_CB+0x40>
    {
      W2ST_ON_CONNECTION(W2ST_CONNECT_STD_ERR);
 80056e2:	4b78      	ldr	r3, [pc, #480]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80056ea:	4a76      	ldr	r2, [pc, #472]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 80056ec:	6013      	str	r3, [r2, #0]
    else 
    {
      PRINTF("Notification UNKNOW handle\r\n");
    }
  }
}
 80056ee:	e0e1      	b.n	80058b4 <Attribute_Modified_CB+0x204>
    } else if (att_data[0] == 0)
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f040 80dd 	bne.w	80058b4 <Attribute_Modified_CB+0x204>
      W2ST_OFF_CONNECTION(W2ST_CONNECT_STD_ERR);
 80056fa:	4b72      	ldr	r3, [pc, #456]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005702:	4a70      	ldr	r2, [pc, #448]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 8005704:	6013      	str	r3, [r2, #0]
}
 8005706:	e0d5      	b.n	80058b4 <Attribute_Modified_CB+0x204>
  else if(attr_handle == TermCharHandle + 2)
 8005708:	88fa      	ldrh	r2, [r7, #6]
 800570a:	4b6f      	ldr	r3, [pc, #444]	@ (80058c8 <Attribute_Modified_CB+0x218>)
 800570c:	881b      	ldrh	r3, [r3, #0]
 800570e:	3302      	adds	r3, #2
 8005710:	429a      	cmp	r2, r3
 8005712:	d116      	bne.n	8005742 <Attribute_Modified_CB+0x92>
    if (att_data[0] == 01) 
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d106      	bne.n	800572a <Attribute_Modified_CB+0x7a>
      W2ST_ON_CONNECTION(W2ST_CONNECT_STD_TERM);
 800571c:	4b69      	ldr	r3, [pc, #420]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005724:	4a67      	ldr	r2, [pc, #412]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 8005726:	6013      	str	r3, [r2, #0]
}
 8005728:	e0c4      	b.n	80058b4 <Attribute_Modified_CB+0x204>
    else if (att_data[0] == 0)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	f040 80c0 	bne.w	80058b4 <Attribute_Modified_CB+0x204>
      W2ST_OFF_CONNECTION(W2ST_CONNECT_STD_TERM);
 8005734:	4b63      	ldr	r3, [pc, #396]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800573c:	4a61      	ldr	r2, [pc, #388]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 800573e:	6013      	str	r3, [r2, #0]
}
 8005740:	e0b8      	b.n	80058b4 <Attribute_Modified_CB+0x204>
  else if (attr_handle == TermCharHandle + 1)
 8005742:	88fa      	ldrh	r2, [r7, #6]
 8005744:	4b60      	ldr	r3, [pc, #384]	@ (80058c8 <Attribute_Modified_CB+0x218>)
 8005746:	881b      	ldrh	r3, [r3, #0]
 8005748:	3301      	adds	r3, #1
 800574a:	429a      	cmp	r2, r3
 800574c:	d111      	bne.n	8005772 <Attribute_Modified_CB+0xc2>
    uint32_t SendBackData =1; /* By default Answer with the same message received */
 800574e:	2301      	movs	r3, #1
 8005750:	60fb      	str	r3, [r7, #12]
      SendBackData = DebugConsoleCommandParsing(att_data,data_length);
 8005752:	797b      	ldrb	r3, [r7, #5]
 8005754:	4619      	mov	r1, r3
 8005756:	6838      	ldr	r0, [r7, #0]
 8005758:	f000 f8cc 	bl	80058f4 <DebugConsoleCommandParsing>
 800575c:	60f8      	str	r0, [r7, #12]
    if(SendBackData) 
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 80a7 	beq.w	80058b4 <Attribute_Modified_CB+0x204>
      Term_Update(att_data,data_length);
 8005766:	797b      	ldrb	r3, [r7, #5]
 8005768:	4619      	mov	r1, r3
 800576a:	6838      	ldr	r0, [r7, #0]
 800576c:	f7ff fa28 	bl	8004bc0 <Term_Update>
}
 8005770:	e0a0      	b.n	80058b4 <Attribute_Modified_CB+0x204>
  else if(attr_handle == ArmingCharHandle + 2)
 8005772:	88fa      	ldrh	r2, [r7, #6]
 8005774:	4b55      	ldr	r3, [pc, #340]	@ (80058cc <Attribute_Modified_CB+0x21c>)
 8005776:	881b      	ldrh	r3, [r3, #0]
 8005778:	3302      	adds	r3, #2
 800577a:	429a      	cmp	r2, r3
 800577c:	d14d      	bne.n	800581a <Attribute_Modified_CB+0x16a>
    if (att_data[0] == 01) 
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d10c      	bne.n	80057a0 <Attribute_Modified_CB+0xf0>
      W2ST_ON_CONNECTION(W2ST_CONNECT_LED);
 8005786:	4b4f      	ldr	r3, [pc, #316]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f043 0302 	orr.w	r3, r3, #2
 800578e:	4a4d      	ldr	r2, [pc, #308]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 8005790:	6013      	str	r3, [r2, #0]
      ARMING_Update(TargetBoardFeatures.LedStatus);
 8005792:	4b4f      	ldr	r3, [pc, #316]	@ (80058d0 <Attribute_Modified_CB+0x220>)
 8005794:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005798:	4618      	mov	r0, r3
 800579a:	f7ff fde1 	bl	8005360 <ARMING_Update>
 800579e:	e009      	b.n	80057b4 <Attribute_Modified_CB+0x104>
    else if (att_data[0] == 0)
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d105      	bne.n	80057b4 <Attribute_Modified_CB+0x104>
      W2ST_OFF_CONNECTION(W2ST_CONNECT_LED);
 80057a8:	4b46      	ldr	r3, [pc, #280]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f023 0302 	bic.w	r3, r3, #2
 80057b0:	4a44      	ldr	r2, [pc, #272]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 80057b2:	6013      	str	r3, [r2, #0]
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_TERM)) 
 80057b4:	4b43      	ldr	r3, [pc, #268]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	0a1b      	lsrs	r3, r3, #8
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d01a      	beq.n	80057fa <Attribute_Modified_CB+0x14a>
      BytesToWrite =sprintf((char *)BufferToWrite,"--->Led=%s\r\n", W2ST_CHECK_CONNECTION(W2ST_CONNECT_LED) ? "ON" : "OFF");
 80057c4:	4b3f      	ldr	r3, [pc, #252]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	085b      	lsrs	r3, r3, #1
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d001      	beq.n	80057d8 <Attribute_Modified_CB+0x128>
 80057d4:	4b3f      	ldr	r3, [pc, #252]	@ (80058d4 <Attribute_Modified_CB+0x224>)
 80057d6:	e000      	b.n	80057da <Attribute_Modified_CB+0x12a>
 80057d8:	4b3f      	ldr	r3, [pc, #252]	@ (80058d8 <Attribute_Modified_CB+0x228>)
 80057da:	461a      	mov	r2, r3
 80057dc:	493f      	ldr	r1, [pc, #252]	@ (80058dc <Attribute_Modified_CB+0x22c>)
 80057de:	4840      	ldr	r0, [pc, #256]	@ (80058e0 <Attribute_Modified_CB+0x230>)
 80057e0:	f00a fc94 	bl	801010c <siprintf>
 80057e4:	4603      	mov	r3, r0
 80057e6:	4a3f      	ldr	r2, [pc, #252]	@ (80058e4 <Attribute_Modified_CB+0x234>)
 80057e8:	6013      	str	r3, [r2, #0]
     Term_Update(BufferToWrite,BytesToWrite);
 80057ea:	4b3e      	ldr	r3, [pc, #248]	@ (80058e4 <Attribute_Modified_CB+0x234>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	4619      	mov	r1, r3
 80057f2:	483b      	ldr	r0, [pc, #236]	@ (80058e0 <Attribute_Modified_CB+0x230>)
 80057f4:	f7ff f9e4 	bl	8004bc0 <Term_Update>
}
 80057f8:	e05c      	b.n	80058b4 <Attribute_Modified_CB+0x204>
      PRINTF("--->Led=%s\r\n", W2ST_CHECK_CONNECTION(W2ST_CONNECT_LED) ? "ON" : "OFF");
 80057fa:	4b32      	ldr	r3, [pc, #200]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	085b      	lsrs	r3, r3, #1
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	b2db      	uxtb	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <Attribute_Modified_CB+0x15e>
 800580a:	4b32      	ldr	r3, [pc, #200]	@ (80058d4 <Attribute_Modified_CB+0x224>)
 800580c:	e000      	b.n	8005810 <Attribute_Modified_CB+0x160>
 800580e:	4b32      	ldr	r3, [pc, #200]	@ (80058d8 <Attribute_Modified_CB+0x228>)
 8005810:	4619      	mov	r1, r3
 8005812:	4832      	ldr	r0, [pc, #200]	@ (80058dc <Attribute_Modified_CB+0x22c>)
 8005814:	f7fb ffa4 	bl	8001760 <myprintf>
}
 8005818:	e04c      	b.n	80058b4 <Attribute_Modified_CB+0x204>
  else if (attr_handle == ConfigCharHandle + 1) 
 800581a:	88fa      	ldrh	r2, [r7, #6]
 800581c:	4b27      	ldr	r3, [pc, #156]	@ (80058bc <Attribute_Modified_CB+0x20c>)
 800581e:	881b      	ldrh	r3, [r3, #0]
 8005820:	3301      	adds	r3, #1
 8005822:	429a      	cmp	r2, r3
 8005824:	d105      	bne.n	8005832 <Attribute_Modified_CB+0x182>
    ConfigCommandParsing(att_data, data_length);		
 8005826:	797b      	ldrb	r3, [r7, #5]
 8005828:	4619      	mov	r1, r3
 800582a:	6838      	ldr	r0, [r7, #0]
 800582c:	f000 fa9a 	bl	8005d64 <ConfigCommandParsing>
}
 8005830:	e040      	b.n	80058b4 <Attribute_Modified_CB+0x204>
  else if (attr_handle == MaxCharHandle+ 1)
 8005832:	88fa      	ldrh	r2, [r7, #6]
 8005834:	4b2c      	ldr	r3, [pc, #176]	@ (80058e8 <Attribute_Modified_CB+0x238>)
 8005836:	881b      	ldrh	r3, [r3, #0]
 8005838:	3301      	adds	r3, #1
 800583a:	429a      	cmp	r2, r3
 800583c:	d120      	bne.n	8005880 <Attribute_Modified_CB+0x1d0>
     joydata[0] = att_data[1];
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	785a      	ldrb	r2, [r3, #1]
 8005842:	4b2a      	ldr	r3, [pc, #168]	@ (80058ec <Attribute_Modified_CB+0x23c>)
 8005844:	701a      	strb	r2, [r3, #0]
     joydata[1] = att_data[2];
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	789a      	ldrb	r2, [r3, #2]
 800584a:	4b28      	ldr	r3, [pc, #160]	@ (80058ec <Attribute_Modified_CB+0x23c>)
 800584c:	705a      	strb	r2, [r3, #1]
     joydata[2] = att_data[3];
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	78da      	ldrb	r2, [r3, #3]
 8005852:	4b26      	ldr	r3, [pc, #152]	@ (80058ec <Attribute_Modified_CB+0x23c>)
 8005854:	709a      	strb	r2, [r3, #2]
     joydata[3] = att_data[4];
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	791a      	ldrb	r2, [r3, #4]
 800585a:	4b24      	ldr	r3, [pc, #144]	@ (80058ec <Attribute_Modified_CB+0x23c>)
 800585c:	70da      	strb	r2, [r3, #3]
     joydata[4] = att_data[5];
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	795a      	ldrb	r2, [r3, #5]
 8005862:	4b22      	ldr	r3, [pc, #136]	@ (80058ec <Attribute_Modified_CB+0x23c>)
 8005864:	711a      	strb	r2, [r3, #4]
     joydata[5] = att_data[6];
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	799a      	ldrb	r2, [r3, #6]
 800586a:	4b20      	ldr	r3, [pc, #128]	@ (80058ec <Attribute_Modified_CB+0x23c>)
 800586c:	715a      	strb	r2, [r3, #5]
     joydata[6] = att_data[7];
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	79da      	ldrb	r2, [r3, #7]
 8005872:	4b1e      	ldr	r3, [pc, #120]	@ (80058ec <Attribute_Modified_CB+0x23c>)
 8005874:	719a      	strb	r2, [r3, #6]
     joydata[7] = att_data[8];
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	7a1a      	ldrb	r2, [r3, #8]
 800587a:	4b1c      	ldr	r3, [pc, #112]	@ (80058ec <Attribute_Modified_CB+0x23c>)
 800587c:	71da      	strb	r2, [r3, #7]
}
 800587e:	e019      	b.n	80058b4 <Attribute_Modified_CB+0x204>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR))
 8005880:	4b10      	ldr	r3, [pc, #64]	@ (80058c4 <Attribute_Modified_CB+0x214>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	0a5b      	lsrs	r3, r3, #9
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	b2db      	uxtb	r3, r3
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00e      	beq.n	80058ae <Attribute_Modified_CB+0x1fe>
      BytesToWrite =sprintf((char *)BufferToWrite, "Notification UNKNOW handle\r\n");
 8005890:	4917      	ldr	r1, [pc, #92]	@ (80058f0 <Attribute_Modified_CB+0x240>)
 8005892:	4813      	ldr	r0, [pc, #76]	@ (80058e0 <Attribute_Modified_CB+0x230>)
 8005894:	f00a fc3a 	bl	801010c <siprintf>
 8005898:	4603      	mov	r3, r0
 800589a:	4a12      	ldr	r2, [pc, #72]	@ (80058e4 <Attribute_Modified_CB+0x234>)
 800589c:	6013      	str	r3, [r2, #0]
      Stderr_Update(BufferToWrite,BytesToWrite);
 800589e:	4b11      	ldr	r3, [pc, #68]	@ (80058e4 <Attribute_Modified_CB+0x234>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	4619      	mov	r1, r3
 80058a6:	480e      	ldr	r0, [pc, #56]	@ (80058e0 <Attribute_Modified_CB+0x230>)
 80058a8:	f7ff f942 	bl	8004b30 <Stderr_Update>
}
 80058ac:	e002      	b.n	80058b4 <Attribute_Modified_CB+0x204>
      PRINTF("Notification UNKNOW handle\r\n");
 80058ae:	4810      	ldr	r0, [pc, #64]	@ (80058f0 <Attribute_Modified_CB+0x240>)
 80058b0:	f7fb ff56 	bl	8001760 <myprintf>
}
 80058b4:	bf00      	nop
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	200009ba 	.word	0x200009ba
 80058c0:	200009c0 	.word	0x200009c0
 80058c4:	20000808 	.word	0x20000808
 80058c8:	200009be 	.word	0x200009be
 80058cc:	200009b4 	.word	0x200009b4
 80058d0:	200009f8 	.word	0x200009f8
 80058d4:	08011b18 	.word	0x08011b18
 80058d8:	08011b1c 	.word	0x08011b1c
 80058dc:	08011b20 	.word	0x08011b20
 80058e0:	2000080c 	.word	0x2000080c
 80058e4:	2000090c 	.word	0x2000090c
 80058e8:	200009b6 	.word	0x200009b6
 80058ec:	20000418 	.word	0x20000418
 80058f0:	08011b30 	.word	0x08011b30

080058f4 <DebugConsoleCommandParsing>:
 * @param uint8_t *att_data attribute data
 * @param uint8_t data_length length of the data
 * @retval uint32_t SendItBack true/false
 */
static uint32_t DebugConsoleCommandParsing(uint8_t * att_data, uint8_t data_length)
{
 80058f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058f6:	b09d      	sub	sp, #116	@ 0x74
 80058f8:	af0c      	add	r7, sp, #48	@ 0x30
 80058fa:	6178      	str	r0, [r7, #20]
 80058fc:	460b      	mov	r3, r1
 80058fe:	74fb      	strb	r3, [r7, #19]
  uint32_t SendBackData = 1;
 8005900:	2301      	movs	r3, #1
 8005902:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if((att_data[0]=='?') & (att_data[1]=='?')) {
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	2b3f      	cmp	r3, #63	@ 0x3f
 800590a:	bf0c      	ite	eq
 800590c:	2301      	moveq	r3, #1
 800590e:	2300      	movne	r3, #0
 8005910:	b2da      	uxtb	r2, r3
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	3301      	adds	r3, #1
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	2b3f      	cmp	r3, #63	@ 0x3f
 800591a:	bf0c      	ite	eq
 800591c:	2301      	moveq	r3, #1
 800591e:	2300      	movne	r3, #0
 8005920:	b2db      	uxtb	r3, r3
 8005922:	4013      	ands	r3, r2
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d010      	beq.n	800594c <DebugConsoleCommandParsing+0x58>
    /* Print Legend */
    SendBackData=0;
 800592a:	2300      	movs	r3, #0
 800592c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    BytesToWrite =sprintf((char *)BufferToWrite,"Command:\r\n"
 800592e:	496a      	ldr	r1, [pc, #424]	@ (8005ad8 <DebugConsoleCommandParsing+0x1e4>)
 8005930:	486a      	ldr	r0, [pc, #424]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 8005932:	f00a fbeb 	bl	801010c <siprintf>
 8005936:	4603      	mov	r3, r0
 8005938:	4a69      	ldr	r2, [pc, #420]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 800593a:	6013      	str	r3, [r2, #0]
       "versionFw-> FW Version\r\n"
       "versionBle-> Ble Version\r\n");
#else /* USE_STM32L0XX_NUCLEO */
       );
#endif /* USE_STM32L0XX_NUCLEO */
    Term_Update(BufferToWrite,BytesToWrite);
 800593c:	4b68      	ldr	r3, [pc, #416]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	b2db      	uxtb	r3, r3
 8005942:	4619      	mov	r1, r3
 8005944:	4865      	ldr	r0, [pc, #404]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 8005946:	f7ff f93b 	bl	8004bc0 <Term_Update>
 800594a:	e15c      	b.n	8005c06 <DebugConsoleCommandParsing+0x312>
  } else if((att_data[0]=='p') & (att_data[1]=='r')) {
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	2b70      	cmp	r3, #112	@ 0x70
 8005952:	bf0c      	ite	eq
 8005954:	2301      	moveq	r3, #1
 8005956:	2300      	movne	r3, #0
 8005958:	b2da      	uxtb	r2, r3
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	3301      	adds	r3, #1
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	2b72      	cmp	r3, #114	@ 0x72
 8005962:	bf0c      	ite	eq
 8005964:	2301      	moveq	r3, #1
 8005966:	2300      	movne	r3, #0
 8005968:	b2db      	uxtb	r3, r3
 800596a:	4013      	ands	r3, r2
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d002      	beq.n	8005978 <DebugConsoleCommandParsing+0x84>
    SendBackData=0;
 8005972:	2300      	movs	r3, #0
 8005974:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005976:	e146      	b.n	8005c06 <DebugConsoleCommandParsing+0x312>
  }
#ifndef USE_STM32L0XX_NUCLEO
  else if(!strncmp("versionFw",(char *)(att_data),9)) {
 8005978:	2209      	movs	r2, #9
 800597a:	6979      	ldr	r1, [r7, #20]
 800597c:	4859      	ldr	r0, [pc, #356]	@ (8005ae4 <DebugConsoleCommandParsing+0x1f0>)
 800597e:	f00a fc2b 	bl	80101d8 <strncmp>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d118      	bne.n	80059ba <DebugConsoleCommandParsing+0xc6>
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%s_%c.%c.%c\r\n",
 8005988:	2330      	movs	r3, #48	@ 0x30
 800598a:	9302      	str	r3, [sp, #8]
 800598c:	2330      	movs	r3, #48	@ 0x30
 800598e:	9301      	str	r3, [sp, #4]
 8005990:	2331      	movs	r3, #49	@ 0x31
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	4b54      	ldr	r3, [pc, #336]	@ (8005ae8 <DebugConsoleCommandParsing+0x1f4>)
 8005996:	4a55      	ldr	r2, [pc, #340]	@ (8005aec <DebugConsoleCommandParsing+0x1f8>)
 8005998:	4955      	ldr	r1, [pc, #340]	@ (8005af0 <DebugConsoleCommandParsing+0x1fc>)
 800599a:	4850      	ldr	r0, [pc, #320]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 800599c:	f00a fbb6 	bl	801010c <siprintf>
 80059a0:	4603      	mov	r3, r0
 80059a2:	4a4f      	ldr	r2, [pc, #316]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 80059a4:	6013      	str	r3, [r2, #0]
#endif
                          ,DRN_PACKAGENAME,
                          DRN_VERSION_MAJOR,
                          DRN_VERSION_MINOR,
                          DRN_VERSION_PATCH);
    Term_Update(BufferToWrite,BytesToWrite);
 80059a6:	4b4e      	ldr	r3, [pc, #312]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	4619      	mov	r1, r3
 80059ae:	484b      	ldr	r0, [pc, #300]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 80059b0:	f7ff f906 	bl	8004bc0 <Term_Update>
    SendBackData=0;
 80059b4:	2300      	movs	r3, #0
 80059b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059b8:	e125      	b.n	8005c06 <DebugConsoleCommandParsing+0x312>
  }
#endif /* USE_STM32L0XX_NUCLEO */
  else if(!strncmp("info",(char *)(att_data),4)) {
 80059ba:	2204      	movs	r2, #4
 80059bc:	6979      	ldr	r1, [r7, #20]
 80059be:	484d      	ldr	r0, [pc, #308]	@ (8005af4 <DebugConsoleCommandParsing+0x200>)
 80059c0:	f00a fc0a 	bl	80101d8 <strncmp>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d13e      	bne.n	8005a48 <DebugConsoleCommandParsing+0x154>
    SendBackData=0;
 80059ca:	2300      	movs	r3, #0
 80059cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    
    BytesToWrite =sprintf((char *)BufferToWrite,"\r\nSTMicroelectronics %s:\r\n"
 80059ce:	2330      	movs	r3, #48	@ 0x30
 80059d0:	9301      	str	r3, [sp, #4]
 80059d2:	2330      	movs	r3, #48	@ 0x30
 80059d4:	9300      	str	r3, [sp, #0]
 80059d6:	2331      	movs	r3, #49	@ 0x31
 80059d8:	4a43      	ldr	r2, [pc, #268]	@ (8005ae8 <DebugConsoleCommandParsing+0x1f4>)
 80059da:	4947      	ldr	r1, [pc, #284]	@ (8005af8 <DebugConsoleCommandParsing+0x204>)
 80059dc:	483f      	ldr	r0, [pc, #252]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 80059de:	f00a fb95 	bl	801010c <siprintf>
 80059e2:	4603      	mov	r3, r0
 80059e4:	4a3e      	ldr	r2, [pc, #248]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 80059e6:	6013      	str	r3, [r2, #0]
        "\tSTM32L053R8-Nucleo board"
#endif /* USE_STM32F4XX_NUCLEO */
        "\r\n",
        DRN_PACKAGENAME,
        DRN_VERSION_MAJOR,DRN_VERSION_MINOR,DRN_VERSION_PATCH);
    Term_Update(BufferToWrite,BytesToWrite);
 80059e8:	4b3d      	ldr	r3, [pc, #244]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	4619      	mov	r1, r3
 80059f0:	483a      	ldr	r0, [pc, #232]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 80059f2:	f7ff f8e5 	bl	8004bc0 <Term_Update>
#elif defined (__CC_ARM)
      " (KEIL)\r\n",
#elif defined (__GNUC__)
      " (openstm32)\r\n",
#endif
         HAL_GetHalVersion() >>24,
 80059f6:	f003 fd27 	bl	8009448 <HAL_GetHalVersion>
 80059fa:	4603      	mov	r3, r0
    BytesToWrite =sprintf((char *)BufferToWrite,"\t(HAL %ld.%ld.%ld_%ld)\r\n"
 80059fc:	0e1d      	lsrs	r5, r3, #24
        (HAL_GetHalVersion() >>16)&0xFF,
 80059fe:	f003 fd23 	bl	8009448 <HAL_GetHalVersion>
 8005a02:	4603      	mov	r3, r0
 8005a04:	0c1b      	lsrs	r3, r3, #16
    BytesToWrite =sprintf((char *)BufferToWrite,"\t(HAL %ld.%ld.%ld_%ld)\r\n"
 8005a06:	b2de      	uxtb	r6, r3
        (HAL_GetHalVersion() >> 8)&0xFF,
 8005a08:	f003 fd1e 	bl	8009448 <HAL_GetHalVersion>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	0a1b      	lsrs	r3, r3, #8
    BytesToWrite =sprintf((char *)BufferToWrite,"\t(HAL %ld.%ld.%ld_%ld)\r\n"
 8005a10:	b2dc      	uxtb	r4, r3
         HAL_GetHalVersion()      &0xFF,
 8005a12:	f003 fd19 	bl	8009448 <HAL_GetHalVersion>
 8005a16:	4603      	mov	r3, r0
    BytesToWrite =sprintf((char *)BufferToWrite,"\t(HAL %ld.%ld.%ld_%ld)\r\n"
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	4a38      	ldr	r2, [pc, #224]	@ (8005afc <DebugConsoleCommandParsing+0x208>)
 8005a1c:	9203      	str	r2, [sp, #12]
 8005a1e:	4a38      	ldr	r2, [pc, #224]	@ (8005b00 <DebugConsoleCommandParsing+0x20c>)
 8005a20:	9202      	str	r2, [sp, #8]
 8005a22:	9301      	str	r3, [sp, #4]
 8005a24:	9400      	str	r4, [sp, #0]
 8005a26:	4633      	mov	r3, r6
 8005a28:	462a      	mov	r2, r5
 8005a2a:	4936      	ldr	r1, [pc, #216]	@ (8005b04 <DebugConsoleCommandParsing+0x210>)
 8005a2c:	482b      	ldr	r0, [pc, #172]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 8005a2e:	f00a fb6d 	bl	801010c <siprintf>
 8005a32:	4603      	mov	r3, r0
 8005a34:	4a2a      	ldr	r2, [pc, #168]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 8005a36:	6013      	str	r3, [r2, #0]
         __DATE__,__TIME__);
    Term_Update(BufferToWrite,BytesToWrite);
 8005a38:	4b29      	ldr	r3, [pc, #164]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	4619      	mov	r1, r3
 8005a40:	4826      	ldr	r0, [pc, #152]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 8005a42:	f7ff f8bd 	bl	8004bc0 <Term_Update>
 8005a46:	e0de      	b.n	8005c06 <DebugConsoleCommandParsing+0x312>
  #endif /* USE_STM32L0XX_NUCLEO */
  Term_Update(BufferToWrite,BytesToWrite);
#endif /* STM32_NUCLEO */
  }
#ifndef USE_STM32L0XX_NUCLEO
  else if(!strncmp("upgradeFw",(char *)(att_data),9)) {
 8005a48:	2209      	movs	r2, #9
 8005a4a:	6979      	ldr	r1, [r7, #20]
 8005a4c:	482e      	ldr	r0, [pc, #184]	@ (8005b08 <DebugConsoleCommandParsing+0x214>)
 8005a4e:	f00a fbc3 	bl	80101d8 <strncmp>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	f000 80d6 	beq.w	8005c06 <DebugConsoleCommandParsing+0x312>
    /* DO nothing, OTA function not integrated */
  } else if(!strncmp("versionBle",(char *)(att_data),10)) {
 8005a5a:	220a      	movs	r2, #10
 8005a5c:	6979      	ldr	r1, [r7, #20]
 8005a5e:	482b      	ldr	r0, [pc, #172]	@ (8005b0c <DebugConsoleCommandParsing+0x218>)
 8005a60:	f00a fbba 	bl	80101d8 <strncmp>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d158      	bne.n	8005b1c <DebugConsoleCommandParsing+0x228>
    uint8_t  hwVersion;
    uint16_t fwVersion;
    /* get the BlueNRG HW and FW versions */
    getBlueNRGVersion(&hwVersion, &fwVersion);
 8005a6a:	f107 022e 	add.w	r2, r7, #46	@ 0x2e
 8005a6e:	f107 0331 	add.w	r3, r7, #49	@ 0x31
 8005a72:	4611      	mov	r1, r2
 8005a74:	4618      	mov	r0, r3
 8005a76:	f009 f869 	bl	800eb4c <getBlueNRGVersion>
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
                          (hwVersion > 0x30) ? "BleMS" : "Ble",
 8005a7a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 8005a7e:	2b30      	cmp	r3, #48	@ 0x30
 8005a80:	d901      	bls.n	8005a86 <DebugConsoleCommandParsing+0x192>
 8005a82:	4923      	ldr	r1, [pc, #140]	@ (8005b10 <DebugConsoleCommandParsing+0x21c>)
 8005a84:	e000      	b.n	8005a88 <DebugConsoleCommandParsing+0x194>
 8005a86:	4923      	ldr	r1, [pc, #140]	@ (8005b14 <DebugConsoleCommandParsing+0x220>)
 8005a88:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005a8a:	0a1b      	lsrs	r3, r3, #8
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	4618      	mov	r0, r3
 8005a90:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005a92:	091b      	lsrs	r3, r3, #4
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	f003 020f 	and.w	r2, r3, #15
                          fwVersion>>8, 
                          (fwVersion>>4)&0xF,
                          (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a');
 8005a9a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 8005a9e:	2b30      	cmp	r3, #48	@ 0x30
 8005aa0:	d904      	bls.n	8005aac <DebugConsoleCommandParsing+0x1b8>
                          (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a');
 8005aa2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005aa4:	f003 030f 	and.w	r3, r3, #15
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 8005aa8:	3360      	adds	r3, #96	@ 0x60
 8005aaa:	e000      	b.n	8005aae <DebugConsoleCommandParsing+0x1ba>
 8005aac:	2361      	movs	r3, #97	@ 0x61
 8005aae:	9301      	str	r3, [sp, #4]
 8005ab0:	9200      	str	r2, [sp, #0]
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	460a      	mov	r2, r1
 8005ab6:	4918      	ldr	r1, [pc, #96]	@ (8005b18 <DebugConsoleCommandParsing+0x224>)
 8005ab8:	4808      	ldr	r0, [pc, #32]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 8005aba:	f00a fb27 	bl	801010c <siprintf>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	4a07      	ldr	r2, [pc, #28]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 8005ac2:	6013      	str	r3, [r2, #0]
    Term_Update(BufferToWrite,BytesToWrite);
 8005ac4:	4b06      	ldr	r3, [pc, #24]	@ (8005ae0 <DebugConsoleCommandParsing+0x1ec>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	4619      	mov	r1, r3
 8005acc:	4803      	ldr	r0, [pc, #12]	@ (8005adc <DebugConsoleCommandParsing+0x1e8>)
 8005ace:	f7ff f877 	bl	8004bc0 <Term_Update>
    SendBackData=0;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ad6:	e096      	b.n	8005c06 <DebugConsoleCommandParsing+0x312>
 8005ad8:	08011b50 	.word	0x08011b50
 8005adc:	2000080c 	.word	0x2000080c
 8005ae0:	2000090c 	.word	0x2000090c
 8005ae4:	08011bbc 	.word	0x08011bbc
 8005ae8:	08011bc8 	.word	0x08011bc8
 8005aec:	08011bd0 	.word	0x08011bd0
 8005af0:	08011bd8 	.word	0x08011bd8
 8005af4:	08011bec 	.word	0x08011bec
 8005af8:	08011bf4 	.word	0x08011bf4
 8005afc:	08011c5c 	.word	0x08011c5c
 8005b00:	08011c68 	.word	0x08011c68
 8005b04:	08011c24 	.word	0x08011c24
 8005b08:	08011c74 	.word	0x08011c74
 8005b0c:	08011c80 	.word	0x08011c80
 8005b10:	08011c8c 	.word	0x08011c8c
 8005b14:	08011c94 	.word	0x08011c94
 8005b18:	08011c98 	.word	0x08011c98
  }
#endif /* USE_STM32L0XX_NUCLEO */
  else if((att_data[0]=='u') & (att_data[1]=='i') & (att_data[2]=='d')) {
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	2b75      	cmp	r3, #117	@ 0x75
 8005b22:	bf0c      	ite	eq
 8005b24:	2301      	moveq	r3, #1
 8005b26:	2300      	movne	r3, #0
 8005b28:	b2da      	uxtb	r2, r3
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	2b69      	cmp	r3, #105	@ 0x69
 8005b32:	bf0c      	ite	eq
 8005b34:	2301      	moveq	r3, #1
 8005b36:	2300      	movne	r3, #0
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	461a      	mov	r2, r3
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	3302      	adds	r3, #2
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	2b64      	cmp	r3, #100	@ 0x64
 8005b48:	bf0c      	ite	eq
 8005b4a:	2301      	moveq	r3, #1
 8005b4c:	2300      	movne	r3, #0
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	4013      	ands	r3, r2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d057      	beq.n	8005c06 <DebugConsoleCommandParsing+0x312>
    /* Write back the STM32 UID */
    uint8_t *uid = (uint8_t *)STM32_UUID;
 8005b56:	4b7e      	ldr	r3, [pc, #504]	@ (8005d50 <DebugConsoleCommandParsing+0x45c>)
 8005b58:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t MCU_ID = STM32_MCU_ID[0]&0xFFF;
 8005b5a:	4b7e      	ldr	r3, [pc, #504]	@ (8005d54 <DebugConsoleCommandParsing+0x460>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b62:	637b      	str	r3, [r7, #52]	@ 0x34
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
                          uid[ 3],uid[ 2],uid[ 1],uid[ 0],
 8005b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b66:	3303      	adds	r3, #3
 8005b68:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005b6a:	469c      	mov	ip, r3
                          uid[ 3],uid[ 2],uid[ 1],uid[ 0],
 8005b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b6e:	3302      	adds	r3, #2
 8005b70:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005b72:	469e      	mov	lr, r3
                          uid[ 3],uid[ 2],uid[ 1],uid[ 0],
 8005b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b76:	3301      	adds	r3, #1
 8005b78:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005b7a:	461a      	mov	r2, r3
                          uid[ 3],uid[ 2],uid[ 1],uid[ 0],
 8005b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7e:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005b80:	4619      	mov	r1, r3
                          uid[ 7],uid[ 6],uid[ 5],uid[ 4],
 8005b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b84:	3307      	adds	r3, #7
 8005b86:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005b88:	4618      	mov	r0, r3
                          uid[ 7],uid[ 6],uid[ 5],uid[ 4],
 8005b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8c:	3306      	adds	r3, #6
 8005b8e:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005b90:	461c      	mov	r4, r3
                          uid[ 7],uid[ 6],uid[ 5],uid[ 4],
 8005b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b94:	3305      	adds	r3, #5
 8005b96:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005b98:	461d      	mov	r5, r3
                          uid[ 7],uid[ 6],uid[ 5],uid[ 4],
 8005b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005ba0:	461e      	mov	r6, r3
                          uid[11],uid[ 10],uid[9],uid[8],
 8005ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba4:	330b      	adds	r3, #11
 8005ba6:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005ba8:	60fb      	str	r3, [r7, #12]
                          uid[11],uid[ 10],uid[9],uid[8],
 8005baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bac:	330a      	adds	r3, #10
 8005bae:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005bb0:	60bb      	str	r3, [r7, #8]
                          uid[11],uid[ 10],uid[9],uid[8],
 8005bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb4:	3309      	adds	r3, #9
 8005bb6:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005bb8:	607b      	str	r3, [r7, #4]
                          uid[11],uid[ 10],uid[9],uid[8],
 8005bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bbc:	3308      	adds	r3, #8
 8005bbe:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005bc0:	603b      	str	r3, [r7, #0]
 8005bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	9308      	str	r3, [sp, #32]
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	9307      	str	r3, [sp, #28]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	9306      	str	r3, [sp, #24]
 8005bd6:	9605      	str	r6, [sp, #20]
 8005bd8:	9504      	str	r5, [sp, #16]
 8005bda:	9403      	str	r4, [sp, #12]
 8005bdc:	9002      	str	r0, [sp, #8]
 8005bde:	9101      	str	r1, [sp, #4]
 8005be0:	9200      	str	r2, [sp, #0]
 8005be2:	4673      	mov	r3, lr
 8005be4:	4662      	mov	r2, ip
 8005be6:	495c      	ldr	r1, [pc, #368]	@ (8005d58 <DebugConsoleCommandParsing+0x464>)
 8005be8:	485c      	ldr	r0, [pc, #368]	@ (8005d5c <DebugConsoleCommandParsing+0x468>)
 8005bea:	f00a fa8f 	bl	801010c <siprintf>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	4a5b      	ldr	r2, [pc, #364]	@ (8005d60 <DebugConsoleCommandParsing+0x46c>)
 8005bf2:	6013      	str	r3, [r2, #0]
                          MCU_ID);
    Term_Update(BufferToWrite,BytesToWrite);
 8005bf4:	4b5a      	ldr	r3, [pc, #360]	@ (8005d60 <DebugConsoleCommandParsing+0x46c>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	4857      	ldr	r0, [pc, #348]	@ (8005d5c <DebugConsoleCommandParsing+0x468>)
 8005bfe:	f7fe ffdf 	bl	8004bc0 <Term_Update>
    SendBackData=0;
 8005c02:	2300      	movs	r3, #0
 8005c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

#if 1
  /* If it's something not yet recognized... only for testing.. This must be removed */
  if(SendBackData) {
 8005c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 809c 	beq.w	8005d46 <DebugConsoleCommandParsing+0x452>
    if(att_data[0]=='@') {
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	2b40      	cmp	r3, #64	@ 0x40
 8005c14:	f040 8097 	bne.w	8005d46 <DebugConsoleCommandParsing+0x452>
      if(att_data[1]=='T') {
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	781b      	ldrb	r3, [r3, #0]
 8005c1e:	2b54      	cmp	r3, #84	@ 0x54
 8005c20:	d148      	bne.n	8005cb4 <DebugConsoleCommandParsing+0x3c0>
        uint8_t loc_att_data[8];
        uint8_t loc_data_length=8;
 8005c22:	2308      	movs	r3, #8
 8005c24:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32


        loc_att_data[0] = (FEATURE_MASK_TEMP1>>24)&0xFF;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        loc_att_data[1] = (FEATURE_MASK_TEMP1>>16)&0xFF;
 8005c2e:	2304      	movs	r3, #4
 8005c30:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        loc_att_data[2] = (FEATURE_MASK_TEMP1>>8 )&0xFF;
 8005c34:	2300      	movs	r3, #0
 8005c36:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        loc_att_data[3] = (FEATURE_MASK_TEMP1    )&0xFF;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        loc_att_data[4] = 255;
 8005c40:	23ff      	movs	r3, #255	@ 0xff
 8005c42:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

        switch(att_data[2]) {
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	3302      	adds	r3, #2
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	3b44      	subs	r3, #68	@ 0x44
 8005c4e:	2b09      	cmp	r3, #9
 8005c50:	d826      	bhi.n	8005ca0 <DebugConsoleCommandParsing+0x3ac>
 8005c52:	a201      	add	r2, pc, #4	@ (adr r2, 8005c58 <DebugConsoleCommandParsing+0x364>)
 8005c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c58:	08005c99 	.word	0x08005c99
 8005c5c:	08005ca1 	.word	0x08005ca1
 8005c60:	08005ca1 	.word	0x08005ca1
 8005c64:	08005ca1 	.word	0x08005ca1
 8005c68:	08005c91 	.word	0x08005c91
 8005c6c:	08005ca1 	.word	0x08005ca1
 8005c70:	08005ca1 	.word	0x08005ca1
 8005c74:	08005ca1 	.word	0x08005ca1
 8005c78:	08005c81 	.word	0x08005c81
 8005c7c:	08005c89 	.word	0x08005c89
          case 'L':
            loc_att_data[5] = 50; /* @5S */
 8005c80:	2332      	movs	r3, #50	@ 0x32
 8005c82:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
          break;
 8005c86:	e00b      	b.n	8005ca0 <DebugConsoleCommandParsing+0x3ac>
          case 'M':
            loc_att_data[5] = 10; /* @1S */
 8005c88:	230a      	movs	r3, #10
 8005c8a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
          break;
 8005c8e:	e007      	b.n	8005ca0 <DebugConsoleCommandParsing+0x3ac>
          case 'H':
            loc_att_data[5] = 1; /* @100mS */
 8005c90:	2301      	movs	r3, #1
 8005c92:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
          break;
 8005c96:	e003      	b.n	8005ca0 <DebugConsoleCommandParsing+0x3ac>
          case 'D':
            loc_att_data[5] = 0; /* Default */
 8005c98:	2300      	movs	r3, #0
 8005c9a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
          break;
 8005c9e:	bf00      	nop
        }
        SendBackData = ConfigCommandParsing(loc_att_data,loc_data_length);
 8005ca0:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8005ca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ca8:	4611      	mov	r1, r2
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 f85a 	bl	8005d64 <ConfigCommandParsing>
 8005cb0:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8005cb2:	e048      	b.n	8005d46 <DebugConsoleCommandParsing+0x452>
      } else if(att_data[1]=='A') {
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	2b41      	cmp	r3, #65	@ 0x41
 8005cbc:	d143      	bne.n	8005d46 <DebugConsoleCommandParsing+0x452>
        uint8_t loc_att_data[8];
        uint8_t loc_data_length=8;
 8005cbe:	2308      	movs	r3, #8
 8005cc0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        
        loc_att_data[0] = (FEATURE_MASK_ACC>>24)&0xFF;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	773b      	strb	r3, [r7, #28]
        loc_att_data[1] = (FEATURE_MASK_ACC>>16)&0xFF;
 8005cc8:	2380      	movs	r3, #128	@ 0x80
 8005cca:	777b      	strb	r3, [r7, #29]
        loc_att_data[2] = (FEATURE_MASK_ACC>>8 )&0xFF;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	77bb      	strb	r3, [r7, #30]
        loc_att_data[3] = (FEATURE_MASK_ACC    )&0xFF;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	77fb      	strb	r3, [r7, #31]
        loc_att_data[4] = 255;
 8005cd4:	23ff      	movs	r3, #255	@ 0xff
 8005cd6:	f887 3020 	strb.w	r3, [r7, #32]

        switch(att_data[2]) {
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	3302      	adds	r3, #2
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	3b44      	subs	r3, #68	@ 0x44
 8005ce2:	2b09      	cmp	r3, #9
 8005ce4:	d826      	bhi.n	8005d34 <DebugConsoleCommandParsing+0x440>
 8005ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8005cec <DebugConsoleCommandParsing+0x3f8>)
 8005ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cec:	08005d2d 	.word	0x08005d2d
 8005cf0:	08005d35 	.word	0x08005d35
 8005cf4:	08005d35 	.word	0x08005d35
 8005cf8:	08005d35 	.word	0x08005d35
 8005cfc:	08005d25 	.word	0x08005d25
 8005d00:	08005d35 	.word	0x08005d35
 8005d04:	08005d35 	.word	0x08005d35
 8005d08:	08005d35 	.word	0x08005d35
 8005d0c:	08005d15 	.word	0x08005d15
 8005d10:	08005d1d 	.word	0x08005d1d
          case 'L':
            loc_att_data[5] = 50; /* @5S */
 8005d14:	2332      	movs	r3, #50	@ 0x32
 8005d16:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
          break;
 8005d1a:	e00b      	b.n	8005d34 <DebugConsoleCommandParsing+0x440>
          case 'M':
            loc_att_data[5] = 10; /* @1S */
 8005d1c:	230a      	movs	r3, #10
 8005d1e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
          break;
 8005d22:	e007      	b.n	8005d34 <DebugConsoleCommandParsing+0x440>
          case 'H':
            loc_att_data[5] = 1; /* @100mS */
 8005d24:	2301      	movs	r3, #1
 8005d26:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
          break;
 8005d2a:	e003      	b.n	8005d34 <DebugConsoleCommandParsing+0x440>
          case 'D':
            loc_att_data[5] = 0; /* Default */
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
          break;
 8005d32:	bf00      	nop
        }
        SendBackData = ConfigCommandParsing(loc_att_data,loc_data_length);
 8005d34:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005d38:	f107 031c 	add.w	r3, r7, #28
 8005d3c:	4611      	mov	r1, r2
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f000 f810 	bl	8005d64 <ConfigCommandParsing>
 8005d44:	63f8      	str	r0, [r7, #60]	@ 0x3c
      }
    }
  }
#endif
  return SendBackData;
 8005d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3744      	adds	r7, #68	@ 0x44
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d50:	1fff7a10 	.word	0x1fff7a10
 8005d54:	e0042000 	.word	0xe0042000
 8005d58:	08011ca8 	.word	0x08011ca8
 8005d5c:	2000080c 	.word	0x2000080c
 8005d60:	2000090c 	.word	0x2000090c

08005d64 <ConfigCommandParsing>:
 * @param uint8_t *att_data attribute data
 * @param uint8_t data_length length of the data
 * @retval uint32_t SendItBack true/false
 */
static uint32_t ConfigCommandParsing(uint8_t * att_data, uint8_t data_length)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b085      	sub	sp, #20
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	70fb      	strb	r3, [r7, #3]
  uint32_t SendItBack = 1;
 8005d70:	2301      	movs	r3, #1
 8005d72:	60fb      	str	r3, [r7, #12]
  return SendItBack;
 8005d74:	68fb      	ldr	r3, [r7, #12]
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3714      	adds	r7, #20
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
	...

08005d84 <HCI_Event_CB>:
 *         parsed.
 * @param  void *pckt Pointer to the ACI packet
 * @retval None
 */
void HCI_Event_CB(void *pckt)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b08a      	sub	sp, #40	@ 0x28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pckt;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8005d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d92:	3301      	adds	r3, #1
 8005d94:	623b      	str	r3, [r7, #32]
  
  if(hci_pckt->type != HCI_EVENT_PKT) {
 8005d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	2b04      	cmp	r3, #4
 8005d9c:	d15d      	bne.n	8005e5a <HCI_Event_CB+0xd6>
    return;
  }
  
  switch(event_pckt->evt){
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	2bff      	cmp	r3, #255	@ 0xff
 8005da4:	d01f      	beq.n	8005de6 <HCI_Event_CB+0x62>
 8005da6:	2bff      	cmp	r3, #255	@ 0xff
 8005da8:	dc5c      	bgt.n	8005e64 <HCI_Event_CB+0xe0>
 8005daa:	2b05      	cmp	r3, #5
 8005dac:	d002      	beq.n	8005db4 <HCI_Event_CB+0x30>
 8005dae:	2b3e      	cmp	r3, #62	@ 0x3e
 8005db0:	d003      	beq.n	8005dba <HCI_Event_CB+0x36>
 8005db2:	e057      	b.n	8005e64 <HCI_Event_CB+0xe0>
    
  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8005db4:	f7ff fbd8 	bl	8005568 <GAP_DisconnectionComplete_CB>
    }
    break;
 8005db8:	e054      	b.n	8005e64 <HCI_Event_CB+0xe0>
  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8005dba:	6a3b      	ldr	r3, [r7, #32]
 8005dbc:	3302      	adds	r3, #2
 8005dbe:	60fb      	str	r3, [r7, #12]
      
      switch(evt->subevent){
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d14a      	bne.n	8005e5e <HCI_Event_CB+0xda>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	3301      	adds	r3, #1
 8005dcc:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	1d5a      	adds	r2, r3, #5
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	4619      	mov	r1, r3
 8005ddc:	4610      	mov	r0, r2
 8005dde:	f7ff fb77 	bl	80054d0 <GAP_ConnectionComplete_CB>
        }
        break;
 8005de2:	bf00      	nop
      }
    }
    break;
 8005de4:	e03b      	b.n	8005e5e <HCI_Event_CB+0xda>
  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8005de6:	6a3b      	ldr	r3, [r7, #32]
 8005de8:	3302      	adds	r3, #2
 8005dea:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode){
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	881b      	ldrh	r3, [r3, #0]
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	f640 4201 	movw	r2, #3073	@ 0xc01
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d00d      	beq.n	8005e16 <HCI_Event_CB+0x92>
 8005dfa:	f640 4214 	movw	r2, #3092	@ 0xc14
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d12f      	bne.n	8005e62 <HCI_Event_CB+0xde>
      case EVT_BLUE_GATT_READ_PERMIT_REQ:
        {
          evt_gatt_read_permit_req *pr = (void*)blue_evt->data; 
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	3302      	adds	r3, #2
 8005e06:	61bb      	str	r3, [r7, #24]
          Read_Request_CB(pr->attr_handle);                    
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	885b      	ldrh	r3, [r3, #2]
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7ff fbca 	bl	80055a8 <Read_Request_CB>
        }
        break;
 8005e14:	e020      	b.n	8005e58 <HCI_Event_CB+0xd4>
      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        if(TargetBoardFeatures.bnrg_expansion_board==IDB05A1) {
 8005e16:	4b15      	ldr	r3, [pc, #84]	@ (8005e6c <HCI_Event_CB+0xe8>)
 8005e18:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d10d      	bne.n	8005e3c <HCI_Event_CB+0xb8>
              evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	3302      	adds	r3, #2
 8005e24:	613b      	str	r3, [r7, #16]
              Attribute_Modified_CB(evt->attr_handle, evt->att_data,evt->data_length);
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	885b      	ldrh	r3, [r3, #2]
 8005e2a:	b298      	uxth	r0, r3
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	1dd9      	adds	r1, r3, #7
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	791b      	ldrb	r3, [r3, #4]
 8005e34:	461a      	mov	r2, r3
 8005e36:	f7ff fc3b 	bl	80056b0 <Attribute_Modified_CB>
            } else {
              evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
              Attribute_Modified_CB(evt->attr_handle, evt->att_data,evt->data_length);
            }
        break;
 8005e3a:	e00c      	b.n	8005e56 <HCI_Event_CB+0xd2>
              evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	3302      	adds	r3, #2
 8005e40:	617b      	str	r3, [r7, #20]
              Attribute_Modified_CB(evt->attr_handle, evt->att_data,evt->data_length);
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	885b      	ldrh	r3, [r3, #2]
 8005e46:	b298      	uxth	r0, r3
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	1d59      	adds	r1, r3, #5
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	791b      	ldrb	r3, [r3, #4]
 8005e50:	461a      	mov	r2, r3
 8005e52:	f7ff fc2d 	bl	80056b0 <Attribute_Modified_CB>
        break;
 8005e56:	bf00      	nop
      }
    }
    break;
 8005e58:	e003      	b.n	8005e62 <HCI_Event_CB+0xde>
    return;
 8005e5a:	bf00      	nop
 8005e5c:	e002      	b.n	8005e64 <HCI_Event_CB+0xe0>
    break;
 8005e5e:	bf00      	nop
 8005e60:	e000      	b.n	8005e64 <HCI_Event_CB+0xe0>
    break;
 8005e62:	bf00      	nop
  }
}
 8005e64:	3728      	adds	r7, #40	@ 0x28
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	200009f8 	.word	0x200009f8

08005e70 <DisableHWFeatures>:


static void DisableHWFeatures(void)
{  
 8005e70:	b480      	push	{r7}
 8005e72:	af00      	add	r7, sp, #0
}
 8005e74:	bf00      	nop
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
	...

08005e80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e86:	2300      	movs	r3, #0
 8005e88:	607b      	str	r3, [r7, #4]
 8005e8a:	4b10      	ldr	r3, [pc, #64]	@ (8005ecc <HAL_MspInit+0x4c>)
 8005e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e8e:	4a0f      	ldr	r2, [pc, #60]	@ (8005ecc <HAL_MspInit+0x4c>)
 8005e90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e94:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e96:	4b0d      	ldr	r3, [pc, #52]	@ (8005ecc <HAL_MspInit+0x4c>)
 8005e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e9e:	607b      	str	r3, [r7, #4]
 8005ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	603b      	str	r3, [r7, #0]
 8005ea6:	4b09      	ldr	r3, [pc, #36]	@ (8005ecc <HAL_MspInit+0x4c>)
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eaa:	4a08      	ldr	r2, [pc, #32]	@ (8005ecc <HAL_MspInit+0x4c>)
 8005eac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005eb2:	4b06      	ldr	r3, [pc, #24]	@ (8005ecc <HAL_MspInit+0x4c>)
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eba:	603b      	str	r3, [r7, #0]
 8005ebc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005ebe:	bf00      	nop
 8005ec0:	370c      	adds	r7, #12
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	40023800 	.word	0x40023800

08005ed0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b08a      	sub	sp, #40	@ 0x28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ed8:	f107 0314 	add.w	r3, r7, #20
 8005edc:	2200      	movs	r2, #0
 8005ede:	601a      	str	r2, [r3, #0]
 8005ee0:	605a      	str	r2, [r3, #4]
 8005ee2:	609a      	str	r2, [r3, #8]
 8005ee4:	60da      	str	r2, [r3, #12]
 8005ee6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a17      	ldr	r2, [pc, #92]	@ (8005f4c <HAL_ADC_MspInit+0x7c>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d127      	bne.n	8005f42 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	613b      	str	r3, [r7, #16]
 8005ef6:	4b16      	ldr	r3, [pc, #88]	@ (8005f50 <HAL_ADC_MspInit+0x80>)
 8005ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005efa:	4a15      	ldr	r2, [pc, #84]	@ (8005f50 <HAL_ADC_MspInit+0x80>)
 8005efc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f00:	6453      	str	r3, [r2, #68]	@ 0x44
 8005f02:	4b13      	ldr	r3, [pc, #76]	@ (8005f50 <HAL_ADC_MspInit+0x80>)
 8005f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f0a:	613b      	str	r3, [r7, #16]
 8005f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f0e:	2300      	movs	r3, #0
 8005f10:	60fb      	str	r3, [r7, #12]
 8005f12:	4b0f      	ldr	r3, [pc, #60]	@ (8005f50 <HAL_ADC_MspInit+0x80>)
 8005f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f16:	4a0e      	ldr	r2, [pc, #56]	@ (8005f50 <HAL_ADC_MspInit+0x80>)
 8005f18:	f043 0302 	orr.w	r3, r3, #2
 8005f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005f50 <HAL_ADC_MspInit+0x80>)
 8005f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	60fb      	str	r3, [r7, #12]
 8005f28:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = VBAT_SENSE_Pin;
 8005f2a:	2302      	movs	r3, #2
 8005f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f32:	2300      	movs	r3, #0
 8005f34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSE_GPIO_Port, &GPIO_InitStruct);
 8005f36:	f107 0314 	add.w	r3, r7, #20
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	4805      	ldr	r0, [pc, #20]	@ (8005f54 <HAL_ADC_MspInit+0x84>)
 8005f3e:	f004 f845 	bl	8009fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005f42:	bf00      	nop
 8005f44:	3728      	adds	r7, #40	@ 0x28
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	40012000 	.word	0x40012000
 8005f50:	40023800 	.word	0x40023800
 8005f54:	40020400 	.word	0x40020400

08005f58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b08a      	sub	sp, #40	@ 0x28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f60:	f107 0314 	add.w	r3, r7, #20
 8005f64:	2200      	movs	r2, #0
 8005f66:	601a      	str	r2, [r3, #0]
 8005f68:	605a      	str	r2, [r3, #4]
 8005f6a:	609a      	str	r2, [r3, #8]
 8005f6c:	60da      	str	r2, [r3, #12]
 8005f6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a21      	ldr	r2, [pc, #132]	@ (8005ffc <HAL_I2C_MspInit+0xa4>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d13c      	bne.n	8005ff4 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	613b      	str	r3, [r7, #16]
 8005f7e:	4b20      	ldr	r3, [pc, #128]	@ (8006000 <HAL_I2C_MspInit+0xa8>)
 8005f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f82:	4a1f      	ldr	r2, [pc, #124]	@ (8006000 <HAL_I2C_MspInit+0xa8>)
 8005f84:	f043 0302 	orr.w	r3, r3, #2
 8005f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f8a:	4b1d      	ldr	r3, [pc, #116]	@ (8006000 <HAL_I2C_MspInit+0xa8>)
 8005f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	613b      	str	r3, [r7, #16]
 8005f94:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005f96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005f9c:	2312      	movs	r3, #18
 8005f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005fa8:	2304      	movs	r3, #4
 8005faa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fac:	f107 0314 	add.w	r3, r7, #20
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	4814      	ldr	r0, [pc, #80]	@ (8006004 <HAL_I2C_MspInit+0xac>)
 8005fb4:	f004 f80a 	bl	8009fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005fb8:	2308      	movs	r3, #8
 8005fba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005fbc:	2312      	movs	r3, #18
 8005fbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fc4:	2303      	movs	r3, #3
 8005fc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8005fc8:	2309      	movs	r3, #9
 8005fca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fcc:	f107 0314 	add.w	r3, r7, #20
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	480c      	ldr	r0, [pc, #48]	@ (8006004 <HAL_I2C_MspInit+0xac>)
 8005fd4:	f003 fffa 	bl	8009fcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005fd8:	2300      	movs	r3, #0
 8005fda:	60fb      	str	r3, [r7, #12]
 8005fdc:	4b08      	ldr	r3, [pc, #32]	@ (8006000 <HAL_I2C_MspInit+0xa8>)
 8005fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe0:	4a07      	ldr	r2, [pc, #28]	@ (8006000 <HAL_I2C_MspInit+0xa8>)
 8005fe2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005fe6:	6413      	str	r3, [r2, #64]	@ 0x40
 8005fe8:	4b05      	ldr	r3, [pc, #20]	@ (8006000 <HAL_I2C_MspInit+0xa8>)
 8005fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ff0:	60fb      	str	r3, [r7, #12]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005ff4:	bf00      	nop
 8005ff6:	3728      	adds	r7, #40	@ 0x28
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	40005800 	.word	0x40005800
 8006000:	40023800 	.word	0x40023800
 8006004:	40020400 	.word	0x40020400

08006008 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b08c      	sub	sp, #48	@ 0x30
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006010:	f107 031c 	add.w	r3, r7, #28
 8006014:	2200      	movs	r2, #0
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	605a      	str	r2, [r3, #4]
 800601a:	609a      	str	r2, [r3, #8]
 800601c:	60da      	str	r2, [r3, #12]
 800601e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a42      	ldr	r2, [pc, #264]	@ (8006130 <HAL_SPI_MspInit+0x128>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d144      	bne.n	80060b4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800602a:	2300      	movs	r3, #0
 800602c:	61bb      	str	r3, [r7, #24]
 800602e:	4b41      	ldr	r3, [pc, #260]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 8006030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006032:	4a40      	ldr	r2, [pc, #256]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 8006034:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006038:	6453      	str	r3, [r2, #68]	@ 0x44
 800603a:	4b3e      	ldr	r3, [pc, #248]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 800603c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800603e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006042:	61bb      	str	r3, [r7, #24]
 8006044:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006046:	2300      	movs	r3, #0
 8006048:	617b      	str	r3, [r7, #20]
 800604a:	4b3a      	ldr	r3, [pc, #232]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 800604c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800604e:	4a39      	ldr	r2, [pc, #228]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 8006050:	f043 0301 	orr.w	r3, r3, #1
 8006054:	6313      	str	r3, [r2, #48]	@ 0x30
 8006056:	4b37      	ldr	r3, [pc, #220]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 8006058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	617b      	str	r3, [r7, #20]
 8006060:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006062:	2320      	movs	r3, #32
 8006064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006066:	2302      	movs	r3, #2
 8006068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800606a:	2302      	movs	r3, #2
 800606c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800606e:	2303      	movs	r3, #3
 8006070:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006072:	2305      	movs	r3, #5
 8006074:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006076:	f107 031c 	add.w	r3, r7, #28
 800607a:	4619      	mov	r1, r3
 800607c:	482e      	ldr	r0, [pc, #184]	@ (8006138 <HAL_SPI_MspInit+0x130>)
 800607e:	f003 ffa5 	bl	8009fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006082:	23c0      	movs	r3, #192	@ 0xc0
 8006084:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006086:	2302      	movs	r3, #2
 8006088:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800608a:	2300      	movs	r3, #0
 800608c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800608e:	2303      	movs	r3, #3
 8006090:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006092:	2305      	movs	r3, #5
 8006094:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006096:	f107 031c 	add.w	r3, r7, #28
 800609a:	4619      	mov	r1, r3
 800609c:	4826      	ldr	r0, [pc, #152]	@ (8006138 <HAL_SPI_MspInit+0x130>)
 800609e:	f003 ff95 	bl	8009fcc <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80060a2:	2200      	movs	r2, #0
 80060a4:	2100      	movs	r1, #0
 80060a6:	2023      	movs	r0, #35	@ 0x23
 80060a8:	f003 feb9 	bl	8009e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80060ac:	2023      	movs	r0, #35	@ 0x23
 80060ae:	f003 fed2 	bl	8009e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80060b2:	e039      	b.n	8006128 <HAL_SPI_MspInit+0x120>
  else if(hspi->Instance==SPI2)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a20      	ldr	r2, [pc, #128]	@ (800613c <HAL_SPI_MspInit+0x134>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d134      	bne.n	8006128 <HAL_SPI_MspInit+0x120>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80060be:	2300      	movs	r3, #0
 80060c0:	613b      	str	r3, [r7, #16]
 80060c2:	4b1c      	ldr	r3, [pc, #112]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 80060c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c6:	4a1b      	ldr	r2, [pc, #108]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 80060c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80060cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80060ce:	4b19      	ldr	r3, [pc, #100]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 80060d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060d6:	613b      	str	r3, [r7, #16]
 80060d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060da:	2300      	movs	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]
 80060de:	4b15      	ldr	r3, [pc, #84]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 80060e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060e2:	4a14      	ldr	r2, [pc, #80]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 80060e4:	f043 0302 	orr.w	r3, r3, #2
 80060e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80060ea:	4b12      	ldr	r3, [pc, #72]	@ (8006134 <HAL_SPI_MspInit+0x12c>)
 80060ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	60fb      	str	r3, [r7, #12]
 80060f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80060f6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80060fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060fc:	2302      	movs	r3, #2
 80060fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006100:	2300      	movs	r3, #0
 8006102:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006104:	2303      	movs	r3, #3
 8006106:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006108:	2305      	movs	r3, #5
 800610a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800610c:	f107 031c 	add.w	r3, r7, #28
 8006110:	4619      	mov	r1, r3
 8006112:	480b      	ldr	r0, [pc, #44]	@ (8006140 <HAL_SPI_MspInit+0x138>)
 8006114:	f003 ff5a 	bl	8009fcc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8006118:	2200      	movs	r2, #0
 800611a:	2100      	movs	r1, #0
 800611c:	2024      	movs	r0, #36	@ 0x24
 800611e:	f003 fe7e 	bl	8009e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8006122:	2024      	movs	r0, #36	@ 0x24
 8006124:	f003 fe97 	bl	8009e56 <HAL_NVIC_EnableIRQ>
}
 8006128:	bf00      	nop
 800612a:	3730      	adds	r7, #48	@ 0x30
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}
 8006130:	40013000 	.word	0x40013000
 8006134:	40023800 	.word	0x40023800
 8006138:	40020000 	.word	0x40020000
 800613c:	40003800 	.word	0x40003800
 8006140:	40020400 	.word	0x40020400

08006144 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a13      	ldr	r2, [pc, #76]	@ (80061a0 <HAL_SPI_MspDeInit+0x5c>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d10d      	bne.n	8006172 <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8006156:	4b13      	ldr	r3, [pc, #76]	@ (80061a4 <HAL_SPI_MspDeInit+0x60>)
 8006158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800615a:	4a12      	ldr	r2, [pc, #72]	@ (80061a4 <HAL_SPI_MspDeInit+0x60>)
 800615c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006160:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8006162:	21e0      	movs	r1, #224	@ 0xe0
 8006164:	4810      	ldr	r0, [pc, #64]	@ (80061a8 <HAL_SPI_MspDeInit+0x64>)
 8006166:	f004 f8b5 	bl	800a2d4 <HAL_GPIO_DeInit>

    /* SPI1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 800616a:	2023      	movs	r0, #35	@ 0x23
 800616c:	f003 fe81 	bl	8009e72 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 8006170:	e012      	b.n	8006198 <HAL_SPI_MspDeInit+0x54>
  else if(hspi->Instance==SPI2)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a0d      	ldr	r2, [pc, #52]	@ (80061ac <HAL_SPI_MspDeInit+0x68>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d10d      	bne.n	8006198 <HAL_SPI_MspDeInit+0x54>
    __HAL_RCC_SPI2_CLK_DISABLE();
 800617c:	4b09      	ldr	r3, [pc, #36]	@ (80061a4 <HAL_SPI_MspDeInit+0x60>)
 800617e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006180:	4a08      	ldr	r2, [pc, #32]	@ (80061a4 <HAL_SPI_MspDeInit+0x60>)
 8006182:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006186:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8006188:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800618c:	4808      	ldr	r0, [pc, #32]	@ (80061b0 <HAL_SPI_MspDeInit+0x6c>)
 800618e:	f004 f8a1 	bl	800a2d4 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(SPI2_IRQn);
 8006192:	2024      	movs	r0, #36	@ 0x24
 8006194:	f003 fe6d 	bl	8009e72 <HAL_NVIC_DisableIRQ>
}
 8006198:	bf00      	nop
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	40013000 	.word	0x40013000
 80061a4:	40023800 	.word	0x40023800
 80061a8:	40020000 	.word	0x40020000
 80061ac:	40003800 	.word	0x40003800
 80061b0:	40020400 	.word	0x40020400

080061b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b08c      	sub	sp, #48	@ 0x30
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061bc:	f107 031c 	add.w	r3, r7, #28
 80061c0:	2200      	movs	r2, #0
 80061c2:	601a      	str	r2, [r3, #0]
 80061c4:	605a      	str	r2, [r3, #4]
 80061c6:	609a      	str	r2, [r3, #8]
 80061c8:	60da      	str	r2, [r3, #12]
 80061ca:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061d4:	d134      	bne.n	8006240 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80061d6:	2300      	movs	r3, #0
 80061d8:	61bb      	str	r3, [r7, #24]
 80061da:	4b37      	ldr	r3, [pc, #220]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 80061dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061de:	4a36      	ldr	r2, [pc, #216]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 80061e0:	f043 0301 	orr.w	r3, r3, #1
 80061e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80061e6:	4b34      	ldr	r3, [pc, #208]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 80061e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	61bb      	str	r3, [r7, #24]
 80061f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80061f2:	2300      	movs	r3, #0
 80061f4:	617b      	str	r3, [r7, #20]
 80061f6:	4b30      	ldr	r3, [pc, #192]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 80061f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061fa:	4a2f      	ldr	r2, [pc, #188]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 80061fc:	f043 0301 	orr.w	r3, r3, #1
 8006200:	6313      	str	r3, [r2, #48]	@ 0x30
 8006202:	4b2d      	ldr	r3, [pc, #180]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 8006204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	697b      	ldr	r3, [r7, #20]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800620e:	230f      	movs	r3, #15
 8006210:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006212:	2302      	movs	r3, #2
 8006214:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006216:	2300      	movs	r3, #0
 8006218:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800621a:	2300      	movs	r3, #0
 800621c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800621e:	2301      	movs	r3, #1
 8006220:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006222:	f107 031c 	add.w	r3, r7, #28
 8006226:	4619      	mov	r1, r3
 8006228:	4824      	ldr	r0, [pc, #144]	@ (80062bc <HAL_TIM_Base_MspInit+0x108>)
 800622a:	f003 fecf 	bl	8009fcc <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800622e:	2200      	movs	r2, #0
 8006230:	2100      	movs	r1, #0
 8006232:	201c      	movs	r0, #28
 8006234:	f003 fdf3 	bl	8009e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006238:	201c      	movs	r0, #28
 800623a:	f003 fe0c 	bl	8009e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800623e:	e036      	b.n	80062ae <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM4)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a1e      	ldr	r2, [pc, #120]	@ (80062c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d116      	bne.n	8006278 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800624a:	2300      	movs	r3, #0
 800624c:	613b      	str	r3, [r7, #16]
 800624e:	4b1a      	ldr	r3, [pc, #104]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 8006250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006252:	4a19      	ldr	r2, [pc, #100]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 8006254:	f043 0304 	orr.w	r3, r3, #4
 8006258:	6413      	str	r3, [r2, #64]	@ 0x40
 800625a:	4b17      	ldr	r3, [pc, #92]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 800625c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800625e:	f003 0304 	and.w	r3, r3, #4
 8006262:	613b      	str	r3, [r7, #16]
 8006264:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8006266:	2200      	movs	r2, #0
 8006268:	2100      	movs	r1, #0
 800626a:	201e      	movs	r0, #30
 800626c:	f003 fdd7 	bl	8009e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006270:	201e      	movs	r0, #30
 8006272:	f003 fdf0 	bl	8009e56 <HAL_NVIC_EnableIRQ>
}
 8006276:	e01a      	b.n	80062ae <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM9)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a11      	ldr	r2, [pc, #68]	@ (80062c4 <HAL_TIM_Base_MspInit+0x110>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d115      	bne.n	80062ae <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8006282:	2300      	movs	r3, #0
 8006284:	60fb      	str	r3, [r7, #12]
 8006286:	4b0c      	ldr	r3, [pc, #48]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 8006288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800628a:	4a0b      	ldr	r2, [pc, #44]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 800628c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006290:	6453      	str	r3, [r2, #68]	@ 0x44
 8006292:	4b09      	ldr	r3, [pc, #36]	@ (80062b8 <HAL_TIM_Base_MspInit+0x104>)
 8006294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006296:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800629a:	60fb      	str	r3, [r7, #12]
 800629c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800629e:	2200      	movs	r2, #0
 80062a0:	2100      	movs	r1, #0
 80062a2:	2018      	movs	r0, #24
 80062a4:	f003 fdbb 	bl	8009e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80062a8:	2018      	movs	r0, #24
 80062aa:	f003 fdd4 	bl	8009e56 <HAL_NVIC_EnableIRQ>
}
 80062ae:	bf00      	nop
 80062b0:	3730      	adds	r7, #48	@ 0x30
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	40023800 	.word	0x40023800
 80062bc:	40020000 	.word	0x40020000
 80062c0:	40000800 	.word	0x40000800
 80062c4:	40014000 	.word	0x40014000

080062c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b088      	sub	sp, #32
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062d0:	f107 030c 	add.w	r3, r7, #12
 80062d4:	2200      	movs	r2, #0
 80062d6:	601a      	str	r2, [r3, #0]
 80062d8:	605a      	str	r2, [r3, #4]
 80062da:	609a      	str	r2, [r3, #8]
 80062dc:	60da      	str	r2, [r3, #12]
 80062de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a12      	ldr	r2, [pc, #72]	@ (8006330 <HAL_TIM_MspPostInit+0x68>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d11e      	bne.n	8006328 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062ea:	2300      	movs	r3, #0
 80062ec:	60bb      	str	r3, [r7, #8]
 80062ee:	4b11      	ldr	r3, [pc, #68]	@ (8006334 <HAL_TIM_MspPostInit+0x6c>)
 80062f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062f2:	4a10      	ldr	r2, [pc, #64]	@ (8006334 <HAL_TIM_MspPostInit+0x6c>)
 80062f4:	f043 0302 	orr.w	r3, r3, #2
 80062f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80062fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006334 <HAL_TIM_MspPostInit+0x6c>)
 80062fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	60bb      	str	r3, [r7, #8]
 8006304:	68bb      	ldr	r3, [r7, #8]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8006306:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800630a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800630c:	2302      	movs	r3, #2
 800630e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006310:	2300      	movs	r3, #0
 8006312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006314:	2300      	movs	r3, #0
 8006316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006318:	2302      	movs	r3, #2
 800631a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800631c:	f107 030c 	add.w	r3, r7, #12
 8006320:	4619      	mov	r1, r3
 8006322:	4805      	ldr	r0, [pc, #20]	@ (8006338 <HAL_TIM_MspPostInit+0x70>)
 8006324:	f003 fe52 	bl	8009fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8006328:	bf00      	nop
 800632a:	3720      	adds	r7, #32
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	40000800 	.word	0x40000800
 8006334:	40023800 	.word	0x40023800
 8006338:	40020400 	.word	0x40020400

0800633c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b08a      	sub	sp, #40	@ 0x28
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006344:	f107 0314 	add.w	r3, r7, #20
 8006348:	2200      	movs	r2, #0
 800634a:	601a      	str	r2, [r3, #0]
 800634c:	605a      	str	r2, [r3, #4]
 800634e:	609a      	str	r2, [r3, #8]
 8006350:	60da      	str	r2, [r3, #12]
 8006352:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a1d      	ldr	r2, [pc, #116]	@ (80063d0 <HAL_UART_MspInit+0x94>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d134      	bne.n	80063c8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800635e:	2300      	movs	r3, #0
 8006360:	613b      	str	r3, [r7, #16]
 8006362:	4b1c      	ldr	r3, [pc, #112]	@ (80063d4 <HAL_UART_MspInit+0x98>)
 8006364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006366:	4a1b      	ldr	r2, [pc, #108]	@ (80063d4 <HAL_UART_MspInit+0x98>)
 8006368:	f043 0310 	orr.w	r3, r3, #16
 800636c:	6453      	str	r3, [r2, #68]	@ 0x44
 800636e:	4b19      	ldr	r3, [pc, #100]	@ (80063d4 <HAL_UART_MspInit+0x98>)
 8006370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006372:	f003 0310 	and.w	r3, r3, #16
 8006376:	613b      	str	r3, [r7, #16]
 8006378:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800637a:	2300      	movs	r3, #0
 800637c:	60fb      	str	r3, [r7, #12]
 800637e:	4b15      	ldr	r3, [pc, #84]	@ (80063d4 <HAL_UART_MspInit+0x98>)
 8006380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006382:	4a14      	ldr	r2, [pc, #80]	@ (80063d4 <HAL_UART_MspInit+0x98>)
 8006384:	f043 0301 	orr.w	r3, r3, #1
 8006388:	6313      	str	r3, [r2, #48]	@ 0x30
 800638a:	4b12      	ldr	r3, [pc, #72]	@ (80063d4 <HAL_UART_MspInit+0x98>)
 800638c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800638e:	f003 0301 	and.w	r3, r3, #1
 8006392:	60fb      	str	r3, [r7, #12]
 8006394:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006396:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800639a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800639c:	2302      	movs	r3, #2
 800639e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80063a4:	2303      	movs	r3, #3
 80063a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80063a8:	2307      	movs	r3, #7
 80063aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063ac:	f107 0314 	add.w	r3, r7, #20
 80063b0:	4619      	mov	r1, r3
 80063b2:	4809      	ldr	r0, [pc, #36]	@ (80063d8 <HAL_UART_MspInit+0x9c>)
 80063b4:	f003 fe0a 	bl	8009fcc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80063b8:	2200      	movs	r2, #0
 80063ba:	2100      	movs	r1, #0
 80063bc:	2025      	movs	r0, #37	@ 0x25
 80063be:	f003 fd2e 	bl	8009e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80063c2:	2025      	movs	r0, #37	@ 0x25
 80063c4:	f003 fd47 	bl	8009e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80063c8:	bf00      	nop
 80063ca:	3728      	adds	r7, #40	@ 0x28
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	40011000 	.word	0x40011000
 80063d4:	40023800 	.word	0x40023800
 80063d8:	40020000 	.word	0x40020000

080063dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80063e0:	bf00      	nop
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr

080063ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80063ea:	b480      	push	{r7}
 80063ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80063ee:	bf00      	nop
 80063f0:	e7fd      	b.n	80063ee <HardFault_Handler+0x4>

080063f2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80063f2:	b480      	push	{r7}
 80063f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80063f6:	bf00      	nop
 80063f8:	e7fd      	b.n	80063f6 <MemManage_Handler+0x4>

080063fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80063fa:	b480      	push	{r7}
 80063fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80063fe:	bf00      	nop
 8006400:	e7fd      	b.n	80063fe <BusFault_Handler+0x4>

08006402 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006402:	b480      	push	{r7}
 8006404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006406:	bf00      	nop
 8006408:	e7fd      	b.n	8006406 <UsageFault_Handler+0x4>

0800640a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800640a:	b480      	push	{r7}
 800640c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800640e:	bf00      	nop
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006418:	b480      	push	{r7}
 800641a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800641c:	bf00      	nop
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr

08006426 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006426:	b480      	push	{r7}
 8006428:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800642a:	bf00      	nop
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006438:	f002 ffc2 	bl	80093c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800643c:	bf00      	nop
 800643e:	bd80      	pop	{r7, pc}

08006440 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8006444:	2010      	movs	r0, #16
 8006446:	f004 f875 	bl	800a534 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800644a:	bf00      	nop
 800644c:	bd80      	pop	{r7, pc}
	...

08006450 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8006454:	4802      	ldr	r0, [pc, #8]	@ (8006460 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8006456:	f006 f885 	bl	800c564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800645a:	bf00      	nop
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	20000388 	.word	0x20000388

08006464 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006468:	4802      	ldr	r0, [pc, #8]	@ (8006474 <TIM2_IRQHandler+0x10>)
 800646a:	f006 f87b 	bl	800c564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800646e:	bf00      	nop
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	200002f8 	.word	0x200002f8

08006478 <TIM4_IRQHandler>:
/**
  * @brief This function handles TIM4 global interrupt.
  */

void TIM4_IRQHandler(void)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
   HAL_TIM_IRQHandler(&htim4);
 800647c:	4802      	ldr	r0, [pc, #8]	@ (8006488 <TIM4_IRQHandler+0x10>)
 800647e:	f006 f871 	bl	800c564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006482:	bf00      	nop
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	20000340 	.word	0x20000340

0800648c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8006490:	4802      	ldr	r0, [pc, #8]	@ (800649c <SPI1_IRQHandler+0x10>)
 8006492:	f005 fae1 	bl	800ba58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8006496:	bf00      	nop
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	20000248 	.word	0x20000248

080064a0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80064a4:	4802      	ldr	r0, [pc, #8]	@ (80064b0 <SPI2_IRQHandler+0x10>)
 80064a6:	f005 fad7 	bl	800ba58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80064aa:	bf00      	nop
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	bf00      	nop
 80064b0:	200002a0 	.word	0x200002a0

080064b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80064b8:	4802      	ldr	r0, [pc, #8]	@ (80064c4 <USART1_IRQHandler+0x10>)
 80064ba:	f007 f8db 	bl	800d674 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80064be:	bf00      	nop
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	200003d0 	.word	0x200003d0

080064c8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
void* _sbrk(int incr)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80064d0:	4b11      	ldr	r3, [pc, #68]	@ (8006518 <_sbrk+0x50>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d102      	bne.n	80064de <_sbrk+0x16>
		heap_end = &end;
 80064d8:	4b0f      	ldr	r3, [pc, #60]	@ (8006518 <_sbrk+0x50>)
 80064da:	4a10      	ldr	r2, [pc, #64]	@ (800651c <_sbrk+0x54>)
 80064dc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80064de:	4b0e      	ldr	r3, [pc, #56]	@ (8006518 <_sbrk+0x50>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80064e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006518 <_sbrk+0x50>)
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	4413      	add	r3, r2
 80064ec:	466a      	mov	r2, sp
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d907      	bls.n	8006502 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80064f2:	f009 fe83 	bl	80101fc <__errno>
 80064f6:	4603      	mov	r3, r0
 80064f8:	220c      	movs	r2, #12
 80064fa:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80064fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006500:	e006      	b.n	8006510 <_sbrk+0x48>
	}

	heap_end += incr;
 8006502:	4b05      	ldr	r3, [pc, #20]	@ (8006518 <_sbrk+0x50>)
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4413      	add	r3, r2
 800650a:	4a03      	ldr	r2, [pc, #12]	@ (8006518 <_sbrk+0x50>)
 800650c:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 800650e:	68fb      	ldr	r3, [r7, #12]
}
 8006510:	4618      	mov	r0, r3
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	20000a24 	.word	0x20000a24
 800651c:	20000f38 	.word	0x20000f38

08006520 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006520:	b480      	push	{r7}
 8006522:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006524:	4b08      	ldr	r3, [pc, #32]	@ (8006548 <SystemInit+0x28>)
 8006526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800652a:	4a07      	ldr	r2, [pc, #28]	@ (8006548 <SystemInit+0x28>)
 800652c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006530:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006534:	4b04      	ldr	r3, [pc, #16]	@ (8006548 <SystemInit+0x28>)
 8006536:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800653a:	609a      	str	r2, [r3, #8]
#endif
}
 800653c:	bf00      	nop
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	e000ed00 	.word	0xe000ed00

0800654c <SetupTimer>:


tUserTimer tim;

void SetupTimer(tUserTimer *t, uint32_t interval)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
    t->interval = interval;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	683a      	ldr	r2, [r7, #0]
 800655a:	605a      	str	r2, [r3, #4]
    t->flag = 0;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	609a      	str	r2, [r3, #8]
    t->flag2 = 0;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	60da      	str	r2, [r3, #12]
    t->event_cnt = 0;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	611a      	str	r2, [r3, #16]
}
 800656e:	bf00      	nop
 8006570:	370c      	adds	r7, #12
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr

0800657a <StartTimer>:

void StartTimer(tUserTimer *t)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	b082      	sub	sp, #8
 800657e:	af00      	add	r7, sp, #0
 8006580:	6078      	str	r0, [r7, #4]
    t->target_tick = HAL_GetTick() + t->interval;
 8006582:	f002 ff31 	bl	80093e8 <HAL_GetTick>
 8006586:	4602      	mov	r2, r0
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	441a      	add	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	601a      	str	r2, [r3, #0]
    t->flag = 1;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	609a      	str	r2, [r3, #8]
}
 8006598:	bf00      	nop
 800659a:	3708      	adds	r7, #8
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <ClearTimer>:
{
    t->flag = 0;
}

void ClearTimer(tUserTimer *t)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
    t->event_cnt = 0;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	611a      	str	r2, [r3, #16]
}
 80065ae:	bf00      	nop
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <isTimerEventExist>:

    }
}

uint32_t isTimerEventExist(tUserTimer *t)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b083      	sub	sp, #12
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
    return t->event_cnt;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	691b      	ldr	r3, [r3, #16]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	370c      	adds	r7, #12
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
	...

080065d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80065d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800660c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80065d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80065da:	e003      	b.n	80065e4 <LoopCopyDataInit>

080065dc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80065dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006610 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80065de:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80065e0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80065e2:	3104      	adds	r1, #4

080065e4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80065e4:	480b      	ldr	r0, [pc, #44]	@ (8006614 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80065e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006618 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80065e8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80065ea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80065ec:	d3f6      	bcc.n	80065dc <CopyDataInit>
  ldr  r2, =_sbss
 80065ee:	4a0b      	ldr	r2, [pc, #44]	@ (800661c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80065f0:	e002      	b.n	80065f8 <LoopFillZerobss>

080065f2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80065f2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80065f4:	f842 3b04 	str.w	r3, [r2], #4

080065f8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80065f8:	4b09      	ldr	r3, [pc, #36]	@ (8006620 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80065fa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80065fc:	d3f9      	bcc.n	80065f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80065fe:	f7ff ff8f 	bl	8006520 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006602:	f009 fe01 	bl	8010208 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006606:	f7fb fd1b 	bl	8002040 <main>
  bx  lr    
 800660a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800660c:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8006610:	08011dc8 	.word	0x08011dc8
  ldr  r0, =_sdata
 8006614:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006618:	2000013c 	.word	0x2000013c
  ldr  r2, =_sbss
 800661c:	2000013c 	.word	0x2000013c
  ldr  r3, = _ebss
 8006620:	20000f38 	.word	0x20000f38

08006624 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006624:	e7fe      	b.n	8006624 <ADC_IRQHandler>
	...

08006628 <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI line detection callback.
 * @param  uint16_t GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{  
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	4603      	mov	r3, r0
 8006630:	80fb      	strh	r3, [r7, #6]
  switch(GPIO_Pin){
 8006632:	88fb      	ldrh	r3, [r7, #6]
 8006634:	2b10      	cmp	r3, #16
 8006636:	d105      	bne.n	8006644 <HAL_GPIO_EXTI_Callback+0x1c>
    case BNRG_SPI_EXTI_PIN:
      HCI_Isr();
 8006638:	f008 fb5a 	bl	800ecf0 <HCI_Isr>
      HCI_ProcessEvent=1;
 800663c:	4b03      	ldr	r3, [pc, #12]	@ (800664c <HAL_GPIO_EXTI_Callback+0x24>)
 800663e:	2201      	movs	r2, #1
 8006640:	601a      	str	r2, [r3, #0]
    break;
 8006642:	bf00      	nop
  }
}
 8006644:	bf00      	nop
 8006646:	3708      	adds	r7, #8
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	20000414 	.word	0x20000414

08006650 <Hal_Write_Serial>:
* @param  n_bytes2: number of bytes in 2nd buffer
* @retval None
*/
void Hal_Write_Serial(const void* data1, const void* data2, int32_t n_bytes1,
                      int32_t n_bytes2)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b088      	sub	sp, #32
 8006654:	af02      	add	r7, sp, #8
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
 800665c:	603b      	str	r3, [r7, #0]
  struct timer t;
  
  Timer_Set(&t, CLOCK_SECOND/10);
 800665e:	f107 0310 	add.w	r3, r7, #16
 8006662:	2164      	movs	r1, #100	@ 0x64
 8006664:	4618      	mov	r0, r3
 8006666:	f008 ff5e 	bl	800f526 <Timer_Set>
  }
  PRINT_CSV("\n");
#endif
  
  while(1){
    if(BlueNRG_SPI_Write(&SpiHandle, (uint8_t *)data1,(uint8_t *)data2, n_bytes1, n_bytes2)==0) break;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	b2da      	uxtb	r2, r3
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	b2db      	uxtb	r3, r3
 8006672:	9300      	str	r3, [sp, #0]
 8006674:	4613      	mov	r3, r2
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	68f9      	ldr	r1, [r7, #12]
 800667a:	480b      	ldr	r0, [pc, #44]	@ (80066a8 <Hal_Write_Serial+0x58>)
 800667c:	f000 f8e2 	bl	8006844 <BlueNRG_SPI_Write>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d008      	beq.n	8006698 <Hal_Write_Serial+0x48>
    if(Timer_Expired(&t)){
 8006686:	f107 0310 	add.w	r3, r7, #16
 800668a:	4618      	mov	r0, r3
 800668c:	f008 ff5c 	bl	800f548 <Timer_Expired>
 8006690:	4603      	mov	r3, r0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d102      	bne.n	800669c <Hal_Write_Serial+0x4c>
    if(BlueNRG_SPI_Write(&SpiHandle, (uint8_t *)data1,(uint8_t *)data2, n_bytes1, n_bytes2)==0) break;
 8006696:	e7e8      	b.n	800666a <Hal_Write_Serial+0x1a>
 8006698:	bf00      	nop
 800669a:	e000      	b.n	800669e <Hal_Write_Serial+0x4e>
      break;
 800669c:	bf00      	nop
    }
  }
}
 800669e:	bf00      	nop
 80066a0:	3718      	adds	r7, #24
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	20000a3c 	.word	0x20000a3c

080066ac <BNRG_SPI_Init>:
*         Expansion Board.
* @param  None
* @retval None
*/
void BNRG_SPI_Init(void)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	af00      	add	r7, sp, #0
  SpiHandle.Instance = BNRG_SPI_INSTANCE;
 80066b0:	4b15      	ldr	r3, [pc, #84]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066b2:	4a16      	ldr	r2, [pc, #88]	@ (800670c <BNRG_SPI_Init+0x60>)
 80066b4:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.Mode = BNRG_SPI_MODE;
 80066b6:	4b14      	ldr	r3, [pc, #80]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80066bc:	605a      	str	r2, [r3, #4]
  SpiHandle.Init.Direction = BNRG_SPI_DIRECTION;
 80066be:	4b12      	ldr	r3, [pc, #72]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066c0:	2200      	movs	r2, #0
 80066c2:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.DataSize = BNRG_SPI_DATASIZE;
 80066c4:	4b10      	ldr	r3, [pc, #64]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066c6:	2200      	movs	r2, #0
 80066c8:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.CLKPolarity = BNRG_SPI_CLKPOLARITY;
 80066ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066cc:	2200      	movs	r2, #0
 80066ce:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.CLKPhase = BNRG_SPI_CLKPHASE;
 80066d0:	4b0d      	ldr	r3, [pc, #52]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.NSS = BNRG_SPI_NSS;
 80066d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066dc:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.FirstBit = BNRG_SPI_FIRSTBIT;
 80066de:	4b0a      	ldr	r3, [pc, #40]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066e0:	2200      	movs	r2, #0
 80066e2:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.TIMode = BNRG_SPI_TIMODE;
 80066e4:	4b08      	ldr	r3, [pc, #32]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066e6:	2200      	movs	r2, #0
 80066e8:	625a      	str	r2, [r3, #36]	@ 0x24
  SpiHandle.Init.CRCPolynomial = BNRG_SPI_CRCPOLYNOMIAL;
 80066ea:	4b07      	ldr	r3, [pc, #28]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066ec:	2207      	movs	r2, #7
 80066ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  SpiHandle.Init.BaudRatePrescaler = BNRG_SPI_BAUDRATEPRESCALER;
 80066f0:	4b05      	ldr	r3, [pc, #20]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066f2:	2218      	movs	r2, #24
 80066f4:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.CRCCalculation = BNRG_SPI_CRCCALCULATION;
 80066f6:	4b04      	ldr	r3, [pc, #16]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066f8:	2200      	movs	r2, #0
 80066fa:	629a      	str	r2, [r3, #40]	@ 0x28
  
  HAL_SPI_Init(&SpiHandle);
 80066fc:	4802      	ldr	r0, [pc, #8]	@ (8006708 <BNRG_SPI_Init+0x5c>)
 80066fe:	f004 fd0b 	bl	800b118 <HAL_SPI_Init>
}
 8006702:	bf00      	nop
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	20000a3c 	.word	0x20000a3c
 800670c:	40013000 	.word	0x40013000

08006710 <BlueNRG_RST>:
* @brief  Resets the BlueNRG.
* @param  None
* @retval None
*/
void BlueNRG_RST(void)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_RESET);
 8006714:	2200      	movs	r2, #0
 8006716:	2104      	movs	r1, #4
 8006718:	4807      	ldr	r0, [pc, #28]	@ (8006738 <BlueNRG_RST+0x28>)
 800671a:	f003 fed7 	bl	800a4cc <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800671e:	2005      	movs	r0, #5
 8006720:	f002 fe6e 	bl	8009400 <HAL_Delay>
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_SET);
 8006724:	2201      	movs	r2, #1
 8006726:	2104      	movs	r1, #4
 8006728:	4803      	ldr	r0, [pc, #12]	@ (8006738 <BlueNRG_RST+0x28>)
 800672a:	f003 fecf 	bl	800a4cc <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800672e:	2005      	movs	r0, #5
 8006730:	f002 fe66 	bl	8009400 <HAL_Delay>
}
 8006734:	bf00      	nop
 8006736:	bd80      	pop	{r7, pc}
 8006738:	40020400 	.word	0x40020400

0800673c <BlueNRG_DataPresent>:
* @param  None
* @retval 1 if data are present, 0 otherwise
*/
// FIXME: find a better way to handle this return value (bool type? TRUE and FALSE)
uint8_t BlueNRG_DataPresent(void)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET)
 8006740:	2110      	movs	r1, #16
 8006742:	4805      	ldr	r0, [pc, #20]	@ (8006758 <BlueNRG_DataPresent+0x1c>)
 8006744:	f003 feaa 	bl	800a49c <HAL_GPIO_ReadPin>
 8006748:	4603      	mov	r3, r0
 800674a:	2b01      	cmp	r3, #1
 800674c:	d101      	bne.n	8006752 <BlueNRG_DataPresent+0x16>
    return 1;
 800674e:	2301      	movs	r3, #1
 8006750:	e000      	b.n	8006754 <BlueNRG_DataPresent+0x18>
  else  
    return 0;
 8006752:	2300      	movs	r3, #0
} /* end BlueNRG_DataPresent() */
 8006754:	4618      	mov	r0, r3
 8006756:	bd80      	pop	{r7, pc}
 8006758:	40020000 	.word	0x40020000

0800675c <BlueNRG_SPI_Read_All>:
* @param  buff_size: Buffer size
* @retval int32_t  : Number of read bytes
*/
int32_t BlueNRG_SPI_Read_All(SPI_HandleTypeDef *hspi, uint8_t *buffer,
                             uint8_t buff_size)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b08c      	sub	sp, #48	@ 0x30
 8006760:	af02      	add	r7, sp, #8
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	4613      	mov	r3, r2
 8006768:	71fb      	strb	r3, [r7, #7]
  uint16_t byte_count;
  uint8_t len = 0;
 800676a:	2300      	movs	r3, #0
 800676c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  uint8_t char_ff = 0xff;
 8006770:	23ff      	movs	r3, #255	@ 0xff
 8006772:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  volatile uint8_t read_char;
  
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8006776:	230b      	movs	r3, #11
 8006778:	61fb      	str	r3, [r7, #28]
 800677a:	2300      	movs	r3, #0
 800677c:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t header_slave[HEADER_SIZE];
  
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 8006780:	2200      	movs	r2, #0
 8006782:	2101      	movs	r1, #1
 8006784:	482e      	ldr	r0, [pc, #184]	@ (8006840 <BlueNRG_SPI_Read_All+0xe4>)
 8006786:	f003 fea1 	bl	800a4cc <HAL_GPIO_WritePin>
  
  /* Read the header */  
  HAL_SPI_TransmitReceive(hspi, header_master, header_slave, HEADER_SIZE, TIMEOUT_DURATION);
 800678a:	f107 0214 	add.w	r2, r7, #20
 800678e:	f107 011c 	add.w	r1, r7, #28
 8006792:	230f      	movs	r3, #15
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	2305      	movs	r3, #5
 8006798:	68f8      	ldr	r0, [r7, #12]
 800679a:	f004 ffbb 	bl	800b714 <HAL_SPI_TransmitReceive>
  
  if (header_slave[0] == 0x02) {
 800679e:	7d3b      	ldrb	r3, [r7, #20]
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d137      	bne.n	8006814 <BlueNRG_SPI_Read_All+0xb8>
    /* device is ready */
    byte_count = (header_slave[4]<<8)|header_slave[3];
 80067a4:	7e3b      	ldrb	r3, [r7, #24]
 80067a6:	b21b      	sxth	r3, r3
 80067a8:	021b      	lsls	r3, r3, #8
 80067aa:	b21a      	sxth	r2, r3
 80067ac:	7dfb      	ldrb	r3, [r7, #23]
 80067ae:	b21b      	sxth	r3, r3
 80067b0:	4313      	orrs	r3, r2
 80067b2:	b21b      	sxth	r3, r3
 80067b4:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (byte_count > 0) {
 80067b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d02b      	beq.n	8006814 <BlueNRG_SPI_Read_All+0xb8>
      
      /* avoid to read more data that size of the buffer */
      if (byte_count > buff_size){
 80067bc:	79fb      	ldrb	r3, [r7, #7]
 80067be:	b29b      	uxth	r3, r3
 80067c0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d901      	bls.n	80067ca <BlueNRG_SPI_Read_All+0x6e>
        byte_count = buff_size;
 80067c6:	79fb      	ldrb	r3, [r7, #7]
 80067c8:	84fb      	strh	r3, [r7, #38]	@ 0x26
      }
      
      for (len = 0; len < byte_count; len++){
 80067ca:	2300      	movs	r3, #0
 80067cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80067d0:	e01a      	b.n	8006808 <BlueNRG_SPI_Read_All+0xac>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80067d2:	b672      	cpsid	i
}
 80067d4:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, &char_ff, (uint8_t*)&read_char, 1, TIMEOUT_DURATION);
 80067d6:	f107 0223 	add.w	r2, r7, #35	@ 0x23
 80067da:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80067de:	230f      	movs	r3, #15
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	2301      	movs	r3, #1
 80067e4:	68f8      	ldr	r0, [r7, #12]
 80067e6:	f004 ff95 	bl	800b714 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 80067ea:	b662      	cpsie	i
}
 80067ec:	bf00      	nop
        __enable_irq();
        buffer[len] = read_char;
 80067ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80067f2:	68ba      	ldr	r2, [r7, #8]
 80067f4:	4413      	add	r3, r2
 80067f6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80067fa:	b2d2      	uxtb	r2, r2
 80067fc:	701a      	strb	r2, [r3, #0]
      for (len = 0; len < byte_count; len++){
 80067fe:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006802:	3301      	adds	r3, #1
 8006804:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8006808:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800680c:	b29b      	uxth	r3, r3
 800680e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006810:	429a      	cmp	r2, r3
 8006812:	d8de      	bhi.n	80067d2 <BlueNRG_SPI_Read_All+0x76>
      }
    }    
  }
  /* Release CS line */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 8006814:	2201      	movs	r2, #1
 8006816:	2101      	movs	r1, #1
 8006818:	4809      	ldr	r0, [pc, #36]	@ (8006840 <BlueNRG_SPI_Read_All+0xe4>)
 800681a:	f003 fe57 	bl	800a4cc <HAL_GPIO_WritePin>
  
  // Add a small delay to give time to the BlueNRG to set the IRQ pin low
  // to avoid a useless SPI read at the end of the transaction
  for(volatile int i = 0; i < 2; i++)__NOP();
 800681e:	2300      	movs	r3, #0
 8006820:	613b      	str	r3, [r7, #16]
 8006822:	e003      	b.n	800682c <BlueNRG_SPI_Read_All+0xd0>
 8006824:	bf00      	nop
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	3301      	adds	r3, #1
 800682a:	613b      	str	r3, [r7, #16]
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	2b01      	cmp	r3, #1
 8006830:	ddf8      	ble.n	8006824 <BlueNRG_SPI_Read_All+0xc8>
    }
    PRINT_CSV("\n");
  }
#endif
  
  return len;   
 8006832:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
}
 8006836:	4618      	mov	r0, r3
 8006838:	3728      	adds	r7, #40	@ 0x28
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	40020400 	.word	0x40020400

08006844 <BlueNRG_SPI_Write>:
* @param  Nb_bytes2: Size of second data buffer to be written
* @retval Number of read bytes
*/
int32_t BlueNRG_SPI_Write(SPI_HandleTypeDef *hspi, uint8_t* data1,
                          uint8_t* data2, uint8_t Nb_bytes1, uint8_t Nb_bytes2)
{  
 8006844:	b590      	push	{r4, r7, lr}
 8006846:	b0cd      	sub	sp, #308	@ 0x134
 8006848:	af02      	add	r7, sp, #8
 800684a:	f507 7494 	add.w	r4, r7, #296	@ 0x128
 800684e:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8006852:	6020      	str	r0, [r4, #0]
 8006854:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 8006858:	f5a0 7090 	sub.w	r0, r0, #288	@ 0x120
 800685c:	6001      	str	r1, [r0, #0]
 800685e:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8006862:	f5a1 7192 	sub.w	r1, r1, #292	@ 0x124
 8006866:	600a      	str	r2, [r1, #0]
 8006868:	461a      	mov	r2, r3
 800686a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800686e:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 8006872:	701a      	strb	r2, [r3, #0]
  int32_t result = 0;
 8006874:	2300      	movs	r3, #0
 8006876:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  
  int32_t spi_fix_enabled = 0;
 800687a:	2300      	movs	r3, #0
 800687c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  
#ifdef ENABLE_SPI_FIX
  spi_fix_enabled = 1;
#endif //ENABLE_SPI_FIX
  
  unsigned char header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8006880:	230a      	movs	r3, #10
 8006882:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8006886:	2300      	movs	r3, #0
 8006888:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
  unsigned char header_slave[HEADER_SIZE]  = {0xaa, 0x00, 0x00, 0x00, 0x00};
 800688c:	23aa      	movs	r3, #170	@ 0xaa
 800688e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8006892:	2300      	movs	r3, #0
 8006894:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
  
  unsigned char read_char_buf[MAX_BUFFER_SIZE];
  
  Disable_SPI_IRQ(); 
 8006898:	f000 f8e6 	bl	8006a68 <Disable_SPI_IRQ>
  If the SPI_FIX is enabled the IRQ is set in Output mode, then it is pulled
  high and, after a delay of at least 112us, the CS line is asserted and the
  header transmit/receive operations are started.
  After these transmit/receive operations the IRQ is reset in input mode.
  */
  if (spi_fix_enabled) {
 800689c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d003      	beq.n	80068ac <BlueNRG_SPI_Write+0x68>
    set_irq_as_output();
 80068a4:	f000 f886 	bl	80069b4 <set_irq_as_output>
    
    /* Assert CS line after at least 112us */
    us150Delay();
 80068a8:	f000 f8c2 	bl	8006a30 <us150Delay>
  }
  
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 80068ac:	2200      	movs	r2, #0
 80068ae:	2101      	movs	r1, #1
 80068b0:	483f      	ldr	r0, [pc, #252]	@ (80069b0 <BlueNRG_SPI_Write+0x16c>)
 80068b2:	f003 fe0b 	bl	800a4cc <HAL_GPIO_WritePin>
  __ASM volatile ("cpsid i" : : : "memory");
 80068b6:	b672      	cpsid	i
}
 80068b8:	bf00      	nop
  
  /* Exchange header */  
  __disable_irq();
  HAL_SPI_TransmitReceive(hspi, header_master, header_slave, HEADER_SIZE, TIMEOUT_DURATION);
 80068ba:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80068be:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80068c2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80068c6:	f5a3 708e 	sub.w	r0, r3, #284	@ 0x11c
 80068ca:	230f      	movs	r3, #15
 80068cc:	9300      	str	r3, [sp, #0]
 80068ce:	2305      	movs	r3, #5
 80068d0:	6800      	ldr	r0, [r0, #0]
 80068d2:	f004 ff1f 	bl	800b714 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 80068d6:	b662      	cpsie	i
}
 80068d8:	bf00      	nop
  __enable_irq();
  
  if (spi_fix_enabled) {
 80068da:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d001      	beq.n	80068e6 <BlueNRG_SPI_Write+0xa2>
    set_irq_as_input();
 80068e2:	f000 f883 	bl	80069ec <set_irq_as_input>
  }
  
  if (header_slave[0] == 0x02) {
 80068e6:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d14d      	bne.n	800698a <BlueNRG_SPI_Write+0x146>
    /* SPI is ready */
    if (header_slave[1] >= (Nb_bytes1+Nb_bytes2)) {
 80068ee:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 80068f2:	4619      	mov	r1, r3
 80068f4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80068f8:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 80068fc:	781a      	ldrb	r2, [r3, #0]
 80068fe:	f897 3138 	ldrb.w	r3, [r7, #312]	@ 0x138
 8006902:	4413      	add	r3, r2
 8006904:	4299      	cmp	r1, r3
 8006906:	db3b      	blt.n	8006980 <BlueNRG_SPI_Write+0x13c>
      
      /*  Buffer is big enough */
      if (Nb_bytes1 > 0) {
 8006908:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800690c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d019      	beq.n	800694a <BlueNRG_SPI_Write+0x106>
  __ASM volatile ("cpsid i" : : : "memory");
 8006916:	b672      	cpsid	i
}
 8006918:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, data1, read_char_buf, Nb_bytes1, TIMEOUT_DURATION);
 800691a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800691e:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	b29b      	uxth	r3, r3
 8006926:	f107 0210 	add.w	r2, r7, #16
 800692a:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800692e:	f5a1 7190 	sub.w	r1, r1, #288	@ 0x120
 8006932:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 8006936:	f5a0 708e 	sub.w	r0, r0, #284	@ 0x11c
 800693a:	240f      	movs	r4, #15
 800693c:	9400      	str	r4, [sp, #0]
 800693e:	6809      	ldr	r1, [r1, #0]
 8006940:	6800      	ldr	r0, [r0, #0]
 8006942:	f004 fee7 	bl	800b714 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 8006946:	b662      	cpsie	i
}
 8006948:	bf00      	nop
        __enable_irq();
        
      }
      if (Nb_bytes2 > 0) {
 800694a:	f897 3138 	ldrb.w	r3, [r7, #312]	@ 0x138
 800694e:	2b00      	cmp	r3, #0
 8006950:	d01f      	beq.n	8006992 <BlueNRG_SPI_Write+0x14e>
  __ASM volatile ("cpsid i" : : : "memory");
 8006952:	b672      	cpsid	i
}
 8006954:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, data2, read_char_buf, Nb_bytes2, TIMEOUT_DURATION);
 8006956:	f897 3138 	ldrb.w	r3, [r7, #312]	@ 0x138
 800695a:	b29b      	uxth	r3, r3
 800695c:	f107 0210 	add.w	r2, r7, #16
 8006960:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8006964:	f5a1 7192 	sub.w	r1, r1, #292	@ 0x124
 8006968:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 800696c:	f5a0 708e 	sub.w	r0, r0, #284	@ 0x11c
 8006970:	240f      	movs	r4, #15
 8006972:	9400      	str	r4, [sp, #0]
 8006974:	6809      	ldr	r1, [r1, #0]
 8006976:	6800      	ldr	r0, [r0, #0]
 8006978:	f004 fecc 	bl	800b714 <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800697c:	b662      	cpsie	i
}
 800697e:	e008      	b.n	8006992 <BlueNRG_SPI_Write+0x14e>
        
      }
      
    } else {
      /* Buffer is too small */
      result = -2;
 8006980:	f06f 0301 	mvn.w	r3, #1
 8006984:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8006988:	e003      	b.n	8006992 <BlueNRG_SPI_Write+0x14e>
    }
  } else {
    /* SPI is not ready */
    result = -1;
 800698a:	f04f 33ff 	mov.w	r3, #4294967295
 800698e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  }
  
  /* Release CS line */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 8006992:	2201      	movs	r2, #1
 8006994:	2101      	movs	r1, #1
 8006996:	4806      	ldr	r0, [pc, #24]	@ (80069b0 <BlueNRG_SPI_Write+0x16c>)
 8006998:	f003 fd98 	bl	800a4cc <HAL_GPIO_WritePin>
  
  
  Enable_SPI_IRQ();
 800699c:	f000 f85d 	bl	8006a5a <Enable_SPI_IRQ>
  
  return result;
 80069a0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd90      	pop	{r4, r7, pc}
 80069ae:	bf00      	nop
 80069b0:	40020400 	.word	0x40020400

080069b4 <set_irq_as_output>:
* @brief  Set in Output mode the IRQ.
* @param  None
* @retval None
*/
void set_irq_as_output(void)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b086      	sub	sp, #24
 80069b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Pull IRQ high */
  GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 80069ba:	2310      	movs	r3, #16
 80069bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80069be:	2301      	movs	r3, #1
 80069c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 80069c2:	2303      	movs	r3, #3
 80069c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80069c6:	2300      	movs	r3, #0
 80069c8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 80069ca:	1d3b      	adds	r3, r7, #4
 80069cc:	4619      	mov	r1, r3
 80069ce:	4806      	ldr	r0, [pc, #24]	@ (80069e8 <set_irq_as_output+0x34>)
 80069d0:	f003 fafc 	bl	8009fcc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(BNRG_SPI_IRQ_PORT, BNRG_SPI_IRQ_PIN, GPIO_PIN_SET);
 80069d4:	2201      	movs	r2, #1
 80069d6:	2110      	movs	r1, #16
 80069d8:	4803      	ldr	r0, [pc, #12]	@ (80069e8 <set_irq_as_output+0x34>)
 80069da:	f003 fd77 	bl	800a4cc <HAL_GPIO_WritePin>
}
 80069de:	bf00      	nop
 80069e0:	3718      	adds	r7, #24
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
 80069e6:	bf00      	nop
 80069e8:	40020000 	.word	0x40020000

080069ec <set_irq_as_input>:
* @brief  Set the IRQ in input mode.
* @param  None
* @retval None
*/
void set_irq_as_input(void)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b086      	sub	sp, #24
 80069f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* IRQ input */  
  GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 80069f2:	2310      	movs	r3, #16
 80069f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = BNRG_SPI_IRQ_MODE;
 80069f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006a28 <set_irq_as_input+0x3c>)
 80069f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 80069fa:	2302      	movs	r3, #2
 80069fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 80069fe:	2303      	movs	r3, #3
 8006a00:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Alternate = BNRG_SPI_IRQ_ALTERNATE;    
 8006a02:	2300      	movs	r3, #0
 8006a04:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 8006a06:	1d3b      	adds	r3, r7, #4
 8006a08:	4619      	mov	r1, r3
 8006a0a:	4808      	ldr	r0, [pc, #32]	@ (8006a2c <set_irq_as_input+0x40>)
 8006a0c:	f003 fade 	bl	8009fcc <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pull = BNRG_SPI_IRQ_PULL;
 8006a10:	2300      	movs	r3, #0
 8006a12:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 8006a14:	1d3b      	adds	r3, r7, #4
 8006a16:	4619      	mov	r1, r3
 8006a18:	4804      	ldr	r0, [pc, #16]	@ (8006a2c <set_irq_as_input+0x40>)
 8006a1a:	f003 fad7 	bl	8009fcc <HAL_GPIO_Init>
}
 8006a1e:	bf00      	nop
 8006a20:	3718      	adds	r7, #24
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	10110000 	.word	0x10110000
 8006a2c:	40020000 	.word	0x40020000

08006a30 <us150Delay>:
* @param  None
* @retval None
* NOTE: TODO: implement with clock-independent function.
*/
static void us150Delay(void)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
#if SYSCLK_FREQ == 4000000
  for(volatile int i = 0; i < 35; i++)__NOP();
#elif SYSCLK_FREQ == 32000000
  for(volatile int i = 0; i < 420; i++)__NOP();
#elif SYSCLK_FREQ == 80000000
  for(volatile int i = 0; i < 1072; i++)__NOP();
 8006a36:	2300      	movs	r3, #0
 8006a38:	607b      	str	r3, [r7, #4]
 8006a3a:	e003      	b.n	8006a44 <us150Delay+0x14>
 8006a3c:	bf00      	nop
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	3301      	adds	r3, #1
 8006a42:	607b      	str	r3, [r7, #4]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 8006a4a:	dbf7      	blt.n	8006a3c <us150Delay+0xc>
#elif SYSCLK_FREQ == 168000000
  for(volatile int i = 0; i < 2250; i++)__NOP();
#else
#error Implement delay function.
#endif    
}
 8006a4c:	bf00      	nop
 8006a4e:	bf00      	nop
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <Enable_SPI_IRQ>:
* @brief  Enable SPI IRQ.
* @param  None
* @retval None
*/
void Enable_SPI_IRQ(void)
{
 8006a5a:	b580      	push	{r7, lr}
 8006a5c:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);  
 8006a5e:	200a      	movs	r0, #10
 8006a60:	f003 f9f9 	bl	8009e56 <HAL_NVIC_EnableIRQ>
}
 8006a64:	bf00      	nop
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <Disable_SPI_IRQ>:
* @brief  Disable SPI IRQ.
* @param  None
* @retval None
*/
void Disable_SPI_IRQ(void)
{ 
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 8006a6c:	200a      	movs	r0, #10
 8006a6e:	f003 fa00 	bl	8009e72 <HAL_NVIC_DisableIRQ>
}
 8006a72:	bf00      	nop
 8006a74:	bd80      	pop	{r7, pc}
	...

08006a78 <Clear_SPI_EXTI_Flag>:
* @brief  Clear EXTI (External Interrupt) line for SPI IRQ.
* @param  None
* @retval None
*/
void Clear_SPI_EXTI_Flag(void)
{  
 8006a78:	b480      	push	{r7}
 8006a7a:	af00      	add	r7, sp, #0
  __HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);  
 8006a7c:	4b03      	ldr	r3, [pc, #12]	@ (8006a8c <Clear_SPI_EXTI_Flag+0x14>)
 8006a7e:	2210      	movs	r2, #16
 8006a80:	615a      	str	r2, [r3, #20]
}
 8006a82:	bf00      	nop
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr
 8006a8c:	40013c00 	.word	0x40013c00

08006a90 <LPS22HH_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_RegisterBusIO(LPS22HH_Object_t *pObj, LPS22HH_IO_t *pIO)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22HH_OK;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d103      	bne.n	8006aac <LPS22HH_RegisterBusIO+0x1c>
  {
    ret = LPS22HH_ERROR;
 8006aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8006aa8:	60fb      	str	r3, [r7, #12]
 8006aaa:	e04d      	b.n	8006b48 <LPS22HH_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	685a      	ldr	r2, [r3, #4]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	689a      	ldr	r2, [r3, #8]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	7b1a      	ldrb	r2, [r3, #12]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	695a      	ldr	r2, [r3, #20]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	699a      	ldr	r2, [r3, #24]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a1b      	ldr	r2, [pc, #108]	@ (8006b54 <LPS22HH_RegisterBusIO+0xc4>)
 8006ae8:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	4a1a      	ldr	r2, [pc, #104]	@ (8006b58 <LPS22HH_RegisterBusIO+0xc8>)
 8006aee:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	625a      	str	r2, [r3, #36]	@ 0x24

    if (pObj->IO.Init == NULL)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d103      	bne.n	8006b06 <LPS22HH_RegisterBusIO+0x76>
    {
      ret = LPS22HH_ERROR;
 8006afe:	f04f 33ff 	mov.w	r3, #4294967295
 8006b02:	60fb      	str	r3, [r7, #12]
 8006b04:	e020      	b.n	8006b48 <LPS22HH_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LPS22HH_OK)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4798      	blx	r3
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d003      	beq.n	8006b1a <LPS22HH_RegisterBusIO+0x8a>
    {
      ret = LPS22HH_ERROR;
 8006b12:	f04f 33ff 	mov.w	r3, #4294967295
 8006b16:	60fb      	str	r3, [r7, #12]
 8006b18:	e016      	b.n	8006b48 <LPS22HH_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LPS22HH_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d112      	bne.n	8006b48 <LPS22HH_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10d      	bne.n	8006b48 <LPS22HH_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x01;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	72fb      	strb	r3, [r7, #11]

          if (LPS22HH_Write_Reg(pObj, LPS22HH_CTRL_REG1, data) != LPS22HH_OK)
 8006b30:	7afb      	ldrb	r3, [r7, #11]
 8006b32:	461a      	mov	r2, r3
 8006b34:	2110      	movs	r1, #16
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f9df 	bl	8006efa <LPS22HH_Write_Reg>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d002      	beq.n	8006b48 <LPS22HH_RegisterBusIO+0xb8>
          {
            ret = LPS22HH_ERROR;
 8006b42:	f04f 33ff 	mov.w	r3, #4294967295
 8006b46:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8006b48:	68fb      	ldr	r3, [r7, #12]
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	08007223 	.word	0x08007223
 8006b58:	08007259 	.word	0x08007259

08006b5c <LPS22HH_Init>:
 * @brief  Initialize the LPS22HH sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_Init(LPS22HH_Object_t *pObj)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d108      	bne.n	8006b80 <LPS22HH_Init+0x24>
  {
    if (LPS22HH_Initialize(pObj) != LPS22HH_OK)
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 fb0e 	bl	8007190 <LPS22HH_Initialize>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d002      	beq.n	8006b80 <LPS22HH_Init+0x24>
    {
      return LPS22HH_ERROR;
 8006b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8006b7e:	e004      	b.n	8006b8a <LPS22HH_Init+0x2e>
    }
  }

  pObj->is_initialized = 1U;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return LPS22HH_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3708      	adds	r7, #8
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <LPS22HH_DeInit>:
 * @brief  Deinitialize the LPS22HH sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_DeInit(LPS22HH_Object_t *pObj)
{
 8006b92:	b580      	push	{r7, lr}
 8006b94:	b082      	sub	sp, #8
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d111      	bne.n	8006bc8 <LPS22HH_DeInit+0x36>
  {
    if (LPS22HH_PRESS_Disable(pObj) != LPS22HH_OK)
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f000 f877 	bl	8006c98 <LPS22HH_PRESS_Disable>
 8006baa:	4603      	mov	r3, r0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d002      	beq.n	8006bb6 <LPS22HH_DeInit+0x24>
    {
      return LPS22HH_ERROR;
 8006bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8006bb4:	e00d      	b.n	8006bd2 <LPS22HH_DeInit+0x40>
    }

    if (LPS22HH_TEMP_Disable(pObj) != LPS22HH_OK)
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 f918 	bl	8006dec <LPS22HH_TEMP_Disable>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d002      	beq.n	8006bc8 <LPS22HH_DeInit+0x36>
    {
      return LPS22HH_ERROR;
 8006bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8006bc6:	e004      	b.n	8006bd2 <LPS22HH_DeInit+0x40>
    }
  }

  pObj->is_initialized = 0;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return LPS22HH_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3708      	adds	r7, #8
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <LPS22HH_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_ReadID(LPS22HH_Object_t *pObj, uint8_t *Id)
{
 8006bda:	b580      	push	{r7, lr}
 8006bdc:	b082      	sub	sp, #8
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
 8006be2:	6039      	str	r1, [r7, #0]
  if (lps22hh_device_id_get(&(pObj->Ctx), Id) != LPS22HH_OK)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	331c      	adds	r3, #28
 8006be8:	6839      	ldr	r1, [r7, #0]
 8006bea:	4618      	mov	r0, r3
 8006bec:	f000 fd19 	bl	8007622 <lps22hh_device_id_get>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <LPS22HH_ReadID+0x22>
  {
    return LPS22HH_ERROR;
 8006bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8006bfa:	e000      	b.n	8006bfe <LPS22HH_ReadID+0x24>
  }

  return LPS22HH_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3708      	adds	r7, #8
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
	...

08006c08 <LPS22HH_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LPS22HH sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_GetCapabilities(LPS22HH_Object_t *pObj, LPS22HH_Capabilities_t *Capabilities)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b083      	sub	sp, #12
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 0;
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2200      	movs	r2, #0
 8006c16:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 1;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	2201      	movs	r2, #1
 8006c22:	701a      	strb	r2, [r3, #0]
  Capabilities->LowPower    = 0;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	2200      	movs	r2, #0
 8006c28:	70da      	strb	r2, [r3, #3]
  Capabilities->HumMaxOdr   = 0.0f;
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	f04f 0200 	mov.w	r2, #0
 8006c30:	605a      	str	r2, [r3, #4]
  Capabilities->TempMaxOdr  = 200.0f;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	4a05      	ldr	r2, [pc, #20]	@ (8006c4c <LPS22HH_GetCapabilities+0x44>)
 8006c36:	609a      	str	r2, [r3, #8]
  Capabilities->PressMaxOdr = 200.0f;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	4a04      	ldr	r2, [pc, #16]	@ (8006c4c <LPS22HH_GetCapabilities+0x44>)
 8006c3c:	60da      	str	r2, [r3, #12]
  return LPS22HH_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr
 8006c4c:	43480000 	.word	0x43480000

08006c50 <LPS22HH_PRESS_Enable>:
 * @brief  Enable the LPS22HH pressure sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_PRESS_Enable(LPS22HH_Object_t *pObj)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b082      	sub	sp, #8
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->press_is_enabled == 1U)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d101      	bne.n	8006c66 <LPS22HH_PRESS_Enable+0x16>
  {
    return LPS22HH_OK;
 8006c62:	2300      	movs	r3, #0
 8006c64:	e014      	b.n	8006c90 <LPS22HH_PRESS_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lps22hh_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HH_OK)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f103 021c 	add.w	r2, r3, #28
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8006c72:	4619      	mov	r1, r3
 8006c74:	4610      	mov	r0, r2
 8006c76:	f000 fb93 	bl	80073a0 <lps22hh_data_rate_set>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d002      	beq.n	8006c86 <LPS22HH_PRESS_Enable+0x36>
  {
    return LPS22HH_ERROR;
 8006c80:	f04f 33ff 	mov.w	r3, #4294967295
 8006c84:	e004      	b.n	8006c90 <LPS22HH_PRESS_Enable+0x40>
  }

  pObj->press_is_enabled = 1;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2201      	movs	r2, #1
 8006c8a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return LPS22HH_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3708      	adds	r7, #8
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <LPS22HH_PRESS_Disable>:
 * @brief  Disable the LPS22HH pressure sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_PRESS_Disable(LPS22HH_Object_t *pObj)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->press_is_enabled == 0U)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d101      	bne.n	8006cae <LPS22HH_PRESS_Disable+0x16>
  {
    return LPS22HH_OK;
 8006caa:	2300      	movs	r3, #0
 8006cac:	e024      	b.n	8006cf8 <LPS22HH_PRESS_Disable+0x60>
  }

  /* Check if the LPS22HH temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->temp_is_enabled == 0U)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d11a      	bne.n	8006cee <LPS22HH_PRESS_Disable+0x56>
  {
    /* Get current output data rate. */
    if (lps22hh_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HH_OK)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f103 021c 	add.w	r2, r3, #28
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	332b      	adds	r3, #43	@ 0x2b
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	4610      	mov	r0, r2
 8006cc6:	f000 fbb9 	bl	800743c <lps22hh_data_rate_get>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d002      	beq.n	8006cd6 <LPS22HH_PRESS_Disable+0x3e>
    {
      return LPS22HH_ERROR;
 8006cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8006cd4:	e010      	b.n	8006cf8 <LPS22HH_PRESS_Disable+0x60>
    }

    /* Output data rate selection - power down. */
    if (lps22hh_data_rate_set(&(pObj->Ctx), LPS22HH_POWER_DOWN) != LPS22HH_OK)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	331c      	adds	r3, #28
 8006cda:	2100      	movs	r1, #0
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f000 fb5f 	bl	80073a0 <lps22hh_data_rate_set>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d002      	beq.n	8006cee <LPS22HH_PRESS_Disable+0x56>
    {
      return LPS22HH_ERROR;
 8006ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8006cec:	e004      	b.n	8006cf8 <LPS22HH_PRESS_Disable+0x60>
    }
  }

  pObj->press_is_enabled = 0;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return LPS22HH_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3708      	adds	r7, #8
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <LPS22HH_PRESS_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_PRESS_GetOutputDataRate(LPS22HH_Object_t *pObj, float *Odr)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
  return LPS22HH_GetOutputDataRate(pObj, Odr);
 8006d0a:	6839      	ldr	r1, [r7, #0]
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 f90f 	bl	8006f30 <LPS22HH_GetOutputDataRate>
 8006d12:	4603      	mov	r3, r0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3708      	adds	r7, #8
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <LPS22HH_PRESS_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_PRESS_SetOutputDataRate(LPS22HH_Object_t *pObj, float Odr)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b082      	sub	sp, #8
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->press_is_enabled == 1U)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d106      	bne.n	8006d40 <LPS22HH_PRESS_SetOutputDataRate+0x24>
  {
    return LPS22HH_SetOutputDataRate_When_Enabled(pObj, Odr);
 8006d32:	ed97 0a00 	vldr	s0, [r7]
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 f95e 	bl	8006ff8 <LPS22HH_SetOutputDataRate_When_Enabled>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	e005      	b.n	8006d4c <LPS22HH_PRESS_SetOutputDataRate+0x30>
  }
  else
  {
    return LPS22HH_SetOutputDataRate_When_Disabled(pObj, Odr);
 8006d40:	ed97 0a00 	vldr	s0, [r7]
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 f9c9 	bl	80070dc <LPS22HH_SetOutputDataRate_When_Disabled>
 8006d4a:	4603      	mov	r3, r0
  }
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3708      	adds	r7, #8
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <LPS22HH_PRESS_GetPressure>:
 * @param  pObj the device pObj
 * @param  Value pointer where the pressure value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_PRESS_GetPressure(LPS22HH_Object_t *pObj, float *Value)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  lps22hh_axis1bit32_t data_raw_pressure;

  (void)memset(data_raw_pressure.u8bit, 0x00, sizeof(int32_t));
 8006d5e:	f107 030c 	add.w	r3, r7, #12
 8006d62:	2204      	movs	r2, #4
 8006d64:	2100      	movs	r1, #0
 8006d66:	4618      	mov	r0, r3
 8006d68:	f009 fa2e 	bl	80101c8 <memset>
  if (lps22hh_pressure_raw_get(&(pObj->Ctx), (uint32_t *)&data_raw_pressure.i32bit) != LPS22HH_OK)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	331c      	adds	r3, #28
 8006d70:	f107 020c 	add.w	r2, r7, #12
 8006d74:	4611      	mov	r1, r2
 8006d76:	4618      	mov	r0, r3
 8006d78:	f000 fc08 	bl	800758c <lps22hh_pressure_raw_get>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d002      	beq.n	8006d88 <LPS22HH_PRESS_GetPressure+0x34>
  {
    return LPS22HH_ERROR;
 8006d82:	f04f 33ff 	mov.w	r3, #4294967295
 8006d86:	e009      	b.n	8006d9c <LPS22HH_PRESS_GetPressure+0x48>
  }

  *Value = lps22hh_from_lsb_to_hpa((uint32_t)data_raw_pressure.i32bit);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f000 fab0 	bl	80072f0 <lps22hh_from_lsb_to_hpa>
 8006d90:	eef0 7a40 	vmov.f32	s15, s0
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	edc3 7a00 	vstr	s15, [r3]

  return LPS22HH_OK;
 8006d9a:	2300      	movs	r3, #0
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <LPS22HH_TEMP_Enable>:
 * @brief  Enable the LPS22HH temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_TEMP_Enable(LPS22HH_Object_t *pObj)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d101      	bne.n	8006dba <LPS22HH_TEMP_Enable+0x16>
  {
    return LPS22HH_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	e014      	b.n	8006de4 <LPS22HH_TEMP_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lps22hh_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HH_OK)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f103 021c 	add.w	r2, r3, #28
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	4610      	mov	r0, r2
 8006dca:	f000 fae9 	bl	80073a0 <lps22hh_data_rate_set>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d002      	beq.n	8006dda <LPS22HH_TEMP_Enable+0x36>
  {
    return LPS22HH_ERROR;
 8006dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8006dd8:	e004      	b.n	8006de4 <LPS22HH_TEMP_Enable+0x40>
  }

  pObj->temp_is_enabled = 1;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2201      	movs	r2, #1
 8006dde:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return LPS22HH_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3708      	adds	r7, #8
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <LPS22HH_TEMP_Disable>:
 * @brief  Disable the LPS22HH temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_TEMP_Disable(LPS22HH_Object_t *pObj)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b082      	sub	sp, #8
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d101      	bne.n	8006e02 <LPS22HH_TEMP_Disable+0x16>
  {
    return LPS22HH_OK;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	e024      	b.n	8006e4c <LPS22HH_TEMP_Disable+0x60>
  }

  /* Check if the LPS22HH pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->press_is_enabled == 0U)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d11a      	bne.n	8006e42 <LPS22HH_TEMP_Disable+0x56>
  {
    /* Get current output data rate. */
    if (lps22hh_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HH_OK)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f103 021c 	add.w	r2, r3, #28
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	332b      	adds	r3, #43	@ 0x2b
 8006e16:	4619      	mov	r1, r3
 8006e18:	4610      	mov	r0, r2
 8006e1a:	f000 fb0f 	bl	800743c <lps22hh_data_rate_get>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d002      	beq.n	8006e2a <LPS22HH_TEMP_Disable+0x3e>
    {
      return LPS22HH_ERROR;
 8006e24:	f04f 33ff 	mov.w	r3, #4294967295
 8006e28:	e010      	b.n	8006e4c <LPS22HH_TEMP_Disable+0x60>
    }

    /* Output data rate selection - power down. */
    if (lps22hh_data_rate_set(&(pObj->Ctx), LPS22HH_POWER_DOWN) != LPS22HH_OK)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	331c      	adds	r3, #28
 8006e2e:	2100      	movs	r1, #0
 8006e30:	4618      	mov	r0, r3
 8006e32:	f000 fab5 	bl	80073a0 <lps22hh_data_rate_set>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d002      	beq.n	8006e42 <LPS22HH_TEMP_Disable+0x56>
    {
      return LPS22HH_ERROR;
 8006e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8006e40:	e004      	b.n	8006e4c <LPS22HH_TEMP_Disable+0x60>
    }
  }

  pObj->temp_is_enabled = 0;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return LPS22HH_OK;
 8006e4a:	2300      	movs	r3, #0
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3708      	adds	r7, #8
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <LPS22HH_TEMP_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_TEMP_GetOutputDataRate(LPS22HH_Object_t *pObj, float *Odr)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
  return LPS22HH_GetOutputDataRate(pObj, Odr);
 8006e5e:	6839      	ldr	r1, [r7, #0]
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 f865 	bl	8006f30 <LPS22HH_GetOutputDataRate>
 8006e66:	4603      	mov	r3, r0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3708      	adds	r7, #8
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <LPS22HH_TEMP_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_TEMP_SetOutputDataRate(LPS22HH_Object_t *pObj, float Odr)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->temp_is_enabled == 1U)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006e82:	2b01      	cmp	r3, #1
 8006e84:	d106      	bne.n	8006e94 <LPS22HH_TEMP_SetOutputDataRate+0x24>
  {
    return LPS22HH_SetOutputDataRate_When_Enabled(pObj, Odr);
 8006e86:	ed97 0a00 	vldr	s0, [r7]
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 f8b4 	bl	8006ff8 <LPS22HH_SetOutputDataRate_When_Enabled>
 8006e90:	4603      	mov	r3, r0
 8006e92:	e005      	b.n	8006ea0 <LPS22HH_TEMP_SetOutputDataRate+0x30>
  }
  else
  {
    return LPS22HH_SetOutputDataRate_When_Disabled(pObj, Odr);
 8006e94:	ed97 0a00 	vldr	s0, [r7]
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 f91f 	bl	80070dc <LPS22HH_SetOutputDataRate_When_Disabled>
 8006e9e:	4603      	mov	r3, r0
  }
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3708      	adds	r7, #8
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <LPS22HH_TEMP_GetTemperature>:
 * @param  pObj the device pObj
 * @param  Value pointer where the temperature value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_TEMP_GetTemperature(LPS22HH_Object_t *pObj, float *Value)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	6039      	str	r1, [r7, #0]
  lps22hh_axis1bit16_t data_raw_temperature;

  (void)memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 8006eb2:	f107 030c 	add.w	r3, r7, #12
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	2100      	movs	r1, #0
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f009 f984 	bl	80101c8 <memset>
  if (lps22hh_temperature_raw_get(&(pObj->Ctx), &data_raw_temperature.i16bit) != LPS22HH_OK)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	331c      	adds	r3, #28
 8006ec4:	f107 020c 	add.w	r2, r7, #12
 8006ec8:	4611      	mov	r1, r2
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f000 fb87 	bl	80075de <lps22hh_temperature_raw_get>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d002      	beq.n	8006edc <LPS22HH_TEMP_GetTemperature+0x34>
  {
    return LPS22HH_ERROR;
 8006ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8006eda:	e00a      	b.n	8006ef2 <LPS22HH_TEMP_GetTemperature+0x4a>
  }

  *Value = lps22hh_from_lsb_to_celsius(data_raw_temperature.i16bit);
 8006edc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f000 fa1d 	bl	8007320 <lps22hh_from_lsb_to_celsius>
 8006ee6:	eef0 7a40 	vmov.f32	s15, s0
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	edc3 7a00 	vstr	s15, [r3]

  return LPS22HH_OK;
 8006ef0:	2300      	movs	r3, #0
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <LPS22HH_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HH_Write_Reg(LPS22HH_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8006efa:	b580      	push	{r7, lr}
 8006efc:	b082      	sub	sp, #8
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
 8006f02:	460b      	mov	r3, r1
 8006f04:	70fb      	strb	r3, [r7, #3]
 8006f06:	4613      	mov	r3, r2
 8006f08:	70bb      	strb	r3, [r7, #2]
  if (lps22hh_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LPS22HH_OK)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f103 001c 	add.w	r0, r3, #28
 8006f10:	1cba      	adds	r2, r7, #2
 8006f12:	78f9      	ldrb	r1, [r7, #3]
 8006f14:	2301      	movs	r3, #1
 8006f16:	f000 f9d2 	bl	80072be <lps22hh_write_reg>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d002      	beq.n	8006f26 <LPS22HH_Write_Reg+0x2c>
  {
    return LPS22HH_ERROR;
 8006f20:	f04f 33ff 	mov.w	r3, #4294967295
 8006f24:	e000      	b.n	8006f28 <LPS22HH_Write_Reg+0x2e>
  }

  return LPS22HH_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3708      	adds	r7, #8
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <LPS22HH_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HH_GetOutputDataRate(LPS22HH_Object_t *pObj, float *Odr)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22HH_OK;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	60fb      	str	r3, [r7, #12]
  lps22hh_odr_t odr_low_level;

  if (lps22hh_data_rate_get(&(pObj->Ctx), &odr_low_level) != LPS22HH_OK)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	331c      	adds	r3, #28
 8006f42:	f107 020b 	add.w	r2, r7, #11
 8006f46:	4611      	mov	r1, r2
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f000 fa77 	bl	800743c <lps22hh_data_rate_get>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d002      	beq.n	8006f5a <LPS22HH_GetOutputDataRate+0x2a>
  {
    return LPS22HH_ERROR;
 8006f54:	f04f 33ff 	mov.w	r3, #4294967295
 8006f58:	e03d      	b.n	8006fd6 <LPS22HH_GetOutputDataRate+0xa6>
  }

  switch (odr_low_level)
 8006f5a:	7afb      	ldrb	r3, [r7, #11]
 8006f5c:	2b07      	cmp	r3, #7
 8006f5e:	d835      	bhi.n	8006fcc <LPS22HH_GetOutputDataRate+0x9c>
 8006f60:	a201      	add	r2, pc, #4	@ (adr r2, 8006f68 <LPS22HH_GetOutputDataRate+0x38>)
 8006f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f66:	bf00      	nop
 8006f68:	08006f89 	.word	0x08006f89
 8006f6c:	08006f93 	.word	0x08006f93
 8006f70:	08006f9d 	.word	0x08006f9d
 8006f74:	08006fa5 	.word	0x08006fa5
 8006f78:	08006fad 	.word	0x08006fad
 8006f7c:	08006fb5 	.word	0x08006fb5
 8006f80:	08006fbd 	.word	0x08006fbd
 8006f84:	08006fc5 	.word	0x08006fc5
  {
    case LPS22HH_POWER_DOWN:
      *Odr = 0.0f;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	f04f 0200 	mov.w	r2, #0
 8006f8e:	601a      	str	r2, [r3, #0]
      break;
 8006f90:	e020      	b.n	8006fd4 <LPS22HH_GetOutputDataRate+0xa4>

    case LPS22HH_1_Hz:
      *Odr = 1.0f;
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006f98:	601a      	str	r2, [r3, #0]
      break;
 8006f9a:	e01b      	b.n	8006fd4 <LPS22HH_GetOutputDataRate+0xa4>

    case LPS22HH_10_Hz:
      *Odr = 10.0f;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	4a10      	ldr	r2, [pc, #64]	@ (8006fe0 <LPS22HH_GetOutputDataRate+0xb0>)
 8006fa0:	601a      	str	r2, [r3, #0]
      break;
 8006fa2:	e017      	b.n	8006fd4 <LPS22HH_GetOutputDataRate+0xa4>

    case LPS22HH_25_Hz:
      *Odr = 25.0f;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	4a0f      	ldr	r2, [pc, #60]	@ (8006fe4 <LPS22HH_GetOutputDataRate+0xb4>)
 8006fa8:	601a      	str	r2, [r3, #0]
      break;
 8006faa:	e013      	b.n	8006fd4 <LPS22HH_GetOutputDataRate+0xa4>

    case LPS22HH_50_Hz:
      *Odr = 50.0f;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	4a0e      	ldr	r2, [pc, #56]	@ (8006fe8 <LPS22HH_GetOutputDataRate+0xb8>)
 8006fb0:	601a      	str	r2, [r3, #0]
      break;
 8006fb2:	e00f      	b.n	8006fd4 <LPS22HH_GetOutputDataRate+0xa4>

    case LPS22HH_75_Hz:
      *Odr = 75.0f;
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	4a0d      	ldr	r2, [pc, #52]	@ (8006fec <LPS22HH_GetOutputDataRate+0xbc>)
 8006fb8:	601a      	str	r2, [r3, #0]
      break;
 8006fba:	e00b      	b.n	8006fd4 <LPS22HH_GetOutputDataRate+0xa4>

    case LPS22HH_100_Hz:
      *Odr = 100.0f;
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	4a0c      	ldr	r2, [pc, #48]	@ (8006ff0 <LPS22HH_GetOutputDataRate+0xc0>)
 8006fc0:	601a      	str	r2, [r3, #0]
      break;
 8006fc2:	e007      	b.n	8006fd4 <LPS22HH_GetOutputDataRate+0xa4>

    case LPS22HH_200_Hz:
      *Odr = 200.0f;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	4a0b      	ldr	r2, [pc, #44]	@ (8006ff4 <LPS22HH_GetOutputDataRate+0xc4>)
 8006fc8:	601a      	str	r2, [r3, #0]
      break;
 8006fca:	e003      	b.n	8006fd4 <LPS22HH_GetOutputDataRate+0xa4>

    default:
      ret = LPS22HH_ERROR;
 8006fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8006fd0:	60fb      	str	r3, [r7, #12]
      break;
 8006fd2:	bf00      	nop
  }

  return ret;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3710      	adds	r7, #16
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	41200000 	.word	0x41200000
 8006fe4:	41c80000 	.word	0x41c80000
 8006fe8:	42480000 	.word	0x42480000
 8006fec:	42960000 	.word	0x42960000
 8006ff0:	42c80000 	.word	0x42c80000
 8006ff4:	43480000 	.word	0x43480000

08006ff8 <LPS22HH_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HH_SetOutputDataRate_When_Enabled(LPS22HH_Object_t *pObj, float Odr)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	ed87 0a00 	vstr	s0, [r7]
  lps22hh_odr_t new_odr;

  new_odr = (Odr <=   1.0f) ? LPS22HH_1_Hz
          : (Odr <=  10.0f) ? LPS22HH_10_Hz
 8007004:	edd7 7a00 	vldr	s15, [r7]
 8007008:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800700c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007014:	d801      	bhi.n	800701a <LPS22HH_SetOutputDataRate_When_Enabled+0x22>
 8007016:	2301      	movs	r3, #1
 8007018:	e037      	b.n	800708a <LPS22HH_SetOutputDataRate_When_Enabled+0x92>
 800701a:	edd7 7a00 	vldr	s15, [r7]
 800701e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8007022:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800702a:	d801      	bhi.n	8007030 <LPS22HH_SetOutputDataRate_When_Enabled+0x38>
 800702c:	2302      	movs	r3, #2
 800702e:	e02c      	b.n	800708a <LPS22HH_SetOutputDataRate_When_Enabled+0x92>
 8007030:	edd7 7a00 	vldr	s15, [r7]
 8007034:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8007038:	eef4 7ac7 	vcmpe.f32	s15, s14
 800703c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007040:	d801      	bhi.n	8007046 <LPS22HH_SetOutputDataRate_When_Enabled+0x4e>
 8007042:	2303      	movs	r3, #3
 8007044:	e021      	b.n	800708a <LPS22HH_SetOutputDataRate_When_Enabled+0x92>
 8007046:	edd7 7a00 	vldr	s15, [r7]
 800704a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80070d0 <LPS22HH_SetOutputDataRate_When_Enabled+0xd8>
 800704e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007056:	d801      	bhi.n	800705c <LPS22HH_SetOutputDataRate_When_Enabled+0x64>
 8007058:	2304      	movs	r3, #4
 800705a:	e016      	b.n	800708a <LPS22HH_SetOutputDataRate_When_Enabled+0x92>
 800705c:	edd7 7a00 	vldr	s15, [r7]
 8007060:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80070d4 <LPS22HH_SetOutputDataRate_When_Enabled+0xdc>
 8007064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800706c:	d801      	bhi.n	8007072 <LPS22HH_SetOutputDataRate_When_Enabled+0x7a>
 800706e:	2305      	movs	r3, #5
 8007070:	e00b      	b.n	800708a <LPS22HH_SetOutputDataRate_When_Enabled+0x92>
 8007072:	edd7 7a00 	vldr	s15, [r7]
 8007076:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80070d8 <LPS22HH_SetOutputDataRate_When_Enabled+0xe0>
 800707a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800707e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007082:	d801      	bhi.n	8007088 <LPS22HH_SetOutputDataRate_When_Enabled+0x90>
 8007084:	2306      	movs	r3, #6
 8007086:	e000      	b.n	800708a <LPS22HH_SetOutputDataRate_When_Enabled+0x92>
 8007088:	2307      	movs	r3, #7
  new_odr = (Odr <=   1.0f) ? LPS22HH_1_Hz
 800708a:	73fb      	strb	r3, [r7, #15]
          : (Odr <=  50.0f) ? LPS22HH_50_Hz
          : (Odr <=  75.0f) ? LPS22HH_75_Hz
          : (Odr <= 100.0f) ? LPS22HH_100_Hz
          :                   LPS22HH_200_Hz;

  if (lps22hh_data_rate_set(&(pObj->Ctx), new_odr) != LPS22HH_OK)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	331c      	adds	r3, #28
 8007090:	7bfa      	ldrb	r2, [r7, #15]
 8007092:	4611      	mov	r1, r2
 8007094:	4618      	mov	r0, r3
 8007096:	f000 f983 	bl	80073a0 <lps22hh_data_rate_set>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <LPS22HH_SetOutputDataRate_When_Enabled+0xae>
  {
    return LPS22HH_ERROR;
 80070a0:	f04f 33ff 	mov.w	r3, #4294967295
 80070a4:	e00f      	b.n	80070c6 <LPS22HH_SetOutputDataRate_When_Enabled+0xce>
  }

  if (lps22hh_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HH_OK)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f103 021c 	add.w	r2, r3, #28
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	332b      	adds	r3, #43	@ 0x2b
 80070b0:	4619      	mov	r1, r3
 80070b2:	4610      	mov	r0, r2
 80070b4:	f000 f9c2 	bl	800743c <lps22hh_data_rate_get>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d002      	beq.n	80070c4 <LPS22HH_SetOutputDataRate_When_Enabled+0xcc>
  {
    return LPS22HH_ERROR;
 80070be:	f04f 33ff 	mov.w	r3, #4294967295
 80070c2:	e000      	b.n	80070c6 <LPS22HH_SetOutputDataRate_When_Enabled+0xce>
  }

  return LPS22HH_OK;
 80070c4:	2300      	movs	r3, #0
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3710      	adds	r7, #16
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop
 80070d0:	42480000 	.word	0x42480000
 80070d4:	42960000 	.word	0x42960000
 80070d8:	42c80000 	.word	0x42c80000

080070dc <LPS22HH_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HH_SetOutputDataRate_When_Disabled(LPS22HH_Object_t *pObj, float Odr)
{
 80070dc:	b480      	push	{r7}
 80070de:	b083      	sub	sp, #12
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
 80070e4:	ed87 0a00 	vstr	s0, [r7]
  pObj->last_odr = (Odr <=   1.0f) ? LPS22HH_1_Hz
                 : (Odr <=  10.0f) ? LPS22HH_10_Hz
 80070e8:	edd7 7a00 	vldr	s15, [r7]
 80070ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070f8:	d801      	bhi.n	80070fe <LPS22HH_SetOutputDataRate_When_Disabled+0x22>
 80070fa:	2301      	movs	r3, #1
 80070fc:	e037      	b.n	800716e <LPS22HH_SetOutputDataRate_When_Disabled+0x92>
 80070fe:	edd7 7a00 	vldr	s15, [r7]
 8007102:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8007106:	eef4 7ac7 	vcmpe.f32	s15, s14
 800710a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800710e:	d801      	bhi.n	8007114 <LPS22HH_SetOutputDataRate_When_Disabled+0x38>
 8007110:	2302      	movs	r3, #2
 8007112:	e02c      	b.n	800716e <LPS22HH_SetOutputDataRate_When_Disabled+0x92>
 8007114:	edd7 7a00 	vldr	s15, [r7]
 8007118:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800711c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007124:	d801      	bhi.n	800712a <LPS22HH_SetOutputDataRate_When_Disabled+0x4e>
 8007126:	2303      	movs	r3, #3
 8007128:	e021      	b.n	800716e <LPS22HH_SetOutputDataRate_When_Disabled+0x92>
 800712a:	edd7 7a00 	vldr	s15, [r7]
 800712e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8007184 <LPS22HH_SetOutputDataRate_When_Disabled+0xa8>
 8007132:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800713a:	d801      	bhi.n	8007140 <LPS22HH_SetOutputDataRate_When_Disabled+0x64>
 800713c:	2304      	movs	r3, #4
 800713e:	e016      	b.n	800716e <LPS22HH_SetOutputDataRate_When_Disabled+0x92>
 8007140:	edd7 7a00 	vldr	s15, [r7]
 8007144:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8007188 <LPS22HH_SetOutputDataRate_When_Disabled+0xac>
 8007148:	eef4 7ac7 	vcmpe.f32	s15, s14
 800714c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007150:	d801      	bhi.n	8007156 <LPS22HH_SetOutputDataRate_When_Disabled+0x7a>
 8007152:	2305      	movs	r3, #5
 8007154:	e00b      	b.n	800716e <LPS22HH_SetOutputDataRate_When_Disabled+0x92>
 8007156:	edd7 7a00 	vldr	s15, [r7]
 800715a:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800718c <LPS22HH_SetOutputDataRate_When_Disabled+0xb0>
 800715e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007166:	d801      	bhi.n	800716c <LPS22HH_SetOutputDataRate_When_Disabled+0x90>
 8007168:	2306      	movs	r3, #6
 800716a:	e000      	b.n	800716e <LPS22HH_SetOutputDataRate_When_Disabled+0x92>
 800716c:	2307      	movs	r3, #7
  pObj->last_odr = (Odr <=   1.0f) ? LPS22HH_1_Hz
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	f882 302b 	strb.w	r3, [r2, #43]	@ 0x2b
                 : (Odr <=  50.0f) ? LPS22HH_50_Hz
                 : (Odr <=  75.0f) ? LPS22HH_75_Hz
                 : (Odr <= 100.0f) ? LPS22HH_100_Hz
                 :                   LPS22HH_200_Hz;

  return LPS22HH_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	370c      	adds	r7, #12
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	42480000 	.word	0x42480000
 8007188:	42960000 	.word	0x42960000
 800718c:	42c80000 	.word	0x42c80000

08007190 <LPS22HH_Initialize>:
 * @brief  Initialize the LPS22HH sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HH_Initialize(LPS22HH_Object_t *pObj)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  /* Disable MIPI I3C(SM) interface */
  if (lps22hh_i3c_interface_set(&(pObj->Ctx), LPS22HH_I3C_DISABLE) != LPS22HH_OK)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	331c      	adds	r3, #28
 800719c:	2111      	movs	r1, #17
 800719e:	4618      	mov	r0, r3
 80071a0:	f000 fa9c 	bl	80076dc <lps22hh_i3c_interface_set>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d002      	beq.n	80071b0 <LPS22HH_Initialize+0x20>
  {
    return LPS22HH_ERROR;
 80071aa:	f04f 33ff 	mov.w	r3, #4294967295
 80071ae:	e034      	b.n	800721a <LPS22HH_Initialize+0x8a>
  }

  /* Power down the device, set Low Noise Enable (bit 5), clear One Shot (bit 4) */
  if (lps22hh_data_rate_set(&(pObj->Ctx), (lps22hh_odr_t)(LPS22HH_POWER_DOWN | 0x10)) != LPS22HH_OK)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	331c      	adds	r3, #28
 80071b4:	2110      	movs	r1, #16
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 f8f2 	bl	80073a0 <lps22hh_data_rate_set>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d002      	beq.n	80071c8 <LPS22HH_Initialize+0x38>
  {
    return LPS22HH_ERROR;
 80071c2:	f04f 33ff 	mov.w	r3, #4294967295
 80071c6:	e028      	b.n	800721a <LPS22HH_Initialize+0x8a>
  }

  /* Disable low-pass filter on LPS22HH pressure data */
  if (lps22hh_lp_bandwidth_set(&(pObj->Ctx), LPS22HH_LPF_ODR_DIV_2) != LPS22HH_OK)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	331c      	adds	r3, #28
 80071cc:	2100      	movs	r1, #0
 80071ce:	4618      	mov	r0, r3
 80071d0:	f000 fa5e 	bl	8007690 <lps22hh_lp_bandwidth_set>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d002      	beq.n	80071e0 <LPS22HH_Initialize+0x50>
  {
    return LPS22HH_ERROR;
 80071da:	f04f 33ff 	mov.w	r3, #4294967295
 80071de:	e01c      	b.n	800721a <LPS22HH_Initialize+0x8a>
  }

  /* Set block data update mode */
  if (lps22hh_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HH_OK)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	331c      	adds	r3, #28
 80071e4:	2101      	movs	r1, #1
 80071e6:	4618      	mov	r0, r3
 80071e8:	f000 f8b4 	bl	8007354 <lps22hh_block_data_update_set>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d002      	beq.n	80071f8 <LPS22HH_Initialize+0x68>
  {
    return LPS22HH_ERROR;
 80071f2:	f04f 33ff 	mov.w	r3, #4294967295
 80071f6:	e010      	b.n	800721a <LPS22HH_Initialize+0x8a>
  }

  /* Set autoincrement for multi-byte read/write */
  if (lps22hh_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HH_OK)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	331c      	adds	r3, #28
 80071fc:	2101      	movs	r1, #1
 80071fe:	4618      	mov	r0, r3
 8007200:	f000 fa20 	bl	8007644 <lps22hh_auto_increment_set>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d002      	beq.n	8007210 <LPS22HH_Initialize+0x80>
  {
    return LPS22HH_ERROR;
 800720a:	f04f 33ff 	mov.w	r3, #4294967295
 800720e:	e004      	b.n	800721a <LPS22HH_Initialize+0x8a>
  }

  pObj->last_odr = LPS22HH_25_Hz;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2203      	movs	r2, #3
 8007214:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  return LPS22HH_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3708      	adds	r7, #8
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8007222:	b590      	push	{r4, r7, lr}
 8007224:	b087      	sub	sp, #28
 8007226:	af00      	add	r7, sp, #0
 8007228:	60f8      	str	r0, [r7, #12]
 800722a:	607a      	str	r2, [r7, #4]
 800722c:	461a      	mov	r2, r3
 800722e:	460b      	mov	r3, r1
 8007230:	72fb      	strb	r3, [r7, #11]
 8007232:	4613      	mov	r3, r2
 8007234:	813b      	strh	r3, [r7, #8]
  LPS22HH_Object_t *pObj = (LPS22HH_Object_t *)Handle;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	695c      	ldr	r4, [r3, #20]
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	7b1b      	ldrb	r3, [r3, #12]
 8007242:	4618      	mov	r0, r3
 8007244:	7afb      	ldrb	r3, [r7, #11]
 8007246:	b299      	uxth	r1, r3
 8007248:	893b      	ldrh	r3, [r7, #8]
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	47a0      	blx	r4
 800724e:	4603      	mov	r3, r0
}
 8007250:	4618      	mov	r0, r3
 8007252:	371c      	adds	r7, #28
 8007254:	46bd      	mov	sp, r7
 8007256:	bd90      	pop	{r4, r7, pc}

08007258 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8007258:	b590      	push	{r4, r7, lr}
 800725a:	b087      	sub	sp, #28
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	607a      	str	r2, [r7, #4]
 8007262:	461a      	mov	r2, r3
 8007264:	460b      	mov	r3, r1
 8007266:	72fb      	strb	r3, [r7, #11]
 8007268:	4613      	mov	r3, r2
 800726a:	813b      	strh	r3, [r7, #8]
  LPS22HH_Object_t *pObj = (LPS22HH_Object_t *)Handle;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	691c      	ldr	r4, [r3, #16]
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	7b1b      	ldrb	r3, [r3, #12]
 8007278:	4618      	mov	r0, r3
 800727a:	7afb      	ldrb	r3, [r7, #11]
 800727c:	b299      	uxth	r1, r3
 800727e:	893b      	ldrh	r3, [r7, #8]
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	47a0      	blx	r4
 8007284:	4603      	mov	r3, r0
}
 8007286:	4618      	mov	r0, r3
 8007288:	371c      	adds	r7, #28
 800728a:	46bd      	mov	sp, r7
 800728c:	bd90      	pop	{r4, r7, pc}

0800728e <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800728e:	b590      	push	{r4, r7, lr}
 8007290:	b087      	sub	sp, #28
 8007292:	af00      	add	r7, sp, #0
 8007294:	60f8      	str	r0, [r7, #12]
 8007296:	607a      	str	r2, [r7, #4]
 8007298:	461a      	mov	r2, r3
 800729a:	460b      	mov	r3, r1
 800729c:	72fb      	strb	r3, [r7, #11]
 800729e:	4613      	mov	r3, r2
 80072a0:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	685c      	ldr	r4, [r3, #4]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6898      	ldr	r0, [r3, #8]
 80072aa:	893b      	ldrh	r3, [r7, #8]
 80072ac:	7af9      	ldrb	r1, [r7, #11]
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	47a0      	blx	r4
 80072b2:	6178      	str	r0, [r7, #20]
  return ret;
 80072b4:	697b      	ldr	r3, [r7, #20]
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	371c      	adds	r7, #28
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd90      	pop	{r4, r7, pc}

080072be <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80072be:	b590      	push	{r4, r7, lr}
 80072c0:	b087      	sub	sp, #28
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	60f8      	str	r0, [r7, #12]
 80072c6:	607a      	str	r2, [r7, #4]
 80072c8:	461a      	mov	r2, r3
 80072ca:	460b      	mov	r3, r1
 80072cc:	72fb      	strb	r3, [r7, #11]
 80072ce:	4613      	mov	r3, r2
 80072d0:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681c      	ldr	r4, [r3, #0]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6898      	ldr	r0, [r3, #8]
 80072da:	893b      	ldrh	r3, [r7, #8]
 80072dc:	7af9      	ldrb	r1, [r7, #11]
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	47a0      	blx	r4
 80072e2:	6178      	str	r0, [r7, #20]
  return ret;
 80072e4:	697b      	ldr	r3, [r7, #20]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	371c      	adds	r7, #28
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd90      	pop	{r4, r7, pc}
	...

080072f0 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  return ( (float_t) lsb / 1048576.0f );
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	ee07 3a90 	vmov	s15, r3
 80072fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007302:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800731c <lps22hh_from_lsb_to_hpa+0x2c>
 8007306:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800730a:	eef0 7a66 	vmov.f32	s15, s13
}
 800730e:	eeb0 0a67 	vmov.f32	s0, s15
 8007312:	370c      	adds	r7, #12
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr
 800731c:	49800000 	.word	0x49800000

08007320 <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	4603      	mov	r3, r0
 8007328:	80fb      	strh	r3, [r7, #6]
  return ( (float_t) lsb / 100.0f );
 800732a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800732e:	ee07 3a90 	vmov	s15, r3
 8007332:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007336:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8007350 <lps22hh_from_lsb_to_celsius+0x30>
 800733a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800733e:	eef0 7a66 	vmov.f32	s15, s13
}
 8007342:	eeb0 0a67 	vmov.f32	s0, s15
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr
 8007350:	42c80000 	.word	0x42c80000

08007354 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	460b      	mov	r3, r1
 800735e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8007360:	f107 0208 	add.w	r2, r7, #8
 8007364:	2301      	movs	r3, #1
 8007366:	2110      	movs	r1, #16
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f7ff ff90 	bl	800728e <lps22hh_read_reg>
 800736e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10f      	bne.n	8007396 <lps22hh_block_data_update_set+0x42>
    reg.bdu = val;
 8007376:	78fb      	ldrb	r3, [r7, #3]
 8007378:	f003 0301 	and.w	r3, r3, #1
 800737c:	b2da      	uxtb	r2, r3
 800737e:	7a3b      	ldrb	r3, [r7, #8]
 8007380:	f362 0341 	bfi	r3, r2, #1, #1
 8007384:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8007386:	f107 0208 	add.w	r2, r7, #8
 800738a:	2301      	movs	r3, #1
 800738c:	2110      	movs	r1, #16
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7ff ff95 	bl	80072be <lps22hh_write_reg>
 8007394:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007396:	68fb      	ldr	r3, [r7, #12]
}
 8007398:	4618      	mov	r0, r3
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	460b      	mov	r3, r1
 80073aa:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 80073ac:	f107 0210 	add.w	r2, r7, #16
 80073b0:	2301      	movs	r3, #1
 80073b2:	2110      	movs	r1, #16
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f7ff ff6a 	bl	800728e <lps22hh_read_reg>
 80073ba:	6178      	str	r0, [r7, #20]
                         1);

  if (ret == 0) {
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d107      	bne.n	80073d2 <lps22hh_data_rate_set+0x32>
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 80073c2:	f107 020c 	add.w	r2, r7, #12
 80073c6:	2301      	movs	r3, #1
 80073c8:	2111      	movs	r1, #17
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f7ff ff5f 	bl	800728e <lps22hh_read_reg>
 80073d0:	6178      	str	r0, [r7, #20]
                           1);
  }

  if (ret == 0) {
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d10f      	bne.n	80073f8 <lps22hh_data_rate_set+0x58>
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 80073d8:	78fb      	ldrb	r3, [r7, #3]
 80073da:	f003 0307 	and.w	r3, r3, #7
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	7c3b      	ldrb	r3, [r7, #16]
 80073e2:	f362 1306 	bfi	r3, r2, #4, #3
 80073e6:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 80073e8:	f107 0210 	add.w	r2, r7, #16
 80073ec:	2301      	movs	r3, #1
 80073ee:	2110      	movs	r1, #16
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f7ff ff64 	bl	80072be <lps22hh_write_reg>
 80073f6:	6178      	str	r0, [r7, #20]
                            1);
  }

  if (ret == 0) {
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d119      	bne.n	8007432 <lps22hh_data_rate_set+0x92>
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 80073fe:	78fb      	ldrb	r3, [r7, #3]
 8007400:	091b      	lsrs	r3, r3, #4
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	b2da      	uxtb	r2, r3
 8007408:	7b3b      	ldrb	r3, [r7, #12]
 800740a:	f362 0341 	bfi	r3, r2, #1, #1
 800740e:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8007410:	78fb      	ldrb	r3, [r7, #3]
 8007412:	08db      	lsrs	r3, r3, #3
 8007414:	f003 0301 	and.w	r3, r3, #1
 8007418:	b2da      	uxtb	r2, r3
 800741a:	7b3b      	ldrb	r3, [r7, #12]
 800741c:	f362 0300 	bfi	r3, r2, #0, #1
 8007420:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 8007422:	f107 020c 	add.w	r2, r7, #12
 8007426:	2301      	movs	r3, #1
 8007428:	2111      	movs	r1, #17
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f7ff ff47 	bl	80072be <lps22hh_write_reg>
 8007430:	6178      	str	r0, [r7, #20]
                            1);
  }

  return ret;
 8007432:	697b      	ldr	r3, [r7, #20]
}
 8007434:	4618      	mov	r0, r3
 8007436:	3718      	adds	r7, #24
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <lps22hh_data_rate_get>:
  * @param  val      Get the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_get(stmdev_ctx_t *ctx, lps22hh_odr_t *val)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b086      	sub	sp, #24
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 8007446:	f107 0210 	add.w	r2, r7, #16
 800744a:	2301      	movs	r3, #1
 800744c:	2110      	movs	r1, #16
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f7ff ff1d 	bl	800728e <lps22hh_read_reg>
 8007454:	6178      	str	r0, [r7, #20]
                         1);

  if (ret == 0) {
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d107      	bne.n	800746c <lps22hh_data_rate_get+0x30>
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 800745c:	f107 020c 	add.w	r2, r7, #12
 8007460:	2301      	movs	r3, #1
 8007462:	2111      	movs	r1, #17
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f7ff ff12 	bl	800728e <lps22hh_read_reg>
 800746a:	6178      	str	r0, [r7, #20]
                           1);
  }

  if (ret == 0) {
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	2b00      	cmp	r3, #0
 8007470:	f040 8086 	bne.w	8007580 <lps22hh_data_rate_get+0x144>
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 8007474:	f107 020c 	add.w	r2, r7, #12
 8007478:	2301      	movs	r3, #1
 800747a:	2111      	movs	r1, #17
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f7ff ff06 	bl	800728e <lps22hh_read_reg>
 8007482:	6178      	str	r0, [r7, #20]
                           1);

    switch (((ctrl_reg2.low_noise_en << 4) + (ctrl_reg2.one_shot << 3) +
 8007484:	7b3b      	ldrb	r3, [r7, #12]
 8007486:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800748a:	b2db      	uxtb	r3, r3
 800748c:	011a      	lsls	r2, r3, #4
 800748e:	7b3b      	ldrb	r3, [r7, #12]
 8007490:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007494:	b2db      	uxtb	r3, r3
 8007496:	00db      	lsls	r3, r3, #3
 8007498:	4413      	add	r3, r2
             ctrl_reg1.odr )) {
 800749a:	7c3a      	ldrb	r2, [r7, #16]
 800749c:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80074a0:	b2d2      	uxtb	r2, r2
    switch (((ctrl_reg2.low_noise_en << 4) + (ctrl_reg2.one_shot << 3) +
 80074a2:	4413      	add	r3, r2
 80074a4:	2b15      	cmp	r3, #21
 80074a6:	d867      	bhi.n	8007578 <lps22hh_data_rate_get+0x13c>
 80074a8:	a201      	add	r2, pc, #4	@ (adr r2, 80074b0 <lps22hh_data_rate_get+0x74>)
 80074aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ae:	bf00      	nop
 80074b0:	08007509 	.word	0x08007509
 80074b4:	08007519 	.word	0x08007519
 80074b8:	08007521 	.word	0x08007521
 80074bc:	08007529 	.word	0x08007529
 80074c0:	08007531 	.word	0x08007531
 80074c4:	08007539 	.word	0x08007539
 80074c8:	08007569 	.word	0x08007569
 80074cc:	08007571 	.word	0x08007571
 80074d0:	08007511 	.word	0x08007511
 80074d4:	08007579 	.word	0x08007579
 80074d8:	08007579 	.word	0x08007579
 80074dc:	08007579 	.word	0x08007579
 80074e0:	08007579 	.word	0x08007579
 80074e4:	08007579 	.word	0x08007579
 80074e8:	08007579 	.word	0x08007579
 80074ec:	08007579 	.word	0x08007579
 80074f0:	08007579 	.word	0x08007579
 80074f4:	08007541 	.word	0x08007541
 80074f8:	08007549 	.word	0x08007549
 80074fc:	08007551 	.word	0x08007551
 8007500:	08007559 	.word	0x08007559
 8007504:	08007561 	.word	0x08007561
      case LPS22HH_POWER_DOWN:
        *val = LPS22HH_POWER_DOWN;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	2200      	movs	r2, #0
 800750c:	701a      	strb	r2, [r3, #0]
        break;
 800750e:	e037      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_ONE_SHOOT:
        *val = LPS22HH_ONE_SHOOT;
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	2208      	movs	r2, #8
 8007514:	701a      	strb	r2, [r3, #0]
        break;
 8007516:	e033      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_1_Hz:
        *val = LPS22HH_1_Hz;
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	2201      	movs	r2, #1
 800751c:	701a      	strb	r2, [r3, #0]
        break;
 800751e:	e02f      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_10_Hz:
        *val = LPS22HH_10_Hz;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2202      	movs	r2, #2
 8007524:	701a      	strb	r2, [r3, #0]
        break;
 8007526:	e02b      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_25_Hz:
        *val = LPS22HH_25_Hz;
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	2203      	movs	r2, #3
 800752c:	701a      	strb	r2, [r3, #0]
        break;
 800752e:	e027      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_50_Hz:
        *val = LPS22HH_50_Hz;
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	2204      	movs	r2, #4
 8007534:	701a      	strb	r2, [r3, #0]
        break;
 8007536:	e023      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_75_Hz:
        *val = LPS22HH_75_Hz;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	2205      	movs	r2, #5
 800753c:	701a      	strb	r2, [r3, #0]
        break;
 800753e:	e01f      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_1_Hz_LOW_NOISE:
        *val = LPS22HH_1_Hz_LOW_NOISE;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	2211      	movs	r2, #17
 8007544:	701a      	strb	r2, [r3, #0]
        break;
 8007546:	e01b      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_10_Hz_LOW_NOISE:
        *val = LPS22HH_10_Hz_LOW_NOISE;
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	2212      	movs	r2, #18
 800754c:	701a      	strb	r2, [r3, #0]
        break;
 800754e:	e017      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_25_Hz_LOW_NOISE:
        *val = LPS22HH_25_Hz_LOW_NOISE;
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2213      	movs	r2, #19
 8007554:	701a      	strb	r2, [r3, #0]
        break;
 8007556:	e013      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_50_Hz_LOW_NOISE:
        *val = LPS22HH_50_Hz_LOW_NOISE;
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	2214      	movs	r2, #20
 800755c:	701a      	strb	r2, [r3, #0]
        break;
 800755e:	e00f      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_75_Hz_LOW_NOISE:
        *val = LPS22HH_75_Hz_LOW_NOISE;
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	2215      	movs	r2, #21
 8007564:	701a      	strb	r2, [r3, #0]
        break;
 8007566:	e00b      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_100_Hz:
        *val = LPS22HH_100_Hz;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	2206      	movs	r2, #6
 800756c:	701a      	strb	r2, [r3, #0]
        break;
 800756e:	e007      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      case LPS22HH_200_Hz:
        *val = LPS22HH_200_Hz;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	2207      	movs	r2, #7
 8007574:	701a      	strb	r2, [r3, #0]
        break;
 8007576:	e003      	b.n	8007580 <lps22hh_data_rate_get+0x144>

      default:
        *val = LPS22HH_POWER_DOWN;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	2200      	movs	r2, #0
 800757c:	701a      	strb	r2, [r3, #0]
        break;
 800757e:	bf00      	nop
    }
  }

  return ret;
 8007580:	697b      	ldr	r3, [r7, #20]
}
 8007582:	4618      	mov	r0, r3
 8007584:	3718      	adds	r7, #24
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop

0800758c <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 8007596:	f107 0208 	add.w	r2, r7, #8
 800759a:	2303      	movs	r3, #3
 800759c:	2128      	movs	r1, #40	@ 0x28
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f7ff fe75 	bl	800728e <lps22hh_read_reg>
 80075a4:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 80075a6:	7abb      	ldrb	r3, [r7, #10]
 80075a8:	461a      	mov	r2, r3
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	021b      	lsls	r3, r3, #8
 80075b4:	7a7a      	ldrb	r2, [r7, #9]
 80075b6:	441a      	add	r2, r3
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	021b      	lsls	r3, r3, #8
 80075c2:	7a3a      	ldrb	r2, [r7, #8]
 80075c4:	441a      	add	r2, r3
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	021a      	lsls	r2, r3, #8
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	601a      	str	r2, [r3, #0]
  return ret;
 80075d4:	68fb      	ldr	r3, [r7, #12]
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b084      	sub	sp, #16
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
 80075e6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 80075e8:	f107 0208 	add.w	r2, r7, #8
 80075ec:	2302      	movs	r3, #2
 80075ee:	212b      	movs	r1, #43	@ 0x2b
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f7ff fe4c 	bl	800728e <lps22hh_read_reg>
 80075f6:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 80075f8:	7a7b      	ldrb	r3, [r7, #9]
 80075fa:	b21a      	sxth	r2, r3
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007606:	b29b      	uxth	r3, r3
 8007608:	021b      	lsls	r3, r3, #8
 800760a:	b29b      	uxth	r3, r3
 800760c:	7a3a      	ldrb	r2, [r7, #8]
 800760e:	4413      	add	r3, r2
 8007610:	b29b      	uxth	r3, r3
 8007612:	b21a      	sxth	r2, r3
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	801a      	strh	r2, [r3, #0]
  return ret;
 8007618:	68fb      	ldr	r3, [r7, #12]
}
 800761a:	4618      	mov	r0, r3
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}

08007622 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007622:	b580      	push	{r7, lr}
 8007624:	b084      	sub	sp, #16
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]
 800762a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 800762c:	2301      	movs	r3, #1
 800762e:	683a      	ldr	r2, [r7, #0]
 8007630:	210f      	movs	r1, #15
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f7ff fe2b 	bl	800728e <lps22hh_read_reg>
 8007638:	60f8      	str	r0, [r7, #12]
  return ret;
 800763a:	68fb      	ldr	r3, [r7, #12]
}
 800763c:	4618      	mov	r0, r3
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <lps22hh_auto_increment_set>:
  * @param  val      change the values of if_add_inc in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	460b      	mov	r3, r1
 800764e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8007650:	f107 0208 	add.w	r2, r7, #8
 8007654:	2301      	movs	r3, #1
 8007656:	2111      	movs	r1, #17
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f7ff fe18 	bl	800728e <lps22hh_read_reg>
 800765e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d10f      	bne.n	8007686 <lps22hh_auto_increment_set+0x42>
    reg.if_add_inc = val;
 8007666:	78fb      	ldrb	r3, [r7, #3]
 8007668:	f003 0301 	and.w	r3, r3, #1
 800766c:	b2da      	uxtb	r2, r3
 800766e:	7a3b      	ldrb	r3, [r7, #8]
 8007670:	f362 1304 	bfi	r3, r2, #4, #1
 8007674:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8007676:	f107 0208 	add.w	r2, r7, #8
 800767a:	2301      	movs	r3, #1
 800767c:	2111      	movs	r1, #17
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f7ff fe1d 	bl	80072be <lps22hh_write_reg>
 8007684:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007686:	68fb      	ldr	r3, [r7, #12]
}
 8007688:	4618      	mov	r0, r3
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <lps22hh_lp_bandwidth_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_lp_bandwidth_set(stmdev_ctx_t *ctx,
                                 lps22hh_lpfp_cfg_t val)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	460b      	mov	r3, r1
 800769a:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 800769c:	f107 0208 	add.w	r2, r7, #8
 80076a0:	2301      	movs	r3, #1
 80076a2:	2110      	movs	r1, #16
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f7ff fdf2 	bl	800728e <lps22hh_read_reg>
 80076aa:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10f      	bne.n	80076d2 <lps22hh_lp_bandwidth_set+0x42>
    reg.lpfp_cfg = (uint8_t)val;
 80076b2:	78fb      	ldrb	r3, [r7, #3]
 80076b4:	f003 0303 	and.w	r3, r3, #3
 80076b8:	b2da      	uxtb	r2, r3
 80076ba:	7a3b      	ldrb	r3, [r7, #8]
 80076bc:	f362 0383 	bfi	r3, r2, #2, #2
 80076c0:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80076c2:	f107 0208 	add.w	r2, r7, #8
 80076c6:	2301      	movs	r3, #1
 80076c8:	2110      	movs	r1, #16
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f7ff fdf7 	bl	80072be <lps22hh_write_reg>
 80076d0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80076d2:	68fb      	ldr	r3, [r7, #12]
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3710      	adds	r7, #16
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <lps22hh_i3c_interface_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_i3c_interface_set(stmdev_ctx_t *ctx,
                                  lps22hh_i3c_disable_t val)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	460b      	mov	r3, r1
 80076e6:	70fb      	strb	r3, [r7, #3]
  lps22hh_if_ctrl_t reg;
  int32_t ret;
  ret = lps22hh_read_reg(ctx, LPS22HH_IF_CTRL, (uint8_t *) &reg, 1);
 80076e8:	f107 0208 	add.w	r2, r7, #8
 80076ec:	2301      	movs	r3, #1
 80076ee:	210e      	movs	r1, #14
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f7ff fdcc 	bl	800728e <lps22hh_read_reg>
 80076f6:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d118      	bne.n	8007730 <lps22hh_i3c_interface_set+0x54>
    reg.i3c_disable = ((uint8_t)val & 0x01u);
 80076fe:	78fb      	ldrb	r3, [r7, #3]
 8007700:	f003 0301 	and.w	r3, r3, #1
 8007704:	b2da      	uxtb	r2, r3
 8007706:	7a3b      	ldrb	r3, [r7, #8]
 8007708:	f362 0341 	bfi	r3, r2, #1, #1
 800770c:	723b      	strb	r3, [r7, #8]
    reg.int_en_i3c = ((uint8_t)val & 0x10U) >> 4;
 800770e:	78fb      	ldrb	r3, [r7, #3]
 8007710:	091b      	lsrs	r3, r3, #4
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	b2da      	uxtb	r2, r3
 8007718:	7a3b      	ldrb	r3, [r7, #8]
 800771a:	f362 13c7 	bfi	r3, r2, #7, #1
 800771e:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_IF_CTRL, (uint8_t *) &reg, 1);
 8007720:	f107 0208 	add.w	r2, r7, #8
 8007724:	2301      	movs	r3, #1
 8007726:	210e      	movs	r1, #14
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f7ff fdc8 	bl	80072be <lps22hh_write_reg>
 800772e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007730:	68fb      	ldr	r3, [r7, #12]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
	...

0800773c <LSM6DSR_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_RegisterBusIO(LSM6DSR_Object_t *pObj, LSM6DSR_IO_t *pIO)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSR_OK;
 8007746:	2300      	movs	r3, #0
 8007748:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d103      	bne.n	8007758 <LSM6DSR_RegisterBusIO+0x1c>
  {
    ret = LSM6DSR_ERROR;
 8007750:	f04f 33ff 	mov.w	r3, #4294967295
 8007754:	60fb      	str	r3, [r7, #12]
 8007756:	e04d      	b.n	80077f4 <LSM6DSR_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	685a      	ldr	r2, [r3, #4]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	689a      	ldr	r2, [r3, #8]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	7b1a      	ldrb	r2, [r3, #12]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	691a      	ldr	r2, [r3, #16]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	695a      	ldr	r2, [r3, #20]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	699a      	ldr	r2, [r3, #24]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	4a1b      	ldr	r2, [pc, #108]	@ (8007800 <LSM6DSR_RegisterBusIO+0xc4>)
 8007794:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a1a      	ldr	r2, [pc, #104]	@ (8007804 <LSM6DSR_RegisterBusIO+0xc8>)
 800779a:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	625a      	str	r2, [r3, #36]	@ 0x24

    if (pObj->IO.Init == NULL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d103      	bne.n	80077b2 <LSM6DSR_RegisterBusIO+0x76>
    {
      ret = LSM6DSR_ERROR;
 80077aa:	f04f 33ff 	mov.w	r3, #4294967295
 80077ae:	60fb      	str	r3, [r7, #12]
 80077b0:	e020      	b.n	80077f4 <LSM6DSR_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSR_OK)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4798      	blx	r3
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d003      	beq.n	80077c6 <LSM6DSR_RegisterBusIO+0x8a>
    {
      ret = LSM6DSR_ERROR;
 80077be:	f04f 33ff 	mov.w	r3, #4294967295
 80077c2:	60fb      	str	r3, [r7, #12]
 80077c4:	e016      	b.n	80077f4 <LSM6DSR_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSR_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	2b02      	cmp	r3, #2
 80077cc:	d112      	bne.n	80077f4 <LSM6DSR_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d10d      	bne.n	80077f4 <LSM6DSR_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80077d8:	230c      	movs	r3, #12
 80077da:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSR_Write_Reg(pObj, LSM6DSR_CTRL3_C, data) != LSM6DSR_OK)
 80077dc:	7afb      	ldrb	r3, [r7, #11]
 80077de:	461a      	mov	r2, r3
 80077e0:	2112      	movs	r1, #18
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f000 fd75 	bl	80082d2 <LSM6DSR_Write_Reg>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d002      	beq.n	80077f4 <LSM6DSR_RegisterBusIO+0xb8>
          {
            ret = LSM6DSR_ERROR;
 80077ee:	f04f 33ff 	mov.w	r3, #4294967295
 80077f2:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80077f4:	68fb      	ldr	r3, [r7, #12]
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3710      	adds	r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	08008741 	.word	0x08008741
 8007804:	08008777 	.word	0x08008777

08007808 <LSM6DSR_Init>:
 * @brief  Initialize the LSM6DSR sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_Init(LSM6DSR_Object_t *pObj)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  /* Disable I3C */
  if (lsm6dsr_i3c_disable_set(&(pObj->Ctx), LSM6DSR_I3C_DISABLE) != LSM6DSR_OK)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	331c      	adds	r3, #28
 8007814:	2180      	movs	r1, #128	@ 0x80
 8007816:	4618      	mov	r0, r3
 8007818:	f001 fc9f 	bl	800915a <lsm6dsr_i3c_disable_set>
 800781c:	4603      	mov	r3, r0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d002      	beq.n	8007828 <LSM6DSR_Init+0x20>
  {
    return LSM6DSR_ERROR;
 8007822:	f04f 33ff 	mov.w	r3, #4294967295
 8007826:	e060      	b.n	80078ea <LSM6DSR_Init+0xe2>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsr_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSR_OK)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	331c      	adds	r3, #28
 800782c:	2101      	movs	r1, #1
 800782e:	4618      	mov	r0, r3
 8007830:	f001 fc6d 	bl	800910e <lsm6dsr_auto_increment_set>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d002      	beq.n	8007840 <LSM6DSR_Init+0x38>
  {
    return LSM6DSR_ERROR;
 800783a:	f04f 33ff 	mov.w	r3, #4294967295
 800783e:	e054      	b.n	80078ea <LSM6DSR_Init+0xe2>
  }

  /* Enable BDU */
  if (lsm6dsr_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSR_OK)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	331c      	adds	r3, #28
 8007844:	2101      	movs	r1, #1
 8007846:	4618      	mov	r0, r3
 8007848:	f001 fb74 	bl	8008f34 <lsm6dsr_block_data_update_set>
 800784c:	4603      	mov	r3, r0
 800784e:	2b00      	cmp	r3, #0
 8007850:	d002      	beq.n	8007858 <LSM6DSR_Init+0x50>
  {
    return LSM6DSR_ERROR;
 8007852:	f04f 33ff 	mov.w	r3, #4294967295
 8007856:	e048      	b.n	80078ea <LSM6DSR_Init+0xe2>
  }

  /* FIFO mode selection */
  if (lsm6dsr_fifo_mode_set(&(pObj->Ctx), LSM6DSR_BYPASS_MODE) != LSM6DSR_OK)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	331c      	adds	r3, #28
 800785c:	2100      	movs	r1, #0
 800785e:	4618      	mov	r0, r3
 8007860:	f001 fcc1 	bl	80091e6 <lsm6dsr_fifo_mode_set>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	d002      	beq.n	8007870 <LSM6DSR_Init+0x68>
  {
    return LSM6DSR_ERROR;
 800786a:	f04f 33ff 	mov.w	r3, #4294967295
 800786e:	e03c      	b.n	80078ea <LSM6DSR_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSR_XL_ODR_104Hz;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2204      	movs	r2, #4
 8007874:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsr_xl_data_rate_set(&(pObj->Ctx), LSM6DSR_XL_ODR_OFF) != LSM6DSR_OK)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	331c      	adds	r3, #28
 800787c:	2100      	movs	r1, #0
 800787e:	4618      	mov	r0, r3
 8007880:	f001 f822 	bl	80088c8 <lsm6dsr_xl_data_rate_set>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d002      	beq.n	8007890 <LSM6DSR_Init+0x88>
  {
    return LSM6DSR_ERROR;
 800788a:	f04f 33ff 	mov.w	r3, #4294967295
 800788e:	e02c      	b.n	80078ea <LSM6DSR_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dsr_xl_full_scale_set(&(pObj->Ctx), LSM6DSR_2g) != LSM6DSR_OK)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	331c      	adds	r3, #28
 8007894:	2100      	movs	r1, #0
 8007896:	4618      	mov	r0, r3
 8007898:	f000 ffb8 	bl	800880c <lsm6dsr_xl_full_scale_set>
 800789c:	4603      	mov	r3, r0
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d002      	beq.n	80078a8 <LSM6DSR_Init+0xa0>
  {
    return LSM6DSR_ERROR;
 80078a2:	f04f 33ff 	mov.w	r3, #4294967295
 80078a6:	e020      	b.n	80078ea <LSM6DSR_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSR_GY_ODR_104Hz;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2204      	movs	r2, #4
 80078ac:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsr_gy_data_rate_set(&(pObj->Ctx), LSM6DSR_GY_ODR_OFF) != LSM6DSR_OK)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	331c      	adds	r3, #28
 80078b4:	2100      	movs	r1, #0
 80078b6:	4618      	mov	r0, r3
 80078b8:	f001 f9e0 	bl	8008c7c <lsm6dsr_gy_data_rate_set>
 80078bc:	4603      	mov	r3, r0
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d002      	beq.n	80078c8 <LSM6DSR_Init+0xc0>
  {
    return LSM6DSR_ERROR;
 80078c2:	f04f 33ff 	mov.w	r3, #4294967295
 80078c6:	e010      	b.n	80078ea <LSM6DSR_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dsr_gy_full_scale_set(&(pObj->Ctx), LSM6DSR_2000dps) != LSM6DSR_OK)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	331c      	adds	r3, #28
 80078cc:	210c      	movs	r1, #12
 80078ce:	4618      	mov	r0, r3
 80078d0:	f001 f95c 	bl	8008b8c <lsm6dsr_gy_full_scale_set>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d002      	beq.n	80078e0 <LSM6DSR_Init+0xd8>
  {
    return LSM6DSR_ERROR;
 80078da:	f04f 33ff 	mov.w	r3, #4294967295
 80078de:	e004      	b.n	80078ea <LSM6DSR_Init+0xe2>
  }

  pObj->is_initialized = 1;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return LSM6DSR_OK;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3708      	adds	r7, #8
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}

080078f2 <LSM6DSR_DeInit>:
 * @brief  Deinitialize the LSM6DSR sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_DeInit(LSM6DSR_Object_t *pObj)
{
 80078f2:	b580      	push	{r7, lr}
 80078f4:	b082      	sub	sp, #8
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSR_ACC_Disable(pObj) != LSM6DSR_OK)
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 f888 	bl	8007a10 <LSM6DSR_ACC_Disable>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d002      	beq.n	800790c <LSM6DSR_DeInit+0x1a>
  {
    return LSM6DSR_ERROR;
 8007906:	f04f 33ff 	mov.w	r3, #4294967295
 800790a:	e015      	b.n	8007938 <LSM6DSR_DeInit+0x46>
  }

  if (LSM6DSR_GYRO_Disable(pObj) != LSM6DSR_OK)
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 fa92 	bl	8007e36 <LSM6DSR_GYRO_Disable>
 8007912:	4603      	mov	r3, r0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <LSM6DSR_DeInit+0x2c>
  {
    return LSM6DSR_ERROR;
 8007918:	f04f 33ff 	mov.w	r3, #4294967295
 800791c:	e00c      	b.n	8007938 <LSM6DSR_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSR_XL_ODR_OFF;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  pObj->gyro_odr = LSM6DSR_GY_ODR_OFF;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  pObj->is_initialized = 0;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return LSM6DSR_OK;
 8007936:	2300      	movs	r3, #0
}
 8007938:	4618      	mov	r0, r3
 800793a:	3708      	adds	r7, #8
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <LSM6DSR_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ReadID(LSM6DSR_Object_t *pObj, uint8_t *Id)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b082      	sub	sp, #8
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  if (lsm6dsr_device_id_get(&(pObj->Ctx), Id) != LSM6DSR_OK)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	331c      	adds	r3, #28
 800794e:	6839      	ldr	r1, [r7, #0]
 8007950:	4618      	mov	r0, r3
 8007952:	f001 fbcb 	bl	80090ec <lsm6dsr_device_id_get>
 8007956:	4603      	mov	r3, r0
 8007958:	2b00      	cmp	r3, #0
 800795a:	d002      	beq.n	8007962 <LSM6DSR_ReadID+0x22>
  {
    return LSM6DSR_ERROR;
 800795c:	f04f 33ff 	mov.w	r3, #4294967295
 8007960:	e000      	b.n	8007964 <LSM6DSR_ReadID+0x24>
  }

  return LSM6DSR_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3708      	adds	r7, #8
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <LSM6DSR_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM6DSR sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GetCapabilities(LSM6DSR_Object_t *pObj, LSM6DSR_Capabilities_t *Capabilities)
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	2201      	movs	r2, #1
 800797a:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	2201      	movs	r2, #1
 8007980:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	2200      	movs	r2, #0
 8007986:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	2200      	movs	r2, #0
 800798c:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 4000;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8007994:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	2210      	movs	r2, #16
 800799a:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	2200      	movs	r2, #0
 80079a0:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	4a07      	ldr	r2, [pc, #28]	@ (80079c4 <LSM6DSR_GetCapabilities+0x58>)
 80079a6:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	4a06      	ldr	r2, [pc, #24]	@ (80079c4 <LSM6DSR_GetCapabilities+0x58>)
 80079ac:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	f04f 0200 	mov.w	r2, #0
 80079b4:	619a      	str	r2, [r3, #24]
  return LSM6DSR_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr
 80079c4:	45d02000 	.word	0x45d02000

080079c8 <LSM6DSR_ACC_Enable>:
 * @brief  Enable the LSM6DSR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ACC_Enable(LSM6DSR_Object_t *pObj)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d101      	bne.n	80079de <LSM6DSR_ACC_Enable+0x16>
  {
    return LSM6DSR_OK;
 80079da:	2300      	movs	r3, #0
 80079dc:	e014      	b.n	8007a08 <LSM6DSR_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsr_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSR_OK)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f103 021c 	add.w	r2, r3, #28
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80079ea:	4619      	mov	r1, r3
 80079ec:	4610      	mov	r0, r2
 80079ee:	f000 ff6b 	bl	80088c8 <lsm6dsr_xl_data_rate_set>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d002      	beq.n	80079fe <LSM6DSR_ACC_Enable+0x36>
  {
    return LSM6DSR_ERROR;
 80079f8:	f04f 33ff 	mov.w	r3, #4294967295
 80079fc:	e004      	b.n	8007a08 <LSM6DSR_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2201      	movs	r2, #1
 8007a02:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return LSM6DSR_OK;
 8007a06:	2300      	movs	r3, #0
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3708      	adds	r7, #8
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <LSM6DSR_ACC_Disable>:
 * @brief  Disable the LSM6DSR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ACC_Disable(LSM6DSR_Object_t *pObj)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d101      	bne.n	8007a26 <LSM6DSR_ACC_Disable+0x16>
  {
    return LSM6DSR_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	e01f      	b.n	8007a66 <LSM6DSR_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsr_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSR_OK)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f103 021c 	add.w	r2, r3, #28
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	332b      	adds	r3, #43	@ 0x2b
 8007a30:	4619      	mov	r1, r3
 8007a32:	4610      	mov	r0, r2
 8007a34:	f001 f842 	bl	8008abc <lsm6dsr_xl_data_rate_get>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d002      	beq.n	8007a44 <LSM6DSR_ACC_Disable+0x34>
  {
    return LSM6DSR_ERROR;
 8007a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a42:	e010      	b.n	8007a66 <LSM6DSR_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsr_xl_data_rate_set(&(pObj->Ctx), LSM6DSR_XL_ODR_OFF) != LSM6DSR_OK)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	331c      	adds	r3, #28
 8007a48:	2100      	movs	r1, #0
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f000 ff3c 	bl	80088c8 <lsm6dsr_xl_data_rate_set>
 8007a50:	4603      	mov	r3, r0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d002      	beq.n	8007a5c <LSM6DSR_ACC_Disable+0x4c>
  {
    return LSM6DSR_ERROR;
 8007a56:	f04f 33ff 	mov.w	r3, #4294967295
 8007a5a:	e004      	b.n	8007a66 <LSM6DSR_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return LSM6DSR_OK;
 8007a64:	2300      	movs	r3, #0
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3708      	adds	r7, #8
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
	...

08007a70 <LSM6DSR_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ACC_GetSensitivity(LSM6DSR_Object_t *pObj, float *Sensitivity)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSR_OK;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	60fb      	str	r3, [r7, #12]
  lsm6dsr_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsr_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSR_OK)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	331c      	adds	r3, #28
 8007a82:	f107 020b 	add.w	r2, r7, #11
 8007a86:	4611      	mov	r1, r2
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f000 fee5 	bl	8008858 <lsm6dsr_xl_full_scale_get>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d002      	beq.n	8007a9a <LSM6DSR_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSR_ERROR;
 8007a94:	f04f 33ff 	mov.w	r3, #4294967295
 8007a98:	e023      	b.n	8007ae2 <LSM6DSR_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8007a9a:	7afb      	ldrb	r3, [r7, #11]
 8007a9c:	2b03      	cmp	r3, #3
 8007a9e:	d81b      	bhi.n	8007ad8 <LSM6DSR_ACC_GetSensitivity+0x68>
 8007aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa8 <LSM6DSR_ACC_GetSensitivity+0x38>)
 8007aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa6:	bf00      	nop
 8007aa8:	08007ab9 	.word	0x08007ab9
 8007aac:	08007ad1 	.word	0x08007ad1
 8007ab0:	08007ac1 	.word	0x08007ac1
 8007ab4:	08007ac9 	.word	0x08007ac9
  {
    case LSM6DSR_2g:
      *Sensitivity = LSM6DSR_ACC_SENSITIVITY_FS_2G;
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	4a0c      	ldr	r2, [pc, #48]	@ (8007aec <LSM6DSR_ACC_GetSensitivity+0x7c>)
 8007abc:	601a      	str	r2, [r3, #0]
      break;
 8007abe:	e00f      	b.n	8007ae0 <LSM6DSR_ACC_GetSensitivity+0x70>

    case LSM6DSR_4g:
      *Sensitivity = LSM6DSR_ACC_SENSITIVITY_FS_4G;
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	4a0b      	ldr	r2, [pc, #44]	@ (8007af0 <LSM6DSR_ACC_GetSensitivity+0x80>)
 8007ac4:	601a      	str	r2, [r3, #0]
      break;
 8007ac6:	e00b      	b.n	8007ae0 <LSM6DSR_ACC_GetSensitivity+0x70>

    case LSM6DSR_8g:
      *Sensitivity = LSM6DSR_ACC_SENSITIVITY_FS_8G;
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	4a0a      	ldr	r2, [pc, #40]	@ (8007af4 <LSM6DSR_ACC_GetSensitivity+0x84>)
 8007acc:	601a      	str	r2, [r3, #0]
      break;
 8007ace:	e007      	b.n	8007ae0 <LSM6DSR_ACC_GetSensitivity+0x70>

    case LSM6DSR_16g:
      *Sensitivity = LSM6DSR_ACC_SENSITIVITY_FS_16G;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	4a09      	ldr	r2, [pc, #36]	@ (8007af8 <LSM6DSR_ACC_GetSensitivity+0x88>)
 8007ad4:	601a      	str	r2, [r3, #0]
      break;
 8007ad6:	e003      	b.n	8007ae0 <LSM6DSR_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSR_ERROR;
 8007ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8007adc:	60fb      	str	r3, [r7, #12]
      break;
 8007ade:	bf00      	nop
  }

  return ret;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3710      	adds	r7, #16
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	3d79db23 	.word	0x3d79db23
 8007af0:	3df9db23 	.word	0x3df9db23
 8007af4:	3e79db23 	.word	0x3e79db23
 8007af8:	3ef9db23 	.word	0x3ef9db23

08007afc <LSM6DSR_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ACC_GetOutputDataRate(LSM6DSR_Object_t *pObj, float *Odr)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSR_OK;
 8007b06:	2300      	movs	r3, #0
 8007b08:	60fb      	str	r3, [r7, #12]
  lsm6dsr_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsr_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSR_OK)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	331c      	adds	r3, #28
 8007b0e:	f107 020b 	add.w	r2, r7, #11
 8007b12:	4611      	mov	r1, r2
 8007b14:	4618      	mov	r0, r3
 8007b16:	f000 ffd1 	bl	8008abc <lsm6dsr_xl_data_rate_get>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d002      	beq.n	8007b26 <LSM6DSR_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSR_ERROR;
 8007b20:	f04f 33ff 	mov.w	r3, #4294967295
 8007b24:	e04e      	b.n	8007bc4 <LSM6DSR_ACC_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8007b26:	7afb      	ldrb	r3, [r7, #11]
 8007b28:	2b0a      	cmp	r3, #10
 8007b2a:	d846      	bhi.n	8007bba <LSM6DSR_ACC_GetOutputDataRate+0xbe>
 8007b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8007b34 <LSM6DSR_ACC_GetOutputDataRate+0x38>)
 8007b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b32:	bf00      	nop
 8007b34:	08007b61 	.word	0x08007b61
 8007b38:	08007b6b 	.word	0x08007b6b
 8007b3c:	08007b73 	.word	0x08007b73
 8007b40:	08007b7b 	.word	0x08007b7b
 8007b44:	08007b83 	.word	0x08007b83
 8007b48:	08007b8b 	.word	0x08007b8b
 8007b4c:	08007b93 	.word	0x08007b93
 8007b50:	08007b9b 	.word	0x08007b9b
 8007b54:	08007ba3 	.word	0x08007ba3
 8007b58:	08007bab 	.word	0x08007bab
 8007b5c:	08007bb3 	.word	0x08007bb3
  {
    case LSM6DSR_XL_ODR_OFF:
      *Odr = 0.0f;
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	f04f 0200 	mov.w	r2, #0
 8007b66:	601a      	str	r2, [r3, #0]
      break;
 8007b68:	e02b      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	4a17      	ldr	r2, [pc, #92]	@ (8007bcc <LSM6DSR_ACC_GetOutputDataRate+0xd0>)
 8007b6e:	601a      	str	r2, [r3, #0]
      break;
 8007b70:	e027      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_26Hz:
      *Odr = 26.0f;
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	4a16      	ldr	r2, [pc, #88]	@ (8007bd0 <LSM6DSR_ACC_GetOutputDataRate+0xd4>)
 8007b76:	601a      	str	r2, [r3, #0]
      break;
 8007b78:	e023      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_52Hz:
      *Odr = 52.0f;
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	4a15      	ldr	r2, [pc, #84]	@ (8007bd4 <LSM6DSR_ACC_GetOutputDataRate+0xd8>)
 8007b7e:	601a      	str	r2, [r3, #0]
      break;
 8007b80:	e01f      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_104Hz:
      *Odr = 104.0f;
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	4a14      	ldr	r2, [pc, #80]	@ (8007bd8 <LSM6DSR_ACC_GetOutputDataRate+0xdc>)
 8007b86:	601a      	str	r2, [r3, #0]
      break;
 8007b88:	e01b      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_208Hz:
      *Odr = 208.0f;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	4a13      	ldr	r2, [pc, #76]	@ (8007bdc <LSM6DSR_ACC_GetOutputDataRate+0xe0>)
 8007b8e:	601a      	str	r2, [r3, #0]
      break;
 8007b90:	e017      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_417Hz:
      *Odr = 417.0f;
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	4a12      	ldr	r2, [pc, #72]	@ (8007be0 <LSM6DSR_ACC_GetOutputDataRate+0xe4>)
 8007b96:	601a      	str	r2, [r3, #0]
      break;
 8007b98:	e013      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_833Hz:
      *Odr = 833.0f;
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	4a11      	ldr	r2, [pc, #68]	@ (8007be4 <LSM6DSR_ACC_GetOutputDataRate+0xe8>)
 8007b9e:	601a      	str	r2, [r3, #0]
      break;
 8007ba0:	e00f      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_1667Hz:
      *Odr = 1667.0f;
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	4a10      	ldr	r2, [pc, #64]	@ (8007be8 <LSM6DSR_ACC_GetOutputDataRate+0xec>)
 8007ba6:	601a      	str	r2, [r3, #0]
      break;
 8007ba8:	e00b      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_3333Hz:
      *Odr = 3333.0f;
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	4a0f      	ldr	r2, [pc, #60]	@ (8007bec <LSM6DSR_ACC_GetOutputDataRate+0xf0>)
 8007bae:	601a      	str	r2, [r3, #0]
      break;
 8007bb0:	e007      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    case LSM6DSR_XL_ODR_6667Hz:
      *Odr = 6667.0f;
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	4a0e      	ldr	r2, [pc, #56]	@ (8007bf0 <LSM6DSR_ACC_GetOutputDataRate+0xf4>)
 8007bb6:	601a      	str	r2, [r3, #0]
      break;
 8007bb8:	e003      	b.n	8007bc2 <LSM6DSR_ACC_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSR_ERROR;
 8007bba:	f04f 33ff 	mov.w	r3, #4294967295
 8007bbe:	60fb      	str	r3, [r7, #12]
      break;
 8007bc0:	bf00      	nop
  }

  return ret;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3710      	adds	r7, #16
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	41480000 	.word	0x41480000
 8007bd0:	41d00000 	.word	0x41d00000
 8007bd4:	42500000 	.word	0x42500000
 8007bd8:	42d00000 	.word	0x42d00000
 8007bdc:	43500000 	.word	0x43500000
 8007be0:	43d08000 	.word	0x43d08000
 8007be4:	44504000 	.word	0x44504000
 8007be8:	44d06000 	.word	0x44d06000
 8007bec:	45505000 	.word	0x45505000
 8007bf0:	45d05800 	.word	0x45d05800

08007bf4 <LSM6DSR_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ACC_SetOutputDataRate(LSM6DSR_Object_t *pObj, float Odr)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d106      	bne.n	8007c18 <LSM6DSR_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSR_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8007c0a:	ed97 0a00 	vldr	s0, [r7]
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f000 fb7a 	bl	8008308 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled>
 8007c14:	4603      	mov	r3, r0
 8007c16:	e005      	b.n	8007c24 <LSM6DSR_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSR_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8007c18:	ed97 0a00 	vldr	s0, [r7]
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f000 fbff 	bl	8008420 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled>
 8007c22:	4603      	mov	r3, r0
  }
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3708      	adds	r7, #8
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <LSM6DSR_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ACC_GetFullScale(LSM6DSR_Object_t *pObj, int32_t *FullScale)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSR_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	60fb      	str	r3, [r7, #12]
  lsm6dsr_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsr_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSR_OK)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	331c      	adds	r3, #28
 8007c3e:	f107 020b 	add.w	r2, r7, #11
 8007c42:	4611      	mov	r1, r2
 8007c44:	4618      	mov	r0, r3
 8007c46:	f000 fe07 	bl	8008858 <lsm6dsr_xl_full_scale_get>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d002      	beq.n	8007c56 <LSM6DSR_ACC_GetFullScale+0x2a>
  {
    return LSM6DSR_ERROR;
 8007c50:	f04f 33ff 	mov.w	r3, #4294967295
 8007c54:	e023      	b.n	8007c9e <LSM6DSR_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8007c56:	7afb      	ldrb	r3, [r7, #11]
 8007c58:	2b03      	cmp	r3, #3
 8007c5a:	d81b      	bhi.n	8007c94 <LSM6DSR_ACC_GetFullScale+0x68>
 8007c5c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c64 <LSM6DSR_ACC_GetFullScale+0x38>)
 8007c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c62:	bf00      	nop
 8007c64:	08007c75 	.word	0x08007c75
 8007c68:	08007c8d 	.word	0x08007c8d
 8007c6c:	08007c7d 	.word	0x08007c7d
 8007c70:	08007c85 	.word	0x08007c85
  {
    case LSM6DSR_2g:
      *FullScale =  2;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	2202      	movs	r2, #2
 8007c78:	601a      	str	r2, [r3, #0]
      break;
 8007c7a:	e00f      	b.n	8007c9c <LSM6DSR_ACC_GetFullScale+0x70>

    case LSM6DSR_4g:
      *FullScale =  4;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	2204      	movs	r2, #4
 8007c80:	601a      	str	r2, [r3, #0]
      break;
 8007c82:	e00b      	b.n	8007c9c <LSM6DSR_ACC_GetFullScale+0x70>

    case LSM6DSR_8g:
      *FullScale =  8;
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	2208      	movs	r2, #8
 8007c88:	601a      	str	r2, [r3, #0]
      break;
 8007c8a:	e007      	b.n	8007c9c <LSM6DSR_ACC_GetFullScale+0x70>

    case LSM6DSR_16g:
      *FullScale = 16;
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	2210      	movs	r2, #16
 8007c90:	601a      	str	r2, [r3, #0]
      break;
 8007c92:	e003      	b.n	8007c9c <LSM6DSR_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSR_ERROR;
 8007c94:	f04f 33ff 	mov.w	r3, #4294967295
 8007c98:	60fb      	str	r3, [r7, #12]
      break;
 8007c9a:	bf00      	nop
  }

  return ret;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3710      	adds	r7, #16
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop

08007ca8 <LSM6DSR_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ACC_SetFullScale(LSM6DSR_Object_t *pObj, int32_t FullScale)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b084      	sub	sp, #16
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  lsm6dsr_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSR_2g
           : (FullScale <= 4) ? LSM6DSR_4g
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	dd0b      	ble.n	8007cd0 <LSM6DSR_ACC_SetFullScale+0x28>
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	2b04      	cmp	r3, #4
 8007cbc:	dd06      	ble.n	8007ccc <LSM6DSR_ACC_SetFullScale+0x24>
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2b08      	cmp	r3, #8
 8007cc2:	dc01      	bgt.n	8007cc8 <LSM6DSR_ACC_SetFullScale+0x20>
 8007cc4:	2303      	movs	r3, #3
 8007cc6:	e004      	b.n	8007cd2 <LSM6DSR_ACC_SetFullScale+0x2a>
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e002      	b.n	8007cd2 <LSM6DSR_ACC_SetFullScale+0x2a>
 8007ccc:	2302      	movs	r3, #2
 8007cce:	e000      	b.n	8007cd2 <LSM6DSR_ACC_SetFullScale+0x2a>
 8007cd0:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSR_2g
 8007cd2:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSR_8g
           :                    LSM6DSR_16g;

  if (lsm6dsr_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSR_OK)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	331c      	adds	r3, #28
 8007cd8:	7bfa      	ldrb	r2, [r7, #15]
 8007cda:	4611      	mov	r1, r2
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f000 fd95 	bl	800880c <lsm6dsr_xl_full_scale_set>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <LSM6DSR_ACC_SetFullScale+0x46>
  {
    return LSM6DSR_ERROR;
 8007ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8007cec:	e000      	b.n	8007cf0 <LSM6DSR_ACC_SetFullScale+0x48>
  }

  return LSM6DSR_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <LSM6DSR_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ACC_GetAxesRaw(LSM6DSR_Object_t *pObj, LSM6DSR_AxesRaw_t *Value)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  lsm6dsr_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsr_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSR_OK)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	331c      	adds	r3, #28
 8007d06:	f107 0208 	add.w	r2, r7, #8
 8007d0a:	4611      	mov	r1, r2
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f001 f97f 	bl	8009010 <lsm6dsr_acceleration_raw_get>
 8007d12:	4603      	mov	r3, r0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d002      	beq.n	8007d1e <LSM6DSR_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSR_ERROR;
 8007d18:	f04f 33ff 	mov.w	r3, #4294967295
 8007d1c:	e00c      	b.n	8007d38 <LSM6DSR_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8007d1e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8007d26:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8007d2e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	809a      	strh	r2, [r3, #4]

  return LSM6DSR_OK;
 8007d36:	2300      	movs	r3, #0
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3710      	adds	r7, #16
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <LSM6DSR_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_ACC_GetAxes(LSM6DSR_Object_t *pObj, LSM6DSR_Axes_t *Acceleration)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b086      	sub	sp, #24
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  lsm6dsr_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8007d4a:	f04f 0300 	mov.w	r3, #0
 8007d4e:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsr_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSR_OK)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	331c      	adds	r3, #28
 8007d54:	f107 0210 	add.w	r2, r7, #16
 8007d58:	4611      	mov	r1, r2
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f001 f958 	bl	8009010 <lsm6dsr_acceleration_raw_get>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d002      	beq.n	8007d6c <LSM6DSR_ACC_GetAxes+0x2c>
  {
    return LSM6DSR_ERROR;
 8007d66:	f04f 33ff 	mov.w	r3, #4294967295
 8007d6a:	e03c      	b.n	8007de6 <LSM6DSR_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSR actual sensitivity. */
  if (LSM6DSR_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSR_OK)
 8007d6c:	f107 030c 	add.w	r3, r7, #12
 8007d70:	4619      	mov	r1, r3
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f7ff fe7c 	bl	8007a70 <LSM6DSR_ACC_GetSensitivity>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d002      	beq.n	8007d84 <LSM6DSR_ACC_GetAxes+0x44>
  {
    return LSM6DSR_ERROR;
 8007d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8007d82:	e030      	b.n	8007de6 <LSM6DSR_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8007d84:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007d88:	ee07 3a90 	vmov	s15, r3
 8007d8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007d90:	edd7 7a03 	vldr	s15, [r7, #12]
 8007d94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007d9c:	ee17 2a90 	vmov	r2, s15
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8007da4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007da8:	ee07 3a90 	vmov	s15, r3
 8007dac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007db0:	edd7 7a03 	vldr	s15, [r7, #12]
 8007db4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007db8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007dbc:	ee17 2a90 	vmov	r2, s15
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8007dc4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8007dc8:	ee07 3a90 	vmov	s15, r3
 8007dcc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007dd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8007dd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dd8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007ddc:	ee17 2a90 	vmov	r2, s15
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	609a      	str	r2, [r3, #8]

  return LSM6DSR_OK;
 8007de4:	2300      	movs	r3, #0
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3718      	adds	r7, #24
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}

08007dee <LSM6DSR_GYRO_Enable>:
 * @brief  Enable the LSM6DSR gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GYRO_Enable(LSM6DSR_Object_t *pObj)
{
 8007dee:	b580      	push	{r7, lr}
 8007df0:	b082      	sub	sp, #8
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d101      	bne.n	8007e04 <LSM6DSR_GYRO_Enable+0x16>
  {
    return LSM6DSR_OK;
 8007e00:	2300      	movs	r3, #0
 8007e02:	e014      	b.n	8007e2e <LSM6DSR_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsr_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSR_OK)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f103 021c 	add.w	r2, r3, #28
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007e10:	4619      	mov	r1, r3
 8007e12:	4610      	mov	r0, r2
 8007e14:	f000 ff32 	bl	8008c7c <lsm6dsr_gy_data_rate_set>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d002      	beq.n	8007e24 <LSM6DSR_GYRO_Enable+0x36>
  {
    return LSM6DSR_ERROR;
 8007e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8007e22:	e004      	b.n	8007e2e <LSM6DSR_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return LSM6DSR_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3708      	adds	r7, #8
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}

08007e36 <LSM6DSR_GYRO_Disable>:
 * @brief  Disable the LSM6DSR gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GYRO_Disable(LSM6DSR_Object_t *pObj)
{
 8007e36:	b580      	push	{r7, lr}
 8007e38:	b082      	sub	sp, #8
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d101      	bne.n	8007e4c <LSM6DSR_GYRO_Disable+0x16>
  {
    return LSM6DSR_OK;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	e01f      	b.n	8007e8c <LSM6DSR_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsr_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSR_OK)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f103 021c 	add.w	r2, r3, #28
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	332c      	adds	r3, #44	@ 0x2c
 8007e56:	4619      	mov	r1, r3
 8007e58:	4610      	mov	r0, r2
 8007e5a:	f001 f809 	bl	8008e70 <lsm6dsr_gy_data_rate_get>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d002      	beq.n	8007e6a <LSM6DSR_GYRO_Disable+0x34>
  {
    return LSM6DSR_ERROR;
 8007e64:	f04f 33ff 	mov.w	r3, #4294967295
 8007e68:	e010      	b.n	8007e8c <LSM6DSR_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsr_gy_data_rate_set(&(pObj->Ctx), LSM6DSR_GY_ODR_OFF) != LSM6DSR_OK)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	331c      	adds	r3, #28
 8007e6e:	2100      	movs	r1, #0
 8007e70:	4618      	mov	r0, r3
 8007e72:	f000 ff03 	bl	8008c7c <lsm6dsr_gy_data_rate_set>
 8007e76:	4603      	mov	r3, r0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d002      	beq.n	8007e82 <LSM6DSR_GYRO_Disable+0x4c>
  {
    return LSM6DSR_ERROR;
 8007e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8007e80:	e004      	b.n	8007e8c <LSM6DSR_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return LSM6DSR_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3708      	adds	r7, #8
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <LSM6DSR_GYRO_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GYRO_GetSensitivity(LSM6DSR_Object_t *pObj, float *Sensitivity)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSR_OK;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	60fb      	str	r3, [r7, #12]
  lsm6dsr_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsr_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSR_OK)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	331c      	adds	r3, #28
 8007ea6:	f107 020b 	add.w	r2, r7, #11
 8007eaa:	4611      	mov	r1, r2
 8007eac:	4618      	mov	r0, r3
 8007eae:	f000 fe93 	bl	8008bd8 <lsm6dsr_gy_full_scale_get>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d002      	beq.n	8007ebe <LSM6DSR_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSR_ERROR;
 8007eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8007ebc:	e03d      	b.n	8007f3a <LSM6DSR_GYRO_GetSensitivity+0xa6>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8007ebe:	7afb      	ldrb	r3, [r7, #11]
 8007ec0:	2b0c      	cmp	r3, #12
 8007ec2:	d835      	bhi.n	8007f30 <LSM6DSR_GYRO_GetSensitivity+0x9c>
 8007ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8007ecc <LSM6DSR_GYRO_GetSensitivity+0x38>)
 8007ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eca:	bf00      	nop
 8007ecc:	08007f09 	.word	0x08007f09
 8007ed0:	08007f29 	.word	0x08007f29
 8007ed4:	08007f01 	.word	0x08007f01
 8007ed8:	08007f31 	.word	0x08007f31
 8007edc:	08007f11 	.word	0x08007f11
 8007ee0:	08007f31 	.word	0x08007f31
 8007ee4:	08007f31 	.word	0x08007f31
 8007ee8:	08007f31 	.word	0x08007f31
 8007eec:	08007f19 	.word	0x08007f19
 8007ef0:	08007f31 	.word	0x08007f31
 8007ef4:	08007f31 	.word	0x08007f31
 8007ef8:	08007f31 	.word	0x08007f31
 8007efc:	08007f21 	.word	0x08007f21
  {
    case LSM6DSR_125dps:
      *Sensitivity = LSM6DSR_GYRO_SENSITIVITY_FS_125DPS;
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	4a10      	ldr	r2, [pc, #64]	@ (8007f44 <LSM6DSR_GYRO_GetSensitivity+0xb0>)
 8007f04:	601a      	str	r2, [r3, #0]
      break;
 8007f06:	e017      	b.n	8007f38 <LSM6DSR_GYRO_GetSensitivity+0xa4>

    case LSM6DSR_250dps:
      *Sensitivity = LSM6DSR_GYRO_SENSITIVITY_FS_250DPS;
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	4a0f      	ldr	r2, [pc, #60]	@ (8007f48 <LSM6DSR_GYRO_GetSensitivity+0xb4>)
 8007f0c:	601a      	str	r2, [r3, #0]
      break;
 8007f0e:	e013      	b.n	8007f38 <LSM6DSR_GYRO_GetSensitivity+0xa4>

    case LSM6DSR_500dps:
      *Sensitivity = LSM6DSR_GYRO_SENSITIVITY_FS_500DPS;
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	4a0e      	ldr	r2, [pc, #56]	@ (8007f4c <LSM6DSR_GYRO_GetSensitivity+0xb8>)
 8007f14:	601a      	str	r2, [r3, #0]
      break;
 8007f16:	e00f      	b.n	8007f38 <LSM6DSR_GYRO_GetSensitivity+0xa4>

    case LSM6DSR_1000dps:
      *Sensitivity = LSM6DSR_GYRO_SENSITIVITY_FS_1000DPS;
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8007f50 <LSM6DSR_GYRO_GetSensitivity+0xbc>)
 8007f1c:	601a      	str	r2, [r3, #0]
      break;
 8007f1e:	e00b      	b.n	8007f38 <LSM6DSR_GYRO_GetSensitivity+0xa4>

    case LSM6DSR_2000dps:
      *Sensitivity = LSM6DSR_GYRO_SENSITIVITY_FS_2000DPS;
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	4a0c      	ldr	r2, [pc, #48]	@ (8007f54 <LSM6DSR_GYRO_GetSensitivity+0xc0>)
 8007f24:	601a      	str	r2, [r3, #0]
      break;
 8007f26:	e007      	b.n	8007f38 <LSM6DSR_GYRO_GetSensitivity+0xa4>

    case LSM6DSR_4000dps:
      *Sensitivity = LSM6DSR_GYRO_SENSITIVITY_FS_4000DPS;
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8007f58 <LSM6DSR_GYRO_GetSensitivity+0xc4>)
 8007f2c:	601a      	str	r2, [r3, #0]
      break;
 8007f2e:	e003      	b.n	8007f38 <LSM6DSR_GYRO_GetSensitivity+0xa4>

    default:
      ret = LSM6DSR_ERROR;
 8007f30:	f04f 33ff 	mov.w	r3, #4294967295
 8007f34:	60fb      	str	r3, [r7, #12]
      break;
 8007f36:	bf00      	nop
  }

  return ret;
 8007f38:	68fb      	ldr	r3, [r7, #12]
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3710      	adds	r7, #16
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	408c0000 	.word	0x408c0000
 8007f48:	410c0000 	.word	0x410c0000
 8007f4c:	418c0000 	.word	0x418c0000
 8007f50:	420c0000 	.word	0x420c0000
 8007f54:	428c0000 	.word	0x428c0000
 8007f58:	430c0000 	.word	0x430c0000

08007f5c <LSM6DSR_GYRO_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GYRO_GetOutputDataRate(LSM6DSR_Object_t *pObj, float *Odr)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSR_OK;
 8007f66:	2300      	movs	r3, #0
 8007f68:	60fb      	str	r3, [r7, #12]
  lsm6dsr_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsr_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSR_OK)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	331c      	adds	r3, #28
 8007f6e:	f107 020b 	add.w	r2, r7, #11
 8007f72:	4611      	mov	r1, r2
 8007f74:	4618      	mov	r0, r3
 8007f76:	f000 ff7b 	bl	8008e70 <lsm6dsr_gy_data_rate_get>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d002      	beq.n	8007f86 <LSM6DSR_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSR_ERROR;
 8007f80:	f04f 33ff 	mov.w	r3, #4294967295
 8007f84:	e04e      	b.n	8008024 <LSM6DSR_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8007f86:	7afb      	ldrb	r3, [r7, #11]
 8007f88:	2b0a      	cmp	r3, #10
 8007f8a:	d846      	bhi.n	800801a <LSM6DSR_GYRO_GetOutputDataRate+0xbe>
 8007f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f94 <LSM6DSR_GYRO_GetOutputDataRate+0x38>)
 8007f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f92:	bf00      	nop
 8007f94:	08007fc1 	.word	0x08007fc1
 8007f98:	08007fcb 	.word	0x08007fcb
 8007f9c:	08007fd3 	.word	0x08007fd3
 8007fa0:	08007fdb 	.word	0x08007fdb
 8007fa4:	08007fe3 	.word	0x08007fe3
 8007fa8:	08007feb 	.word	0x08007feb
 8007fac:	08007ff3 	.word	0x08007ff3
 8007fb0:	08007ffb 	.word	0x08007ffb
 8007fb4:	08008003 	.word	0x08008003
 8007fb8:	0800800b 	.word	0x0800800b
 8007fbc:	08008013 	.word	0x08008013
  {
    case LSM6DSR_GY_ODR_OFF:
      *Odr = 0.0f;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	f04f 0200 	mov.w	r2, #0
 8007fc6:	601a      	str	r2, [r3, #0]
      break;
 8007fc8:	e02b      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_12Hz5:
      *Odr = 12.5f;
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	4a17      	ldr	r2, [pc, #92]	@ (800802c <LSM6DSR_GYRO_GetOutputDataRate+0xd0>)
 8007fce:	601a      	str	r2, [r3, #0]
      break;
 8007fd0:	e027      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_26Hz:
      *Odr = 26.0f;
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	4a16      	ldr	r2, [pc, #88]	@ (8008030 <LSM6DSR_GYRO_GetOutputDataRate+0xd4>)
 8007fd6:	601a      	str	r2, [r3, #0]
      break;
 8007fd8:	e023      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_52Hz:
      *Odr = 52.0f;
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	4a15      	ldr	r2, [pc, #84]	@ (8008034 <LSM6DSR_GYRO_GetOutputDataRate+0xd8>)
 8007fde:	601a      	str	r2, [r3, #0]
      break;
 8007fe0:	e01f      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_104Hz:
      *Odr = 104.0f;
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	4a14      	ldr	r2, [pc, #80]	@ (8008038 <LSM6DSR_GYRO_GetOutputDataRate+0xdc>)
 8007fe6:	601a      	str	r2, [r3, #0]
      break;
 8007fe8:	e01b      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_208Hz:
      *Odr = 208.0f;
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	4a13      	ldr	r2, [pc, #76]	@ (800803c <LSM6DSR_GYRO_GetOutputDataRate+0xe0>)
 8007fee:	601a      	str	r2, [r3, #0]
      break;
 8007ff0:	e017      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_417Hz:
      *Odr = 417.0f;
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	4a12      	ldr	r2, [pc, #72]	@ (8008040 <LSM6DSR_GYRO_GetOutputDataRate+0xe4>)
 8007ff6:	601a      	str	r2, [r3, #0]
      break;
 8007ff8:	e013      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_833Hz:
      *Odr = 833.0f;
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	4a11      	ldr	r2, [pc, #68]	@ (8008044 <LSM6DSR_GYRO_GetOutputDataRate+0xe8>)
 8007ffe:	601a      	str	r2, [r3, #0]
      break;
 8008000:	e00f      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_1667Hz:
      *Odr =  1667.0f;
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	4a10      	ldr	r2, [pc, #64]	@ (8008048 <LSM6DSR_GYRO_GetOutputDataRate+0xec>)
 8008006:	601a      	str	r2, [r3, #0]
      break;
 8008008:	e00b      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_3333Hz:
      *Odr =  3333.0f;
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	4a0f      	ldr	r2, [pc, #60]	@ (800804c <LSM6DSR_GYRO_GetOutputDataRate+0xf0>)
 800800e:	601a      	str	r2, [r3, #0]
      break;
 8008010:	e007      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSR_GY_ODR_6667Hz:
      *Odr =  6667.0f;
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	4a0e      	ldr	r2, [pc, #56]	@ (8008050 <LSM6DSR_GYRO_GetOutputDataRate+0xf4>)
 8008016:	601a      	str	r2, [r3, #0]
      break;
 8008018:	e003      	b.n	8008022 <LSM6DSR_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSR_ERROR;
 800801a:	f04f 33ff 	mov.w	r3, #4294967295
 800801e:	60fb      	str	r3, [r7, #12]
      break;
 8008020:	bf00      	nop
  }

  return ret;
 8008022:	68fb      	ldr	r3, [r7, #12]
}
 8008024:	4618      	mov	r0, r3
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	41480000 	.word	0x41480000
 8008030:	41d00000 	.word	0x41d00000
 8008034:	42500000 	.word	0x42500000
 8008038:	42d00000 	.word	0x42d00000
 800803c:	43500000 	.word	0x43500000
 8008040:	43d08000 	.word	0x43d08000
 8008044:	44504000 	.word	0x44504000
 8008048:	44d06000 	.word	0x44d06000
 800804c:	45505000 	.word	0x45505000
 8008050:	45d05800 	.word	0x45d05800

08008054 <LSM6DSR_GYRO_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GYRO_SetOutputDataRate(LSM6DSR_Object_t *pObj, float Odr)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
 800805c:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008066:	2b01      	cmp	r3, #1
 8008068:	d106      	bne.n	8008078 <LSM6DSR_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSR_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 800806a:	ed97 0a00 	vldr	s0, [r7]
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 fa58 	bl	8008524 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled>
 8008074:	4603      	mov	r3, r0
 8008076:	e005      	b.n	8008084 <LSM6DSR_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSR_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8008078:	ed97 0a00 	vldr	s0, [r7]
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 fadd 	bl	800863c <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled>
 8008082:	4603      	mov	r3, r0
  }
}
 8008084:	4618      	mov	r0, r3
 8008086:	3708      	adds	r7, #8
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <LSM6DSR_GYRO_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GYRO_GetFullScale(LSM6DSR_Object_t *pObj, int32_t  *FullScale)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b084      	sub	sp, #16
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSR_OK;
 8008096:	2300      	movs	r3, #0
 8008098:	60fb      	str	r3, [r7, #12]
  lsm6dsr_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsr_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSR_OK)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	331c      	adds	r3, #28
 800809e:	f107 020b 	add.w	r2, r7, #11
 80080a2:	4611      	mov	r1, r2
 80080a4:	4618      	mov	r0, r3
 80080a6:	f000 fd97 	bl	8008bd8 <lsm6dsr_gy_full_scale_get>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d002      	beq.n	80080b6 <LSM6DSR_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSR_ERROR;
 80080b0:	f04f 33ff 	mov.w	r3, #4294967295
 80080b4:	e041      	b.n	800813a <LSM6DSR_GYRO_GetFullScale+0xae>
  }

  switch (fs_low_level)
 80080b6:	7afb      	ldrb	r3, [r7, #11]
 80080b8:	2b0c      	cmp	r3, #12
 80080ba:	d839      	bhi.n	8008130 <LSM6DSR_GYRO_GetFullScale+0xa4>
 80080bc:	a201      	add	r2, pc, #4	@ (adr r2, 80080c4 <LSM6DSR_GYRO_GetFullScale+0x38>)
 80080be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c2:	bf00      	nop
 80080c4:	08008101 	.word	0x08008101
 80080c8:	08008127 	.word	0x08008127
 80080cc:	080080f9 	.word	0x080080f9
 80080d0:	08008131 	.word	0x08008131
 80080d4:	08008109 	.word	0x08008109
 80080d8:	08008131 	.word	0x08008131
 80080dc:	08008131 	.word	0x08008131
 80080e0:	08008131 	.word	0x08008131
 80080e4:	08008113 	.word	0x08008113
 80080e8:	08008131 	.word	0x08008131
 80080ec:	08008131 	.word	0x08008131
 80080f0:	08008131 	.word	0x08008131
 80080f4:	0800811d 	.word	0x0800811d
  {
    case LSM6DSR_125dps:
      *FullScale =  125;
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	227d      	movs	r2, #125	@ 0x7d
 80080fc:	601a      	str	r2, [r3, #0]
      break;
 80080fe:	e01b      	b.n	8008138 <LSM6DSR_GYRO_GetFullScale+0xac>

    case LSM6DSR_250dps:
      *FullScale =  250;
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	22fa      	movs	r2, #250	@ 0xfa
 8008104:	601a      	str	r2, [r3, #0]
      break;
 8008106:	e017      	b.n	8008138 <LSM6DSR_GYRO_GetFullScale+0xac>

    case LSM6DSR_500dps:
      *FullScale =  500;
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800810e:	601a      	str	r2, [r3, #0]
      break;
 8008110:	e012      	b.n	8008138 <LSM6DSR_GYRO_GetFullScale+0xac>

    case LSM6DSR_1000dps:
      *FullScale = 1000;
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008118:	601a      	str	r2, [r3, #0]
      break;
 800811a:	e00d      	b.n	8008138 <LSM6DSR_GYRO_GetFullScale+0xac>

    case LSM6DSR_2000dps:
      *FullScale = 2000;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8008122:	601a      	str	r2, [r3, #0]
      break;
 8008124:	e008      	b.n	8008138 <LSM6DSR_GYRO_GetFullScale+0xac>

    case LSM6DSR_4000dps:
      *FullScale = 4000;
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800812c:	601a      	str	r2, [r3, #0]
      break;
 800812e:	e003      	b.n	8008138 <LSM6DSR_GYRO_GetFullScale+0xac>

    default:
      ret = LSM6DSR_ERROR;
 8008130:	f04f 33ff 	mov.w	r3, #4294967295
 8008134:	60fb      	str	r3, [r7, #12]
      break;
 8008136:	bf00      	nop
  }

  return ret;
 8008138:	68fb      	ldr	r3, [r7, #12]
}
 800813a:	4618      	mov	r0, r3
 800813c:	3710      	adds	r7, #16
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop

08008144 <LSM6DSR_GYRO_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GYRO_SetFullScale(LSM6DSR_Object_t *pObj, int32_t FullScale)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b084      	sub	sp, #16
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
 800814c:	6039      	str	r1, [r7, #0]
  lsm6dsr_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSR_125dps
           : (FullScale <= 250)  ? LSM6DSR_250dps
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	2b7d      	cmp	r3, #125	@ 0x7d
 8008152:	dd18      	ble.n	8008186 <LSM6DSR_GYRO_SetFullScale+0x42>
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	2bfa      	cmp	r3, #250	@ 0xfa
 8008158:	dd13      	ble.n	8008182 <LSM6DSR_GYRO_SetFullScale+0x3e>
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8008160:	dd0d      	ble.n	800817e <LSM6DSR_GYRO_SetFullScale+0x3a>
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008168:	dd07      	ble.n	800817a <LSM6DSR_GYRO_SetFullScale+0x36>
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008170:	dc01      	bgt.n	8008176 <LSM6DSR_GYRO_SetFullScale+0x32>
 8008172:	230c      	movs	r3, #12
 8008174:	e008      	b.n	8008188 <LSM6DSR_GYRO_SetFullScale+0x44>
 8008176:	2301      	movs	r3, #1
 8008178:	e006      	b.n	8008188 <LSM6DSR_GYRO_SetFullScale+0x44>
 800817a:	2308      	movs	r3, #8
 800817c:	e004      	b.n	8008188 <LSM6DSR_GYRO_SetFullScale+0x44>
 800817e:	2304      	movs	r3, #4
 8008180:	e002      	b.n	8008188 <LSM6DSR_GYRO_SetFullScale+0x44>
 8008182:	2300      	movs	r3, #0
 8008184:	e000      	b.n	8008188 <LSM6DSR_GYRO_SetFullScale+0x44>
 8008186:	2302      	movs	r3, #2
  new_fs = (FullScale <= 125)  ? LSM6DSR_125dps
 8008188:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSR_500dps
           : (FullScale <= 1000) ? LSM6DSR_1000dps
           : (FullScale <= 2000) ? LSM6DSR_2000dps
           :                       LSM6DSR_4000dps;

  if (lsm6dsr_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSR_OK)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	331c      	adds	r3, #28
 800818e:	7bfa      	ldrb	r2, [r7, #15]
 8008190:	4611      	mov	r1, r2
 8008192:	4618      	mov	r0, r3
 8008194:	f000 fcfa 	bl	8008b8c <lsm6dsr_gy_full_scale_set>
 8008198:	4603      	mov	r3, r0
 800819a:	2b00      	cmp	r3, #0
 800819c:	d002      	beq.n	80081a4 <LSM6DSR_GYRO_SetFullScale+0x60>
  {
    return LSM6DSR_ERROR;
 800819e:	f04f 33ff 	mov.w	r3, #4294967295
 80081a2:	e000      	b.n	80081a6 <LSM6DSR_GYRO_SetFullScale+0x62>
  }

  return LSM6DSR_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3710      	adds	r7, #16
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <LSM6DSR_GYRO_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GYRO_GetAxesRaw(LSM6DSR_Object_t *pObj, LSM6DSR_AxesRaw_t *Value)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b084      	sub	sp, #16
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
 80081b6:	6039      	str	r1, [r7, #0]
  lsm6dsr_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsr_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSR_OK)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	331c      	adds	r3, #28
 80081bc:	f107 0208 	add.w	r2, r7, #8
 80081c0:	4611      	mov	r1, r2
 80081c2:	4618      	mov	r0, r3
 80081c4:	f000 fedc 	bl	8008f80 <lsm6dsr_angular_rate_raw_get>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d002      	beq.n	80081d4 <LSM6DSR_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSR_ERROR;
 80081ce:	f04f 33ff 	mov.w	r3, #4294967295
 80081d2:	e00c      	b.n	80081ee <LSM6DSR_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 80081d4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80081dc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80081e4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	809a      	strh	r2, [r3, #4]

  return LSM6DSR_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <LSM6DSR_GYRO_GetAxes>:
 * @param  pObj the device pObj
 * @param  AngularRate pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_GYRO_GetAxes(LSM6DSR_Object_t *pObj, LSM6DSR_Axes_t *AngularRate)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b086      	sub	sp, #24
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
 80081fe:	6039      	str	r1, [r7, #0]
  lsm6dsr_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm6dsr_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSR_OK)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	331c      	adds	r3, #28
 8008204:	f107 0210 	add.w	r2, r7, #16
 8008208:	4611      	mov	r1, r2
 800820a:	4618      	mov	r0, r3
 800820c:	f000 feb8 	bl	8008f80 <lsm6dsr_angular_rate_raw_get>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d002      	beq.n	800821c <LSM6DSR_GYRO_GetAxes+0x26>
  {
    return LSM6DSR_ERROR;
 8008216:	f04f 33ff 	mov.w	r3, #4294967295
 800821a:	e03c      	b.n	8008296 <LSM6DSR_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSR actual sensitivity. */
  if (LSM6DSR_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSR_OK)
 800821c:	f107 030c 	add.w	r3, r7, #12
 8008220:	4619      	mov	r1, r3
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f7ff fe36 	bl	8007e94 <LSM6DSR_GYRO_GetSensitivity>
 8008228:	4603      	mov	r3, r0
 800822a:	2b00      	cmp	r3, #0
 800822c:	d002      	beq.n	8008234 <LSM6DSR_GYRO_GetAxes+0x3e>
  {
    return LSM6DSR_ERROR;
 800822e:	f04f 33ff 	mov.w	r3, #4294967295
 8008232:	e030      	b.n	8008296 <LSM6DSR_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8008234:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008238:	ee07 3a90 	vmov	s15, r3
 800823c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008240:	edd7 7a03 	vldr	s15, [r7, #12]
 8008244:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008248:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800824c:	ee17 2a90 	vmov	r2, s15
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8008254:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008258:	ee07 3a90 	vmov	s15, r3
 800825c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008260:	edd7 7a03 	vldr	s15, [r7, #12]
 8008264:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008268:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800826c:	ee17 2a90 	vmov	r2, s15
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8008274:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008278:	ee07 3a90 	vmov	s15, r3
 800827c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008280:	edd7 7a03 	vldr	s15, [r7, #12]
 8008284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008288:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800828c:	ee17 2a90 	vmov	r2, s15
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	609a      	str	r2, [r3, #8]

  return LSM6DSR_OK;
 8008294:	2300      	movs	r3, #0
}
 8008296:	4618      	mov	r0, r3
 8008298:	3718      	adds	r7, #24
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}

0800829e <LSM6DSR_Read_Reg>:
 * @param  Reg address to be read
 * @param  Data pointer where the value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_Read_Reg(LSM6DSR_Object_t *pObj, uint8_t Reg, uint8_t *Data)
{
 800829e:	b580      	push	{r7, lr}
 80082a0:	b084      	sub	sp, #16
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	60f8      	str	r0, [r7, #12]
 80082a6:	460b      	mov	r3, r1
 80082a8:	607a      	str	r2, [r7, #4]
 80082aa:	72fb      	strb	r3, [r7, #11]
  if (lsm6dsr_read_reg(&(pObj->Ctx), Reg, Data, 1) != LSM6DSR_OK)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f103 001c 	add.w	r0, r3, #28
 80082b2:	7af9      	ldrb	r1, [r7, #11]
 80082b4:	2301      	movs	r3, #1
 80082b6:	687a      	ldr	r2, [r7, #4]
 80082b8:	f000 fa78 	bl	80087ac <lsm6dsr_read_reg>
 80082bc:	4603      	mov	r3, r0
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d002      	beq.n	80082c8 <LSM6DSR_Read_Reg+0x2a>
  {
    return LSM6DSR_ERROR;
 80082c2:	f04f 33ff 	mov.w	r3, #4294967295
 80082c6:	e000      	b.n	80082ca <LSM6DSR_Read_Reg+0x2c>
  }

  return LSM6DSR_OK;
 80082c8:	2300      	movs	r3, #0
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}

080082d2 <LSM6DSR_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSR_Write_Reg(LSM6DSR_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80082d2:	b580      	push	{r7, lr}
 80082d4:	b082      	sub	sp, #8
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	460b      	mov	r3, r1
 80082dc:	70fb      	strb	r3, [r7, #3]
 80082de:	4613      	mov	r3, r2
 80082e0:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsr_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSR_OK)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f103 001c 	add.w	r0, r3, #28
 80082e8:	1cba      	adds	r2, r7, #2
 80082ea:	78f9      	ldrb	r1, [r7, #3]
 80082ec:	2301      	movs	r3, #1
 80082ee:	f000 fa75 	bl	80087dc <lsm6dsr_write_reg>
 80082f2:	4603      	mov	r3, r0
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d002      	beq.n	80082fe <LSM6DSR_Write_Reg+0x2c>
  {
    return LSM6DSR_ERROR;
 80082f8:	f04f 33ff 	mov.w	r3, #4294967295
 80082fc:	e000      	b.n	8008300 <LSM6DSR_Write_Reg+0x2e>
  }

  return LSM6DSR_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	4618      	mov	r0, r3
 8008302:	3708      	adds	r7, #8
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}

08008308 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSR_ACC_SetOutputDataRate_When_Enabled(LSM6DSR_Object_t *pObj, float Odr)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
 8008310:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsr_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSR_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSR_XL_ODR_26Hz
 8008314:	edd7 7a00 	vldr	s15, [r7]
 8008318:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800831c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008324:	d801      	bhi.n	800832a <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x22>
 8008326:	2301      	movs	r3, #1
 8008328:	e058      	b.n	80083dc <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800832a:	edd7 7a00 	vldr	s15, [r7]
 800832e:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8008332:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800833a:	d801      	bhi.n	8008340 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x38>
 800833c:	2302      	movs	r3, #2
 800833e:	e04d      	b.n	80083dc <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8008340:	edd7 7a00 	vldr	s15, [r7]
 8008344:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8008404 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8008348:	eef4 7ac7 	vcmpe.f32	s15, s14
 800834c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008350:	d801      	bhi.n	8008356 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8008352:	2303      	movs	r3, #3
 8008354:	e042      	b.n	80083dc <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8008356:	edd7 7a00 	vldr	s15, [r7]
 800835a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8008408 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x100>
 800835e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008366:	d801      	bhi.n	800836c <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x64>
 8008368:	2304      	movs	r3, #4
 800836a:	e037      	b.n	80083dc <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800836c:	edd7 7a00 	vldr	s15, [r7]
 8008370:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800840c <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x104>
 8008374:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800837c:	d801      	bhi.n	8008382 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x7a>
 800837e:	2305      	movs	r3, #5
 8008380:	e02c      	b.n	80083dc <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8008382:	edd7 7a00 	vldr	s15, [r7]
 8008386:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8008410 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x108>
 800838a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800838e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008392:	d801      	bhi.n	8008398 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x90>
 8008394:	2306      	movs	r3, #6
 8008396:	e021      	b.n	80083dc <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8008398:	edd7 7a00 	vldr	s15, [r7]
 800839c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8008414 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x10c>
 80083a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083a8:	d801      	bhi.n	80083ae <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80083aa:	2307      	movs	r3, #7
 80083ac:	e016      	b.n	80083dc <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80083ae:	edd7 7a00 	vldr	s15, [r7]
 80083b2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008418 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x110>
 80083b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083be:	d801      	bhi.n	80083c4 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80083c0:	2308      	movs	r3, #8
 80083c2:	e00b      	b.n	80083dc <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80083c4:	edd7 7a00 	vldr	s15, [r7]
 80083c8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800841c <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0x114>
 80083cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083d4:	d801      	bhi.n	80083da <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd2>
 80083d6:	2309      	movs	r3, #9
 80083d8:	e000      	b.n	80083dc <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80083da:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSR_XL_ODR_12Hz5
 80083dc:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1667.0f) ? LSM6DSR_XL_ODR_1667Hz
          : (Odr <= 3333.0f) ? LSM6DSR_XL_ODR_3333Hz
          :                    LSM6DSR_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dsr_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSR_OK)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	331c      	adds	r3, #28
 80083e2:	7bfa      	ldrb	r2, [r7, #15]
 80083e4:	4611      	mov	r1, r2
 80083e6:	4618      	mov	r0, r3
 80083e8:	f000 fa6e 	bl	80088c8 <lsm6dsr_xl_data_rate_set>
 80083ec:	4603      	mov	r3, r0
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d002      	beq.n	80083f8 <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSR_ERROR;
 80083f2:	f04f 33ff 	mov.w	r3, #4294967295
 80083f6:	e000      	b.n	80083fa <LSM6DSR_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSR_OK;
 80083f8:	2300      	movs	r3, #0
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3710      	adds	r7, #16
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	42500000 	.word	0x42500000
 8008408:	42d00000 	.word	0x42d00000
 800840c:	43500000 	.word	0x43500000
 8008410:	43d08000 	.word	0x43d08000
 8008414:	44504000 	.word	0x44504000
 8008418:	44d06000 	.word	0x44d06000
 800841c:	45505000 	.word	0x45505000

08008420 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSR_ACC_SetOutputDataRate_When_Disabled(LSM6DSR_Object_t *pObj, float Odr)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSR_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? LSM6DSR_XL_ODR_26Hz
 800842c:	edd7 7a00 	vldr	s15, [r7]
 8008430:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8008434:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800843c:	d801      	bhi.n	8008442 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0x22>
 800843e:	2301      	movs	r3, #1
 8008440:	e058      	b.n	80084f4 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8008442:	edd7 7a00 	vldr	s15, [r7]
 8008446:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800844a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800844e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008452:	d801      	bhi.n	8008458 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0x38>
 8008454:	2302      	movs	r3, #2
 8008456:	e04d      	b.n	80084f4 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8008458:	edd7 7a00 	vldr	s15, [r7]
 800845c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8008508 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8008460:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008468:	d801      	bhi.n	800846e <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0x4e>
 800846a:	2303      	movs	r3, #3
 800846c:	e042      	b.n	80084f4 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800846e:	edd7 7a00 	vldr	s15, [r7]
 8008472:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800850c <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xec>
 8008476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800847a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800847e:	d801      	bhi.n	8008484 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0x64>
 8008480:	2304      	movs	r3, #4
 8008482:	e037      	b.n	80084f4 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8008484:	edd7 7a00 	vldr	s15, [r7]
 8008488:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8008510 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xf0>
 800848c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008494:	d801      	bhi.n	800849a <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8008496:	2305      	movs	r3, #5
 8008498:	e02c      	b.n	80084f4 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800849a:	edd7 7a00 	vldr	s15, [r7]
 800849e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8008514 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xf4>
 80084a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084aa:	d801      	bhi.n	80084b0 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0x90>
 80084ac:	2306      	movs	r3, #6
 80084ae:	e021      	b.n	80084f4 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80084b0:	edd7 7a00 	vldr	s15, [r7]
 80084b4:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008518 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xf8>
 80084b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084c0:	d801      	bhi.n	80084c6 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xa6>
 80084c2:	2307      	movs	r3, #7
 80084c4:	e016      	b.n	80084f4 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80084c6:	edd7 7a00 	vldr	s15, [r7]
 80084ca:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800851c <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xfc>
 80084ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084d6:	d801      	bhi.n	80084dc <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xbc>
 80084d8:	2308      	movs	r3, #8
 80084da:	e00b      	b.n	80084f4 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80084dc:	edd7 7a00 	vldr	s15, [r7]
 80084e0:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8008520 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0x100>
 80084e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084ec:	d801      	bhi.n	80084f2 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd2>
 80084ee:	2309      	movs	r3, #9
 80084f0:	e000      	b.n	80084f4 <LSM6DSR_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80084f2:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSR_XL_ODR_12Hz5
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	f882 302b 	strb.w	r3, [r2, #43]	@ 0x2b
                : (Odr <=  833.0f) ? LSM6DSR_XL_ODR_833Hz
                : (Odr <= 1667.0f) ? LSM6DSR_XL_ODR_1667Hz
                : (Odr <= 3333.0f) ? LSM6DSR_XL_ODR_3333Hz
                :                    LSM6DSR_XL_ODR_6667Hz;

  return LSM6DSR_OK;
 80084fa:	2300      	movs	r3, #0
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	370c      	adds	r7, #12
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr
 8008508:	42500000 	.word	0x42500000
 800850c:	42d00000 	.word	0x42d00000
 8008510:	43500000 	.word	0x43500000
 8008514:	43d08000 	.word	0x43d08000
 8008518:	44504000 	.word	0x44504000
 800851c:	44d06000 	.word	0x44d06000
 8008520:	45505000 	.word	0x45505000

08008524 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSR_GYRO_SetOutputDataRate_When_Enabled(LSM6DSR_Object_t *pObj, float Odr)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b084      	sub	sp, #16
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsr_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSR_GY_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSR_GY_ODR_26Hz
 8008530:	edd7 7a00 	vldr	s15, [r7]
 8008534:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8008538:	eef4 7ac7 	vcmpe.f32	s15, s14
 800853c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008540:	d801      	bhi.n	8008546 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8008542:	2301      	movs	r3, #1
 8008544:	e058      	b.n	80085f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8008546:	edd7 7a00 	vldr	s15, [r7]
 800854a:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800854e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008556:	d801      	bhi.n	800855c <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8008558:	2302      	movs	r3, #2
 800855a:	e04d      	b.n	80085f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800855c:	edd7 7a00 	vldr	s15, [r7]
 8008560:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8008620 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8008564:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800856c:	d801      	bhi.n	8008572 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 800856e:	2303      	movs	r3, #3
 8008570:	e042      	b.n	80085f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8008572:	edd7 7a00 	vldr	s15, [r7]
 8008576:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8008624 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x100>
 800857a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800857e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008582:	d801      	bhi.n	8008588 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8008584:	2304      	movs	r3, #4
 8008586:	e037      	b.n	80085f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8008588:	edd7 7a00 	vldr	s15, [r7]
 800858c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8008628 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8008590:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008598:	d801      	bhi.n	800859e <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 800859a:	2305      	movs	r3, #5
 800859c:	e02c      	b.n	80085f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800859e:	edd7 7a00 	vldr	s15, [r7]
 80085a2:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800862c <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x108>
 80085a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085ae:	d801      	bhi.n	80085b4 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x90>
 80085b0:	2306      	movs	r3, #6
 80085b2:	e021      	b.n	80085f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80085b4:	edd7 7a00 	vldr	s15, [r7]
 80085b8:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8008630 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 80085bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085c4:	d801      	bhi.n	80085ca <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 80085c6:	2307      	movs	r3, #7
 80085c8:	e016      	b.n	80085f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80085ca:	edd7 7a00 	vldr	s15, [r7]
 80085ce:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008634 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x110>
 80085d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085da:	d801      	bhi.n	80085e0 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 80085dc:	2308      	movs	r3, #8
 80085de:	e00b      	b.n	80085f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80085e0:	edd7 7a00 	vldr	s15, [r7]
 80085e4:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8008638 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0x114>
 80085e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085f0:	d801      	bhi.n	80085f6 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 80085f2:	2309      	movs	r3, #9
 80085f4:	e000      	b.n	80085f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80085f6:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSR_GY_ODR_12Hz5
 80085f8:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1667.0f) ? LSM6DSR_GY_ODR_1667Hz
          : (Odr <= 3333.0f) ? LSM6DSR_GY_ODR_3333Hz
          :                    LSM6DSR_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dsr_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSR_OK)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	331c      	adds	r3, #28
 80085fe:	7bfa      	ldrb	r2, [r7, #15]
 8008600:	4611      	mov	r1, r2
 8008602:	4618      	mov	r0, r3
 8008604:	f000 fb3a 	bl	8008c7c <lsm6dsr_gy_data_rate_set>
 8008608:	4603      	mov	r3, r0
 800860a:	2b00      	cmp	r3, #0
 800860c:	d002      	beq.n	8008614 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSR_ERROR;
 800860e:	f04f 33ff 	mov.w	r3, #4294967295
 8008612:	e000      	b.n	8008616 <LSM6DSR_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSR_OK;
 8008614:	2300      	movs	r3, #0
}
 8008616:	4618      	mov	r0, r3
 8008618:	3710      	adds	r7, #16
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	42500000 	.word	0x42500000
 8008624:	42d00000 	.word	0x42d00000
 8008628:	43500000 	.word	0x43500000
 800862c:	43d08000 	.word	0x43d08000
 8008630:	44504000 	.word	0x44504000
 8008634:	44d06000 	.word	0x44d06000
 8008638:	45505000 	.word	0x45505000

0800863c <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSR_GYRO_SetOutputDataRate_When_Disabled(LSM6DSR_Object_t *pObj, float Odr)
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSR_GY_ODR_12Hz5
                 : (Odr <=   26.0f) ? LSM6DSR_GY_ODR_26Hz
 8008648:	edd7 7a00 	vldr	s15, [r7]
 800864c:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8008650:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008658:	d801      	bhi.n	800865e <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0x22>
 800865a:	2301      	movs	r3, #1
 800865c:	e058      	b.n	8008710 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800865e:	edd7 7a00 	vldr	s15, [r7]
 8008662:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8008666:	eef4 7ac7 	vcmpe.f32	s15, s14
 800866a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800866e:	d801      	bhi.n	8008674 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8008670:	2302      	movs	r3, #2
 8008672:	e04d      	b.n	8008710 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8008674:	edd7 7a00 	vldr	s15, [r7]
 8008678:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8008724 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 800867c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008684:	d801      	bhi.n	800868a <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8008686:	2303      	movs	r3, #3
 8008688:	e042      	b.n	8008710 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800868a:	edd7 7a00 	vldr	s15, [r7]
 800868e:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8008728 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8008692:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800869a:	d801      	bhi.n	80086a0 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0x64>
 800869c:	2304      	movs	r3, #4
 800869e:	e037      	b.n	8008710 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80086a0:	edd7 7a00 	vldr	s15, [r7]
 80086a4:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800872c <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 80086a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80086ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086b0:	d801      	bhi.n	80086b6 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 80086b2:	2305      	movs	r3, #5
 80086b4:	e02c      	b.n	8008710 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80086b6:	edd7 7a00 	vldr	s15, [r7]
 80086ba:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8008730 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 80086be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80086c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086c6:	d801      	bhi.n	80086cc <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0x90>
 80086c8:	2306      	movs	r3, #6
 80086ca:	e021      	b.n	8008710 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80086cc:	edd7 7a00 	vldr	s15, [r7]
 80086d0:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008734 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 80086d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80086d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086dc:	d801      	bhi.n	80086e2 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 80086de:	2307      	movs	r3, #7
 80086e0:	e016      	b.n	8008710 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80086e2:	edd7 7a00 	vldr	s15, [r7]
 80086e6:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8008738 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 80086ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80086ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086f2:	d801      	bhi.n	80086f8 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 80086f4:	2308      	movs	r3, #8
 80086f6:	e00b      	b.n	8008710 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80086f8:	edd7 7a00 	vldr	s15, [r7]
 80086fc:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800873c <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8008700:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008708:	d801      	bhi.n	800870e <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 800870a:	2309      	movs	r3, #9
 800870c:	e000      	b.n	8008710 <LSM6DSR_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800870e:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSR_GY_ODR_12Hz5
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
                 : (Odr <=  833.0f) ? LSM6DSR_GY_ODR_833Hz
                 : (Odr <= 1667.0f) ? LSM6DSR_GY_ODR_1667Hz
                 : (Odr <= 3333.0f) ? LSM6DSR_GY_ODR_3333Hz
                 :                    LSM6DSR_GY_ODR_6667Hz;

  return LSM6DSR_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr
 8008724:	42500000 	.word	0x42500000
 8008728:	42d00000 	.word	0x42d00000
 800872c:	43500000 	.word	0x43500000
 8008730:	43d08000 	.word	0x43d08000
 8008734:	44504000 	.word	0x44504000
 8008738:	44d06000 	.word	0x44d06000
 800873c:	45505000 	.word	0x45505000

08008740 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8008740:	b590      	push	{r4, r7, lr}
 8008742:	b087      	sub	sp, #28
 8008744:	af00      	add	r7, sp, #0
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	607a      	str	r2, [r7, #4]
 800874a:	461a      	mov	r2, r3
 800874c:	460b      	mov	r3, r1
 800874e:	72fb      	strb	r3, [r7, #11]
 8008750:	4613      	mov	r3, r2
 8008752:	813b      	strh	r3, [r7, #8]
  LSM6DSR_Object_t *pObj = (LSM6DSR_Object_t *)Handle;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	695c      	ldr	r4, [r3, #20]
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	7b1b      	ldrb	r3, [r3, #12]
 8008760:	4618      	mov	r0, r3
 8008762:	7afb      	ldrb	r3, [r7, #11]
 8008764:	b299      	uxth	r1, r3
 8008766:	893b      	ldrh	r3, [r7, #8]
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	47a0      	blx	r4
 800876c:	4603      	mov	r3, r0
}
 800876e:	4618      	mov	r0, r3
 8008770:	371c      	adds	r7, #28
 8008772:	46bd      	mov	sp, r7
 8008774:	bd90      	pop	{r4, r7, pc}

08008776 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8008776:	b590      	push	{r4, r7, lr}
 8008778:	b087      	sub	sp, #28
 800877a:	af00      	add	r7, sp, #0
 800877c:	60f8      	str	r0, [r7, #12]
 800877e:	607a      	str	r2, [r7, #4]
 8008780:	461a      	mov	r2, r3
 8008782:	460b      	mov	r3, r1
 8008784:	72fb      	strb	r3, [r7, #11]
 8008786:	4613      	mov	r3, r2
 8008788:	813b      	strh	r3, [r7, #8]
  LSM6DSR_Object_t *pObj = (LSM6DSR_Object_t *)Handle;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	691c      	ldr	r4, [r3, #16]
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	7b1b      	ldrb	r3, [r3, #12]
 8008796:	4618      	mov	r0, r3
 8008798:	7afb      	ldrb	r3, [r7, #11]
 800879a:	b299      	uxth	r1, r3
 800879c:	893b      	ldrh	r3, [r7, #8]
 800879e:	687a      	ldr	r2, [r7, #4]
 80087a0:	47a0      	blx	r4
 80087a2:	4603      	mov	r3, r0
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	371c      	adds	r7, #28
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd90      	pop	{r4, r7, pc}

080087ac <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80087ac:	b590      	push	{r4, r7, lr}
 80087ae:	b087      	sub	sp, #28
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	60f8      	str	r0, [r7, #12]
 80087b4:	607a      	str	r2, [r7, #4]
 80087b6:	461a      	mov	r2, r3
 80087b8:	460b      	mov	r3, r1
 80087ba:	72fb      	strb	r3, [r7, #11]
 80087bc:	4613      	mov	r3, r2
 80087be:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	685c      	ldr	r4, [r3, #4]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	6898      	ldr	r0, [r3, #8]
 80087c8:	893b      	ldrh	r3, [r7, #8]
 80087ca:	7af9      	ldrb	r1, [r7, #11]
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	47a0      	blx	r4
 80087d0:	6178      	str	r0, [r7, #20]
  return ret;
 80087d2:	697b      	ldr	r3, [r7, #20]
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	371c      	adds	r7, #28
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd90      	pop	{r4, r7, pc}

080087dc <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80087dc:	b590      	push	{r4, r7, lr}
 80087de:	b087      	sub	sp, #28
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	607a      	str	r2, [r7, #4]
 80087e6:	461a      	mov	r2, r3
 80087e8:	460b      	mov	r3, r1
 80087ea:	72fb      	strb	r3, [r7, #11]
 80087ec:	4613      	mov	r3, r2
 80087ee:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681c      	ldr	r4, [r3, #0]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6898      	ldr	r0, [r3, #8]
 80087f8:	893b      	ldrh	r3, [r7, #8]
 80087fa:	7af9      	ldrb	r1, [r7, #11]
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	47a0      	blx	r4
 8008800:	6178      	str	r0, [r7, #20]
  return ret;
 8008802:	697b      	ldr	r3, [r7, #20]
}
 8008804:	4618      	mov	r0, r3
 8008806:	371c      	adds	r7, #28
 8008808:	46bd      	mov	sp, r7
 800880a:	bd90      	pop	{r4, r7, pc}

0800880c <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	460b      	mov	r3, r1
 8008816:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8008818:	f107 0208 	add.w	r2, r7, #8
 800881c:	2301      	movs	r3, #1
 800881e:	2110      	movs	r1, #16
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f7ff ffc3 	bl	80087ac <lsm6dsr_read_reg>
 8008826:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d10f      	bne.n	800884e <lsm6dsr_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t)val;
 800882e:	78fb      	ldrb	r3, [r7, #3]
 8008830:	f003 0303 	and.w	r3, r3, #3
 8008834:	b2da      	uxtb	r2, r3
 8008836:	7a3b      	ldrb	r3, [r7, #8]
 8008838:	f362 0383 	bfi	r3, r2, #2, #2
 800883c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 800883e:	f107 0208 	add.w	r2, r7, #8
 8008842:	2301      	movs	r3, #1
 8008844:	2110      	movs	r1, #16
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f7ff ffc8 	bl	80087dc <lsm6dsr_write_reg>
 800884c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800884e:	68fb      	ldr	r3, [r7, #12]
}
 8008850:	4618      	mov	r0, r3
 8008852:	3710      	adds	r7, #16
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <lsm6dsr_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t *val)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b084      	sub	sp, #16
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
 8008860:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8008862:	f107 0208 	add.w	r2, r7, #8
 8008866:	2301      	movs	r3, #1
 8008868:	2110      	movs	r1, #16
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f7ff ff9e 	bl	80087ac <lsm6dsr_read_reg>
 8008870:	60f8      	str	r0, [r7, #12]
                         1);

  switch (ctrl1_xl.fs_xl) {
 8008872:	7a3b      	ldrb	r3, [r7, #8]
 8008874:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008878:	b2db      	uxtb	r3, r3
 800887a:	2b03      	cmp	r3, #3
 800887c:	d81a      	bhi.n	80088b4 <lsm6dsr_xl_full_scale_get+0x5c>
 800887e:	a201      	add	r2, pc, #4	@ (adr r2, 8008884 <lsm6dsr_xl_full_scale_get+0x2c>)
 8008880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008884:	08008895 	.word	0x08008895
 8008888:	0800889d 	.word	0x0800889d
 800888c:	080088a5 	.word	0x080088a5
 8008890:	080088ad 	.word	0x080088ad
    case LSM6DSR_2g:
      *val = LSM6DSR_2g;
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	2200      	movs	r2, #0
 8008898:	701a      	strb	r2, [r3, #0]
      break;
 800889a:	e00f      	b.n	80088bc <lsm6dsr_xl_full_scale_get+0x64>

    case LSM6DSR_16g:
      *val = LSM6DSR_16g;
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	2201      	movs	r2, #1
 80088a0:	701a      	strb	r2, [r3, #0]
      break;
 80088a2:	e00b      	b.n	80088bc <lsm6dsr_xl_full_scale_get+0x64>

    case LSM6DSR_4g:
      *val = LSM6DSR_4g;
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	2202      	movs	r2, #2
 80088a8:	701a      	strb	r2, [r3, #0]
      break;
 80088aa:	e007      	b.n	80088bc <lsm6dsr_xl_full_scale_get+0x64>

    case LSM6DSR_8g:
      *val = LSM6DSR_8g;
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	2203      	movs	r2, #3
 80088b0:	701a      	strb	r2, [r3, #0]
      break;
 80088b2:	e003      	b.n	80088bc <lsm6dsr_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSR_2g;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	2200      	movs	r2, #0
 80088b8:	701a      	strb	r2, [r3, #0]
      break;
 80088ba:	bf00      	nop
  }

  return ret;
 80088bc:	68fb      	ldr	r3, [r7, #12]
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3710      	adds	r7, #16
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop

080088c8 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b086      	sub	sp, #24
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	460b      	mov	r3, r1
 80088d2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 80088d4:	78fb      	ldrb	r3, [r7, #3]
 80088d6:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_emb_fsm_enable_t fsm_enable;
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 80088d8:	f107 030c 	add.w	r3, r7, #12
 80088dc:	4619      	mov	r1, r3
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 fca7 	bl	8009232 <lsm6dsr_fsm_enable_get>
 80088e4:	6138      	str	r0, [r7, #16]

  if (ret == 0) {
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f040 80c4 	bne.w	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 80088ee:	7b3b      	ldrb	r3, [r7, #12]
 80088f0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80088f4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 80088f6:	7b3b      	ldrb	r3, [r7, #12]
 80088f8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80088fc:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 80088fe:	4313      	orrs	r3, r2
 8008900:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8008902:	7b3b      	ldrb	r3, [r7, #12]
 8008904:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008908:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 800890a:	4313      	orrs	r3, r2
 800890c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 800890e:	7b3b      	ldrb	r3, [r7, #12]
 8008910:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008914:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8008916:	4313      	orrs	r3, r2
 8008918:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 800891a:	7b3b      	ldrb	r3, [r7, #12]
 800891c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008920:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8008922:	4313      	orrs	r3, r2
 8008924:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 8008926:	7b3b      	ldrb	r3, [r7, #12]
 8008928:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800892c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 800892e:	4313      	orrs	r3, r2
 8008930:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8008932:	7b3b      	ldrb	r3, [r7, #12]
 8008934:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008938:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 800893a:	4313      	orrs	r3, r2
 800893c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 800893e:	7b3b      	ldrb	r3, [r7, #12]
 8008940:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008944:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8008946:	4313      	orrs	r3, r2
 8008948:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 800894a:	7b7b      	ldrb	r3, [r7, #13]
 800894c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008950:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8008952:	4313      	orrs	r3, r2
 8008954:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 8008956:	7b7b      	ldrb	r3, [r7, #13]
 8008958:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800895c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 800895e:	4313      	orrs	r3, r2
 8008960:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8008962:	7b7b      	ldrb	r3, [r7, #13]
 8008964:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008968:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 800896a:	4313      	orrs	r3, r2
 800896c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 800896e:	7b7b      	ldrb	r3, [r7, #13]
 8008970:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008974:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8008976:	4313      	orrs	r3, r2
 8008978:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 800897a:	7b7b      	ldrb	r3, [r7, #13]
 800897c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008980:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8008982:	4313      	orrs	r3, r2
 8008984:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 8008986:	7b7b      	ldrb	r3, [r7, #13]
 8008988:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800898c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 800898e:	4313      	orrs	r3, r2
 8008990:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8008992:	7b7b      	ldrb	r3, [r7, #13]
 8008994:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008998:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 800899a:	4313      	orrs	r3, r2
 800899c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm16_en ) == PROPERTY_ENABLE ) {
 800899e:	7b7b      	ldrb	r3, [r7, #13]
 80089a0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80089a4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 80089a6:	4313      	orrs	r3, r2
 80089a8:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d163      	bne.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 80089ae:	f107 030b 	add.w	r3, r7, #11
 80089b2:	4619      	mov	r1, r3
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 fc69 	bl	800928c <lsm6dsr_fsm_data_rate_get>
 80089ba:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d159      	bne.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
        switch (fsm_odr) {
 80089c2:	7afb      	ldrb	r3, [r7, #11]
 80089c4:	2b03      	cmp	r3, #3
 80089c6:	d853      	bhi.n	8008a70 <lsm6dsr_xl_data_rate_set+0x1a8>
 80089c8:	a201      	add	r2, pc, #4	@ (adr r2, 80089d0 <lsm6dsr_xl_data_rate_set+0x108>)
 80089ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ce:	bf00      	nop
 80089d0:	080089e1 	.word	0x080089e1
 80089d4:	080089f3 	.word	0x080089f3
 80089d8:	08008a11 	.word	0x08008a11
 80089dc:	08008a3b 	.word	0x08008a3b
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF) {
 80089e0:	78fb      	ldrb	r3, [r7, #3]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d102      	bne.n	80089ec <lsm6dsr_xl_data_rate_set+0x124>
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 80089e6:	2301      	movs	r3, #1
 80089e8:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 80089ea:	e044      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80089ec:	78fb      	ldrb	r3, [r7, #3]
 80089ee:	75fb      	strb	r3, [r7, #23]
            break;
 80089f0:	e041      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF) {
 80089f2:	78fb      	ldrb	r3, [r7, #3]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d102      	bne.n	80089fe <lsm6dsr_xl_data_rate_set+0x136>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 80089f8:	2302      	movs	r3, #2
 80089fa:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 80089fc:	e03b      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_12Hz5) {
 80089fe:	78fb      	ldrb	r3, [r7, #3]
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	d102      	bne.n	8008a0a <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8008a04:	2302      	movs	r3, #2
 8008a06:	75fb      	strb	r3, [r7, #23]
            break;
 8008a08:	e035      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8008a0a:	78fb      	ldrb	r3, [r7, #3]
 8008a0c:	75fb      	strb	r3, [r7, #23]
            break;
 8008a0e:	e032      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF) {
 8008a10:	78fb      	ldrb	r3, [r7, #3]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d102      	bne.n	8008a1c <lsm6dsr_xl_data_rate_set+0x154>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8008a16:	2303      	movs	r3, #3
 8008a18:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 8008a1a:	e02c      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_12Hz5) {
 8008a1c:	78fb      	ldrb	r3, [r7, #3]
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	d102      	bne.n	8008a28 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8008a22:	2303      	movs	r3, #3
 8008a24:	75fb      	strb	r3, [r7, #23]
            break;
 8008a26:	e026      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_26Hz) {
 8008a28:	78fb      	ldrb	r3, [r7, #3]
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	d102      	bne.n	8008a34 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8008a2e:	2303      	movs	r3, #3
 8008a30:	75fb      	strb	r3, [r7, #23]
            break;
 8008a32:	e020      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8008a34:	78fb      	ldrb	r3, [r7, #3]
 8008a36:	75fb      	strb	r3, [r7, #23]
            break;
 8008a38:	e01d      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF) {
 8008a3a:	78fb      	ldrb	r3, [r7, #3]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d102      	bne.n	8008a46 <lsm6dsr_xl_data_rate_set+0x17e>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8008a40:	2304      	movs	r3, #4
 8008a42:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 8008a44:	e017      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_12Hz5) {
 8008a46:	78fb      	ldrb	r3, [r7, #3]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d102      	bne.n	8008a52 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8008a4c:	2304      	movs	r3, #4
 8008a4e:	75fb      	strb	r3, [r7, #23]
            break;
 8008a50:	e011      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_26Hz) {
 8008a52:	78fb      	ldrb	r3, [r7, #3]
 8008a54:	2b02      	cmp	r3, #2
 8008a56:	d102      	bne.n	8008a5e <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8008a58:	2304      	movs	r3, #4
 8008a5a:	75fb      	strb	r3, [r7, #23]
            break;
 8008a5c:	e00b      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_52Hz) {
 8008a5e:	78fb      	ldrb	r3, [r7, #3]
 8008a60:	2b03      	cmp	r3, #3
 8008a62:	d102      	bne.n	8008a6a <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8008a64:	2304      	movs	r3, #4
 8008a66:	75fb      	strb	r3, [r7, #23]
            break;
 8008a68:	e005      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8008a6a:	78fb      	ldrb	r3, [r7, #3]
 8008a6c:	75fb      	strb	r3, [r7, #23]
            break;
 8008a6e:	e002      	b.n	8008a76 <lsm6dsr_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 8008a70:	78fb      	ldrb	r3, [r7, #3]
 8008a72:	75fb      	strb	r3, [r7, #23]
            break;
 8008a74:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0) {
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d107      	bne.n	8008a8c <lsm6dsr_xl_data_rate_set+0x1c4>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8008a7c:	f107 0208 	add.w	r2, r7, #8
 8008a80:	2301      	movs	r3, #1
 8008a82:	2110      	movs	r1, #16
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f7ff fe91 	bl	80087ac <lsm6dsr_read_reg>
 8008a8a:	6138      	str	r0, [r7, #16]
                           1);
  }

  if (ret == 0) {
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d10f      	bne.n	8008ab2 <lsm6dsr_xl_data_rate_set+0x1ea>
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8008a92:	7dfb      	ldrb	r3, [r7, #23]
 8008a94:	f003 030f 	and.w	r3, r3, #15
 8008a98:	b2da      	uxtb	r2, r3
 8008a9a:	7a3b      	ldrb	r3, [r7, #8]
 8008a9c:	f362 1307 	bfi	r3, r2, #4, #4
 8008aa0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8008aa2:	f107 0208 	add.w	r2, r7, #8
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	2110      	movs	r1, #16
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f7ff fe96 	bl	80087dc <lsm6dsr_write_reg>
 8008ab0:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8008ab2:	693b      	ldr	r3, [r7, #16]
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3718      	adds	r7, #24
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <lsm6dsr_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t *val)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
 8008ac4:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8008ac6:	f107 0208 	add.w	r2, r7, #8
 8008aca:	2301      	movs	r3, #1
 8008acc:	2110      	movs	r1, #16
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f7ff fe6c 	bl	80087ac <lsm6dsr_read_reg>
 8008ad4:	60f8      	str	r0, [r7, #12]
                         1);

  switch (ctrl1_xl.odr_xl) {
 8008ad6:	7a3b      	ldrb	r3, [r7, #8]
 8008ad8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8008adc:	b2db      	uxtb	r3, r3
 8008ade:	2b0b      	cmp	r3, #11
 8008ae0:	d84a      	bhi.n	8008b78 <lsm6dsr_xl_data_rate_get+0xbc>
 8008ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ae8 <lsm6dsr_xl_data_rate_get+0x2c>)
 8008ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae8:	08008b19 	.word	0x08008b19
 8008aec:	08008b21 	.word	0x08008b21
 8008af0:	08008b29 	.word	0x08008b29
 8008af4:	08008b31 	.word	0x08008b31
 8008af8:	08008b39 	.word	0x08008b39
 8008afc:	08008b41 	.word	0x08008b41
 8008b00:	08008b49 	.word	0x08008b49
 8008b04:	08008b51 	.word	0x08008b51
 8008b08:	08008b59 	.word	0x08008b59
 8008b0c:	08008b61 	.word	0x08008b61
 8008b10:	08008b69 	.word	0x08008b69
 8008b14:	08008b71 	.word	0x08008b71
    case LSM6DSR_XL_ODR_OFF:
      *val = LSM6DSR_XL_ODR_OFF;
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	701a      	strb	r2, [r3, #0]
      break;
 8008b1e:	e02f      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_12Hz5:
      *val = LSM6DSR_XL_ODR_12Hz5;
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	2201      	movs	r2, #1
 8008b24:	701a      	strb	r2, [r3, #0]
      break;
 8008b26:	e02b      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_26Hz:
      *val = LSM6DSR_XL_ODR_26Hz;
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	2202      	movs	r2, #2
 8008b2c:	701a      	strb	r2, [r3, #0]
      break;
 8008b2e:	e027      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_52Hz:
      *val = LSM6DSR_XL_ODR_52Hz;
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	2203      	movs	r2, #3
 8008b34:	701a      	strb	r2, [r3, #0]
      break;
 8008b36:	e023      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_104Hz:
      *val = LSM6DSR_XL_ODR_104Hz;
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	2204      	movs	r2, #4
 8008b3c:	701a      	strb	r2, [r3, #0]
      break;
 8008b3e:	e01f      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_208Hz:
      *val = LSM6DSR_XL_ODR_208Hz;
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	2205      	movs	r2, #5
 8008b44:	701a      	strb	r2, [r3, #0]
      break;
 8008b46:	e01b      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_417Hz:
      *val = LSM6DSR_XL_ODR_417Hz;
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	2206      	movs	r2, #6
 8008b4c:	701a      	strb	r2, [r3, #0]
      break;
 8008b4e:	e017      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_833Hz:
      *val = LSM6DSR_XL_ODR_833Hz;
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	2207      	movs	r2, #7
 8008b54:	701a      	strb	r2, [r3, #0]
      break;
 8008b56:	e013      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_1667Hz:
      *val = LSM6DSR_XL_ODR_1667Hz;
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	2208      	movs	r2, #8
 8008b5c:	701a      	strb	r2, [r3, #0]
      break;
 8008b5e:	e00f      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_3333Hz:
      *val = LSM6DSR_XL_ODR_3333Hz;
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	2209      	movs	r2, #9
 8008b64:	701a      	strb	r2, [r3, #0]
      break;
 8008b66:	e00b      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_6667Hz:
      *val = LSM6DSR_XL_ODR_6667Hz;
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	220a      	movs	r2, #10
 8008b6c:	701a      	strb	r2, [r3, #0]
      break;
 8008b6e:	e007      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    case LSM6DSR_XL_ODR_6Hz5:
      *val = LSM6DSR_XL_ODR_6Hz5;
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	220b      	movs	r2, #11
 8008b74:	701a      	strb	r2, [r3, #0]
      break;
 8008b76:	e003      	b.n	8008b80 <lsm6dsr_xl_data_rate_get+0xc4>

    default:
      *val = LSM6DSR_XL_ODR_OFF;
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	701a      	strb	r2, [r3, #0]
      break;
 8008b7e:	bf00      	nop
  }

  return ret;
 8008b80:	68fb      	ldr	r3, [r7, #12]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop

08008b8c <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	460b      	mov	r3, r1
 8008b96:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8008b98:	f107 0208 	add.w	r2, r7, #8
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	2111      	movs	r1, #17
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f7ff fe03 	bl	80087ac <lsm6dsr_read_reg>
 8008ba6:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d10f      	bne.n	8008bce <lsm6dsr_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t)val;
 8008bae:	78fb      	ldrb	r3, [r7, #3]
 8008bb0:	f003 030f 	and.w	r3, r3, #15
 8008bb4:	b2da      	uxtb	r2, r3
 8008bb6:	7a3b      	ldrb	r3, [r7, #8]
 8008bb8:	f362 0303 	bfi	r3, r2, #0, #4
 8008bbc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8008bbe:	f107 0208 	add.w	r2, r7, #8
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	2111      	movs	r1, #17
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f7ff fe08 	bl	80087dc <lsm6dsr_write_reg>
 8008bcc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8008bce:	68fb      	ldr	r3, [r7, #12]
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3710      	adds	r7, #16
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}

08008bd8 <lsm6dsr_gy_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t *val)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
 8008be0:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8008be2:	f107 0208 	add.w	r2, r7, #8
 8008be6:	2301      	movs	r3, #1
 8008be8:	2111      	movs	r1, #17
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f7ff fdde 	bl	80087ac <lsm6dsr_read_reg>
 8008bf0:	60f8      	str	r0, [r7, #12]

  switch (ctrl2_g.fs_g) {
 8008bf2:	7a3b      	ldrb	r3, [r7, #8]
 8008bf4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	2b0c      	cmp	r3, #12
 8008bfc:	d834      	bhi.n	8008c68 <lsm6dsr_gy_full_scale_get+0x90>
 8008bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8008c04 <lsm6dsr_gy_full_scale_get+0x2c>)
 8008c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c04:	08008c41 	.word	0x08008c41
 8008c08:	08008c61 	.word	0x08008c61
 8008c0c:	08008c39 	.word	0x08008c39
 8008c10:	08008c69 	.word	0x08008c69
 8008c14:	08008c49 	.word	0x08008c49
 8008c18:	08008c69 	.word	0x08008c69
 8008c1c:	08008c69 	.word	0x08008c69
 8008c20:	08008c69 	.word	0x08008c69
 8008c24:	08008c51 	.word	0x08008c51
 8008c28:	08008c69 	.word	0x08008c69
 8008c2c:	08008c69 	.word	0x08008c69
 8008c30:	08008c69 	.word	0x08008c69
 8008c34:	08008c59 	.word	0x08008c59
    case LSM6DSR_125dps:
      *val = LSM6DSR_125dps;
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	2202      	movs	r2, #2
 8008c3c:	701a      	strb	r2, [r3, #0]
      break;
 8008c3e:	e017      	b.n	8008c70 <lsm6dsr_gy_full_scale_get+0x98>

    case LSM6DSR_250dps:
      *val = LSM6DSR_250dps;
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	2200      	movs	r2, #0
 8008c44:	701a      	strb	r2, [r3, #0]
      break;
 8008c46:	e013      	b.n	8008c70 <lsm6dsr_gy_full_scale_get+0x98>

    case LSM6DSR_500dps:
      *val = LSM6DSR_500dps;
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	2204      	movs	r2, #4
 8008c4c:	701a      	strb	r2, [r3, #0]
      break;
 8008c4e:	e00f      	b.n	8008c70 <lsm6dsr_gy_full_scale_get+0x98>

    case LSM6DSR_1000dps:
      *val = LSM6DSR_1000dps;
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	2208      	movs	r2, #8
 8008c54:	701a      	strb	r2, [r3, #0]
      break;
 8008c56:	e00b      	b.n	8008c70 <lsm6dsr_gy_full_scale_get+0x98>

    case LSM6DSR_2000dps:
      *val = LSM6DSR_2000dps;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	220c      	movs	r2, #12
 8008c5c:	701a      	strb	r2, [r3, #0]
      break;
 8008c5e:	e007      	b.n	8008c70 <lsm6dsr_gy_full_scale_get+0x98>

    case LSM6DSR_4000dps:
      *val = LSM6DSR_4000dps;
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	2201      	movs	r2, #1
 8008c64:	701a      	strb	r2, [r3, #0]
      break;
 8008c66:	e003      	b.n	8008c70 <lsm6dsr_gy_full_scale_get+0x98>

    default:
      *val = LSM6DSR_125dps;
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	2202      	movs	r2, #2
 8008c6c:	701a      	strb	r2, [r3, #0]
      break;
 8008c6e:	bf00      	nop
  }

  return ret;
 8008c70:	68fb      	ldr	r3, [r7, #12]
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3710      	adds	r7, #16
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop

08008c7c <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b086      	sub	sp, #24
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	460b      	mov	r3, r1
 8008c86:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8008c88:	78fb      	ldrb	r3, [r7, #3]
 8008c8a:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_emb_fsm_enable_t fsm_enable;
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8008c8c:	f107 030c 	add.w	r3, r7, #12
 8008c90:	4619      	mov	r1, r3
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 facd 	bl	8009232 <lsm6dsr_fsm_enable_get>
 8008c98:	6138      	str	r0, [r7, #16]

  if (ret == 0) {
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f040 80c4 	bne.w	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8008ca2:	7b3b      	ldrb	r3, [r7, #12]
 8008ca4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008ca8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 8008caa:	7b3b      	ldrb	r3, [r7, #12]
 8008cac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008cb0:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8008cb6:	7b3b      	ldrb	r3, [r7, #12]
 8008cb8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008cbc:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8008cc2:	7b3b      	ldrb	r3, [r7, #12]
 8008cc4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008cc8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 8008cce:	7b3b      	ldrb	r3, [r7, #12]
 8008cd0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008cd4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 8008cda:	7b3b      	ldrb	r3, [r7, #12]
 8008cdc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008ce0:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8008ce6:	7b3b      	ldrb	r3, [r7, #12]
 8008ce8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008cec:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8008cf2:	7b3b      	ldrb	r3, [r7, #12]
 8008cf4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008cf8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8008cfa:	4313      	orrs	r3, r2
 8008cfc:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 8008cfe:	7b7b      	ldrb	r3, [r7, #13]
 8008d00:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008d04:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8008d06:	4313      	orrs	r3, r2
 8008d08:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 8008d0a:	7b7b      	ldrb	r3, [r7, #13]
 8008d0c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008d10:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 8008d12:	4313      	orrs	r3, r2
 8008d14:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8008d16:	7b7b      	ldrb	r3, [r7, #13]
 8008d18:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008d1c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8008d22:	7b7b      	ldrb	r3, [r7, #13]
 8008d24:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008d28:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 8008d2e:	7b7b      	ldrb	r3, [r7, #13]
 8008d30:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008d34:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8008d36:	4313      	orrs	r3, r2
 8008d38:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 8008d3a:	7b7b      	ldrb	r3, [r7, #13]
 8008d3c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008d40:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 8008d42:	4313      	orrs	r3, r2
 8008d44:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8008d46:	7b7b      	ldrb	r3, [r7, #13]
 8008d48:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008d4c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm16_en ) == PROPERTY_ENABLE ) {
 8008d52:	7b7b      	ldrb	r3, [r7, #13]
 8008d54:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008d58:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	d163      	bne.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8008d62:	f107 030b 	add.w	r3, r7, #11
 8008d66:	4619      	mov	r1, r3
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fa8f 	bl	800928c <lsm6dsr_fsm_data_rate_get>
 8008d6e:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d159      	bne.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
        switch (fsm_odr) {
 8008d76:	7afb      	ldrb	r3, [r7, #11]
 8008d78:	2b03      	cmp	r3, #3
 8008d7a:	d853      	bhi.n	8008e24 <lsm6dsr_gy_data_rate_set+0x1a8>
 8008d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8008d84 <lsm6dsr_gy_data_rate_set+0x108>)
 8008d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d82:	bf00      	nop
 8008d84:	08008d95 	.word	0x08008d95
 8008d88:	08008da7 	.word	0x08008da7
 8008d8c:	08008dc5 	.word	0x08008dc5
 8008d90:	08008def 	.word	0x08008def
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8008d94:	78fb      	ldrb	r3, [r7, #3]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d102      	bne.n	8008da0 <lsm6dsr_gy_data_rate_set+0x124>
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8008d9e:	e044      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8008da0:	78fb      	ldrb	r3, [r7, #3]
 8008da2:	75fb      	strb	r3, [r7, #23]
            break;
 8008da4:	e041      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8008da6:	78fb      	ldrb	r3, [r7, #3]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d102      	bne.n	8008db2 <lsm6dsr_gy_data_rate_set+0x136>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8008dac:	2302      	movs	r3, #2
 8008dae:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8008db0:	e03b      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_12Hz5) {
 8008db2:	78fb      	ldrb	r3, [r7, #3]
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d102      	bne.n	8008dbe <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8008db8:	2302      	movs	r3, #2
 8008dba:	75fb      	strb	r3, [r7, #23]
            break;
 8008dbc:	e035      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8008dbe:	78fb      	ldrb	r3, [r7, #3]
 8008dc0:	75fb      	strb	r3, [r7, #23]
            break;
 8008dc2:	e032      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8008dc4:	78fb      	ldrb	r3, [r7, #3]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d102      	bne.n	8008dd0 <lsm6dsr_gy_data_rate_set+0x154>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8008dca:	2303      	movs	r3, #3
 8008dcc:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8008dce:	e02c      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_12Hz5) {
 8008dd0:	78fb      	ldrb	r3, [r7, #3]
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d102      	bne.n	8008ddc <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8008dd6:	2303      	movs	r3, #3
 8008dd8:	75fb      	strb	r3, [r7, #23]
            break;
 8008dda:	e026      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_26Hz) {
 8008ddc:	78fb      	ldrb	r3, [r7, #3]
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d102      	bne.n	8008de8 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8008de2:	2303      	movs	r3, #3
 8008de4:	75fb      	strb	r3, [r7, #23]
            break;
 8008de6:	e020      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8008de8:	78fb      	ldrb	r3, [r7, #3]
 8008dea:	75fb      	strb	r3, [r7, #23]
            break;
 8008dec:	e01d      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8008dee:	78fb      	ldrb	r3, [r7, #3]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d102      	bne.n	8008dfa <lsm6dsr_gy_data_rate_set+0x17e>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8008df4:	2304      	movs	r3, #4
 8008df6:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8008df8:	e017      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_12Hz5) {
 8008dfa:	78fb      	ldrb	r3, [r7, #3]
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	d102      	bne.n	8008e06 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8008e00:	2304      	movs	r3, #4
 8008e02:	75fb      	strb	r3, [r7, #23]
            break;
 8008e04:	e011      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_26Hz) {
 8008e06:	78fb      	ldrb	r3, [r7, #3]
 8008e08:	2b02      	cmp	r3, #2
 8008e0a:	d102      	bne.n	8008e12 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8008e0c:	2304      	movs	r3, #4
 8008e0e:	75fb      	strb	r3, [r7, #23]
            break;
 8008e10:	e00b      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_52Hz) {
 8008e12:	78fb      	ldrb	r3, [r7, #3]
 8008e14:	2b03      	cmp	r3, #3
 8008e16:	d102      	bne.n	8008e1e <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8008e18:	2304      	movs	r3, #4
 8008e1a:	75fb      	strb	r3, [r7, #23]
            break;
 8008e1c:	e005      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8008e1e:	78fb      	ldrb	r3, [r7, #3]
 8008e20:	75fb      	strb	r3, [r7, #23]
            break;
 8008e22:	e002      	b.n	8008e2a <lsm6dsr_gy_data_rate_set+0x1ae>

          default:
            odr_gy = val;
 8008e24:	78fb      	ldrb	r3, [r7, #3]
 8008e26:	75fb      	strb	r3, [r7, #23]
            break;
 8008e28:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0) {
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d107      	bne.n	8008e40 <lsm6dsr_gy_data_rate_set+0x1c4>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8008e30:	f107 0208 	add.w	r2, r7, #8
 8008e34:	2301      	movs	r3, #1
 8008e36:	2111      	movs	r1, #17
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f7ff fcb7 	bl	80087ac <lsm6dsr_read_reg>
 8008e3e:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0) {
 8008e40:	693b      	ldr	r3, [r7, #16]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d10f      	bne.n	8008e66 <lsm6dsr_gy_data_rate_set+0x1ea>
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8008e46:	7dfb      	ldrb	r3, [r7, #23]
 8008e48:	f003 030f 	and.w	r3, r3, #15
 8008e4c:	b2da      	uxtb	r2, r3
 8008e4e:	7a3b      	ldrb	r3, [r7, #8]
 8008e50:	f362 1307 	bfi	r3, r2, #4, #4
 8008e54:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8008e56:	f107 0208 	add.w	r2, r7, #8
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	2111      	movs	r1, #17
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f7ff fcbc 	bl	80087dc <lsm6dsr_write_reg>
 8008e64:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8008e66:	693b      	ldr	r3, [r7, #16]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3718      	adds	r7, #24
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <lsm6dsr_gy_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t *val)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8008e7a:	f107 0208 	add.w	r2, r7, #8
 8008e7e:	2301      	movs	r3, #1
 8008e80:	2111      	movs	r1, #17
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f7ff fc92 	bl	80087ac <lsm6dsr_read_reg>
 8008e88:	60f8      	str	r0, [r7, #12]

  switch (ctrl2_g.odr_g) {
 8008e8a:	7a3b      	ldrb	r3, [r7, #8]
 8008e8c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	2b0a      	cmp	r3, #10
 8008e94:	d844      	bhi.n	8008f20 <lsm6dsr_gy_data_rate_get+0xb0>
 8008e96:	a201      	add	r2, pc, #4	@ (adr r2, 8008e9c <lsm6dsr_gy_data_rate_get+0x2c>)
 8008e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e9c:	08008ec9 	.word	0x08008ec9
 8008ea0:	08008ed1 	.word	0x08008ed1
 8008ea4:	08008ed9 	.word	0x08008ed9
 8008ea8:	08008ee1 	.word	0x08008ee1
 8008eac:	08008ee9 	.word	0x08008ee9
 8008eb0:	08008ef1 	.word	0x08008ef1
 8008eb4:	08008ef9 	.word	0x08008ef9
 8008eb8:	08008f01 	.word	0x08008f01
 8008ebc:	08008f09 	.word	0x08008f09
 8008ec0:	08008f11 	.word	0x08008f11
 8008ec4:	08008f19 	.word	0x08008f19
    case LSM6DSR_GY_ODR_OFF:
      *val = LSM6DSR_GY_ODR_OFF;
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	701a      	strb	r2, [r3, #0]
      break;
 8008ece:	e02b      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_12Hz5:
      *val = LSM6DSR_GY_ODR_12Hz5;
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	701a      	strb	r2, [r3, #0]
      break;
 8008ed6:	e027      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_26Hz:
      *val = LSM6DSR_GY_ODR_26Hz;
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	2202      	movs	r2, #2
 8008edc:	701a      	strb	r2, [r3, #0]
      break;
 8008ede:	e023      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_52Hz:
      *val = LSM6DSR_GY_ODR_52Hz;
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	2203      	movs	r2, #3
 8008ee4:	701a      	strb	r2, [r3, #0]
      break;
 8008ee6:	e01f      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_104Hz:
      *val = LSM6DSR_GY_ODR_104Hz;
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	2204      	movs	r2, #4
 8008eec:	701a      	strb	r2, [r3, #0]
      break;
 8008eee:	e01b      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_208Hz:
      *val = LSM6DSR_GY_ODR_208Hz;
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	2205      	movs	r2, #5
 8008ef4:	701a      	strb	r2, [r3, #0]
      break;
 8008ef6:	e017      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_417Hz:
      *val = LSM6DSR_GY_ODR_417Hz;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	2206      	movs	r2, #6
 8008efc:	701a      	strb	r2, [r3, #0]
      break;
 8008efe:	e013      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_833Hz:
      *val = LSM6DSR_GY_ODR_833Hz;
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	2207      	movs	r2, #7
 8008f04:	701a      	strb	r2, [r3, #0]
      break;
 8008f06:	e00f      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_1667Hz:
      *val = LSM6DSR_GY_ODR_1667Hz;
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	2208      	movs	r2, #8
 8008f0c:	701a      	strb	r2, [r3, #0]
      break;
 8008f0e:	e00b      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_3333Hz:
      *val = LSM6DSR_GY_ODR_3333Hz;
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	2209      	movs	r2, #9
 8008f14:	701a      	strb	r2, [r3, #0]
      break;
 8008f16:	e007      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    case LSM6DSR_GY_ODR_6667Hz:
      *val = LSM6DSR_GY_ODR_6667Hz;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	220a      	movs	r2, #10
 8008f1c:	701a      	strb	r2, [r3, #0]
      break;
 8008f1e:	e003      	b.n	8008f28 <lsm6dsr_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSR_GY_ODR_OFF;
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	2200      	movs	r2, #0
 8008f24:	701a      	strb	r2, [r3, #0]
      break;
 8008f26:	bf00      	nop
  }

  return ret;
 8008f28:	68fb      	ldr	r3, [r7, #12]
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3710      	adds	r7, #16
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
 8008f32:	bf00      	nop

08008f34 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b084      	sub	sp, #16
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8008f40:	f107 0208 	add.w	r2, r7, #8
 8008f44:	2301      	movs	r3, #1
 8008f46:	2112      	movs	r1, #18
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f7ff fc2f 	bl	80087ac <lsm6dsr_read_reg>
 8008f4e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d10f      	bne.n	8008f76 <lsm6dsr_block_data_update_set+0x42>
    ctrl3_c.bdu = (uint8_t)val;
 8008f56:	78fb      	ldrb	r3, [r7, #3]
 8008f58:	f003 0301 	and.w	r3, r3, #1
 8008f5c:	b2da      	uxtb	r2, r3
 8008f5e:	7a3b      	ldrb	r3, [r7, #8]
 8008f60:	f362 1386 	bfi	r3, r2, #6, #1
 8008f64:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8008f66:	f107 0208 	add.w	r2, r7, #8
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	2112      	movs	r1, #18
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f7ff fc34 	bl	80087dc <lsm6dsr_write_reg>
 8008f74:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8008f76:	68fb      	ldr	r3, [r7, #12]
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3710      	adds	r7, #16
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b086      	sub	sp, #24
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 8008f8a:	f107 020c 	add.w	r2, r7, #12
 8008f8e:	2306      	movs	r3, #6
 8008f90:	2122      	movs	r1, #34	@ 0x22
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f7ff fc0a 	bl	80087ac <lsm6dsr_read_reg>
 8008f98:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8008f9a:	7b7b      	ldrb	r3, [r7, #13]
 8008f9c:	b21a      	sxth	r2, r3
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	7b3a      	ldrb	r2, [r7, #12]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	b29b      	uxth	r3, r3
 8008fb4:	b21a      	sxth	r2, r3
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8008fba:	7bfa      	ldrb	r2, [r7, #15]
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	3302      	adds	r3, #2
 8008fc0:	b212      	sxth	r2, r2
 8008fc2:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	3302      	adds	r3, #2
 8008fc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	021b      	lsls	r3, r3, #8
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	7bba      	ldrb	r2, [r7, #14]
 8008fd4:	4413      	add	r3, r2
 8008fd6:	b29a      	uxth	r2, r3
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	3302      	adds	r3, #2
 8008fdc:	b212      	sxth	r2, r2
 8008fde:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8008fe0:	7c7a      	ldrb	r2, [r7, #17]
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	3304      	adds	r3, #4
 8008fe6:	b212      	sxth	r2, r2
 8008fe8:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	3304      	adds	r3, #4
 8008fee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	021b      	lsls	r3, r3, #8
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	7c3a      	ldrb	r2, [r7, #16]
 8008ffa:	4413      	add	r3, r2
 8008ffc:	b29a      	uxth	r2, r3
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	3304      	adds	r3, #4
 8009002:	b212      	sxth	r2, r2
 8009004:	801a      	strh	r2, [r3, #0]
  return ret;
 8009006:	697b      	ldr	r3, [r7, #20]
}
 8009008:	4618      	mov	r0, r3
 800900a:	3718      	adds	r7, #24
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b086      	sub	sp, #24
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 800901a:	f107 020c 	add.w	r2, r7, #12
 800901e:	2306      	movs	r3, #6
 8009020:	2128      	movs	r1, #40	@ 0x28
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f7ff fbc2 	bl	80087ac <lsm6dsr_read_reg>
 8009028:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800902a:	7b7b      	ldrb	r3, [r7, #13]
 800902c:	b21a      	sxth	r2, r3
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009038:	b29b      	uxth	r3, r3
 800903a:	021b      	lsls	r3, r3, #8
 800903c:	b29b      	uxth	r3, r3
 800903e:	7b3a      	ldrb	r2, [r7, #12]
 8009040:	4413      	add	r3, r2
 8009042:	b29b      	uxth	r3, r3
 8009044:	b21a      	sxth	r2, r3
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800904a:	7bfa      	ldrb	r2, [r7, #15]
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	3302      	adds	r3, #2
 8009050:	b212      	sxth	r2, r2
 8009052:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	3302      	adds	r3, #2
 8009058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800905c:	b29b      	uxth	r3, r3
 800905e:	021b      	lsls	r3, r3, #8
 8009060:	b29b      	uxth	r3, r3
 8009062:	7bba      	ldrb	r2, [r7, #14]
 8009064:	4413      	add	r3, r2
 8009066:	b29a      	uxth	r2, r3
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	3302      	adds	r3, #2
 800906c:	b212      	sxth	r2, r2
 800906e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8009070:	7c7a      	ldrb	r2, [r7, #17]
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	3304      	adds	r3, #4
 8009076:	b212      	sxth	r2, r2
 8009078:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	3304      	adds	r3, #4
 800907e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009082:	b29b      	uxth	r3, r3
 8009084:	021b      	lsls	r3, r3, #8
 8009086:	b29b      	uxth	r3, r3
 8009088:	7c3a      	ldrb	r2, [r7, #16]
 800908a:	4413      	add	r3, r2
 800908c:	b29a      	uxth	r2, r3
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	3304      	adds	r3, #4
 8009092:	b212      	sxth	r2, r2
 8009094:	801a      	strh	r2, [r3, #0]
  return ret;
 8009096:	697b      	ldr	r3, [r7, #20]
}
 8009098:	4618      	mov	r0, r3
 800909a:	3718      	adds	r7, #24
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	460b      	mov	r3, r1
 80090aa:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80090ac:	f107 0208 	add.w	r2, r7, #8
 80090b0:	2301      	movs	r3, #1
 80090b2:	2101      	movs	r1, #1
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f7ff fb79 	bl	80087ac <lsm6dsr_read_reg>
 80090ba:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0) {
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d10f      	bne.n	80090e2 <lsm6dsr_mem_bank_set+0x42>
    func_cfg_access.reg_access = (uint8_t)val;
 80090c2:	78fb      	ldrb	r3, [r7, #3]
 80090c4:	f003 0303 	and.w	r3, r3, #3
 80090c8:	b2da      	uxtb	r2, r3
 80090ca:	7a3b      	ldrb	r3, [r7, #8]
 80090cc:	f362 1387 	bfi	r3, r2, #6, #2
 80090d0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80090d2:	f107 0208 	add.w	r2, r7, #8
 80090d6:	2301      	movs	r3, #1
 80090d8:	2101      	movs	r1, #1
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f7ff fb7e 	bl	80087dc <lsm6dsr_write_reg>
 80090e0:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 80090e2:	68fb      	ldr	r3, [r7, #12]
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	3710      	adds	r7, #16
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bd80      	pop	{r7, pc}

080090ec <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
 80090f4:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 80090f6:	2301      	movs	r3, #1
 80090f8:	683a      	ldr	r2, [r7, #0]
 80090fa:	210f      	movs	r1, #15
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f7ff fb55 	bl	80087ac <lsm6dsr_read_reg>
 8009102:	60f8      	str	r0, [r7, #12]
  return ret;
 8009104:	68fb      	ldr	r3, [r7, #12]
}
 8009106:	4618      	mov	r0, r3
 8009108:	3710      	adds	r7, #16
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}

0800910e <lsm6dsr_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800910e:	b580      	push	{r7, lr}
 8009110:	b084      	sub	sp, #16
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
 8009116:	460b      	mov	r3, r1
 8009118:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800911a:	f107 0208 	add.w	r2, r7, #8
 800911e:	2301      	movs	r3, #1
 8009120:	2112      	movs	r1, #18
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f7ff fb42 	bl	80087ac <lsm6dsr_read_reg>
 8009128:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d10f      	bne.n	8009150 <lsm6dsr_auto_increment_set+0x42>
    ctrl3_c.if_inc = (uint8_t)val;
 8009130:	78fb      	ldrb	r3, [r7, #3]
 8009132:	f003 0301 	and.w	r3, r3, #1
 8009136:	b2da      	uxtb	r2, r3
 8009138:	7a3b      	ldrb	r3, [r7, #8]
 800913a:	f362 0382 	bfi	r3, r2, #2, #1
 800913e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8009140:	f107 0208 	add.w	r2, r7, #8
 8009144:	2301      	movs	r3, #1
 8009146:	2112      	movs	r1, #18
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f7ff fb47 	bl	80087dc <lsm6dsr_write_reg>
 800914e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8009150:	68fb      	ldr	r3, [r7, #12]
}
 8009152:	4618      	mov	r0, r3
 8009154:	3710      	adds	r7, #16
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <lsm6dsr_i3c_disable_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dsr_i3c_disable_t val)
{
 800915a:	b580      	push	{r7, lr}
 800915c:	b086      	sub	sp, #24
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
 8009162:	460b      	mov	r3, r1
 8009164:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl9_xl_t ctrl9_xl;
  lsm6dsr_i3c_bus_avb_t i3c_bus_avb;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL9_XL, (uint8_t *)&ctrl9_xl,
 8009166:	f107 0210 	add.w	r2, r7, #16
 800916a:	2301      	movs	r3, #1
 800916c:	2118      	movs	r1, #24
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f7ff fb1c 	bl	80087ac <lsm6dsr_read_reg>
 8009174:	6178      	str	r0, [r7, #20]
                         1);

  if (ret == 0) {
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d111      	bne.n	80091a0 <lsm6dsr_i3c_disable_set+0x46>
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 800917c:	78fb      	ldrb	r3, [r7, #3]
 800917e:	09db      	lsrs	r3, r3, #7
 8009180:	b2db      	uxtb	r3, r3
 8009182:	f003 0301 	and.w	r3, r3, #1
 8009186:	b2da      	uxtb	r2, r3
 8009188:	7c3b      	ldrb	r3, [r7, #16]
 800918a:	f362 0341 	bfi	r3, r2, #1, #1
 800918e:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL9_XL,
 8009190:	f107 0210 	add.w	r2, r7, #16
 8009194:	2301      	movs	r3, #1
 8009196:	2118      	movs	r1, #24
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f7ff fb1f 	bl	80087dc <lsm6dsr_write_reg>
 800919e:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl9_xl, 1);
  }

  if (ret == 0) {
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d107      	bne.n	80091b6 <lsm6dsr_i3c_disable_set+0x5c>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 80091a6:	f107 020c 	add.w	r2, r7, #12
 80091aa:	2301      	movs	r3, #1
 80091ac:	2162      	movs	r1, #98	@ 0x62
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f7ff fafc 	bl	80087ac <lsm6dsr_read_reg>
 80091b4:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0) {
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d10f      	bne.n	80091dc <lsm6dsr_i3c_disable_set+0x82>
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80091bc:	78fb      	ldrb	r3, [r7, #3]
 80091be:	f003 0303 	and.w	r3, r3, #3
 80091c2:	b2da      	uxtb	r2, r3
 80091c4:	7b3b      	ldrb	r3, [r7, #12]
 80091c6:	f362 03c4 	bfi	r3, r2, #3, #2
 80091ca:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 80091cc:	f107 020c 	add.w	r2, r7, #12
 80091d0:	2301      	movs	r3, #1
 80091d2:	2162      	movs	r1, #98	@ 0x62
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f7ff fb01 	bl	80087dc <lsm6dsr_write_reg>
 80091da:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 80091dc:	697b      	ldr	r3, [r7, #20]
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3718      	adds	r7, #24
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}

080091e6 <lsm6dsr_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dsr_fifo_mode_t val)
{
 80091e6:	b580      	push	{r7, lr}
 80091e8:	b084      	sub	sp, #16
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	6078      	str	r0, [r7, #4]
 80091ee:	460b      	mov	r3, r1
 80091f0:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FIFO_CTRL4,
 80091f2:	f107 0208 	add.w	r2, r7, #8
 80091f6:	2301      	movs	r3, #1
 80091f8:	210a      	movs	r1, #10
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f7ff fad6 	bl	80087ac <lsm6dsr_read_reg>
 8009200:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0) {
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d10f      	bne.n	8009228 <lsm6dsr_fifo_mode_set+0x42>
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 8009208:	78fb      	ldrb	r3, [r7, #3]
 800920a:	f003 0307 	and.w	r3, r3, #7
 800920e:	b2da      	uxtb	r2, r3
 8009210:	7a3b      	ldrb	r3, [r7, #8]
 8009212:	f362 0302 	bfi	r3, r2, #0, #3
 8009216:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FIFO_CTRL4,
 8009218:	f107 0208 	add.w	r2, r7, #8
 800921c:	2301      	movs	r3, #1
 800921e:	210a      	movs	r1, #10
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f7ff fadb 	bl	80087dc <lsm6dsr_write_reg>
 8009226:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 8009228:	68fb      	ldr	r3, [r7, #12]
}
 800922a:	4618      	mov	r0, r3
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8009232:	b580      	push	{r7, lr}
 8009234:	b084      	sub	sp, #16
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
 800923a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 800923c:	2102      	movs	r1, #2
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f7ff ff2e 	bl	80090a0 <lsm6dsr_mem_bank_set>
 8009244:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d106      	bne.n	800925a <lsm6dsr_fsm_enable_get+0x28>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 800924c:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 800924e:	2301      	movs	r3, #1
 8009250:	2146      	movs	r1, #70	@ 0x46
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f7ff faaa 	bl	80087ac <lsm6dsr_read_reg>
 8009258:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0) {
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d107      	bne.n	8009270 <lsm6dsr_fsm_enable_get+0x3e>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 8009264:	2301      	movs	r3, #1
 8009266:	2147      	movs	r1, #71	@ 0x47
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f7ff fa9f 	bl	80087ac <lsm6dsr_read_reg>
 800926e:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0) {
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d104      	bne.n	8009280 <lsm6dsr_fsm_enable_get+0x4e>
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8009276:	2100      	movs	r1, #0
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f7ff ff11 	bl	80090a0 <lsm6dsr_mem_bank_set>
 800927e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8009280:	68fb      	ldr	r3, [r7, #12]
}
 8009282:	4618      	mov	r0, r3
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
	...

0800928c <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
 8009294:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8009296:	2102      	movs	r1, #2
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f7ff ff01 	bl	80090a0 <lsm6dsr_mem_bank_set>
 800929e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d107      	bne.n	80092b6 <lsm6dsr_fsm_data_rate_get+0x2a>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 80092a6:	f107 0208 	add.w	r2, r7, #8
 80092aa:	2301      	movs	r3, #1
 80092ac:	215f      	movs	r1, #95	@ 0x5f
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f7ff fa7c 	bl	80087ac <lsm6dsr_read_reg>
 80092b4:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0) {
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d104      	bne.n	80092c6 <lsm6dsr_fsm_data_rate_get+0x3a>
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 80092bc:	2100      	movs	r1, #0
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f7ff feee 	bl	80090a0 <lsm6dsr_mem_bank_set>
 80092c4:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr) {
 80092c6:	7a3b      	ldrb	r3, [r7, #8]
 80092c8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	2b03      	cmp	r3, #3
 80092d0:	d81a      	bhi.n	8009308 <lsm6dsr_fsm_data_rate_get+0x7c>
 80092d2:	a201      	add	r2, pc, #4	@ (adr r2, 80092d8 <lsm6dsr_fsm_data_rate_get+0x4c>)
 80092d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d8:	080092e9 	.word	0x080092e9
 80092dc:	080092f1 	.word	0x080092f1
 80092e0:	080092f9 	.word	0x080092f9
 80092e4:	08009301 	.word	0x08009301
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	2200      	movs	r2, #0
 80092ec:	701a      	strb	r2, [r3, #0]
      break;
 80092ee:	e00f      	b.n	8009310 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	2201      	movs	r2, #1
 80092f4:	701a      	strb	r2, [r3, #0]
      break;
 80092f6:	e00b      	b.n	8009310 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	2202      	movs	r2, #2
 80092fc:	701a      	strb	r2, [r3, #0]
      break;
 80092fe:	e007      	b.n	8009310 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	2203      	movs	r2, #3
 8009304:	701a      	strb	r2, [r3, #0]
      break;
 8009306:	e003      	b.n	8009310 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	2200      	movs	r2, #0
 800930c:	701a      	strb	r2, [r3, #0]
      break;
 800930e:	bf00      	nop
  }

  return ret;
 8009310:	68fb      	ldr	r3, [r7, #12]
}
 8009312:	4618      	mov	r0, r3
 8009314:	3710      	adds	r7, #16
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop

0800931c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009320:	4b0e      	ldr	r3, [pc, #56]	@ (800935c <HAL_Init+0x40>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a0d      	ldr	r2, [pc, #52]	@ (800935c <HAL_Init+0x40>)
 8009326:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800932a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800932c:	4b0b      	ldr	r3, [pc, #44]	@ (800935c <HAL_Init+0x40>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a0a      	ldr	r2, [pc, #40]	@ (800935c <HAL_Init+0x40>)
 8009332:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009336:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009338:	4b08      	ldr	r3, [pc, #32]	@ (800935c <HAL_Init+0x40>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a07      	ldr	r2, [pc, #28]	@ (800935c <HAL_Init+0x40>)
 800933e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009342:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009344:	2003      	movs	r0, #3
 8009346:	f000 fd5f 	bl	8009e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800934a:	2000      	movs	r0, #0
 800934c:	f000 f808 	bl	8009360 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009350:	f7fc fd96 	bl	8005e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009354:	2300      	movs	r3, #0
}
 8009356:	4618      	mov	r0, r3
 8009358:	bd80      	pop	{r7, pc}
 800935a:	bf00      	nop
 800935c:	40023c00 	.word	0x40023c00

08009360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009368:	4b12      	ldr	r3, [pc, #72]	@ (80093b4 <HAL_InitTick+0x54>)
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	4b12      	ldr	r3, [pc, #72]	@ (80093b8 <HAL_InitTick+0x58>)
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	4619      	mov	r1, r3
 8009372:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009376:	fbb3 f3f1 	udiv	r3, r3, r1
 800937a:	fbb2 f3f3 	udiv	r3, r2, r3
 800937e:	4618      	mov	r0, r3
 8009380:	f000 fd85 	bl	8009e8e <HAL_SYSTICK_Config>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	d001      	beq.n	800938e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800938a:	2301      	movs	r3, #1
 800938c:	e00e      	b.n	80093ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2b0f      	cmp	r3, #15
 8009392:	d80a      	bhi.n	80093aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009394:	2200      	movs	r2, #0
 8009396:	6879      	ldr	r1, [r7, #4]
 8009398:	f04f 30ff 	mov.w	r0, #4294967295
 800939c:	f000 fd3f 	bl	8009e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80093a0:	4a06      	ldr	r2, [pc, #24]	@ (80093bc <HAL_InitTick+0x5c>)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80093a6:	2300      	movs	r3, #0
 80093a8:	e000      	b.n	80093ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80093aa:	2301      	movs	r3, #1
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3708      	adds	r7, #8
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}
 80093b4:	20000028 	.word	0x20000028
 80093b8:	200000c0 	.word	0x200000c0
 80093bc:	200000bc 	.word	0x200000bc

080093c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80093c0:	b480      	push	{r7}
 80093c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80093c4:	4b06      	ldr	r3, [pc, #24]	@ (80093e0 <HAL_IncTick+0x20>)
 80093c6:	781b      	ldrb	r3, [r3, #0]
 80093c8:	461a      	mov	r2, r3
 80093ca:	4b06      	ldr	r3, [pc, #24]	@ (80093e4 <HAL_IncTick+0x24>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4413      	add	r3, r2
 80093d0:	4a04      	ldr	r2, [pc, #16]	@ (80093e4 <HAL_IncTick+0x24>)
 80093d2:	6013      	str	r3, [r2, #0]
}
 80093d4:	bf00      	nop
 80093d6:	46bd      	mov	sp, r7
 80093d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093dc:	4770      	bx	lr
 80093de:	bf00      	nop
 80093e0:	200000c0 	.word	0x200000c0
 80093e4:	20000a94 	.word	0x20000a94

080093e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80093e8:	b480      	push	{r7}
 80093ea:	af00      	add	r7, sp, #0
  return uwTick;
 80093ec:	4b03      	ldr	r3, [pc, #12]	@ (80093fc <HAL_GetTick+0x14>)
 80093ee:	681b      	ldr	r3, [r3, #0]
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr
 80093fa:	bf00      	nop
 80093fc:	20000a94 	.word	0x20000a94

08009400 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009408:	f7ff ffee 	bl	80093e8 <HAL_GetTick>
 800940c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009418:	d005      	beq.n	8009426 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800941a:	4b0a      	ldr	r3, [pc, #40]	@ (8009444 <HAL_Delay+0x44>)
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	461a      	mov	r2, r3
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	4413      	add	r3, r2
 8009424:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009426:	bf00      	nop
 8009428:	f7ff ffde 	bl	80093e8 <HAL_GetTick>
 800942c:	4602      	mov	r2, r0
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	1ad3      	subs	r3, r2, r3
 8009432:	68fa      	ldr	r2, [r7, #12]
 8009434:	429a      	cmp	r2, r3
 8009436:	d8f7      	bhi.n	8009428 <HAL_Delay+0x28>
  {
  }
}
 8009438:	bf00      	nop
 800943a:	bf00      	nop
 800943c:	3710      	adds	r7, #16
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	200000c0 	.word	0x200000c0

08009448 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8009448:	b480      	push	{r7}
 800944a:	af00      	add	r7, sp, #0
  return __STM32F4xx_HAL_VERSION;
 800944c:	4b02      	ldr	r3, [pc, #8]	@ (8009458 <HAL_GetHalVersion+0x10>)
}
 800944e:	4618      	mov	r0, r3
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr
 8009458:	01070c00 	.word	0x01070c00

0800945c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b084      	sub	sp, #16
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009464:	2300      	movs	r3, #0
 8009466:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d101      	bne.n	8009472 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800946e:	2301      	movs	r3, #1
 8009470:	e033      	b.n	80094da <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009476:	2b00      	cmp	r3, #0
 8009478:	d109      	bne.n	800948e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f7fc fd28 	bl	8005ed0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2200      	movs	r2, #0
 8009484:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2200      	movs	r2, #0
 800948a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009492:	f003 0310 	and.w	r3, r3, #16
 8009496:	2b00      	cmp	r3, #0
 8009498:	d118      	bne.n	80094cc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800949e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80094a2:	f023 0302 	bic.w	r3, r3, #2
 80094a6:	f043 0202 	orr.w	r2, r3, #2
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 faba 	bl	8009a28 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094be:	f023 0303 	bic.w	r3, r3, #3
 80094c2:	f043 0201 	orr.w	r2, r3, #1
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	641a      	str	r2, [r3, #64]	@ 0x40
 80094ca:	e001      	b.n	80094d0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80094cc:	2301      	movs	r3, #1
 80094ce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80094d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3710      	adds	r7, #16
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
	...

080094e4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b085      	sub	sp, #20
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80094ec:	2300      	movs	r3, #0
 80094ee:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d101      	bne.n	80094fe <HAL_ADC_Start+0x1a>
 80094fa:	2302      	movs	r3, #2
 80094fc:	e097      	b.n	800962e <HAL_ADC_Start+0x14a>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2201      	movs	r2, #1
 8009502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	689b      	ldr	r3, [r3, #8]
 800950c:	f003 0301 	and.w	r3, r3, #1
 8009510:	2b01      	cmp	r3, #1
 8009512:	d018      	beq.n	8009546 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	689a      	ldr	r2, [r3, #8]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f042 0201 	orr.w	r2, r2, #1
 8009522:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8009524:	4b45      	ldr	r3, [pc, #276]	@ (800963c <HAL_ADC_Start+0x158>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a45      	ldr	r2, [pc, #276]	@ (8009640 <HAL_ADC_Start+0x15c>)
 800952a:	fba2 2303 	umull	r2, r3, r2, r3
 800952e:	0c9a      	lsrs	r2, r3, #18
 8009530:	4613      	mov	r3, r2
 8009532:	005b      	lsls	r3, r3, #1
 8009534:	4413      	add	r3, r2
 8009536:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8009538:	e002      	b.n	8009540 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	3b01      	subs	r3, #1
 800953e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d1f9      	bne.n	800953a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	f003 0301 	and.w	r3, r3, #1
 8009550:	2b01      	cmp	r3, #1
 8009552:	d15f      	bne.n	8009614 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009558:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800955c:	f023 0301 	bic.w	r3, r3, #1
 8009560:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009572:	2b00      	cmp	r3, #0
 8009574:	d007      	beq.n	8009586 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800957a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800957e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800958a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800958e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009592:	d106      	bne.n	80095a2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009598:	f023 0206 	bic.w	r2, r3, #6
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	645a      	str	r2, [r3, #68]	@ 0x44
 80095a0:	e002      	b.n	80095a8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	645a      	str	r2, [r3, #68]	@ 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80095b0:	4b24      	ldr	r3, [pc, #144]	@ (8009644 <HAL_ADC_Start+0x160>)
 80095b2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80095bc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	f003 031f 	and.w	r3, r3, #31
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d10f      	bne.n	80095ea <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	689b      	ldr	r3, [r3, #8]
 80095d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d129      	bne.n	800962c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	689a      	ldr	r2, [r3, #8]
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80095e6:	609a      	str	r2, [r3, #8]
 80095e8:	e020      	b.n	800962c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a16      	ldr	r2, [pc, #88]	@ (8009648 <HAL_ADC_Start+0x164>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d11b      	bne.n	800962c <HAL_ADC_Start+0x148>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d114      	bne.n	800962c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	689a      	ldr	r2, [r3, #8]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8009610:	609a      	str	r2, [r3, #8]
 8009612:	e00b      	b.n	800962c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009618:	f043 0210 	orr.w	r2, r3, #16
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009624:	f043 0201 	orr.w	r2, r3, #1
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800962c:	2300      	movs	r3, #0
}
 800962e:	4618      	mov	r0, r3
 8009630:	3714      	adds	r7, #20
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr
 800963a:	bf00      	nop
 800963c:	20000028 	.word	0x20000028
 8009640:	431bde83 	.word	0x431bde83
 8009644:	40012300 	.word	0x40012300
 8009648:	40012000 	.word	0x40012000

0800964c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800964c:	b480      	push	{r7}
 800964e:	b083      	sub	sp, #12
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800965a:	2b01      	cmp	r3, #1
 800965c:	d101      	bne.n	8009662 <HAL_ADC_Stop+0x16>
 800965e:	2302      	movs	r3, #2
 8009660:	e021      	b.n	80096a6 <HAL_ADC_Stop+0x5a>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2201      	movs	r2, #1
 8009666:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	689a      	ldr	r2, [r3, #8]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f022 0201 	bic.w	r2, r2, #1
 8009678:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	689b      	ldr	r3, [r3, #8]
 8009680:	f003 0301 	and.w	r3, r3, #1
 8009684:	2b00      	cmp	r3, #0
 8009686:	d109      	bne.n	800969c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800968c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009690:	f023 0301 	bic.w	r3, r3, #1
 8009694:	f043 0201 	orr.w	r2, r3, #1
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	370c      	adds	r7, #12
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr

080096b2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b084      	sub	sp, #16
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
 80096ba:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80096bc:	2300      	movs	r3, #0
 80096be:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096ce:	d113      	bne.n	80096f8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80096da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80096de:	d10b      	bne.n	80096f8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096e4:	f043 0220 	orr.w	r2, r3, #32
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 80096f4:	2301      	movs	r3, #1
 80096f6:	e063      	b.n	80097c0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80096f8:	f7ff fe76 	bl	80093e8 <HAL_GetTick>
 80096fc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80096fe:	e021      	b.n	8009744 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009706:	d01d      	beq.n	8009744 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d007      	beq.n	800971e <HAL_ADC_PollForConversion+0x6c>
 800970e:	f7ff fe6b 	bl	80093e8 <HAL_GetTick>
 8009712:	4602      	mov	r2, r0
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	1ad3      	subs	r3, r2, r3
 8009718:	683a      	ldr	r2, [r7, #0]
 800971a:	429a      	cmp	r2, r3
 800971c:	d212      	bcs.n	8009744 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f003 0302 	and.w	r3, r3, #2
 8009728:	2b02      	cmp	r3, #2
 800972a:	d00b      	beq.n	8009744 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009730:	f043 0204 	orr.w	r2, r3, #4
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2200      	movs	r2, #0
 800973c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8009740:	2303      	movs	r3, #3
 8009742:	e03d      	b.n	80097c0 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f003 0302 	and.w	r3, r3, #2
 800974e:	2b02      	cmp	r3, #2
 8009750:	d1d6      	bne.n	8009700 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f06f 0212 	mvn.w	r2, #18
 800975a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009760:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009772:	2b00      	cmp	r3, #0
 8009774:	d123      	bne.n	80097be <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800977a:	2b00      	cmp	r3, #0
 800977c:	d11f      	bne.n	80097be <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009784:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8009788:	2b00      	cmp	r3, #0
 800978a:	d006      	beq.n	800979a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	689b      	ldr	r3, [r3, #8]
 8009792:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8009796:	2b00      	cmp	r3, #0
 8009798:	d111      	bne.n	80097be <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800979e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d105      	bne.n	80097be <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b6:	f043 0201 	orr.w	r2, r3, #1
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80097be:	2300      	movs	r3, #0
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3710      	adds	r7, #16
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	370c      	adds	r7, #12
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr
	...

080097e4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b085      	sub	sp, #20
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80097ee:	2300      	movs	r3, #0
 80097f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d101      	bne.n	8009800 <HAL_ADC_ConfigChannel+0x1c>
 80097fc:	2302      	movs	r3, #2
 80097fe:	e105      	b.n	8009a0c <HAL_ADC_ConfigChannel+0x228>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	2b09      	cmp	r3, #9
 800980e:	d925      	bls.n	800985c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68d9      	ldr	r1, [r3, #12]
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	b29b      	uxth	r3, r3
 800981c:	461a      	mov	r2, r3
 800981e:	4613      	mov	r3, r2
 8009820:	005b      	lsls	r3, r3, #1
 8009822:	4413      	add	r3, r2
 8009824:	3b1e      	subs	r3, #30
 8009826:	2207      	movs	r2, #7
 8009828:	fa02 f303 	lsl.w	r3, r2, r3
 800982c:	43da      	mvns	r2, r3
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	400a      	ands	r2, r1
 8009834:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	68d9      	ldr	r1, [r3, #12]
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	689a      	ldr	r2, [r3, #8]
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	b29b      	uxth	r3, r3
 8009846:	4618      	mov	r0, r3
 8009848:	4603      	mov	r3, r0
 800984a:	005b      	lsls	r3, r3, #1
 800984c:	4403      	add	r3, r0
 800984e:	3b1e      	subs	r3, #30
 8009850:	409a      	lsls	r2, r3
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	430a      	orrs	r2, r1
 8009858:	60da      	str	r2, [r3, #12]
 800985a:	e022      	b.n	80098a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	6919      	ldr	r1, [r3, #16]
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	b29b      	uxth	r3, r3
 8009868:	461a      	mov	r2, r3
 800986a:	4613      	mov	r3, r2
 800986c:	005b      	lsls	r3, r3, #1
 800986e:	4413      	add	r3, r2
 8009870:	2207      	movs	r2, #7
 8009872:	fa02 f303 	lsl.w	r3, r2, r3
 8009876:	43da      	mvns	r2, r3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	400a      	ands	r2, r1
 800987e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	6919      	ldr	r1, [r3, #16]
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	689a      	ldr	r2, [r3, #8]
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	b29b      	uxth	r3, r3
 8009890:	4618      	mov	r0, r3
 8009892:	4603      	mov	r3, r0
 8009894:	005b      	lsls	r3, r3, #1
 8009896:	4403      	add	r3, r0
 8009898:	409a      	lsls	r2, r3
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	430a      	orrs	r2, r1
 80098a0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	685b      	ldr	r3, [r3, #4]
 80098a6:	2b06      	cmp	r3, #6
 80098a8:	d824      	bhi.n	80098f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	685a      	ldr	r2, [r3, #4]
 80098b4:	4613      	mov	r3, r2
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	4413      	add	r3, r2
 80098ba:	3b05      	subs	r3, #5
 80098bc:	221f      	movs	r2, #31
 80098be:	fa02 f303 	lsl.w	r3, r2, r3
 80098c2:	43da      	mvns	r2, r3
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	400a      	ands	r2, r1
 80098ca:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	4618      	mov	r0, r3
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	685a      	ldr	r2, [r3, #4]
 80098de:	4613      	mov	r3, r2
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	4413      	add	r3, r2
 80098e4:	3b05      	subs	r3, #5
 80098e6:	fa00 f203 	lsl.w	r2, r0, r3
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	430a      	orrs	r2, r1
 80098f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80098f2:	e04c      	b.n	800998e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	2b0c      	cmp	r3, #12
 80098fa:	d824      	bhi.n	8009946 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	685a      	ldr	r2, [r3, #4]
 8009906:	4613      	mov	r3, r2
 8009908:	009b      	lsls	r3, r3, #2
 800990a:	4413      	add	r3, r2
 800990c:	3b23      	subs	r3, #35	@ 0x23
 800990e:	221f      	movs	r2, #31
 8009910:	fa02 f303 	lsl.w	r3, r2, r3
 8009914:	43da      	mvns	r2, r3
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	400a      	ands	r2, r1
 800991c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	b29b      	uxth	r3, r3
 800992a:	4618      	mov	r0, r3
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	685a      	ldr	r2, [r3, #4]
 8009930:	4613      	mov	r3, r2
 8009932:	009b      	lsls	r3, r3, #2
 8009934:	4413      	add	r3, r2
 8009936:	3b23      	subs	r3, #35	@ 0x23
 8009938:	fa00 f203 	lsl.w	r2, r0, r3
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	430a      	orrs	r2, r1
 8009942:	631a      	str	r2, [r3, #48]	@ 0x30
 8009944:	e023      	b.n	800998e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	685a      	ldr	r2, [r3, #4]
 8009950:	4613      	mov	r3, r2
 8009952:	009b      	lsls	r3, r3, #2
 8009954:	4413      	add	r3, r2
 8009956:	3b41      	subs	r3, #65	@ 0x41
 8009958:	221f      	movs	r2, #31
 800995a:	fa02 f303 	lsl.w	r3, r2, r3
 800995e:	43da      	mvns	r2, r3
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	400a      	ands	r2, r1
 8009966:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	b29b      	uxth	r3, r3
 8009974:	4618      	mov	r0, r3
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	685a      	ldr	r2, [r3, #4]
 800997a:	4613      	mov	r3, r2
 800997c:	009b      	lsls	r3, r3, #2
 800997e:	4413      	add	r3, r2
 8009980:	3b41      	subs	r3, #65	@ 0x41
 8009982:	fa00 f203 	lsl.w	r2, r0, r3
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	430a      	orrs	r2, r1
 800998c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800998e:	4b22      	ldr	r3, [pc, #136]	@ (8009a18 <HAL_ADC_ConfigChannel+0x234>)
 8009990:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4a21      	ldr	r2, [pc, #132]	@ (8009a1c <HAL_ADC_ConfigChannel+0x238>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d109      	bne.n	80099b0 <HAL_ADC_ConfigChannel+0x1cc>
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2b12      	cmp	r3, #18
 80099a2:	d105      	bne.n	80099b0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	4a19      	ldr	r2, [pc, #100]	@ (8009a1c <HAL_ADC_ConfigChannel+0x238>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d123      	bne.n	8009a02 <HAL_ADC_ConfigChannel+0x21e>
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	2b10      	cmp	r3, #16
 80099c0:	d003      	beq.n	80099ca <HAL_ADC_ConfigChannel+0x1e6>
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2b11      	cmp	r3, #17
 80099c8:	d11b      	bne.n	8009a02 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	2b10      	cmp	r3, #16
 80099dc:	d111      	bne.n	8009a02 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80099de:	4b10      	ldr	r3, [pc, #64]	@ (8009a20 <HAL_ADC_ConfigChannel+0x23c>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4a10      	ldr	r2, [pc, #64]	@ (8009a24 <HAL_ADC_ConfigChannel+0x240>)
 80099e4:	fba2 2303 	umull	r2, r3, r2, r3
 80099e8:	0c9a      	lsrs	r2, r3, #18
 80099ea:	4613      	mov	r3, r2
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	4413      	add	r3, r2
 80099f0:	005b      	lsls	r3, r3, #1
 80099f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80099f4:	e002      	b.n	80099fc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	3b01      	subs	r3, #1
 80099fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d1f9      	bne.n	80099f6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3714      	adds	r7, #20
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr
 8009a18:	40012300 	.word	0x40012300
 8009a1c:	40012000 	.word	0x40012000
 8009a20:	20000028 	.word	0x20000028
 8009a24:	431bde83 	.word	0x431bde83

08009a28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b085      	sub	sp, #20
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009a30:	4b79      	ldr	r3, [pc, #484]	@ (8009c18 <ADC_Init+0x1f0>)
 8009a32:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	685a      	ldr	r2, [r3, #4]
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	431a      	orrs	r2, r3
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	685a      	ldr	r2, [r3, #4]
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009a5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	6859      	ldr	r1, [r3, #4]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	021a      	lsls	r2, r3, #8
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	430a      	orrs	r2, r1
 8009a70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	685a      	ldr	r2, [r3, #4]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8009a80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	6859      	ldr	r1, [r3, #4]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	689a      	ldr	r2, [r3, #8]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	430a      	orrs	r2, r1
 8009a92:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	689a      	ldr	r2, [r3, #8]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009aa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	6899      	ldr	r1, [r3, #8]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	68da      	ldr	r2, [r3, #12]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	430a      	orrs	r2, r1
 8009ab4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aba:	4a58      	ldr	r2, [pc, #352]	@ (8009c1c <ADC_Init+0x1f4>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d022      	beq.n	8009b06 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	689a      	ldr	r2, [r3, #8]
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009ace:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	6899      	ldr	r1, [r3, #8]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	430a      	orrs	r2, r1
 8009ae0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	689a      	ldr	r2, [r3, #8]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8009af0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	6899      	ldr	r1, [r3, #8]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	430a      	orrs	r2, r1
 8009b02:	609a      	str	r2, [r3, #8]
 8009b04:	e00f      	b.n	8009b26 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	689a      	ldr	r2, [r3, #8]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009b14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	689a      	ldr	r2, [r3, #8]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8009b24:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	689a      	ldr	r2, [r3, #8]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f022 0202 	bic.w	r2, r2, #2
 8009b34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	6899      	ldr	r1, [r3, #8]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	7e1b      	ldrb	r3, [r3, #24]
 8009b40:	005a      	lsls	r2, r3, #1
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	430a      	orrs	r2, r1
 8009b48:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d01b      	beq.n	8009b8c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	685a      	ldr	r2, [r3, #4]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b62:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	685a      	ldr	r2, [r3, #4]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8009b72:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	6859      	ldr	r1, [r3, #4]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b7e:	3b01      	subs	r3, #1
 8009b80:	035a      	lsls	r2, r3, #13
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	430a      	orrs	r2, r1
 8009b88:	605a      	str	r2, [r3, #4]
 8009b8a:	e007      	b.n	8009b9c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	685a      	ldr	r2, [r3, #4]
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009b9a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8009baa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	69db      	ldr	r3, [r3, #28]
 8009bb6:	3b01      	subs	r3, #1
 8009bb8:	051a      	lsls	r2, r3, #20
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	430a      	orrs	r2, r1
 8009bc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	689a      	ldr	r2, [r3, #8]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009bd0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	6899      	ldr	r1, [r3, #8]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009bde:	025a      	lsls	r2, r3, #9
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	430a      	orrs	r2, r1
 8009be6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	689a      	ldr	r2, [r3, #8]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009bf6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	6899      	ldr	r1, [r3, #8]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	695b      	ldr	r3, [r3, #20]
 8009c02:	029a      	lsls	r2, r3, #10
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	430a      	orrs	r2, r1
 8009c0a:	609a      	str	r2, [r3, #8]
}
 8009c0c:	bf00      	nop
 8009c0e:	3714      	adds	r7, #20
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr
 8009c18:	40012300 	.word	0x40012300
 8009c1c:	0f000001 	.word	0x0f000001

08009c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b085      	sub	sp, #20
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f003 0307 	and.w	r3, r3, #7
 8009c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009c30:	4b0c      	ldr	r3, [pc, #48]	@ (8009c64 <__NVIC_SetPriorityGrouping+0x44>)
 8009c32:	68db      	ldr	r3, [r3, #12]
 8009c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009c36:	68ba      	ldr	r2, [r7, #8]
 8009c38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009c3c:	4013      	ands	r3, r2
 8009c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009c48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009c4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009c52:	4a04      	ldr	r2, [pc, #16]	@ (8009c64 <__NVIC_SetPriorityGrouping+0x44>)
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	60d3      	str	r3, [r2, #12]
}
 8009c58:	bf00      	nop
 8009c5a:	3714      	adds	r7, #20
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c62:	4770      	bx	lr
 8009c64:	e000ed00 	.word	0xe000ed00

08009c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009c6c:	4b04      	ldr	r3, [pc, #16]	@ (8009c80 <__NVIC_GetPriorityGrouping+0x18>)
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	0a1b      	lsrs	r3, r3, #8
 8009c72:	f003 0307 	and.w	r3, r3, #7
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr
 8009c80:	e000ed00 	.word	0xe000ed00

08009c84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b083      	sub	sp, #12
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	db0b      	blt.n	8009cae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009c96:	79fb      	ldrb	r3, [r7, #7]
 8009c98:	f003 021f 	and.w	r2, r3, #31
 8009c9c:	4907      	ldr	r1, [pc, #28]	@ (8009cbc <__NVIC_EnableIRQ+0x38>)
 8009c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ca2:	095b      	lsrs	r3, r3, #5
 8009ca4:	2001      	movs	r0, #1
 8009ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8009caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009cae:	bf00      	nop
 8009cb0:	370c      	adds	r7, #12
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr
 8009cba:	bf00      	nop
 8009cbc:	e000e100 	.word	0xe000e100

08009cc0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b083      	sub	sp, #12
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	db12      	blt.n	8009cf8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009cd2:	79fb      	ldrb	r3, [r7, #7]
 8009cd4:	f003 021f 	and.w	r2, r3, #31
 8009cd8:	490a      	ldr	r1, [pc, #40]	@ (8009d04 <__NVIC_DisableIRQ+0x44>)
 8009cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009cde:	095b      	lsrs	r3, r3, #5
 8009ce0:	2001      	movs	r0, #1
 8009ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8009ce6:	3320      	adds	r3, #32
 8009ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8009cec:	f3bf 8f4f 	dsb	sy
}
 8009cf0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009cf2:	f3bf 8f6f 	isb	sy
}
 8009cf6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8009cf8:	bf00      	nop
 8009cfa:	370c      	adds	r7, #12
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr
 8009d04:	e000e100 	.word	0xe000e100

08009d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	4603      	mov	r3, r0
 8009d10:	6039      	str	r1, [r7, #0]
 8009d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	db0a      	blt.n	8009d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	b2da      	uxtb	r2, r3
 8009d20:	490c      	ldr	r1, [pc, #48]	@ (8009d54 <__NVIC_SetPriority+0x4c>)
 8009d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d26:	0112      	lsls	r2, r2, #4
 8009d28:	b2d2      	uxtb	r2, r2
 8009d2a:	440b      	add	r3, r1
 8009d2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009d30:	e00a      	b.n	8009d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	b2da      	uxtb	r2, r3
 8009d36:	4908      	ldr	r1, [pc, #32]	@ (8009d58 <__NVIC_SetPriority+0x50>)
 8009d38:	79fb      	ldrb	r3, [r7, #7]
 8009d3a:	f003 030f 	and.w	r3, r3, #15
 8009d3e:	3b04      	subs	r3, #4
 8009d40:	0112      	lsls	r2, r2, #4
 8009d42:	b2d2      	uxtb	r2, r2
 8009d44:	440b      	add	r3, r1
 8009d46:	761a      	strb	r2, [r3, #24]
}
 8009d48:	bf00      	nop
 8009d4a:	370c      	adds	r7, #12
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr
 8009d54:	e000e100 	.word	0xe000e100
 8009d58:	e000ed00 	.word	0xe000ed00

08009d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b089      	sub	sp, #36	@ 0x24
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	60f8      	str	r0, [r7, #12]
 8009d64:	60b9      	str	r1, [r7, #8]
 8009d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	f003 0307 	and.w	r3, r3, #7
 8009d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009d70:	69fb      	ldr	r3, [r7, #28]
 8009d72:	f1c3 0307 	rsb	r3, r3, #7
 8009d76:	2b04      	cmp	r3, #4
 8009d78:	bf28      	it	cs
 8009d7a:	2304      	movcs	r3, #4
 8009d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009d7e:	69fb      	ldr	r3, [r7, #28]
 8009d80:	3304      	adds	r3, #4
 8009d82:	2b06      	cmp	r3, #6
 8009d84:	d902      	bls.n	8009d8c <NVIC_EncodePriority+0x30>
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	3b03      	subs	r3, #3
 8009d8a:	e000      	b.n	8009d8e <NVIC_EncodePriority+0x32>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009d90:	f04f 32ff 	mov.w	r2, #4294967295
 8009d94:	69bb      	ldr	r3, [r7, #24]
 8009d96:	fa02 f303 	lsl.w	r3, r2, r3
 8009d9a:	43da      	mvns	r2, r3
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	401a      	ands	r2, r3
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009da4:	f04f 31ff 	mov.w	r1, #4294967295
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	fa01 f303 	lsl.w	r3, r1, r3
 8009dae:	43d9      	mvns	r1, r3
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009db4:	4313      	orrs	r3, r2
         );
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3724      	adds	r7, #36	@ 0x24
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr
	...

08009dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	3b01      	subs	r3, #1
 8009dd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009dd4:	d301      	bcc.n	8009dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e00f      	b.n	8009dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009dda:	4a0a      	ldr	r2, [pc, #40]	@ (8009e04 <SysTick_Config+0x40>)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	3b01      	subs	r3, #1
 8009de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009de2:	210f      	movs	r1, #15
 8009de4:	f04f 30ff 	mov.w	r0, #4294967295
 8009de8:	f7ff ff8e 	bl	8009d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009dec:	4b05      	ldr	r3, [pc, #20]	@ (8009e04 <SysTick_Config+0x40>)
 8009dee:	2200      	movs	r2, #0
 8009df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009df2:	4b04      	ldr	r3, [pc, #16]	@ (8009e04 <SysTick_Config+0x40>)
 8009df4:	2207      	movs	r2, #7
 8009df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009df8:	2300      	movs	r3, #0
}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	3708      	adds	r7, #8
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}
 8009e02:	bf00      	nop
 8009e04:	e000e010 	.word	0xe000e010

08009e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b082      	sub	sp, #8
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f7ff ff05 	bl	8009c20 <__NVIC_SetPriorityGrouping>
}
 8009e16:	bf00      	nop
 8009e18:	3708      	adds	r7, #8
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}

08009e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009e1e:	b580      	push	{r7, lr}
 8009e20:	b086      	sub	sp, #24
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	4603      	mov	r3, r0
 8009e26:	60b9      	str	r1, [r7, #8]
 8009e28:	607a      	str	r2, [r7, #4]
 8009e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009e30:	f7ff ff1a 	bl	8009c68 <__NVIC_GetPriorityGrouping>
 8009e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009e36:	687a      	ldr	r2, [r7, #4]
 8009e38:	68b9      	ldr	r1, [r7, #8]
 8009e3a:	6978      	ldr	r0, [r7, #20]
 8009e3c:	f7ff ff8e 	bl	8009d5c <NVIC_EncodePriority>
 8009e40:	4602      	mov	r2, r0
 8009e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e46:	4611      	mov	r1, r2
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f7ff ff5d 	bl	8009d08 <__NVIC_SetPriority>
}
 8009e4e:	bf00      	nop
 8009e50:	3718      	adds	r7, #24
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b082      	sub	sp, #8
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e64:	4618      	mov	r0, r3
 8009e66:	f7ff ff0d 	bl	8009c84 <__NVIC_EnableIRQ>
}
 8009e6a:	bf00      	nop
 8009e6c:	3708      	adds	r7, #8
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009e72:	b580      	push	{r7, lr}
 8009e74:	b082      	sub	sp, #8
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	4603      	mov	r3, r0
 8009e7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8009e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e80:	4618      	mov	r0, r3
 8009e82:	f7ff ff1d 	bl	8009cc0 <__NVIC_DisableIRQ>
}
 8009e86:	bf00      	nop
 8009e88:	3708      	adds	r7, #8
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}

08009e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009e8e:	b580      	push	{r7, lr}
 8009e90:	b082      	sub	sp, #8
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f7ff ff94 	bl	8009dc4 <SysTick_Config>
 8009e9c:	4603      	mov	r3, r0
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3708      	adds	r7, #8
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}

08009ea6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009ea6:	b580      	push	{r7, lr}
 8009ea8:	b084      	sub	sp, #16
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009eb2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8009eb4:	f7ff fa98 	bl	80093e8 <HAL_GetTick>
 8009eb8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	2b02      	cmp	r3, #2
 8009ec4:	d008      	beq.n	8009ed8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2280      	movs	r2, #128	@ 0x80
 8009eca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e052      	b.n	8009f7e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f022 0216 	bic.w	r2, r2, #22
 8009ee6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	695a      	ldr	r2, [r3, #20]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009ef6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d103      	bne.n	8009f08 <HAL_DMA_Abort+0x62>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d007      	beq.n	8009f18 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	681a      	ldr	r2, [r3, #0]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f022 0208 	bic.w	r2, r2, #8
 8009f16:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	681a      	ldr	r2, [r3, #0]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f022 0201 	bic.w	r2, r2, #1
 8009f26:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009f28:	e013      	b.n	8009f52 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009f2a:	f7ff fa5d 	bl	80093e8 <HAL_GetTick>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	1ad3      	subs	r3, r2, r3
 8009f34:	2b05      	cmp	r3, #5
 8009f36:	d90c      	bls.n	8009f52 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2220      	movs	r2, #32
 8009f3c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2200      	movs	r2, #0
 8009f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2203      	movs	r2, #3
 8009f4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_TIMEOUT;
 8009f4e:	2303      	movs	r3, #3
 8009f50:	e015      	b.n	8009f7e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	f003 0301 	and.w	r3, r3, #1
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d1e4      	bne.n	8009f2a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f64:	223f      	movs	r2, #63	@ 0x3f
 8009f66:	409a      	lsls	r2, r3
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  }
  return HAL_OK;
 8009f7c:	2300      	movs	r3, #0
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3710      	adds	r7, #16
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}

08009f86 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009f86:	b480      	push	{r7}
 8009f88:	b083      	sub	sp, #12
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009f94:	b2db      	uxtb	r3, r3
 8009f96:	2b02      	cmp	r3, #2
 8009f98:	d004      	beq.n	8009fa4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2280      	movs	r2, #128	@ 0x80
 8009f9e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	e00c      	b.n	8009fbe <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2205      	movs	r2, #5
 8009fa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	681a      	ldr	r2, [r3, #0]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f022 0201 	bic.w	r2, r2, #1
 8009fba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	370c      	adds	r7, #12
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc8:	4770      	bx	lr
	...

08009fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b089      	sub	sp, #36	@ 0x24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
 8009fd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	61fb      	str	r3, [r7, #28]
 8009fe6:	e159      	b.n	800a29c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009fe8:	2201      	movs	r2, #1
 8009fea:	69fb      	ldr	r3, [r7, #28]
 8009fec:	fa02 f303 	lsl.w	r3, r2, r3
 8009ff0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	697a      	ldr	r2, [r7, #20]
 8009ff8:	4013      	ands	r3, r2
 8009ffa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009ffc:	693a      	ldr	r2, [r7, #16]
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	429a      	cmp	r2, r3
 800a002:	f040 8148 	bne.w	800a296 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	685b      	ldr	r3, [r3, #4]
 800a00a:	f003 0303 	and.w	r3, r3, #3
 800a00e:	2b01      	cmp	r3, #1
 800a010:	d005      	beq.n	800a01e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a01a:	2b02      	cmp	r3, #2
 800a01c:	d130      	bne.n	800a080 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	689b      	ldr	r3, [r3, #8]
 800a022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800a024:	69fb      	ldr	r3, [r7, #28]
 800a026:	005b      	lsls	r3, r3, #1
 800a028:	2203      	movs	r2, #3
 800a02a:	fa02 f303 	lsl.w	r3, r2, r3
 800a02e:	43db      	mvns	r3, r3
 800a030:	69ba      	ldr	r2, [r7, #24]
 800a032:	4013      	ands	r3, r2
 800a034:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	68da      	ldr	r2, [r3, #12]
 800a03a:	69fb      	ldr	r3, [r7, #28]
 800a03c:	005b      	lsls	r3, r3, #1
 800a03e:	fa02 f303 	lsl.w	r3, r2, r3
 800a042:	69ba      	ldr	r2, [r7, #24]
 800a044:	4313      	orrs	r3, r2
 800a046:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	69ba      	ldr	r2, [r7, #24]
 800a04c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a054:	2201      	movs	r2, #1
 800a056:	69fb      	ldr	r3, [r7, #28]
 800a058:	fa02 f303 	lsl.w	r3, r2, r3
 800a05c:	43db      	mvns	r3, r3
 800a05e:	69ba      	ldr	r2, [r7, #24]
 800a060:	4013      	ands	r3, r2
 800a062:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	091b      	lsrs	r3, r3, #4
 800a06a:	f003 0201 	and.w	r2, r3, #1
 800a06e:	69fb      	ldr	r3, [r7, #28]
 800a070:	fa02 f303 	lsl.w	r3, r2, r3
 800a074:	69ba      	ldr	r2, [r7, #24]
 800a076:	4313      	orrs	r3, r2
 800a078:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	69ba      	ldr	r2, [r7, #24]
 800a07e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	f003 0303 	and.w	r3, r3, #3
 800a088:	2b03      	cmp	r3, #3
 800a08a:	d017      	beq.n	800a0bc <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a092:	69fb      	ldr	r3, [r7, #28]
 800a094:	005b      	lsls	r3, r3, #1
 800a096:	2203      	movs	r2, #3
 800a098:	fa02 f303 	lsl.w	r3, r2, r3
 800a09c:	43db      	mvns	r3, r3
 800a09e:	69ba      	ldr	r2, [r7, #24]
 800a0a0:	4013      	ands	r3, r2
 800a0a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	689a      	ldr	r2, [r3, #8]
 800a0a8:	69fb      	ldr	r3, [r7, #28]
 800a0aa:	005b      	lsls	r3, r3, #1
 800a0ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a0b0:	69ba      	ldr	r2, [r7, #24]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	69ba      	ldr	r2, [r7, #24]
 800a0ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	f003 0303 	and.w	r3, r3, #3
 800a0c4:	2b02      	cmp	r3, #2
 800a0c6:	d123      	bne.n	800a110 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a0c8:	69fb      	ldr	r3, [r7, #28]
 800a0ca:	08da      	lsrs	r2, r3, #3
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	3208      	adds	r2, #8
 800a0d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a0d6:	69fb      	ldr	r3, [r7, #28]
 800a0d8:	f003 0307 	and.w	r3, r3, #7
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	220f      	movs	r2, #15
 800a0e0:	fa02 f303 	lsl.w	r3, r2, r3
 800a0e4:	43db      	mvns	r3, r3
 800a0e6:	69ba      	ldr	r2, [r7, #24]
 800a0e8:	4013      	ands	r3, r2
 800a0ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	691a      	ldr	r2, [r3, #16]
 800a0f0:	69fb      	ldr	r3, [r7, #28]
 800a0f2:	f003 0307 	and.w	r3, r3, #7
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a0fc:	69ba      	ldr	r2, [r7, #24]
 800a0fe:	4313      	orrs	r3, r2
 800a100:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a102:	69fb      	ldr	r3, [r7, #28]
 800a104:	08da      	lsrs	r2, r3, #3
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	3208      	adds	r2, #8
 800a10a:	69b9      	ldr	r1, [r7, #24]
 800a10c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800a116:	69fb      	ldr	r3, [r7, #28]
 800a118:	005b      	lsls	r3, r3, #1
 800a11a:	2203      	movs	r2, #3
 800a11c:	fa02 f303 	lsl.w	r3, r2, r3
 800a120:	43db      	mvns	r3, r3
 800a122:	69ba      	ldr	r2, [r7, #24]
 800a124:	4013      	ands	r3, r2
 800a126:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	f003 0203 	and.w	r2, r3, #3
 800a130:	69fb      	ldr	r3, [r7, #28]
 800a132:	005b      	lsls	r3, r3, #1
 800a134:	fa02 f303 	lsl.w	r3, r2, r3
 800a138:	69ba      	ldr	r2, [r7, #24]
 800a13a:	4313      	orrs	r3, r2
 800a13c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	69ba      	ldr	r2, [r7, #24]
 800a142:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	f000 80a2 	beq.w	800a296 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a152:	2300      	movs	r3, #0
 800a154:	60fb      	str	r3, [r7, #12]
 800a156:	4b57      	ldr	r3, [pc, #348]	@ (800a2b4 <HAL_GPIO_Init+0x2e8>)
 800a158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a15a:	4a56      	ldr	r2, [pc, #344]	@ (800a2b4 <HAL_GPIO_Init+0x2e8>)
 800a15c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a160:	6453      	str	r3, [r2, #68]	@ 0x44
 800a162:	4b54      	ldr	r3, [pc, #336]	@ (800a2b4 <HAL_GPIO_Init+0x2e8>)
 800a164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a16a:	60fb      	str	r3, [r7, #12]
 800a16c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a16e:	4a52      	ldr	r2, [pc, #328]	@ (800a2b8 <HAL_GPIO_Init+0x2ec>)
 800a170:	69fb      	ldr	r3, [r7, #28]
 800a172:	089b      	lsrs	r3, r3, #2
 800a174:	3302      	adds	r3, #2
 800a176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a17a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	f003 0303 	and.w	r3, r3, #3
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	220f      	movs	r2, #15
 800a186:	fa02 f303 	lsl.w	r3, r2, r3
 800a18a:	43db      	mvns	r3, r3
 800a18c:	69ba      	ldr	r2, [r7, #24]
 800a18e:	4013      	ands	r3, r2
 800a190:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	4a49      	ldr	r2, [pc, #292]	@ (800a2bc <HAL_GPIO_Init+0x2f0>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d019      	beq.n	800a1ce <HAL_GPIO_Init+0x202>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	4a48      	ldr	r2, [pc, #288]	@ (800a2c0 <HAL_GPIO_Init+0x2f4>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d013      	beq.n	800a1ca <HAL_GPIO_Init+0x1fe>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	4a47      	ldr	r2, [pc, #284]	@ (800a2c4 <HAL_GPIO_Init+0x2f8>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d00d      	beq.n	800a1c6 <HAL_GPIO_Init+0x1fa>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	4a46      	ldr	r2, [pc, #280]	@ (800a2c8 <HAL_GPIO_Init+0x2fc>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d007      	beq.n	800a1c2 <HAL_GPIO_Init+0x1f6>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	4a45      	ldr	r2, [pc, #276]	@ (800a2cc <HAL_GPIO_Init+0x300>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d101      	bne.n	800a1be <HAL_GPIO_Init+0x1f2>
 800a1ba:	2304      	movs	r3, #4
 800a1bc:	e008      	b.n	800a1d0 <HAL_GPIO_Init+0x204>
 800a1be:	2307      	movs	r3, #7
 800a1c0:	e006      	b.n	800a1d0 <HAL_GPIO_Init+0x204>
 800a1c2:	2303      	movs	r3, #3
 800a1c4:	e004      	b.n	800a1d0 <HAL_GPIO_Init+0x204>
 800a1c6:	2302      	movs	r3, #2
 800a1c8:	e002      	b.n	800a1d0 <HAL_GPIO_Init+0x204>
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	e000      	b.n	800a1d0 <HAL_GPIO_Init+0x204>
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	69fa      	ldr	r2, [r7, #28]
 800a1d2:	f002 0203 	and.w	r2, r2, #3
 800a1d6:	0092      	lsls	r2, r2, #2
 800a1d8:	4093      	lsls	r3, r2
 800a1da:	69ba      	ldr	r2, [r7, #24]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a1e0:	4935      	ldr	r1, [pc, #212]	@ (800a2b8 <HAL_GPIO_Init+0x2ec>)
 800a1e2:	69fb      	ldr	r3, [r7, #28]
 800a1e4:	089b      	lsrs	r3, r3, #2
 800a1e6:	3302      	adds	r3, #2
 800a1e8:	69ba      	ldr	r2, [r7, #24]
 800a1ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a1ee:	4b38      	ldr	r3, [pc, #224]	@ (800a2d0 <HAL_GPIO_Init+0x304>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	43db      	mvns	r3, r3
 800a1f8:	69ba      	ldr	r2, [r7, #24]
 800a1fa:	4013      	ands	r3, r2
 800a1fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	685b      	ldr	r3, [r3, #4]
 800a202:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a206:	2b00      	cmp	r3, #0
 800a208:	d003      	beq.n	800a212 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800a20a:	69ba      	ldr	r2, [r7, #24]
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	4313      	orrs	r3, r2
 800a210:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a212:	4a2f      	ldr	r2, [pc, #188]	@ (800a2d0 <HAL_GPIO_Init+0x304>)
 800a214:	69bb      	ldr	r3, [r7, #24]
 800a216:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800a218:	4b2d      	ldr	r3, [pc, #180]	@ (800a2d0 <HAL_GPIO_Init+0x304>)
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	43db      	mvns	r3, r3
 800a222:	69ba      	ldr	r2, [r7, #24]
 800a224:	4013      	ands	r3, r2
 800a226:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	685b      	ldr	r3, [r3, #4]
 800a22c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a230:	2b00      	cmp	r3, #0
 800a232:	d003      	beq.n	800a23c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800a234:	69ba      	ldr	r2, [r7, #24]
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	4313      	orrs	r3, r2
 800a23a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a23c:	4a24      	ldr	r2, [pc, #144]	@ (800a2d0 <HAL_GPIO_Init+0x304>)
 800a23e:	69bb      	ldr	r3, [r7, #24]
 800a240:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a242:	4b23      	ldr	r3, [pc, #140]	@ (800a2d0 <HAL_GPIO_Init+0x304>)
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	43db      	mvns	r3, r3
 800a24c:	69ba      	ldr	r2, [r7, #24]
 800a24e:	4013      	ands	r3, r2
 800a250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	685b      	ldr	r3, [r3, #4]
 800a256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d003      	beq.n	800a266 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800a25e:	69ba      	ldr	r2, [r7, #24]
 800a260:	693b      	ldr	r3, [r7, #16]
 800a262:	4313      	orrs	r3, r2
 800a264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a266:	4a1a      	ldr	r2, [pc, #104]	@ (800a2d0 <HAL_GPIO_Init+0x304>)
 800a268:	69bb      	ldr	r3, [r7, #24]
 800a26a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a26c:	4b18      	ldr	r3, [pc, #96]	@ (800a2d0 <HAL_GPIO_Init+0x304>)
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a272:	693b      	ldr	r3, [r7, #16]
 800a274:	43db      	mvns	r3, r3
 800a276:	69ba      	ldr	r2, [r7, #24]
 800a278:	4013      	ands	r3, r2
 800a27a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a284:	2b00      	cmp	r3, #0
 800a286:	d003      	beq.n	800a290 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800a288:	69ba      	ldr	r2, [r7, #24]
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	4313      	orrs	r3, r2
 800a28e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a290:	4a0f      	ldr	r2, [pc, #60]	@ (800a2d0 <HAL_GPIO_Init+0x304>)
 800a292:	69bb      	ldr	r3, [r7, #24]
 800a294:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a296:	69fb      	ldr	r3, [r7, #28]
 800a298:	3301      	adds	r3, #1
 800a29a:	61fb      	str	r3, [r7, #28]
 800a29c:	69fb      	ldr	r3, [r7, #28]
 800a29e:	2b0f      	cmp	r3, #15
 800a2a0:	f67f aea2 	bls.w	8009fe8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800a2a4:	bf00      	nop
 800a2a6:	bf00      	nop
 800a2a8:	3724      	adds	r7, #36	@ 0x24
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b0:	4770      	bx	lr
 800a2b2:	bf00      	nop
 800a2b4:	40023800 	.word	0x40023800
 800a2b8:	40013800 	.word	0x40013800
 800a2bc:	40020000 	.word	0x40020000
 800a2c0:	40020400 	.word	0x40020400
 800a2c4:	40020800 	.word	0x40020800
 800a2c8:	40020c00 	.word	0x40020c00
 800a2cc:	40021000 	.word	0x40021000
 800a2d0:	40013c00 	.word	0x40013c00

0800a2d4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b087      	sub	sp, #28
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	617b      	str	r3, [r7, #20]
 800a2ee:	e0bb      	b.n	800a468 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a2f8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800a2fa:	683a      	ldr	r2, [r7, #0]
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	4013      	ands	r3, r2
 800a300:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800a302:	68fa      	ldr	r2, [r7, #12]
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	429a      	cmp	r2, r3
 800a308:	f040 80ab 	bne.w	800a462 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800a30c:	4a5c      	ldr	r2, [pc, #368]	@ (800a480 <HAL_GPIO_DeInit+0x1ac>)
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	089b      	lsrs	r3, r3, #2
 800a312:	3302      	adds	r3, #2
 800a314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a318:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	f003 0303 	and.w	r3, r3, #3
 800a320:	009b      	lsls	r3, r3, #2
 800a322:	220f      	movs	r2, #15
 800a324:	fa02 f303 	lsl.w	r3, r2, r3
 800a328:	68ba      	ldr	r2, [r7, #8]
 800a32a:	4013      	ands	r3, r2
 800a32c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a54      	ldr	r2, [pc, #336]	@ (800a484 <HAL_GPIO_DeInit+0x1b0>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d019      	beq.n	800a36a <HAL_GPIO_DeInit+0x96>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a53      	ldr	r2, [pc, #332]	@ (800a488 <HAL_GPIO_DeInit+0x1b4>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d013      	beq.n	800a366 <HAL_GPIO_DeInit+0x92>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a52      	ldr	r2, [pc, #328]	@ (800a48c <HAL_GPIO_DeInit+0x1b8>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d00d      	beq.n	800a362 <HAL_GPIO_DeInit+0x8e>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4a51      	ldr	r2, [pc, #324]	@ (800a490 <HAL_GPIO_DeInit+0x1bc>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d007      	beq.n	800a35e <HAL_GPIO_DeInit+0x8a>
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	4a50      	ldr	r2, [pc, #320]	@ (800a494 <HAL_GPIO_DeInit+0x1c0>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d101      	bne.n	800a35a <HAL_GPIO_DeInit+0x86>
 800a356:	2304      	movs	r3, #4
 800a358:	e008      	b.n	800a36c <HAL_GPIO_DeInit+0x98>
 800a35a:	2307      	movs	r3, #7
 800a35c:	e006      	b.n	800a36c <HAL_GPIO_DeInit+0x98>
 800a35e:	2303      	movs	r3, #3
 800a360:	e004      	b.n	800a36c <HAL_GPIO_DeInit+0x98>
 800a362:	2302      	movs	r3, #2
 800a364:	e002      	b.n	800a36c <HAL_GPIO_DeInit+0x98>
 800a366:	2301      	movs	r3, #1
 800a368:	e000      	b.n	800a36c <HAL_GPIO_DeInit+0x98>
 800a36a:	2300      	movs	r3, #0
 800a36c:	697a      	ldr	r2, [r7, #20]
 800a36e:	f002 0203 	and.w	r2, r2, #3
 800a372:	0092      	lsls	r2, r2, #2
 800a374:	4093      	lsls	r3, r2
 800a376:	68ba      	ldr	r2, [r7, #8]
 800a378:	429a      	cmp	r2, r3
 800a37a:	d132      	bne.n	800a3e2 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800a37c:	4b46      	ldr	r3, [pc, #280]	@ (800a498 <HAL_GPIO_DeInit+0x1c4>)
 800a37e:	681a      	ldr	r2, [r3, #0]
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	43db      	mvns	r3, r3
 800a384:	4944      	ldr	r1, [pc, #272]	@ (800a498 <HAL_GPIO_DeInit+0x1c4>)
 800a386:	4013      	ands	r3, r2
 800a388:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800a38a:	4b43      	ldr	r3, [pc, #268]	@ (800a498 <HAL_GPIO_DeInit+0x1c4>)
 800a38c:	685a      	ldr	r2, [r3, #4]
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	43db      	mvns	r3, r3
 800a392:	4941      	ldr	r1, [pc, #260]	@ (800a498 <HAL_GPIO_DeInit+0x1c4>)
 800a394:	4013      	ands	r3, r2
 800a396:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800a398:	4b3f      	ldr	r3, [pc, #252]	@ (800a498 <HAL_GPIO_DeInit+0x1c4>)
 800a39a:	689a      	ldr	r2, [r3, #8]
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	43db      	mvns	r3, r3
 800a3a0:	493d      	ldr	r1, [pc, #244]	@ (800a498 <HAL_GPIO_DeInit+0x1c4>)
 800a3a2:	4013      	ands	r3, r2
 800a3a4:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800a3a6:	4b3c      	ldr	r3, [pc, #240]	@ (800a498 <HAL_GPIO_DeInit+0x1c4>)
 800a3a8:	68da      	ldr	r2, [r3, #12]
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	43db      	mvns	r3, r3
 800a3ae:	493a      	ldr	r1, [pc, #232]	@ (800a498 <HAL_GPIO_DeInit+0x1c4>)
 800a3b0:	4013      	ands	r3, r2
 800a3b2:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	f003 0303 	and.w	r3, r3, #3
 800a3ba:	009b      	lsls	r3, r3, #2
 800a3bc:	220f      	movs	r2, #15
 800a3be:	fa02 f303 	lsl.w	r3, r2, r3
 800a3c2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800a3c4:	4a2e      	ldr	r2, [pc, #184]	@ (800a480 <HAL_GPIO_DeInit+0x1ac>)
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	089b      	lsrs	r3, r3, #2
 800a3ca:	3302      	adds	r3, #2
 800a3cc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	43da      	mvns	r2, r3
 800a3d4:	482a      	ldr	r0, [pc, #168]	@ (800a480 <HAL_GPIO_DeInit+0x1ac>)
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	089b      	lsrs	r3, r3, #2
 800a3da:	400a      	ands	r2, r1
 800a3dc:	3302      	adds	r3, #2
 800a3de:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	005b      	lsls	r3, r3, #1
 800a3ea:	2103      	movs	r1, #3
 800a3ec:	fa01 f303 	lsl.w	r3, r1, r3
 800a3f0:	43db      	mvns	r3, r3
 800a3f2:	401a      	ands	r2, r3
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	08da      	lsrs	r2, r3, #3
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	3208      	adds	r2, #8
 800a400:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	f003 0307 	and.w	r3, r3, #7
 800a40a:	009b      	lsls	r3, r3, #2
 800a40c:	220f      	movs	r2, #15
 800a40e:	fa02 f303 	lsl.w	r3, r2, r3
 800a412:	43db      	mvns	r3, r3
 800a414:	697a      	ldr	r2, [r7, #20]
 800a416:	08d2      	lsrs	r2, r2, #3
 800a418:	4019      	ands	r1, r3
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	3208      	adds	r2, #8
 800a41e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	68da      	ldr	r2, [r3, #12]
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	005b      	lsls	r3, r3, #1
 800a42a:	2103      	movs	r1, #3
 800a42c:	fa01 f303 	lsl.w	r3, r1, r3
 800a430:	43db      	mvns	r3, r3
 800a432:	401a      	ands	r2, r3
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	685a      	ldr	r2, [r3, #4]
 800a43c:	2101      	movs	r1, #1
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	fa01 f303 	lsl.w	r3, r1, r3
 800a444:	43db      	mvns	r3, r3
 800a446:	401a      	ands	r2, r3
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	689a      	ldr	r2, [r3, #8]
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	005b      	lsls	r3, r3, #1
 800a454:	2103      	movs	r1, #3
 800a456:	fa01 f303 	lsl.w	r3, r1, r3
 800a45a:	43db      	mvns	r3, r3
 800a45c:	401a      	ands	r2, r3
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	3301      	adds	r3, #1
 800a466:	617b      	str	r3, [r7, #20]
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	2b0f      	cmp	r3, #15
 800a46c:	f67f af40 	bls.w	800a2f0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800a470:	bf00      	nop
 800a472:	bf00      	nop
 800a474:	371c      	adds	r7, #28
 800a476:	46bd      	mov	sp, r7
 800a478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	40013800 	.word	0x40013800
 800a484:	40020000 	.word	0x40020000
 800a488:	40020400 	.word	0x40020400
 800a48c:	40020800 	.word	0x40020800
 800a490:	40020c00 	.word	0x40020c00
 800a494:	40021000 	.word	0x40021000
 800a498:	40013c00 	.word	0x40013c00

0800a49c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b085      	sub	sp, #20
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	691a      	ldr	r2, [r3, #16]
 800a4ac:	887b      	ldrh	r3, [r7, #2]
 800a4ae:	4013      	ands	r3, r2
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d002      	beq.n	800a4ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	73fb      	strb	r3, [r7, #15]
 800a4b8:	e001      	b.n	800a4be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a4be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3714      	adds	r7, #20
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	807b      	strh	r3, [r7, #2]
 800a4d8:	4613      	mov	r3, r2
 800a4da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a4dc:	787b      	ldrb	r3, [r7, #1]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d003      	beq.n	800a4ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a4e2:	887a      	ldrh	r2, [r7, #2]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a4e8:	e003      	b.n	800a4f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a4ea:	887b      	ldrh	r3, [r7, #2]
 800a4ec:	041a      	lsls	r2, r3, #16
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	619a      	str	r2, [r3, #24]
}
 800a4f2:	bf00      	nop
 800a4f4:	370c      	adds	r7, #12
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr

0800a4fe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a4fe:	b480      	push	{r7}
 800a500:	b085      	sub	sp, #20
 800a502:	af00      	add	r7, sp, #0
 800a504:	6078      	str	r0, [r7, #4]
 800a506:	460b      	mov	r3, r1
 800a508:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	695b      	ldr	r3, [r3, #20]
 800a50e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a510:	887a      	ldrh	r2, [r7, #2]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	4013      	ands	r3, r2
 800a516:	041a      	lsls	r2, r3, #16
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	43d9      	mvns	r1, r3
 800a51c:	887b      	ldrh	r3, [r7, #2]
 800a51e:	400b      	ands	r3, r1
 800a520:	431a      	orrs	r2, r3
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	619a      	str	r2, [r3, #24]
}
 800a526:	bf00      	nop
 800a528:	3714      	adds	r7, #20
 800a52a:	46bd      	mov	sp, r7
 800a52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a530:	4770      	bx	lr
	...

0800a534 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b082      	sub	sp, #8
 800a538:	af00      	add	r7, sp, #0
 800a53a:	4603      	mov	r3, r0
 800a53c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800a53e:	4b08      	ldr	r3, [pc, #32]	@ (800a560 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a540:	695a      	ldr	r2, [r3, #20]
 800a542:	88fb      	ldrh	r3, [r7, #6]
 800a544:	4013      	ands	r3, r2
 800a546:	2b00      	cmp	r3, #0
 800a548:	d006      	beq.n	800a558 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a54a:	4a05      	ldr	r2, [pc, #20]	@ (800a560 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a54c:	88fb      	ldrh	r3, [r7, #6]
 800a54e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a550:	88fb      	ldrh	r3, [r7, #6]
 800a552:	4618      	mov	r0, r3
 800a554:	f7fc f868 	bl	8006628 <HAL_GPIO_EXTI_Callback>
  }
}
 800a558:	bf00      	nop
 800a55a:	3708      	adds	r7, #8
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}
 800a560:	40013c00 	.word	0x40013c00

0800a564 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b084      	sub	sp, #16
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d101      	bne.n	800a576 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a572:	2301      	movs	r3, #1
 800a574:	e12b      	b.n	800a7ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a57c:	b2db      	uxtb	r3, r3
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d106      	bne.n	800a590 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2200      	movs	r2, #0
 800a586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f7fb fce4 	bl	8005f58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2224      	movs	r2, #36	@ 0x24
 800a594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f022 0201 	bic.w	r2, r2, #1
 800a5a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a5b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	681a      	ldr	r2, [r3, #0]
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a5c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800a5c8:	f000 fd7e 	bl	800b0c8 <HAL_RCC_GetPCLK1Freq>
 800a5cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	685b      	ldr	r3, [r3, #4]
 800a5d2:	4a81      	ldr	r2, [pc, #516]	@ (800a7d8 <HAL_I2C_Init+0x274>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d807      	bhi.n	800a5e8 <HAL_I2C_Init+0x84>
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	4a80      	ldr	r2, [pc, #512]	@ (800a7dc <HAL_I2C_Init+0x278>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	bf94      	ite	ls
 800a5e0:	2301      	movls	r3, #1
 800a5e2:	2300      	movhi	r3, #0
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	e006      	b.n	800a5f6 <HAL_I2C_Init+0x92>
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	4a7d      	ldr	r2, [pc, #500]	@ (800a7e0 <HAL_I2C_Init+0x27c>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	bf94      	ite	ls
 800a5f0:	2301      	movls	r3, #1
 800a5f2:	2300      	movhi	r3, #0
 800a5f4:	b2db      	uxtb	r3, r3
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d001      	beq.n	800a5fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	e0e7      	b.n	800a7ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	4a78      	ldr	r2, [pc, #480]	@ (800a7e4 <HAL_I2C_Init+0x280>)
 800a602:	fba2 2303 	umull	r2, r3, r2, r3
 800a606:	0c9b      	lsrs	r3, r3, #18
 800a608:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	68ba      	ldr	r2, [r7, #8]
 800a61a:	430a      	orrs	r2, r1
 800a61c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	6a1b      	ldr	r3, [r3, #32]
 800a624:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	685b      	ldr	r3, [r3, #4]
 800a62c:	4a6a      	ldr	r2, [pc, #424]	@ (800a7d8 <HAL_I2C_Init+0x274>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d802      	bhi.n	800a638 <HAL_I2C_Init+0xd4>
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	3301      	adds	r3, #1
 800a636:	e009      	b.n	800a64c <HAL_I2C_Init+0xe8>
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800a63e:	fb02 f303 	mul.w	r3, r2, r3
 800a642:	4a69      	ldr	r2, [pc, #420]	@ (800a7e8 <HAL_I2C_Init+0x284>)
 800a644:	fba2 2303 	umull	r2, r3, r2, r3
 800a648:	099b      	lsrs	r3, r3, #6
 800a64a:	3301      	adds	r3, #1
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	6812      	ldr	r2, [r2, #0]
 800a650:	430b      	orrs	r3, r1
 800a652:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	69db      	ldr	r3, [r3, #28]
 800a65a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800a65e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	495c      	ldr	r1, [pc, #368]	@ (800a7d8 <HAL_I2C_Init+0x274>)
 800a668:	428b      	cmp	r3, r1
 800a66a:	d819      	bhi.n	800a6a0 <HAL_I2C_Init+0x13c>
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	1e59      	subs	r1, r3, #1
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	685b      	ldr	r3, [r3, #4]
 800a674:	005b      	lsls	r3, r3, #1
 800a676:	fbb1 f3f3 	udiv	r3, r1, r3
 800a67a:	1c59      	adds	r1, r3, #1
 800a67c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a680:	400b      	ands	r3, r1
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00a      	beq.n	800a69c <HAL_I2C_Init+0x138>
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	1e59      	subs	r1, r3, #1
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	685b      	ldr	r3, [r3, #4]
 800a68e:	005b      	lsls	r3, r3, #1
 800a690:	fbb1 f3f3 	udiv	r3, r1, r3
 800a694:	3301      	adds	r3, #1
 800a696:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a69a:	e051      	b.n	800a740 <HAL_I2C_Init+0x1dc>
 800a69c:	2304      	movs	r3, #4
 800a69e:	e04f      	b.n	800a740 <HAL_I2C_Init+0x1dc>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d111      	bne.n	800a6cc <HAL_I2C_Init+0x168>
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	1e58      	subs	r0, r3, #1
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6859      	ldr	r1, [r3, #4]
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	005b      	lsls	r3, r3, #1
 800a6b4:	440b      	add	r3, r1
 800a6b6:	fbb0 f3f3 	udiv	r3, r0, r3
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	bf0c      	ite	eq
 800a6c4:	2301      	moveq	r3, #1
 800a6c6:	2300      	movne	r3, #0
 800a6c8:	b2db      	uxtb	r3, r3
 800a6ca:	e012      	b.n	800a6f2 <HAL_I2C_Init+0x18e>
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	1e58      	subs	r0, r3, #1
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6859      	ldr	r1, [r3, #4]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	009b      	lsls	r3, r3, #2
 800a6d8:	440b      	add	r3, r1
 800a6da:	0099      	lsls	r1, r3, #2
 800a6dc:	440b      	add	r3, r1
 800a6de:	fbb0 f3f3 	udiv	r3, r0, r3
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	bf0c      	ite	eq
 800a6ec:	2301      	moveq	r3, #1
 800a6ee:	2300      	movne	r3, #0
 800a6f0:	b2db      	uxtb	r3, r3
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d001      	beq.n	800a6fa <HAL_I2C_Init+0x196>
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	e022      	b.n	800a740 <HAL_I2C_Init+0x1dc>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	689b      	ldr	r3, [r3, #8]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d10e      	bne.n	800a720 <HAL_I2C_Init+0x1bc>
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	1e58      	subs	r0, r3, #1
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6859      	ldr	r1, [r3, #4]
 800a70a:	460b      	mov	r3, r1
 800a70c:	005b      	lsls	r3, r3, #1
 800a70e:	440b      	add	r3, r1
 800a710:	fbb0 f3f3 	udiv	r3, r0, r3
 800a714:	3301      	adds	r3, #1
 800a716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a71a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a71e:	e00f      	b.n	800a740 <HAL_I2C_Init+0x1dc>
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	1e58      	subs	r0, r3, #1
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6859      	ldr	r1, [r3, #4]
 800a728:	460b      	mov	r3, r1
 800a72a:	009b      	lsls	r3, r3, #2
 800a72c:	440b      	add	r3, r1
 800a72e:	0099      	lsls	r1, r3, #2
 800a730:	440b      	add	r3, r1
 800a732:	fbb0 f3f3 	udiv	r3, r0, r3
 800a736:	3301      	adds	r3, #1
 800a738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a73c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a740:	6879      	ldr	r1, [r7, #4]
 800a742:	6809      	ldr	r1, [r1, #0]
 800a744:	4313      	orrs	r3, r2
 800a746:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	69da      	ldr	r2, [r3, #28]
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6a1b      	ldr	r3, [r3, #32]
 800a75a:	431a      	orrs	r2, r3
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	430a      	orrs	r2, r1
 800a762:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	689b      	ldr	r3, [r3, #8]
 800a76a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800a76e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a772:	687a      	ldr	r2, [r7, #4]
 800a774:	6911      	ldr	r1, [r2, #16]
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	68d2      	ldr	r2, [r2, #12]
 800a77a:	4311      	orrs	r1, r2
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	6812      	ldr	r2, [r2, #0]
 800a780:	430b      	orrs	r3, r1
 800a782:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	68db      	ldr	r3, [r3, #12]
 800a78a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	695a      	ldr	r2, [r3, #20]
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	699b      	ldr	r3, [r3, #24]
 800a796:	431a      	orrs	r2, r3
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	430a      	orrs	r2, r1
 800a79e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	681a      	ldr	r2, [r3, #0]
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f042 0201 	orr.w	r2, r2, #1
 800a7ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2220      	movs	r2, #32
 800a7ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800a7cc:	2300      	movs	r3, #0
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3710      	adds	r7, #16
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	000186a0 	.word	0x000186a0
 800a7dc:	001e847f 	.word	0x001e847f
 800a7e0:	003d08ff 	.word	0x003d08ff
 800a7e4:	431bde83 	.word	0x431bde83
 800a7e8:	10624dd3 	.word	0x10624dd3

0800a7ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b086      	sub	sp, #24
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e267      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f003 0301 	and.w	r3, r3, #1
 800a806:	2b00      	cmp	r3, #0
 800a808:	d075      	beq.n	800a8f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a80a:	4b88      	ldr	r3, [pc, #544]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	f003 030c 	and.w	r3, r3, #12
 800a812:	2b04      	cmp	r3, #4
 800a814:	d00c      	beq.n	800a830 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a816:	4b85      	ldr	r3, [pc, #532]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a81e:	2b08      	cmp	r3, #8
 800a820:	d112      	bne.n	800a848 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a822:	4b82      	ldr	r3, [pc, #520]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a824:	685b      	ldr	r3, [r3, #4]
 800a826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a82a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a82e:	d10b      	bne.n	800a848 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a830:	4b7e      	ldr	r3, [pc, #504]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d05b      	beq.n	800a8f4 <HAL_RCC_OscConfig+0x108>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	685b      	ldr	r3, [r3, #4]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d157      	bne.n	800a8f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a844:	2301      	movs	r3, #1
 800a846:	e242      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a850:	d106      	bne.n	800a860 <HAL_RCC_OscConfig+0x74>
 800a852:	4b76      	ldr	r3, [pc, #472]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	4a75      	ldr	r2, [pc, #468]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a85c:	6013      	str	r3, [r2, #0]
 800a85e:	e01d      	b.n	800a89c <HAL_RCC_OscConfig+0xb0>
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	685b      	ldr	r3, [r3, #4]
 800a864:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a868:	d10c      	bne.n	800a884 <HAL_RCC_OscConfig+0x98>
 800a86a:	4b70      	ldr	r3, [pc, #448]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	4a6f      	ldr	r2, [pc, #444]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a870:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a874:	6013      	str	r3, [r2, #0]
 800a876:	4b6d      	ldr	r3, [pc, #436]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a6c      	ldr	r2, [pc, #432]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a87c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a880:	6013      	str	r3, [r2, #0]
 800a882:	e00b      	b.n	800a89c <HAL_RCC_OscConfig+0xb0>
 800a884:	4b69      	ldr	r3, [pc, #420]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	4a68      	ldr	r2, [pc, #416]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a88a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a88e:	6013      	str	r3, [r2, #0]
 800a890:	4b66      	ldr	r3, [pc, #408]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	4a65      	ldr	r2, [pc, #404]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a896:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a89a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	685b      	ldr	r3, [r3, #4]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d013      	beq.n	800a8cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a8a4:	f7fe fda0 	bl	80093e8 <HAL_GetTick>
 800a8a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a8aa:	e008      	b.n	800a8be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a8ac:	f7fe fd9c 	bl	80093e8 <HAL_GetTick>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	1ad3      	subs	r3, r2, r3
 800a8b6:	2b64      	cmp	r3, #100	@ 0x64
 800a8b8:	d901      	bls.n	800a8be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a8ba:	2303      	movs	r3, #3
 800a8bc:	e207      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a8be:	4b5b      	ldr	r3, [pc, #364]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d0f0      	beq.n	800a8ac <HAL_RCC_OscConfig+0xc0>
 800a8ca:	e014      	b.n	800a8f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a8cc:	f7fe fd8c 	bl	80093e8 <HAL_GetTick>
 800a8d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a8d2:	e008      	b.n	800a8e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a8d4:	f7fe fd88 	bl	80093e8 <HAL_GetTick>
 800a8d8:	4602      	mov	r2, r0
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	1ad3      	subs	r3, r2, r3
 800a8de:	2b64      	cmp	r3, #100	@ 0x64
 800a8e0:	d901      	bls.n	800a8e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a8e2:	2303      	movs	r3, #3
 800a8e4:	e1f3      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a8e6:	4b51      	ldr	r3, [pc, #324]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d1f0      	bne.n	800a8d4 <HAL_RCC_OscConfig+0xe8>
 800a8f2:	e000      	b.n	800a8f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a8f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f003 0302 	and.w	r3, r3, #2
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d063      	beq.n	800a9ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a902:	4b4a      	ldr	r3, [pc, #296]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a904:	689b      	ldr	r3, [r3, #8]
 800a906:	f003 030c 	and.w	r3, r3, #12
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d00b      	beq.n	800a926 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a90e:	4b47      	ldr	r3, [pc, #284]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a910:	689b      	ldr	r3, [r3, #8]
 800a912:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a916:	2b08      	cmp	r3, #8
 800a918:	d11c      	bne.n	800a954 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a91a:	4b44      	ldr	r3, [pc, #272]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a922:	2b00      	cmp	r3, #0
 800a924:	d116      	bne.n	800a954 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a926:	4b41      	ldr	r3, [pc, #260]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f003 0302 	and.w	r3, r3, #2
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d005      	beq.n	800a93e <HAL_RCC_OscConfig+0x152>
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	68db      	ldr	r3, [r3, #12]
 800a936:	2b01      	cmp	r3, #1
 800a938:	d001      	beq.n	800a93e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a93a:	2301      	movs	r3, #1
 800a93c:	e1c7      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a93e:	4b3b      	ldr	r3, [pc, #236]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	691b      	ldr	r3, [r3, #16]
 800a94a:	00db      	lsls	r3, r3, #3
 800a94c:	4937      	ldr	r1, [pc, #220]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a94e:	4313      	orrs	r3, r2
 800a950:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a952:	e03a      	b.n	800a9ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d020      	beq.n	800a99e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a95c:	4b34      	ldr	r3, [pc, #208]	@ (800aa30 <HAL_RCC_OscConfig+0x244>)
 800a95e:	2201      	movs	r2, #1
 800a960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a962:	f7fe fd41 	bl	80093e8 <HAL_GetTick>
 800a966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a968:	e008      	b.n	800a97c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a96a:	f7fe fd3d 	bl	80093e8 <HAL_GetTick>
 800a96e:	4602      	mov	r2, r0
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	1ad3      	subs	r3, r2, r3
 800a974:	2b02      	cmp	r3, #2
 800a976:	d901      	bls.n	800a97c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a978:	2303      	movs	r3, #3
 800a97a:	e1a8      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a97c:	4b2b      	ldr	r3, [pc, #172]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f003 0302 	and.w	r3, r3, #2
 800a984:	2b00      	cmp	r3, #0
 800a986:	d0f0      	beq.n	800a96a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a988:	4b28      	ldr	r3, [pc, #160]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	691b      	ldr	r3, [r3, #16]
 800a994:	00db      	lsls	r3, r3, #3
 800a996:	4925      	ldr	r1, [pc, #148]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a998:	4313      	orrs	r3, r2
 800a99a:	600b      	str	r3, [r1, #0]
 800a99c:	e015      	b.n	800a9ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a99e:	4b24      	ldr	r3, [pc, #144]	@ (800aa30 <HAL_RCC_OscConfig+0x244>)
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9a4:	f7fe fd20 	bl	80093e8 <HAL_GetTick>
 800a9a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a9aa:	e008      	b.n	800a9be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a9ac:	f7fe fd1c 	bl	80093e8 <HAL_GetTick>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	1ad3      	subs	r3, r2, r3
 800a9b6:	2b02      	cmp	r3, #2
 800a9b8:	d901      	bls.n	800a9be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a9ba:	2303      	movs	r3, #3
 800a9bc:	e187      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a9be:	4b1b      	ldr	r3, [pc, #108]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f003 0302 	and.w	r3, r3, #2
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d1f0      	bne.n	800a9ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	f003 0308 	and.w	r3, r3, #8
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d036      	beq.n	800aa44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	695b      	ldr	r3, [r3, #20]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d016      	beq.n	800aa0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a9de:	4b15      	ldr	r3, [pc, #84]	@ (800aa34 <HAL_RCC_OscConfig+0x248>)
 800a9e0:	2201      	movs	r2, #1
 800a9e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9e4:	f7fe fd00 	bl	80093e8 <HAL_GetTick>
 800a9e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a9ea:	e008      	b.n	800a9fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a9ec:	f7fe fcfc 	bl	80093e8 <HAL_GetTick>
 800a9f0:	4602      	mov	r2, r0
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	1ad3      	subs	r3, r2, r3
 800a9f6:	2b02      	cmp	r3, #2
 800a9f8:	d901      	bls.n	800a9fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a9fa:	2303      	movs	r3, #3
 800a9fc:	e167      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a9fe:	4b0b      	ldr	r3, [pc, #44]	@ (800aa2c <HAL_RCC_OscConfig+0x240>)
 800aa00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa02:	f003 0302 	and.w	r3, r3, #2
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d0f0      	beq.n	800a9ec <HAL_RCC_OscConfig+0x200>
 800aa0a:	e01b      	b.n	800aa44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aa0c:	4b09      	ldr	r3, [pc, #36]	@ (800aa34 <HAL_RCC_OscConfig+0x248>)
 800aa0e:	2200      	movs	r2, #0
 800aa10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800aa12:	f7fe fce9 	bl	80093e8 <HAL_GetTick>
 800aa16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aa18:	e00e      	b.n	800aa38 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aa1a:	f7fe fce5 	bl	80093e8 <HAL_GetTick>
 800aa1e:	4602      	mov	r2, r0
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	1ad3      	subs	r3, r2, r3
 800aa24:	2b02      	cmp	r3, #2
 800aa26:	d907      	bls.n	800aa38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800aa28:	2303      	movs	r3, #3
 800aa2a:	e150      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
 800aa2c:	40023800 	.word	0x40023800
 800aa30:	42470000 	.word	0x42470000
 800aa34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aa38:	4b88      	ldr	r3, [pc, #544]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aa3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa3c:	f003 0302 	and.w	r3, r3, #2
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d1ea      	bne.n	800aa1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f003 0304 	and.w	r3, r3, #4
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	f000 8097 	beq.w	800ab80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aa52:	2300      	movs	r3, #0
 800aa54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aa56:	4b81      	ldr	r3, [pc, #516]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aa58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d10f      	bne.n	800aa82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aa62:	2300      	movs	r3, #0
 800aa64:	60bb      	str	r3, [r7, #8]
 800aa66:	4b7d      	ldr	r3, [pc, #500]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aa68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa6a:	4a7c      	ldr	r2, [pc, #496]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aa6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa70:	6413      	str	r3, [r2, #64]	@ 0x40
 800aa72:	4b7a      	ldr	r3, [pc, #488]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aa74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa7a:	60bb      	str	r3, [r7, #8]
 800aa7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aa82:	4b77      	ldr	r3, [pc, #476]	@ (800ac60 <HAL_RCC_OscConfig+0x474>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d118      	bne.n	800aac0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800aa8e:	4b74      	ldr	r3, [pc, #464]	@ (800ac60 <HAL_RCC_OscConfig+0x474>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	4a73      	ldr	r2, [pc, #460]	@ (800ac60 <HAL_RCC_OscConfig+0x474>)
 800aa94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800aa9a:	f7fe fca5 	bl	80093e8 <HAL_GetTick>
 800aa9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aaa0:	e008      	b.n	800aab4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aaa2:	f7fe fca1 	bl	80093e8 <HAL_GetTick>
 800aaa6:	4602      	mov	r2, r0
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	1ad3      	subs	r3, r2, r3
 800aaac:	2b02      	cmp	r3, #2
 800aaae:	d901      	bls.n	800aab4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800aab0:	2303      	movs	r3, #3
 800aab2:	e10c      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aab4:	4b6a      	ldr	r3, [pc, #424]	@ (800ac60 <HAL_RCC_OscConfig+0x474>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d0f0      	beq.n	800aaa2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	689b      	ldr	r3, [r3, #8]
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d106      	bne.n	800aad6 <HAL_RCC_OscConfig+0x2ea>
 800aac8:	4b64      	ldr	r3, [pc, #400]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aaca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aacc:	4a63      	ldr	r2, [pc, #396]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aace:	f043 0301 	orr.w	r3, r3, #1
 800aad2:	6713      	str	r3, [r2, #112]	@ 0x70
 800aad4:	e01c      	b.n	800ab10 <HAL_RCC_OscConfig+0x324>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	689b      	ldr	r3, [r3, #8]
 800aada:	2b05      	cmp	r3, #5
 800aadc:	d10c      	bne.n	800aaf8 <HAL_RCC_OscConfig+0x30c>
 800aade:	4b5f      	ldr	r3, [pc, #380]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aae2:	4a5e      	ldr	r2, [pc, #376]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aae4:	f043 0304 	orr.w	r3, r3, #4
 800aae8:	6713      	str	r3, [r2, #112]	@ 0x70
 800aaea:	4b5c      	ldr	r3, [pc, #368]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aaec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aaee:	4a5b      	ldr	r2, [pc, #364]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aaf0:	f043 0301 	orr.w	r3, r3, #1
 800aaf4:	6713      	str	r3, [r2, #112]	@ 0x70
 800aaf6:	e00b      	b.n	800ab10 <HAL_RCC_OscConfig+0x324>
 800aaf8:	4b58      	ldr	r3, [pc, #352]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aafa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aafc:	4a57      	ldr	r2, [pc, #348]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800aafe:	f023 0301 	bic.w	r3, r3, #1
 800ab02:	6713      	str	r3, [r2, #112]	@ 0x70
 800ab04:	4b55      	ldr	r3, [pc, #340]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800ab06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab08:	4a54      	ldr	r2, [pc, #336]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800ab0a:	f023 0304 	bic.w	r3, r3, #4
 800ab0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	689b      	ldr	r3, [r3, #8]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d015      	beq.n	800ab44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab18:	f7fe fc66 	bl	80093e8 <HAL_GetTick>
 800ab1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ab1e:	e00a      	b.n	800ab36 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ab20:	f7fe fc62 	bl	80093e8 <HAL_GetTick>
 800ab24:	4602      	mov	r2, r0
 800ab26:	693b      	ldr	r3, [r7, #16]
 800ab28:	1ad3      	subs	r3, r2, r3
 800ab2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d901      	bls.n	800ab36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800ab32:	2303      	movs	r3, #3
 800ab34:	e0cb      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ab36:	4b49      	ldr	r3, [pc, #292]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800ab38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab3a:	f003 0302 	and.w	r3, r3, #2
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d0ee      	beq.n	800ab20 <HAL_RCC_OscConfig+0x334>
 800ab42:	e014      	b.n	800ab6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ab44:	f7fe fc50 	bl	80093e8 <HAL_GetTick>
 800ab48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ab4a:	e00a      	b.n	800ab62 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ab4c:	f7fe fc4c 	bl	80093e8 <HAL_GetTick>
 800ab50:	4602      	mov	r2, r0
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	1ad3      	subs	r3, r2, r3
 800ab56:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d901      	bls.n	800ab62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800ab5e:	2303      	movs	r3, #3
 800ab60:	e0b5      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ab62:	4b3e      	ldr	r3, [pc, #248]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800ab64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab66:	f003 0302 	and.w	r3, r3, #2
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d1ee      	bne.n	800ab4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ab6e:	7dfb      	ldrb	r3, [r7, #23]
 800ab70:	2b01      	cmp	r3, #1
 800ab72:	d105      	bne.n	800ab80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ab74:	4b39      	ldr	r3, [pc, #228]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800ab76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab78:	4a38      	ldr	r2, [pc, #224]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800ab7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	699b      	ldr	r3, [r3, #24]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	f000 80a1 	beq.w	800accc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ab8a:	4b34      	ldr	r3, [pc, #208]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800ab8c:	689b      	ldr	r3, [r3, #8]
 800ab8e:	f003 030c 	and.w	r3, r3, #12
 800ab92:	2b08      	cmp	r3, #8
 800ab94:	d05c      	beq.n	800ac50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	699b      	ldr	r3, [r3, #24]
 800ab9a:	2b02      	cmp	r3, #2
 800ab9c:	d141      	bne.n	800ac22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab9e:	4b31      	ldr	r3, [pc, #196]	@ (800ac64 <HAL_RCC_OscConfig+0x478>)
 800aba0:	2200      	movs	r2, #0
 800aba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aba4:	f7fe fc20 	bl	80093e8 <HAL_GetTick>
 800aba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800abaa:	e008      	b.n	800abbe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800abac:	f7fe fc1c 	bl	80093e8 <HAL_GetTick>
 800abb0:	4602      	mov	r2, r0
 800abb2:	693b      	ldr	r3, [r7, #16]
 800abb4:	1ad3      	subs	r3, r2, r3
 800abb6:	2b02      	cmp	r3, #2
 800abb8:	d901      	bls.n	800abbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800abba:	2303      	movs	r3, #3
 800abbc:	e087      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800abbe:	4b27      	ldr	r3, [pc, #156]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d1f0      	bne.n	800abac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	69da      	ldr	r2, [r3, #28]
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6a1b      	ldr	r3, [r3, #32]
 800abd2:	431a      	orrs	r2, r3
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abd8:	019b      	lsls	r3, r3, #6
 800abda:	431a      	orrs	r2, r3
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe0:	085b      	lsrs	r3, r3, #1
 800abe2:	3b01      	subs	r3, #1
 800abe4:	041b      	lsls	r3, r3, #16
 800abe6:	431a      	orrs	r2, r3
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abec:	061b      	lsls	r3, r3, #24
 800abee:	491b      	ldr	r1, [pc, #108]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800abf0:	4313      	orrs	r3, r2
 800abf2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800abf4:	4b1b      	ldr	r3, [pc, #108]	@ (800ac64 <HAL_RCC_OscConfig+0x478>)
 800abf6:	2201      	movs	r2, #1
 800abf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800abfa:	f7fe fbf5 	bl	80093e8 <HAL_GetTick>
 800abfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac00:	e008      	b.n	800ac14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac02:	f7fe fbf1 	bl	80093e8 <HAL_GetTick>
 800ac06:	4602      	mov	r2, r0
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	1ad3      	subs	r3, r2, r3
 800ac0c:	2b02      	cmp	r3, #2
 800ac0e:	d901      	bls.n	800ac14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800ac10:	2303      	movs	r3, #3
 800ac12:	e05c      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac14:	4b11      	ldr	r3, [pc, #68]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d0f0      	beq.n	800ac02 <HAL_RCC_OscConfig+0x416>
 800ac20:	e054      	b.n	800accc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac22:	4b10      	ldr	r3, [pc, #64]	@ (800ac64 <HAL_RCC_OscConfig+0x478>)
 800ac24:	2200      	movs	r2, #0
 800ac26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac28:	f7fe fbde 	bl	80093e8 <HAL_GetTick>
 800ac2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac2e:	e008      	b.n	800ac42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac30:	f7fe fbda 	bl	80093e8 <HAL_GetTick>
 800ac34:	4602      	mov	r2, r0
 800ac36:	693b      	ldr	r3, [r7, #16]
 800ac38:	1ad3      	subs	r3, r2, r3
 800ac3a:	2b02      	cmp	r3, #2
 800ac3c:	d901      	bls.n	800ac42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800ac3e:	2303      	movs	r3, #3
 800ac40:	e045      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac42:	4b06      	ldr	r3, [pc, #24]	@ (800ac5c <HAL_RCC_OscConfig+0x470>)
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d1f0      	bne.n	800ac30 <HAL_RCC_OscConfig+0x444>
 800ac4e:	e03d      	b.n	800accc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	699b      	ldr	r3, [r3, #24]
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	d107      	bne.n	800ac68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800ac58:	2301      	movs	r3, #1
 800ac5a:	e038      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
 800ac5c:	40023800 	.word	0x40023800
 800ac60:	40007000 	.word	0x40007000
 800ac64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ac68:	4b1b      	ldr	r3, [pc, #108]	@ (800acd8 <HAL_RCC_OscConfig+0x4ec>)
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	699b      	ldr	r3, [r3, #24]
 800ac72:	2b01      	cmp	r3, #1
 800ac74:	d028      	beq.n	800acc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ac80:	429a      	cmp	r2, r3
 800ac82:	d121      	bne.n	800acc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ac8e:	429a      	cmp	r2, r3
 800ac90:	d11a      	bne.n	800acc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ac92:	68fa      	ldr	r2, [r7, #12]
 800ac94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ac98:	4013      	ands	r3, r2
 800ac9a:	687a      	ldr	r2, [r7, #4]
 800ac9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ac9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d111      	bne.n	800acc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acae:	085b      	lsrs	r3, r3, #1
 800acb0:	3b01      	subs	r3, #1
 800acb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d107      	bne.n	800acc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d001      	beq.n	800accc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800acc8:	2301      	movs	r3, #1
 800acca:	e000      	b.n	800acce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800accc:	2300      	movs	r3, #0
}
 800acce:	4618      	mov	r0, r3
 800acd0:	3718      	adds	r7, #24
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}
 800acd6:	bf00      	nop
 800acd8:	40023800 	.word	0x40023800

0800acdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d101      	bne.n	800acf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800acec:	2301      	movs	r3, #1
 800acee:	e0cc      	b.n	800ae8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800acf0:	4b68      	ldr	r3, [pc, #416]	@ (800ae94 <HAL_RCC_ClockConfig+0x1b8>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f003 0307 	and.w	r3, r3, #7
 800acf8:	683a      	ldr	r2, [r7, #0]
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d90c      	bls.n	800ad18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acfe:	4b65      	ldr	r3, [pc, #404]	@ (800ae94 <HAL_RCC_ClockConfig+0x1b8>)
 800ad00:	683a      	ldr	r2, [r7, #0]
 800ad02:	b2d2      	uxtb	r2, r2
 800ad04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad06:	4b63      	ldr	r3, [pc, #396]	@ (800ae94 <HAL_RCC_ClockConfig+0x1b8>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f003 0307 	and.w	r3, r3, #7
 800ad0e:	683a      	ldr	r2, [r7, #0]
 800ad10:	429a      	cmp	r2, r3
 800ad12:	d001      	beq.n	800ad18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ad14:	2301      	movs	r3, #1
 800ad16:	e0b8      	b.n	800ae8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f003 0302 	and.w	r3, r3, #2
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d020      	beq.n	800ad66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f003 0304 	and.w	r3, r3, #4
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d005      	beq.n	800ad3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ad30:	4b59      	ldr	r3, [pc, #356]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	4a58      	ldr	r2, [pc, #352]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800ad3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f003 0308 	and.w	r3, r3, #8
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d005      	beq.n	800ad54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ad48:	4b53      	ldr	r3, [pc, #332]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad4a:	689b      	ldr	r3, [r3, #8]
 800ad4c:	4a52      	ldr	r2, [pc, #328]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800ad52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ad54:	4b50      	ldr	r3, [pc, #320]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad56:	689b      	ldr	r3, [r3, #8]
 800ad58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	689b      	ldr	r3, [r3, #8]
 800ad60:	494d      	ldr	r1, [pc, #308]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad62:	4313      	orrs	r3, r2
 800ad64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f003 0301 	and.w	r3, r3, #1
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d044      	beq.n	800adfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	685b      	ldr	r3, [r3, #4]
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d107      	bne.n	800ad8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ad7a:	4b47      	ldr	r3, [pc, #284]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d119      	bne.n	800adba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ad86:	2301      	movs	r3, #1
 800ad88:	e07f      	b.n	800ae8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	2b02      	cmp	r3, #2
 800ad90:	d003      	beq.n	800ad9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ad96:	2b03      	cmp	r3, #3
 800ad98:	d107      	bne.n	800adaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ad9a:	4b3f      	ldr	r3, [pc, #252]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d109      	bne.n	800adba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ada6:	2301      	movs	r3, #1
 800ada8:	e06f      	b.n	800ae8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800adaa:	4b3b      	ldr	r3, [pc, #236]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f003 0302 	and.w	r3, r3, #2
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d101      	bne.n	800adba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800adb6:	2301      	movs	r3, #1
 800adb8:	e067      	b.n	800ae8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800adba:	4b37      	ldr	r3, [pc, #220]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800adbc:	689b      	ldr	r3, [r3, #8]
 800adbe:	f023 0203 	bic.w	r2, r3, #3
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	685b      	ldr	r3, [r3, #4]
 800adc6:	4934      	ldr	r1, [pc, #208]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800adc8:	4313      	orrs	r3, r2
 800adca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800adcc:	f7fe fb0c 	bl	80093e8 <HAL_GetTick>
 800add0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800add2:	e00a      	b.n	800adea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800add4:	f7fe fb08 	bl	80093e8 <HAL_GetTick>
 800add8:	4602      	mov	r2, r0
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	1ad3      	subs	r3, r2, r3
 800adde:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d901      	bls.n	800adea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ade6:	2303      	movs	r3, #3
 800ade8:	e04f      	b.n	800ae8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800adea:	4b2b      	ldr	r3, [pc, #172]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800adec:	689b      	ldr	r3, [r3, #8]
 800adee:	f003 020c 	and.w	r2, r3, #12
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	685b      	ldr	r3, [r3, #4]
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d1eb      	bne.n	800add4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800adfc:	4b25      	ldr	r3, [pc, #148]	@ (800ae94 <HAL_RCC_ClockConfig+0x1b8>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f003 0307 	and.w	r3, r3, #7
 800ae04:	683a      	ldr	r2, [r7, #0]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d20c      	bcs.n	800ae24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae0a:	4b22      	ldr	r3, [pc, #136]	@ (800ae94 <HAL_RCC_ClockConfig+0x1b8>)
 800ae0c:	683a      	ldr	r2, [r7, #0]
 800ae0e:	b2d2      	uxtb	r2, r2
 800ae10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae12:	4b20      	ldr	r3, [pc, #128]	@ (800ae94 <HAL_RCC_ClockConfig+0x1b8>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f003 0307 	and.w	r3, r3, #7
 800ae1a:	683a      	ldr	r2, [r7, #0]
 800ae1c:	429a      	cmp	r2, r3
 800ae1e:	d001      	beq.n	800ae24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ae20:	2301      	movs	r3, #1
 800ae22:	e032      	b.n	800ae8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f003 0304 	and.w	r3, r3, #4
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d008      	beq.n	800ae42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ae30:	4b19      	ldr	r3, [pc, #100]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ae32:	689b      	ldr	r3, [r3, #8]
 800ae34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	68db      	ldr	r3, [r3, #12]
 800ae3c:	4916      	ldr	r1, [pc, #88]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f003 0308 	and.w	r3, r3, #8
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d009      	beq.n	800ae62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ae4e:	4b12      	ldr	r3, [pc, #72]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ae50:	689b      	ldr	r3, [r3, #8]
 800ae52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	691b      	ldr	r3, [r3, #16]
 800ae5a:	00db      	lsls	r3, r3, #3
 800ae5c:	490e      	ldr	r1, [pc, #56]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ae62:	f000 f821 	bl	800aea8 <HAL_RCC_GetSysClockFreq>
 800ae66:	4602      	mov	r2, r0
 800ae68:	4b0b      	ldr	r3, [pc, #44]	@ (800ae98 <HAL_RCC_ClockConfig+0x1bc>)
 800ae6a:	689b      	ldr	r3, [r3, #8]
 800ae6c:	091b      	lsrs	r3, r3, #4
 800ae6e:	f003 030f 	and.w	r3, r3, #15
 800ae72:	490a      	ldr	r1, [pc, #40]	@ (800ae9c <HAL_RCC_ClockConfig+0x1c0>)
 800ae74:	5ccb      	ldrb	r3, [r1, r3]
 800ae76:	fa22 f303 	lsr.w	r3, r2, r3
 800ae7a:	4a09      	ldr	r2, [pc, #36]	@ (800aea0 <HAL_RCC_ClockConfig+0x1c4>)
 800ae7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800ae7e:	4b09      	ldr	r3, [pc, #36]	@ (800aea4 <HAL_RCC_ClockConfig+0x1c8>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	4618      	mov	r0, r3
 800ae84:	f7fe fa6c 	bl	8009360 <HAL_InitTick>

  return HAL_OK;
 800ae88:	2300      	movs	r3, #0
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3710      	adds	r7, #16
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
 800ae92:	bf00      	nop
 800ae94:	40023c00 	.word	0x40023c00
 800ae98:	40023800 	.word	0x40023800
 800ae9c:	08011cec 	.word	0x08011cec
 800aea0:	20000028 	.word	0x20000028
 800aea4:	200000bc 	.word	0x200000bc

0800aea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aeac:	b094      	sub	sp, #80	@ 0x50
 800aeae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	647b      	str	r3, [r7, #68]	@ 0x44
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aeb8:	2300      	movs	r3, #0
 800aeba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800aebc:	2300      	movs	r3, #0
 800aebe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aec0:	4b79      	ldr	r3, [pc, #484]	@ (800b0a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	f003 030c 	and.w	r3, r3, #12
 800aec8:	2b08      	cmp	r3, #8
 800aeca:	d00d      	beq.n	800aee8 <HAL_RCC_GetSysClockFreq+0x40>
 800aecc:	2b08      	cmp	r3, #8
 800aece:	f200 80e1 	bhi.w	800b094 <HAL_RCC_GetSysClockFreq+0x1ec>
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d002      	beq.n	800aedc <HAL_RCC_GetSysClockFreq+0x34>
 800aed6:	2b04      	cmp	r3, #4
 800aed8:	d003      	beq.n	800aee2 <HAL_RCC_GetSysClockFreq+0x3a>
 800aeda:	e0db      	b.n	800b094 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800aedc:	4b73      	ldr	r3, [pc, #460]	@ (800b0ac <HAL_RCC_GetSysClockFreq+0x204>)
 800aede:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800aee0:	e0db      	b.n	800b09a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800aee2:	4b72      	ldr	r3, [pc, #456]	@ (800b0ac <HAL_RCC_GetSysClockFreq+0x204>)
 800aee4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800aee6:	e0d8      	b.n	800b09a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800aee8:	4b6f      	ldr	r3, [pc, #444]	@ (800b0a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aef0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800aef2:	4b6d      	ldr	r3, [pc, #436]	@ (800b0a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d063      	beq.n	800afc6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aefe:	4b6a      	ldr	r3, [pc, #424]	@ (800b0a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800af00:	685b      	ldr	r3, [r3, #4]
 800af02:	099b      	lsrs	r3, r3, #6
 800af04:	2200      	movs	r2, #0
 800af06:	63bb      	str	r3, [r7, #56]	@ 0x38
 800af08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800af0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af10:	633b      	str	r3, [r7, #48]	@ 0x30
 800af12:	2300      	movs	r3, #0
 800af14:	637b      	str	r3, [r7, #52]	@ 0x34
 800af16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800af1a:	4622      	mov	r2, r4
 800af1c:	462b      	mov	r3, r5
 800af1e:	f04f 0000 	mov.w	r0, #0
 800af22:	f04f 0100 	mov.w	r1, #0
 800af26:	0159      	lsls	r1, r3, #5
 800af28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800af2c:	0150      	lsls	r0, r2, #5
 800af2e:	4602      	mov	r2, r0
 800af30:	460b      	mov	r3, r1
 800af32:	4621      	mov	r1, r4
 800af34:	1a51      	subs	r1, r2, r1
 800af36:	6139      	str	r1, [r7, #16]
 800af38:	4629      	mov	r1, r5
 800af3a:	eb63 0301 	sbc.w	r3, r3, r1
 800af3e:	617b      	str	r3, [r7, #20]
 800af40:	f04f 0200 	mov.w	r2, #0
 800af44:	f04f 0300 	mov.w	r3, #0
 800af48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800af4c:	4659      	mov	r1, fp
 800af4e:	018b      	lsls	r3, r1, #6
 800af50:	4651      	mov	r1, sl
 800af52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800af56:	4651      	mov	r1, sl
 800af58:	018a      	lsls	r2, r1, #6
 800af5a:	4651      	mov	r1, sl
 800af5c:	ebb2 0801 	subs.w	r8, r2, r1
 800af60:	4659      	mov	r1, fp
 800af62:	eb63 0901 	sbc.w	r9, r3, r1
 800af66:	f04f 0200 	mov.w	r2, #0
 800af6a:	f04f 0300 	mov.w	r3, #0
 800af6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800af72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800af76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800af7a:	4690      	mov	r8, r2
 800af7c:	4699      	mov	r9, r3
 800af7e:	4623      	mov	r3, r4
 800af80:	eb18 0303 	adds.w	r3, r8, r3
 800af84:	60bb      	str	r3, [r7, #8]
 800af86:	462b      	mov	r3, r5
 800af88:	eb49 0303 	adc.w	r3, r9, r3
 800af8c:	60fb      	str	r3, [r7, #12]
 800af8e:	f04f 0200 	mov.w	r2, #0
 800af92:	f04f 0300 	mov.w	r3, #0
 800af96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800af9a:	4629      	mov	r1, r5
 800af9c:	028b      	lsls	r3, r1, #10
 800af9e:	4621      	mov	r1, r4
 800afa0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800afa4:	4621      	mov	r1, r4
 800afa6:	028a      	lsls	r2, r1, #10
 800afa8:	4610      	mov	r0, r2
 800afaa:	4619      	mov	r1, r3
 800afac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afae:	2200      	movs	r2, #0
 800afb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800afb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800afb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800afb8:	f7f5 fe1e 	bl	8000bf8 <__aeabi_uldivmod>
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	4613      	mov	r3, r2
 800afc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800afc4:	e058      	b.n	800b078 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800afc6:	4b38      	ldr	r3, [pc, #224]	@ (800b0a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800afc8:	685b      	ldr	r3, [r3, #4]
 800afca:	099b      	lsrs	r3, r3, #6
 800afcc:	2200      	movs	r2, #0
 800afce:	4618      	mov	r0, r3
 800afd0:	4611      	mov	r1, r2
 800afd2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800afd6:	623b      	str	r3, [r7, #32]
 800afd8:	2300      	movs	r3, #0
 800afda:	627b      	str	r3, [r7, #36]	@ 0x24
 800afdc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800afe0:	4642      	mov	r2, r8
 800afe2:	464b      	mov	r3, r9
 800afe4:	f04f 0000 	mov.w	r0, #0
 800afe8:	f04f 0100 	mov.w	r1, #0
 800afec:	0159      	lsls	r1, r3, #5
 800afee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800aff2:	0150      	lsls	r0, r2, #5
 800aff4:	4602      	mov	r2, r0
 800aff6:	460b      	mov	r3, r1
 800aff8:	4641      	mov	r1, r8
 800affa:	ebb2 0a01 	subs.w	sl, r2, r1
 800affe:	4649      	mov	r1, r9
 800b000:	eb63 0b01 	sbc.w	fp, r3, r1
 800b004:	f04f 0200 	mov.w	r2, #0
 800b008:	f04f 0300 	mov.w	r3, #0
 800b00c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800b010:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800b014:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800b018:	ebb2 040a 	subs.w	r4, r2, sl
 800b01c:	eb63 050b 	sbc.w	r5, r3, fp
 800b020:	f04f 0200 	mov.w	r2, #0
 800b024:	f04f 0300 	mov.w	r3, #0
 800b028:	00eb      	lsls	r3, r5, #3
 800b02a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b02e:	00e2      	lsls	r2, r4, #3
 800b030:	4614      	mov	r4, r2
 800b032:	461d      	mov	r5, r3
 800b034:	4643      	mov	r3, r8
 800b036:	18e3      	adds	r3, r4, r3
 800b038:	603b      	str	r3, [r7, #0]
 800b03a:	464b      	mov	r3, r9
 800b03c:	eb45 0303 	adc.w	r3, r5, r3
 800b040:	607b      	str	r3, [r7, #4]
 800b042:	f04f 0200 	mov.w	r2, #0
 800b046:	f04f 0300 	mov.w	r3, #0
 800b04a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b04e:	4629      	mov	r1, r5
 800b050:	028b      	lsls	r3, r1, #10
 800b052:	4621      	mov	r1, r4
 800b054:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b058:	4621      	mov	r1, r4
 800b05a:	028a      	lsls	r2, r1, #10
 800b05c:	4610      	mov	r0, r2
 800b05e:	4619      	mov	r1, r3
 800b060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b062:	2200      	movs	r2, #0
 800b064:	61bb      	str	r3, [r7, #24]
 800b066:	61fa      	str	r2, [r7, #28]
 800b068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b06c:	f7f5 fdc4 	bl	8000bf8 <__aeabi_uldivmod>
 800b070:	4602      	mov	r2, r0
 800b072:	460b      	mov	r3, r1
 800b074:	4613      	mov	r3, r2
 800b076:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b078:	4b0b      	ldr	r3, [pc, #44]	@ (800b0a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	0c1b      	lsrs	r3, r3, #16
 800b07e:	f003 0303 	and.w	r3, r3, #3
 800b082:	3301      	adds	r3, #1
 800b084:	005b      	lsls	r3, r3, #1
 800b086:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800b088:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b08a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b08c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b090:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800b092:	e002      	b.n	800b09a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b094:	4b05      	ldr	r3, [pc, #20]	@ (800b0ac <HAL_RCC_GetSysClockFreq+0x204>)
 800b096:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800b098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b09a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3750      	adds	r7, #80	@ 0x50
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b0a6:	bf00      	nop
 800b0a8:	40023800 	.word	0x40023800
 800b0ac:	00f42400 	.word	0x00f42400

0800b0b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b0b4:	4b03      	ldr	r3, [pc, #12]	@ (800b0c4 <HAL_RCC_GetHCLKFreq+0x14>)
 800b0b6:	681b      	ldr	r3, [r3, #0]
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c0:	4770      	bx	lr
 800b0c2:	bf00      	nop
 800b0c4:	20000028 	.word	0x20000028

0800b0c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b0cc:	f7ff fff0 	bl	800b0b0 <HAL_RCC_GetHCLKFreq>
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	4b05      	ldr	r3, [pc, #20]	@ (800b0e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b0d4:	689b      	ldr	r3, [r3, #8]
 800b0d6:	0a9b      	lsrs	r3, r3, #10
 800b0d8:	f003 0307 	and.w	r3, r3, #7
 800b0dc:	4903      	ldr	r1, [pc, #12]	@ (800b0ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800b0de:	5ccb      	ldrb	r3, [r1, r3]
 800b0e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	bd80      	pop	{r7, pc}
 800b0e8:	40023800 	.word	0x40023800
 800b0ec:	08011cfc 	.word	0x08011cfc

0800b0f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b0f4:	f7ff ffdc 	bl	800b0b0 <HAL_RCC_GetHCLKFreq>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	4b05      	ldr	r3, [pc, #20]	@ (800b110 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b0fc:	689b      	ldr	r3, [r3, #8]
 800b0fe:	0b5b      	lsrs	r3, r3, #13
 800b100:	f003 0307 	and.w	r3, r3, #7
 800b104:	4903      	ldr	r1, [pc, #12]	@ (800b114 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b106:	5ccb      	ldrb	r3, [r1, r3]
 800b108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	bd80      	pop	{r7, pc}
 800b110:	40023800 	.word	0x40023800
 800b114:	08011cfc 	.word	0x08011cfc

0800b118 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b082      	sub	sp, #8
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d101      	bne.n	800b12a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b126:	2301      	movs	r3, #1
 800b128:	e07b      	b.n	800b222 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d108      	bne.n	800b144 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b13a:	d009      	beq.n	800b150 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2200      	movs	r2, #0
 800b140:	61da      	str	r2, [r3, #28]
 800b142:	e005      	b.n	800b150 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2200      	movs	r2, #0
 800b148:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2200      	movs	r2, #0
 800b14e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b15c:	b2db      	uxtb	r3, r3
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d106      	bne.n	800b170 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2200      	movs	r2, #0
 800b166:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f7fa ff4c 	bl	8006008 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2202      	movs	r2, #2
 800b174:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	681a      	ldr	r2, [r3, #0]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b186:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	685b      	ldr	r3, [r3, #4]
 800b18c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	689b      	ldr	r3, [r3, #8]
 800b194:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b198:	431a      	orrs	r2, r3
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	68db      	ldr	r3, [r3, #12]
 800b19e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b1a2:	431a      	orrs	r2, r3
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	691b      	ldr	r3, [r3, #16]
 800b1a8:	f003 0302 	and.w	r3, r3, #2
 800b1ac:	431a      	orrs	r2, r3
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	695b      	ldr	r3, [r3, #20]
 800b1b2:	f003 0301 	and.w	r3, r3, #1
 800b1b6:	431a      	orrs	r2, r3
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	699b      	ldr	r3, [r3, #24]
 800b1bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b1c0:	431a      	orrs	r2, r3
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	69db      	ldr	r3, [r3, #28]
 800b1c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b1ca:	431a      	orrs	r2, r3
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6a1b      	ldr	r3, [r3, #32]
 800b1d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1d4:	ea42 0103 	orr.w	r1, r2, r3
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1dc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	430a      	orrs	r2, r1
 800b1e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	699b      	ldr	r3, [r3, #24]
 800b1ec:	0c1b      	lsrs	r3, r3, #16
 800b1ee:	f003 0104 	and.w	r1, r3, #4
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f6:	f003 0210 	and.w	r2, r3, #16
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	430a      	orrs	r2, r1
 800b200:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	69da      	ldr	r2, [r3, #28]
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b210:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2200      	movs	r2, #0
 800b216:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2201      	movs	r2, #1
 800b21c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800b220:	2300      	movs	r3, #0
}
 800b222:	4618      	mov	r0, r3
 800b224:	3708      	adds	r7, #8
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}

0800b22a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800b22a:	b580      	push	{r7, lr}
 800b22c:	b082      	sub	sp, #8
 800b22e:	af00      	add	r7, sp, #0
 800b230:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d101      	bne.n	800b23c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800b238:	2301      	movs	r3, #1
 800b23a:	e01a      	b.n	800b272 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2202      	movs	r2, #2
 800b240:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	681a      	ldr	r2, [r3, #0]
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b252:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f7fa ff75 	bl	8006144 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2200      	movs	r2, #0
 800b25e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2200      	movs	r2, #0
 800b264:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2200      	movs	r2, #0
 800b26c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800b270:	2300      	movs	r3, #0
}
 800b272:	4618      	mov	r0, r3
 800b274:	3708      	adds	r7, #8
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}

0800b27a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b27a:	b580      	push	{r7, lr}
 800b27c:	b088      	sub	sp, #32
 800b27e:	af00      	add	r7, sp, #0
 800b280:	60f8      	str	r0, [r7, #12]
 800b282:	60b9      	str	r1, [r7, #8]
 800b284:	603b      	str	r3, [r7, #0]
 800b286:	4613      	mov	r3, r2
 800b288:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b28a:	2300      	movs	r3, #0
 800b28c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b294:	2b01      	cmp	r3, #1
 800b296:	d101      	bne.n	800b29c <HAL_SPI_Transmit+0x22>
 800b298:	2302      	movs	r3, #2
 800b29a:	e126      	b.n	800b4ea <HAL_SPI_Transmit+0x270>
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	2201      	movs	r2, #1
 800b2a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b2a4:	f7fe f8a0 	bl	80093e8 <HAL_GetTick>
 800b2a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b2aa:	88fb      	ldrh	r3, [r7, #6]
 800b2ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b2b4:	b2db      	uxtb	r3, r3
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d002      	beq.n	800b2c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b2ba:	2302      	movs	r3, #2
 800b2bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b2be:	e10b      	b.n	800b4d8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d002      	beq.n	800b2cc <HAL_SPI_Transmit+0x52>
 800b2c6:	88fb      	ldrh	r3, [r7, #6]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d102      	bne.n	800b2d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b2d0:	e102      	b.n	800b4d8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	2203      	movs	r2, #3
 800b2d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	2200      	movs	r2, #0
 800b2de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	68ba      	ldr	r2, [r7, #8]
 800b2e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	88fa      	ldrh	r2, [r7, #6]
 800b2ea:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	88fa      	ldrh	r2, [r7, #6]
 800b2f0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	2200      	movs	r2, #0
 800b302:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	2200      	movs	r2, #0
 800b308:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	2200      	movs	r2, #0
 800b30e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b318:	d10f      	bne.n	800b33a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	681a      	ldr	r2, [r3, #0]
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b328:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b338:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b344:	2b40      	cmp	r3, #64	@ 0x40
 800b346:	d007      	beq.n	800b358 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	681a      	ldr	r2, [r3, #0]
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b356:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	68db      	ldr	r3, [r3, #12]
 800b35c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b360:	d14b      	bne.n	800b3fa <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	685b      	ldr	r3, [r3, #4]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d002      	beq.n	800b370 <HAL_SPI_Transmit+0xf6>
 800b36a:	8afb      	ldrh	r3, [r7, #22]
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d13e      	bne.n	800b3ee <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b374:	881a      	ldrh	r2, [r3, #0]
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b380:	1c9a      	adds	r2, r3, #2
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	3b01      	subs	r3, #1
 800b38e:	b29a      	uxth	r2, r3
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b394:	e02b      	b.n	800b3ee <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	689b      	ldr	r3, [r3, #8]
 800b39c:	f003 0302 	and.w	r3, r3, #2
 800b3a0:	2b02      	cmp	r3, #2
 800b3a2:	d112      	bne.n	800b3ca <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3a8:	881a      	ldrh	r2, [r3, #0]
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3b4:	1c9a      	adds	r2, r3, #2
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b3be:	b29b      	uxth	r3, r3
 800b3c0:	3b01      	subs	r3, #1
 800b3c2:	b29a      	uxth	r2, r3
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	86da      	strh	r2, [r3, #54]	@ 0x36
 800b3c8:	e011      	b.n	800b3ee <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b3ca:	f7fe f80d 	bl	80093e8 <HAL_GetTick>
 800b3ce:	4602      	mov	r2, r0
 800b3d0:	69bb      	ldr	r3, [r7, #24]
 800b3d2:	1ad3      	subs	r3, r2, r3
 800b3d4:	683a      	ldr	r2, [r7, #0]
 800b3d6:	429a      	cmp	r2, r3
 800b3d8:	d803      	bhi.n	800b3e2 <HAL_SPI_Transmit+0x168>
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3e0:	d102      	bne.n	800b3e8 <HAL_SPI_Transmit+0x16e>
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d102      	bne.n	800b3ee <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800b3e8:	2303      	movs	r3, #3
 800b3ea:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b3ec:	e074      	b.n	800b4d8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b3f2:	b29b      	uxth	r3, r3
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d1ce      	bne.n	800b396 <HAL_SPI_Transmit+0x11c>
 800b3f8:	e04c      	b.n	800b494 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d002      	beq.n	800b408 <HAL_SPI_Transmit+0x18e>
 800b402:	8afb      	ldrh	r3, [r7, #22]
 800b404:	2b01      	cmp	r3, #1
 800b406:	d140      	bne.n	800b48a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	330c      	adds	r3, #12
 800b412:	7812      	ldrb	r2, [r2, #0]
 800b414:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b41a:	1c5a      	adds	r2, r3, #1
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b424:	b29b      	uxth	r3, r3
 800b426:	3b01      	subs	r3, #1
 800b428:	b29a      	uxth	r2, r3
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b42e:	e02c      	b.n	800b48a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	f003 0302 	and.w	r3, r3, #2
 800b43a:	2b02      	cmp	r3, #2
 800b43c:	d113      	bne.n	800b466 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	330c      	adds	r3, #12
 800b448:	7812      	ldrb	r2, [r2, #0]
 800b44a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b450:	1c5a      	adds	r2, r3, #1
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b45a:	b29b      	uxth	r3, r3
 800b45c:	3b01      	subs	r3, #1
 800b45e:	b29a      	uxth	r2, r3
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	86da      	strh	r2, [r3, #54]	@ 0x36
 800b464:	e011      	b.n	800b48a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b466:	f7fd ffbf 	bl	80093e8 <HAL_GetTick>
 800b46a:	4602      	mov	r2, r0
 800b46c:	69bb      	ldr	r3, [r7, #24]
 800b46e:	1ad3      	subs	r3, r2, r3
 800b470:	683a      	ldr	r2, [r7, #0]
 800b472:	429a      	cmp	r2, r3
 800b474:	d803      	bhi.n	800b47e <HAL_SPI_Transmit+0x204>
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b47c:	d102      	bne.n	800b484 <HAL_SPI_Transmit+0x20a>
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d102      	bne.n	800b48a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800b484:	2303      	movs	r3, #3
 800b486:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b488:	e026      	b.n	800b4d8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b48e:	b29b      	uxth	r3, r3
 800b490:	2b00      	cmp	r3, #0
 800b492:	d1cd      	bne.n	800b430 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b494:	69ba      	ldr	r2, [r7, #24]
 800b496:	6839      	ldr	r1, [r7, #0]
 800b498:	68f8      	ldr	r0, [r7, #12]
 800b49a:	f000 fcf7 	bl	800be8c <SPI_EndRxTxTransaction>
 800b49e:	4603      	mov	r3, r0
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d002      	beq.n	800b4aa <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	2220      	movs	r2, #32
 800b4a8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	689b      	ldr	r3, [r3, #8]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d10a      	bne.n	800b4c8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	613b      	str	r3, [r7, #16]
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	68db      	ldr	r3, [r3, #12]
 800b4bc:	613b      	str	r3, [r7, #16]
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	689b      	ldr	r3, [r3, #8]
 800b4c4:	613b      	str	r3, [r7, #16]
 800b4c6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d002      	beq.n	800b4d6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	77fb      	strb	r3, [r7, #31]
 800b4d4:	e000      	b.n	800b4d8 <HAL_SPI_Transmit+0x25e>
  }

error:
 800b4d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2201      	movs	r2, #1
 800b4dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800b4e8:	7ffb      	ldrb	r3, [r7, #31]
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3720      	adds	r7, #32
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}

0800b4f2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b4f2:	b580      	push	{r7, lr}
 800b4f4:	b088      	sub	sp, #32
 800b4f6:	af02      	add	r7, sp, #8
 800b4f8:	60f8      	str	r0, [r7, #12]
 800b4fa:	60b9      	str	r1, [r7, #8]
 800b4fc:	603b      	str	r3, [r7, #0]
 800b4fe:	4613      	mov	r3, r2
 800b500:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b502:	2300      	movs	r3, #0
 800b504:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	685b      	ldr	r3, [r3, #4]
 800b50a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b50e:	d112      	bne.n	800b536 <HAL_SPI_Receive+0x44>
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	689b      	ldr	r3, [r3, #8]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d10e      	bne.n	800b536 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	2204      	movs	r2, #4
 800b51c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b520:	88fa      	ldrh	r2, [r7, #6]
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	9300      	str	r3, [sp, #0]
 800b526:	4613      	mov	r3, r2
 800b528:	68ba      	ldr	r2, [r7, #8]
 800b52a:	68b9      	ldr	r1, [r7, #8]
 800b52c:	68f8      	ldr	r0, [r7, #12]
 800b52e:	f000 f8f1 	bl	800b714 <HAL_SPI_TransmitReceive>
 800b532:	4603      	mov	r3, r0
 800b534:	e0ea      	b.n	800b70c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b53c:	2b01      	cmp	r3, #1
 800b53e:	d101      	bne.n	800b544 <HAL_SPI_Receive+0x52>
 800b540:	2302      	movs	r3, #2
 800b542:	e0e3      	b.n	800b70c <HAL_SPI_Receive+0x21a>
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	2201      	movs	r2, #1
 800b548:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b54c:	f7fd ff4c 	bl	80093e8 <HAL_GetTick>
 800b550:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b558:	b2db      	uxtb	r3, r3
 800b55a:	2b01      	cmp	r3, #1
 800b55c:	d002      	beq.n	800b564 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b55e:	2302      	movs	r3, #2
 800b560:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b562:	e0ca      	b.n	800b6fa <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d002      	beq.n	800b570 <HAL_SPI_Receive+0x7e>
 800b56a:	88fb      	ldrh	r3, [r7, #6]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d102      	bne.n	800b576 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b570:	2301      	movs	r3, #1
 800b572:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b574:	e0c1      	b.n	800b6fa <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2204      	movs	r2, #4
 800b57a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2200      	movs	r2, #0
 800b582:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	68ba      	ldr	r2, [r7, #8]
 800b588:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	88fa      	ldrh	r2, [r7, #6]
 800b58e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	88fa      	ldrh	r2, [r7, #6]
 800b594:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	2200      	movs	r2, #0
 800b59a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	689b      	ldr	r3, [r3, #8]
 800b5b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b5bc:	d10f      	bne.n	800b5de <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	681a      	ldr	r2, [r3, #0]
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b5cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	681a      	ldr	r2, [r3, #0]
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b5dc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5e8:	2b40      	cmp	r3, #64	@ 0x40
 800b5ea:	d007      	beq.n	800b5fc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	681a      	ldr	r2, [r3, #0]
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b5fa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	68db      	ldr	r3, [r3, #12]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d162      	bne.n	800b6ca <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b604:	e02e      	b.n	800b664 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	689b      	ldr	r3, [r3, #8]
 800b60c:	f003 0301 	and.w	r3, r3, #1
 800b610:	2b01      	cmp	r3, #1
 800b612:	d115      	bne.n	800b640 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f103 020c 	add.w	r2, r3, #12
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b620:	7812      	ldrb	r2, [r2, #0]
 800b622:	b2d2      	uxtb	r2, r2
 800b624:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b62a:	1c5a      	adds	r2, r3, #1
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b634:	b29b      	uxth	r3, r3
 800b636:	3b01      	subs	r3, #1
 800b638:	b29a      	uxth	r2, r3
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b63e:	e011      	b.n	800b664 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b640:	f7fd fed2 	bl	80093e8 <HAL_GetTick>
 800b644:	4602      	mov	r2, r0
 800b646:	693b      	ldr	r3, [r7, #16]
 800b648:	1ad3      	subs	r3, r2, r3
 800b64a:	683a      	ldr	r2, [r7, #0]
 800b64c:	429a      	cmp	r2, r3
 800b64e:	d803      	bhi.n	800b658 <HAL_SPI_Receive+0x166>
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b656:	d102      	bne.n	800b65e <HAL_SPI_Receive+0x16c>
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d102      	bne.n	800b664 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800b65e:	2303      	movs	r3, #3
 800b660:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b662:	e04a      	b.n	800b6fa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b668:	b29b      	uxth	r3, r3
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d1cb      	bne.n	800b606 <HAL_SPI_Receive+0x114>
 800b66e:	e031      	b.n	800b6d4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	689b      	ldr	r3, [r3, #8]
 800b676:	f003 0301 	and.w	r3, r3, #1
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d113      	bne.n	800b6a6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	68da      	ldr	r2, [r3, #12]
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b688:	b292      	uxth	r2, r2
 800b68a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b690:	1c9a      	adds	r2, r3, #2
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	3b01      	subs	r3, #1
 800b69e:	b29a      	uxth	r2, r3
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b6a4:	e011      	b.n	800b6ca <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b6a6:	f7fd fe9f 	bl	80093e8 <HAL_GetTick>
 800b6aa:	4602      	mov	r2, r0
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	1ad3      	subs	r3, r2, r3
 800b6b0:	683a      	ldr	r2, [r7, #0]
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d803      	bhi.n	800b6be <HAL_SPI_Receive+0x1cc>
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6bc:	d102      	bne.n	800b6c4 <HAL_SPI_Receive+0x1d2>
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d102      	bne.n	800b6ca <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800b6c4:	2303      	movs	r3, #3
 800b6c6:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b6c8:	e017      	b.n	800b6fa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b6ce:	b29b      	uxth	r3, r3
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d1cd      	bne.n	800b670 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b6d4:	693a      	ldr	r2, [r7, #16]
 800b6d6:	6839      	ldr	r1, [r7, #0]
 800b6d8:	68f8      	ldr	r0, [r7, #12]
 800b6da:	f000 fb71 	bl	800bdc0 <SPI_EndRxTransaction>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d002      	beq.n	800b6ea <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	2220      	movs	r2, #32
 800b6e8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d002      	beq.n	800b6f8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	75fb      	strb	r3, [r7, #23]
 800b6f6:	e000      	b.n	800b6fa <HAL_SPI_Receive+0x208>
  }

error :
 800b6f8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	2201      	movs	r2, #1
 800b6fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	2200      	movs	r2, #0
 800b706:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800b70a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b70c:	4618      	mov	r0, r3
 800b70e:	3718      	adds	r7, #24
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}

0800b714 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b08c      	sub	sp, #48	@ 0x30
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	60b9      	str	r1, [r7, #8]
 800b71e:	607a      	str	r2, [r7, #4]
 800b720:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b722:	2301      	movs	r3, #1
 800b724:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b726:	2300      	movs	r3, #0
 800b728:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b732:	2b01      	cmp	r3, #1
 800b734:	d101      	bne.n	800b73a <HAL_SPI_TransmitReceive+0x26>
 800b736:	2302      	movs	r3, #2
 800b738:	e18a      	b.n	800ba50 <HAL_SPI_TransmitReceive+0x33c>
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	2201      	movs	r2, #1
 800b73e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b742:	f7fd fe51 	bl	80093e8 <HAL_GetTick>
 800b746:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b74e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	685b      	ldr	r3, [r3, #4]
 800b756:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b758:	887b      	ldrh	r3, [r7, #2]
 800b75a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b75c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b760:	2b01      	cmp	r3, #1
 800b762:	d00f      	beq.n	800b784 <HAL_SPI_TransmitReceive+0x70>
 800b764:	69fb      	ldr	r3, [r7, #28]
 800b766:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b76a:	d107      	bne.n	800b77c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	689b      	ldr	r3, [r3, #8]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d103      	bne.n	800b77c <HAL_SPI_TransmitReceive+0x68>
 800b774:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b778:	2b04      	cmp	r3, #4
 800b77a:	d003      	beq.n	800b784 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b77c:	2302      	movs	r3, #2
 800b77e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800b782:	e15b      	b.n	800ba3c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d005      	beq.n	800b796 <HAL_SPI_TransmitReceive+0x82>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d002      	beq.n	800b796 <HAL_SPI_TransmitReceive+0x82>
 800b790:	887b      	ldrh	r3, [r7, #2]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d103      	bne.n	800b79e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b796:	2301      	movs	r3, #1
 800b798:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800b79c:	e14e      	b.n	800ba3c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b7a4:	b2db      	uxtb	r3, r3
 800b7a6:	2b04      	cmp	r3, #4
 800b7a8:	d003      	beq.n	800b7b2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	2205      	movs	r2, #5
 800b7ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	687a      	ldr	r2, [r7, #4]
 800b7bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	887a      	ldrh	r2, [r7, #2]
 800b7c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	887a      	ldrh	r2, [r7, #2]
 800b7c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	68ba      	ldr	r2, [r7, #8]
 800b7ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	887a      	ldrh	r2, [r7, #2]
 800b7d4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	887a      	ldrh	r2, [r7, #2]
 800b7da:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7f2:	2b40      	cmp	r3, #64	@ 0x40
 800b7f4:	d007      	beq.n	800b806 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	681a      	ldr	r2, [r3, #0]
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b804:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	68db      	ldr	r3, [r3, #12]
 800b80a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b80e:	d178      	bne.n	800b902 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	685b      	ldr	r3, [r3, #4]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d002      	beq.n	800b81e <HAL_SPI_TransmitReceive+0x10a>
 800b818:	8b7b      	ldrh	r3, [r7, #26]
 800b81a:	2b01      	cmp	r3, #1
 800b81c:	d166      	bne.n	800b8ec <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b822:	881a      	ldrh	r2, [r3, #0]
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b82e:	1c9a      	adds	r2, r3, #2
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b838:	b29b      	uxth	r3, r3
 800b83a:	3b01      	subs	r3, #1
 800b83c:	b29a      	uxth	r2, r3
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b842:	e053      	b.n	800b8ec <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	689b      	ldr	r3, [r3, #8]
 800b84a:	f003 0302 	and.w	r3, r3, #2
 800b84e:	2b02      	cmp	r3, #2
 800b850:	d11b      	bne.n	800b88a <HAL_SPI_TransmitReceive+0x176>
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b856:	b29b      	uxth	r3, r3
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d016      	beq.n	800b88a <HAL_SPI_TransmitReceive+0x176>
 800b85c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b85e:	2b01      	cmp	r3, #1
 800b860:	d113      	bne.n	800b88a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b866:	881a      	ldrh	r2, [r3, #0]
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b872:	1c9a      	adds	r2, r3, #2
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b87c:	b29b      	uxth	r3, r3
 800b87e:	3b01      	subs	r3, #1
 800b880:	b29a      	uxth	r2, r3
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b886:	2300      	movs	r3, #0
 800b888:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	689b      	ldr	r3, [r3, #8]
 800b890:	f003 0301 	and.w	r3, r3, #1
 800b894:	2b01      	cmp	r3, #1
 800b896:	d119      	bne.n	800b8cc <HAL_SPI_TransmitReceive+0x1b8>
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b89c:	b29b      	uxth	r3, r3
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d014      	beq.n	800b8cc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	68da      	ldr	r2, [r3, #12]
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8ac:	b292      	uxth	r2, r2
 800b8ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8b4:	1c9a      	adds	r2, r3, #2
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b8be:	b29b      	uxth	r3, r3
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	b29a      	uxth	r2, r3
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b8c8:	2301      	movs	r3, #1
 800b8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b8cc:	f7fd fd8c 	bl	80093e8 <HAL_GetTick>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d4:	1ad3      	subs	r3, r2, r3
 800b8d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8d8:	429a      	cmp	r2, r3
 800b8da:	d807      	bhi.n	800b8ec <HAL_SPI_TransmitReceive+0x1d8>
 800b8dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8e2:	d003      	beq.n	800b8ec <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b8e4:	2303      	movs	r3, #3
 800b8e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800b8ea:	e0a7      	b.n	800ba3c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d1a6      	bne.n	800b844 <HAL_SPI_TransmitReceive+0x130>
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d1a1      	bne.n	800b844 <HAL_SPI_TransmitReceive+0x130>
 800b900:	e07c      	b.n	800b9fc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d002      	beq.n	800b910 <HAL_SPI_TransmitReceive+0x1fc>
 800b90a:	8b7b      	ldrh	r3, [r7, #26]
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d16b      	bne.n	800b9e8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	330c      	adds	r3, #12
 800b91a:	7812      	ldrb	r2, [r2, #0]
 800b91c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b922:	1c5a      	adds	r2, r3, #1
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b92c:	b29b      	uxth	r3, r3
 800b92e:	3b01      	subs	r3, #1
 800b930:	b29a      	uxth	r2, r3
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b936:	e057      	b.n	800b9e8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	689b      	ldr	r3, [r3, #8]
 800b93e:	f003 0302 	and.w	r3, r3, #2
 800b942:	2b02      	cmp	r3, #2
 800b944:	d11c      	bne.n	800b980 <HAL_SPI_TransmitReceive+0x26c>
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d017      	beq.n	800b980 <HAL_SPI_TransmitReceive+0x26c>
 800b950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b952:	2b01      	cmp	r3, #1
 800b954:	d114      	bne.n	800b980 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	330c      	adds	r3, #12
 800b960:	7812      	ldrb	r2, [r2, #0]
 800b962:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b968:	1c5a      	adds	r2, r3, #1
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b972:	b29b      	uxth	r3, r3
 800b974:	3b01      	subs	r3, #1
 800b976:	b29a      	uxth	r2, r3
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b97c:	2300      	movs	r3, #0
 800b97e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	689b      	ldr	r3, [r3, #8]
 800b986:	f003 0301 	and.w	r3, r3, #1
 800b98a:	2b01      	cmp	r3, #1
 800b98c:	d119      	bne.n	800b9c2 <HAL_SPI_TransmitReceive+0x2ae>
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b992:	b29b      	uxth	r3, r3
 800b994:	2b00      	cmp	r3, #0
 800b996:	d014      	beq.n	800b9c2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	68da      	ldr	r2, [r3, #12]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9a2:	b2d2      	uxtb	r2, r2
 800b9a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9aa:	1c5a      	adds	r2, r3, #1
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b9b4:	b29b      	uxth	r3, r3
 800b9b6:	3b01      	subs	r3, #1
 800b9b8:	b29a      	uxth	r2, r3
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b9be:	2301      	movs	r3, #1
 800b9c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b9c2:	f7fd fd11 	bl	80093e8 <HAL_GetTick>
 800b9c6:	4602      	mov	r2, r0
 800b9c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ca:	1ad3      	subs	r3, r2, r3
 800b9cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d803      	bhi.n	800b9da <HAL_SPI_TransmitReceive+0x2c6>
 800b9d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9d8:	d102      	bne.n	800b9e0 <HAL_SPI_TransmitReceive+0x2cc>
 800b9da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d103      	bne.n	800b9e8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b9e0:	2303      	movs	r3, #3
 800b9e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800b9e6:	e029      	b.n	800ba3c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b9ec:	b29b      	uxth	r3, r3
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d1a2      	bne.n	800b938 <HAL_SPI_TransmitReceive+0x224>
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b9f6:	b29b      	uxth	r3, r3
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d19d      	bne.n	800b938 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b9fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ba00:	68f8      	ldr	r0, [r7, #12]
 800ba02:	f000 fa43 	bl	800be8c <SPI_EndRxTxTransaction>
 800ba06:	4603      	mov	r3, r0
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d006      	beq.n	800ba1a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	2220      	movs	r2, #32
 800ba16:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 800ba18:	e010      	b.n	800ba3c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	689b      	ldr	r3, [r3, #8]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d10b      	bne.n	800ba3a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ba22:	2300      	movs	r3, #0
 800ba24:	617b      	str	r3, [r7, #20]
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	68db      	ldr	r3, [r3, #12]
 800ba2c:	617b      	str	r3, [r7, #20]
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	689b      	ldr	r3, [r3, #8]
 800ba34:	617b      	str	r3, [r7, #20]
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	e000      	b.n	800ba3c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ba3a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2200      	movs	r2, #0
 800ba48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800ba4c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	3730      	adds	r7, #48	@ 0x30
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}

0800ba58 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b088      	sub	sp, #32
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	689b      	ldr	r3, [r3, #8]
 800ba6e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ba70:	69bb      	ldr	r3, [r7, #24]
 800ba72:	099b      	lsrs	r3, r3, #6
 800ba74:	f003 0301 	and.w	r3, r3, #1
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d10f      	bne.n	800ba9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ba7c:	69bb      	ldr	r3, [r7, #24]
 800ba7e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d00a      	beq.n	800ba9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ba86:	69fb      	ldr	r3, [r7, #28]
 800ba88:	099b      	lsrs	r3, r3, #6
 800ba8a:	f003 0301 	and.w	r3, r3, #1
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d004      	beq.n	800ba9c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba96:	6878      	ldr	r0, [r7, #4]
 800ba98:	4798      	blx	r3
    return;
 800ba9a:	e0d7      	b.n	800bc4c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ba9c:	69bb      	ldr	r3, [r7, #24]
 800ba9e:	085b      	lsrs	r3, r3, #1
 800baa0:	f003 0301 	and.w	r3, r3, #1
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d00a      	beq.n	800babe <HAL_SPI_IRQHandler+0x66>
 800baa8:	69fb      	ldr	r3, [r7, #28]
 800baaa:	09db      	lsrs	r3, r3, #7
 800baac:	f003 0301 	and.w	r3, r3, #1
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d004      	beq.n	800babe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bab8:	6878      	ldr	r0, [r7, #4]
 800baba:	4798      	blx	r3
    return;
 800babc:	e0c6      	b.n	800bc4c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800babe:	69bb      	ldr	r3, [r7, #24]
 800bac0:	095b      	lsrs	r3, r3, #5
 800bac2:	f003 0301 	and.w	r3, r3, #1
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d10c      	bne.n	800bae4 <HAL_SPI_IRQHandler+0x8c>
 800baca:	69bb      	ldr	r3, [r7, #24]
 800bacc:	099b      	lsrs	r3, r3, #6
 800bace:	f003 0301 	and.w	r3, r3, #1
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d106      	bne.n	800bae4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800bad6:	69bb      	ldr	r3, [r7, #24]
 800bad8:	0a1b      	lsrs	r3, r3, #8
 800bada:	f003 0301 	and.w	r3, r3, #1
 800bade:	2b00      	cmp	r3, #0
 800bae0:	f000 80b4 	beq.w	800bc4c <HAL_SPI_IRQHandler+0x1f4>
 800bae4:	69fb      	ldr	r3, [r7, #28]
 800bae6:	095b      	lsrs	r3, r3, #5
 800bae8:	f003 0301 	and.w	r3, r3, #1
 800baec:	2b00      	cmp	r3, #0
 800baee:	f000 80ad 	beq.w	800bc4c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	099b      	lsrs	r3, r3, #6
 800baf6:	f003 0301 	and.w	r3, r3, #1
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d023      	beq.n	800bb46 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bb04:	b2db      	uxtb	r3, r3
 800bb06:	2b03      	cmp	r3, #3
 800bb08:	d011      	beq.n	800bb2e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb0e:	f043 0204 	orr.w	r2, r3, #4
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bb16:	2300      	movs	r3, #0
 800bb18:	617b      	str	r3, [r7, #20]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	68db      	ldr	r3, [r3, #12]
 800bb20:	617b      	str	r3, [r7, #20]
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	689b      	ldr	r3, [r3, #8]
 800bb28:	617b      	str	r3, [r7, #20]
 800bb2a:	697b      	ldr	r3, [r7, #20]
 800bb2c:	e00b      	b.n	800bb46 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bb2e:	2300      	movs	r3, #0
 800bb30:	613b      	str	r3, [r7, #16]
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	68db      	ldr	r3, [r3, #12]
 800bb38:	613b      	str	r3, [r7, #16]
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	689b      	ldr	r3, [r3, #8]
 800bb40:	613b      	str	r3, [r7, #16]
 800bb42:	693b      	ldr	r3, [r7, #16]
        return;
 800bb44:	e082      	b.n	800bc4c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800bb46:	69bb      	ldr	r3, [r7, #24]
 800bb48:	095b      	lsrs	r3, r3, #5
 800bb4a:	f003 0301 	and.w	r3, r3, #1
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d014      	beq.n	800bb7c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb56:	f043 0201 	orr.w	r2, r3, #1
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bb5e:	2300      	movs	r3, #0
 800bb60:	60fb      	str	r3, [r7, #12]
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	60fb      	str	r3, [r7, #12]
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	681a      	ldr	r2, [r3, #0]
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bb78:	601a      	str	r2, [r3, #0]
 800bb7a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800bb7c:	69bb      	ldr	r3, [r7, #24]
 800bb7e:	0a1b      	lsrs	r3, r3, #8
 800bb80:	f003 0301 	and.w	r3, r3, #1
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d00c      	beq.n	800bba2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb8c:	f043 0208 	orr.w	r2, r3, #8
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bb94:	2300      	movs	r3, #0
 800bb96:	60bb      	str	r3, [r7, #8]
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	60bb      	str	r3, [r7, #8]
 800bba0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d04f      	beq.n	800bc4a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	685a      	ldr	r2, [r3, #4]
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bbb8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	f003 0302 	and.w	r3, r3, #2
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d104      	bne.n	800bbd6 <HAL_SPI_IRQHandler+0x17e>
 800bbcc:	69fb      	ldr	r3, [r7, #28]
 800bbce:	f003 0301 	and.w	r3, r3, #1
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d034      	beq.n	800bc40 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	685a      	ldr	r2, [r3, #4]
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f022 0203 	bic.w	r2, r2, #3
 800bbe4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d011      	beq.n	800bc12 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbf2:	4a18      	ldr	r2, [pc, #96]	@ (800bc54 <HAL_SPI_IRQHandler+0x1fc>)
 800bbf4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	f7fe f9c3 	bl	8009f86 <HAL_DMA_Abort_IT>
 800bc00:	4603      	mov	r3, r0
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d005      	beq.n	800bc12 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d016      	beq.n	800bc48 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc1e:	4a0d      	ldr	r2, [pc, #52]	@ (800bc54 <HAL_SPI_IRQHandler+0x1fc>)
 800bc20:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc26:	4618      	mov	r0, r3
 800bc28:	f7fe f9ad 	bl	8009f86 <HAL_DMA_Abort_IT>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d00a      	beq.n	800bc48 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800bc3e:	e003      	b.n	800bc48 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800bc40:	6878      	ldr	r0, [r7, #4]
 800bc42:	f000 f809 	bl	800bc58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800bc46:	e000      	b.n	800bc4a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800bc48:	bf00      	nop
    return;
 800bc4a:	bf00      	nop
  }
}
 800bc4c:	3720      	adds	r7, #32
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}
 800bc52:	bf00      	nop
 800bc54:	0800bc89 	.word	0x0800bc89

0800bc58 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b083      	sub	sp, #12
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800bc60:	bf00      	nop
 800bc62:	370c      	adds	r7, #12
 800bc64:	46bd      	mov	sp, r7
 800bc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6a:	4770      	bx	lr

0800bc6c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	b083      	sub	sp, #12
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bc7a:	b2db      	uxtb	r3, r3
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	370c      	adds	r7, #12
 800bc80:	46bd      	mov	sp, r7
 800bc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc86:	4770      	bx	lr

0800bc88 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b084      	sub	sp, #16
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc94:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bca2:	68f8      	ldr	r0, [r7, #12]
 800bca4:	f7ff ffd8 	bl	800bc58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bca8:	bf00      	nop
 800bcaa:	3710      	adds	r7, #16
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd80      	pop	{r7, pc}

0800bcb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b088      	sub	sp, #32
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	60f8      	str	r0, [r7, #12]
 800bcb8:	60b9      	str	r1, [r7, #8]
 800bcba:	603b      	str	r3, [r7, #0]
 800bcbc:	4613      	mov	r3, r2
 800bcbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800bcc0:	f7fd fb92 	bl	80093e8 <HAL_GetTick>
 800bcc4:	4602      	mov	r2, r0
 800bcc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcc8:	1a9b      	subs	r3, r3, r2
 800bcca:	683a      	ldr	r2, [r7, #0]
 800bccc:	4413      	add	r3, r2
 800bcce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800bcd0:	f7fd fb8a 	bl	80093e8 <HAL_GetTick>
 800bcd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800bcd6:	4b39      	ldr	r3, [pc, #228]	@ (800bdbc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	015b      	lsls	r3, r3, #5
 800bcdc:	0d1b      	lsrs	r3, r3, #20
 800bcde:	69fa      	ldr	r2, [r7, #28]
 800bce0:	fb02 f303 	mul.w	r3, r2, r3
 800bce4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bce6:	e054      	b.n	800bd92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcee:	d050      	beq.n	800bd92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bcf0:	f7fd fb7a 	bl	80093e8 <HAL_GetTick>
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	69bb      	ldr	r3, [r7, #24]
 800bcf8:	1ad3      	subs	r3, r2, r3
 800bcfa:	69fa      	ldr	r2, [r7, #28]
 800bcfc:	429a      	cmp	r2, r3
 800bcfe:	d902      	bls.n	800bd06 <SPI_WaitFlagStateUntilTimeout+0x56>
 800bd00:	69fb      	ldr	r3, [r7, #28]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d13d      	bne.n	800bd82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	685a      	ldr	r2, [r3, #4]
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bd14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	685b      	ldr	r3, [r3, #4]
 800bd1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bd1e:	d111      	bne.n	800bd44 <SPI_WaitFlagStateUntilTimeout+0x94>
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	689b      	ldr	r3, [r3, #8]
 800bd24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bd28:	d004      	beq.n	800bd34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	689b      	ldr	r3, [r3, #8]
 800bd2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd32:	d107      	bne.n	800bd44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	681a      	ldr	r2, [r3, #0]
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bd42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd4c:	d10f      	bne.n	800bd6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	681a      	ldr	r2, [r3, #0]
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bd5c:	601a      	str	r2, [r3, #0]
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	681a      	ldr	r2, [r3, #0]
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bd6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	2201      	movs	r2, #1
 800bd72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800bd7e:	2303      	movs	r3, #3
 800bd80:	e017      	b.n	800bdb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d101      	bne.n	800bd8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	3b01      	subs	r3, #1
 800bd90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	689a      	ldr	r2, [r3, #8]
 800bd98:	68bb      	ldr	r3, [r7, #8]
 800bd9a:	4013      	ands	r3, r2
 800bd9c:	68ba      	ldr	r2, [r7, #8]
 800bd9e:	429a      	cmp	r2, r3
 800bda0:	bf0c      	ite	eq
 800bda2:	2301      	moveq	r3, #1
 800bda4:	2300      	movne	r3, #0
 800bda6:	b2db      	uxtb	r3, r3
 800bda8:	461a      	mov	r2, r3
 800bdaa:	79fb      	ldrb	r3, [r7, #7]
 800bdac:	429a      	cmp	r2, r3
 800bdae:	d19b      	bne.n	800bce8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800bdb0:	2300      	movs	r3, #0
}
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	3720      	adds	r7, #32
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
 800bdba:	bf00      	nop
 800bdbc:	20000028 	.word	0x20000028

0800bdc0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b086      	sub	sp, #24
 800bdc4:	af02      	add	r7, sp, #8
 800bdc6:	60f8      	str	r0, [r7, #12]
 800bdc8:	60b9      	str	r1, [r7, #8]
 800bdca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	685b      	ldr	r3, [r3, #4]
 800bdd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bdd4:	d111      	bne.n	800bdfa <SPI_EndRxTransaction+0x3a>
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	689b      	ldr	r3, [r3, #8]
 800bdda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdde:	d004      	beq.n	800bdea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	689b      	ldr	r3, [r3, #8]
 800bde4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bde8:	d107      	bne.n	800bdfa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	681a      	ldr	r2, [r3, #0]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bdf8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	685b      	ldr	r3, [r3, #4]
 800bdfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800be02:	d12a      	bne.n	800be5a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	689b      	ldr	r3, [r3, #8]
 800be08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800be0c:	d012      	beq.n	800be34 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	9300      	str	r3, [sp, #0]
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	2200      	movs	r2, #0
 800be16:	2180      	movs	r1, #128	@ 0x80
 800be18:	68f8      	ldr	r0, [r7, #12]
 800be1a:	f7ff ff49 	bl	800bcb0 <SPI_WaitFlagStateUntilTimeout>
 800be1e:	4603      	mov	r3, r0
 800be20:	2b00      	cmp	r3, #0
 800be22:	d02d      	beq.n	800be80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be28:	f043 0220 	orr.w	r2, r3, #32
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800be30:	2303      	movs	r3, #3
 800be32:	e026      	b.n	800be82 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	9300      	str	r3, [sp, #0]
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	2200      	movs	r2, #0
 800be3c:	2101      	movs	r1, #1
 800be3e:	68f8      	ldr	r0, [r7, #12]
 800be40:	f7ff ff36 	bl	800bcb0 <SPI_WaitFlagStateUntilTimeout>
 800be44:	4603      	mov	r3, r0
 800be46:	2b00      	cmp	r3, #0
 800be48:	d01a      	beq.n	800be80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be4e:	f043 0220 	orr.w	r2, r3, #32
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800be56:	2303      	movs	r3, #3
 800be58:	e013      	b.n	800be82 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	9300      	str	r3, [sp, #0]
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	2200      	movs	r2, #0
 800be62:	2101      	movs	r1, #1
 800be64:	68f8      	ldr	r0, [r7, #12]
 800be66:	f7ff ff23 	bl	800bcb0 <SPI_WaitFlagStateUntilTimeout>
 800be6a:	4603      	mov	r3, r0
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d007      	beq.n	800be80 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be74:	f043 0220 	orr.w	r2, r3, #32
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800be7c:	2303      	movs	r3, #3
 800be7e:	e000      	b.n	800be82 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800be80:	2300      	movs	r3, #0
}
 800be82:	4618      	mov	r0, r3
 800be84:	3710      	adds	r7, #16
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}
	...

0800be8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b088      	sub	sp, #32
 800be90:	af02      	add	r7, sp, #8
 800be92:	60f8      	str	r0, [r7, #12]
 800be94:	60b9      	str	r1, [r7, #8]
 800be96:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800be98:	4b1b      	ldr	r3, [pc, #108]	@ (800bf08 <SPI_EndRxTxTransaction+0x7c>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	4a1b      	ldr	r2, [pc, #108]	@ (800bf0c <SPI_EndRxTxTransaction+0x80>)
 800be9e:	fba2 2303 	umull	r2, r3, r2, r3
 800bea2:	0d5b      	lsrs	r3, r3, #21
 800bea4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800bea8:	fb02 f303 	mul.w	r3, r2, r3
 800beac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	685b      	ldr	r3, [r3, #4]
 800beb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800beb6:	d112      	bne.n	800bede <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	9300      	str	r3, [sp, #0]
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	2200      	movs	r2, #0
 800bec0:	2180      	movs	r1, #128	@ 0x80
 800bec2:	68f8      	ldr	r0, [r7, #12]
 800bec4:	f7ff fef4 	bl	800bcb0 <SPI_WaitFlagStateUntilTimeout>
 800bec8:	4603      	mov	r3, r0
 800beca:	2b00      	cmp	r3, #0
 800becc:	d016      	beq.n	800befc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bed2:	f043 0220 	orr.w	r2, r3, #32
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800beda:	2303      	movs	r3, #3
 800bedc:	e00f      	b.n	800befe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d00a      	beq.n	800befa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	3b01      	subs	r3, #1
 800bee8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	689b      	ldr	r3, [r3, #8]
 800bef0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bef4:	2b80      	cmp	r3, #128	@ 0x80
 800bef6:	d0f2      	beq.n	800bede <SPI_EndRxTxTransaction+0x52>
 800bef8:	e000      	b.n	800befc <SPI_EndRxTxTransaction+0x70>
        break;
 800befa:	bf00      	nop
  }

  return HAL_OK;
 800befc:	2300      	movs	r3, #0
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3718      	adds	r7, #24
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
 800bf06:	bf00      	nop
 800bf08:	20000028 	.word	0x20000028
 800bf0c:	165e9f81 	.word	0x165e9f81

0800bf10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b082      	sub	sp, #8
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d101      	bne.n	800bf22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bf1e:	2301      	movs	r3, #1
 800bf20:	e041      	b.n	800bfa6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf28:	b2db      	uxtb	r3, r3
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d106      	bne.n	800bf3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	2200      	movs	r2, #0
 800bf32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	f7fa f93c 	bl	80061b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2202      	movs	r2, #2
 800bf40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	3304      	adds	r3, #4
 800bf4c:	4619      	mov	r1, r3
 800bf4e:	4610      	mov	r0, r2
 800bf50:	f000 fe44 	bl	800cbdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2201      	movs	r2, #1
 800bf58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2201      	movs	r2, #1
 800bf60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2201      	movs	r2, #1
 800bf68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2201      	movs	r2, #1
 800bf70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2201      	movs	r2, #1
 800bf78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2201      	movs	r2, #1
 800bf80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2201      	movs	r2, #1
 800bf88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2201      	movs	r2, #1
 800bf90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2201      	movs	r2, #1
 800bf98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bfa4:	2300      	movs	r3, #0
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3708      	adds	r7, #8
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}
	...

0800bfb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b085      	sub	sp, #20
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bfbe:	b2db      	uxtb	r3, r3
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d001      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	e044      	b.n	800c052 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2202      	movs	r2, #2
 800bfcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	68da      	ldr	r2, [r3, #12]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f042 0201 	orr.w	r2, r2, #1
 800bfde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	4a1e      	ldr	r2, [pc, #120]	@ (800c060 <HAL_TIM_Base_Start_IT+0xb0>)
 800bfe6:	4293      	cmp	r3, r2
 800bfe8:	d018      	beq.n	800c01c <HAL_TIM_Base_Start_IT+0x6c>
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bff2:	d013      	beq.n	800c01c <HAL_TIM_Base_Start_IT+0x6c>
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	4a1a      	ldr	r2, [pc, #104]	@ (800c064 <HAL_TIM_Base_Start_IT+0xb4>)
 800bffa:	4293      	cmp	r3, r2
 800bffc:	d00e      	beq.n	800c01c <HAL_TIM_Base_Start_IT+0x6c>
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	4a19      	ldr	r2, [pc, #100]	@ (800c068 <HAL_TIM_Base_Start_IT+0xb8>)
 800c004:	4293      	cmp	r3, r2
 800c006:	d009      	beq.n	800c01c <HAL_TIM_Base_Start_IT+0x6c>
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	4a17      	ldr	r2, [pc, #92]	@ (800c06c <HAL_TIM_Base_Start_IT+0xbc>)
 800c00e:	4293      	cmp	r3, r2
 800c010:	d004      	beq.n	800c01c <HAL_TIM_Base_Start_IT+0x6c>
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	4a16      	ldr	r2, [pc, #88]	@ (800c070 <HAL_TIM_Base_Start_IT+0xc0>)
 800c018:	4293      	cmp	r3, r2
 800c01a:	d111      	bne.n	800c040 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	689b      	ldr	r3, [r3, #8]
 800c022:	f003 0307 	and.w	r3, r3, #7
 800c026:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2b06      	cmp	r3, #6
 800c02c:	d010      	beq.n	800c050 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	681a      	ldr	r2, [r3, #0]
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	f042 0201 	orr.w	r2, r2, #1
 800c03c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c03e:	e007      	b.n	800c050 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	681a      	ldr	r2, [r3, #0]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f042 0201 	orr.w	r2, r2, #1
 800c04e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c050:	2300      	movs	r3, #0
}
 800c052:	4618      	mov	r0, r3
 800c054:	3714      	adds	r7, #20
 800c056:	46bd      	mov	sp, r7
 800c058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05c:	4770      	bx	lr
 800c05e:	bf00      	nop
 800c060:	40010000 	.word	0x40010000
 800c064:	40000400 	.word	0x40000400
 800c068:	40000800 	.word	0x40000800
 800c06c:	40000c00 	.word	0x40000c00
 800c070:	40014000 	.word	0x40014000

0800c074 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b082      	sub	sp, #8
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d101      	bne.n	800c086 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c082:	2301      	movs	r3, #1
 800c084:	e041      	b.n	800c10a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c08c:	b2db      	uxtb	r3, r3
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d106      	bne.n	800c0a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2200      	movs	r2, #0
 800c096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c09a:	6878      	ldr	r0, [r7, #4]
 800c09c:	f000 f839 	bl	800c112 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2202      	movs	r2, #2
 800c0a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681a      	ldr	r2, [r3, #0]
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	3304      	adds	r3, #4
 800c0b0:	4619      	mov	r1, r3
 800c0b2:	4610      	mov	r0, r2
 800c0b4:	f000 fd92 	bl	800cbdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2201      	movs	r2, #1
 800c0bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2201      	movs	r2, #1
 800c0c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2201      	movs	r2, #1
 800c0d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2201      	movs	r2, #1
 800c0dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	2201      	movs	r2, #1
 800c0ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2201      	movs	r2, #1
 800c0fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2201      	movs	r2, #1
 800c104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c108:	2300      	movs	r3, #0
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	3708      	adds	r7, #8
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}

0800c112 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c112:	b480      	push	{r7}
 800c114:	b083      	sub	sp, #12
 800c116:	af00      	add	r7, sp, #0
 800c118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c11a:	bf00      	nop
 800c11c:	370c      	adds	r7, #12
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr
	...

0800c128 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
 800c130:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d109      	bne.n	800c14c <HAL_TIM_PWM_Start+0x24>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c13e:	b2db      	uxtb	r3, r3
 800c140:	2b01      	cmp	r3, #1
 800c142:	bf14      	ite	ne
 800c144:	2301      	movne	r3, #1
 800c146:	2300      	moveq	r3, #0
 800c148:	b2db      	uxtb	r3, r3
 800c14a:	e022      	b.n	800c192 <HAL_TIM_PWM_Start+0x6a>
 800c14c:	683b      	ldr	r3, [r7, #0]
 800c14e:	2b04      	cmp	r3, #4
 800c150:	d109      	bne.n	800c166 <HAL_TIM_PWM_Start+0x3e>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c158:	b2db      	uxtb	r3, r3
 800c15a:	2b01      	cmp	r3, #1
 800c15c:	bf14      	ite	ne
 800c15e:	2301      	movne	r3, #1
 800c160:	2300      	moveq	r3, #0
 800c162:	b2db      	uxtb	r3, r3
 800c164:	e015      	b.n	800c192 <HAL_TIM_PWM_Start+0x6a>
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	2b08      	cmp	r3, #8
 800c16a:	d109      	bne.n	800c180 <HAL_TIM_PWM_Start+0x58>
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c172:	b2db      	uxtb	r3, r3
 800c174:	2b01      	cmp	r3, #1
 800c176:	bf14      	ite	ne
 800c178:	2301      	movne	r3, #1
 800c17a:	2300      	moveq	r3, #0
 800c17c:	b2db      	uxtb	r3, r3
 800c17e:	e008      	b.n	800c192 <HAL_TIM_PWM_Start+0x6a>
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c186:	b2db      	uxtb	r3, r3
 800c188:	2b01      	cmp	r3, #1
 800c18a:	bf14      	ite	ne
 800c18c:	2301      	movne	r3, #1
 800c18e:	2300      	moveq	r3, #0
 800c190:	b2db      	uxtb	r3, r3
 800c192:	2b00      	cmp	r3, #0
 800c194:	d001      	beq.n	800c19a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800c196:	2301      	movs	r3, #1
 800c198:	e068      	b.n	800c26c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d104      	bne.n	800c1aa <HAL_TIM_PWM_Start+0x82>
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2202      	movs	r2, #2
 800c1a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c1a8:	e013      	b.n	800c1d2 <HAL_TIM_PWM_Start+0xaa>
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	2b04      	cmp	r3, #4
 800c1ae:	d104      	bne.n	800c1ba <HAL_TIM_PWM_Start+0x92>
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2202      	movs	r2, #2
 800c1b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c1b8:	e00b      	b.n	800c1d2 <HAL_TIM_PWM_Start+0xaa>
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	2b08      	cmp	r3, #8
 800c1be:	d104      	bne.n	800c1ca <HAL_TIM_PWM_Start+0xa2>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2202      	movs	r2, #2
 800c1c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c1c8:	e003      	b.n	800c1d2 <HAL_TIM_PWM_Start+0xaa>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2202      	movs	r2, #2
 800c1ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	6839      	ldr	r1, [r7, #0]
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f001 f8c2 	bl	800d364 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	4a23      	ldr	r2, [pc, #140]	@ (800c274 <HAL_TIM_PWM_Start+0x14c>)
 800c1e6:	4293      	cmp	r3, r2
 800c1e8:	d107      	bne.n	800c1fa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c1f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	4a1d      	ldr	r2, [pc, #116]	@ (800c274 <HAL_TIM_PWM_Start+0x14c>)
 800c200:	4293      	cmp	r3, r2
 800c202:	d018      	beq.n	800c236 <HAL_TIM_PWM_Start+0x10e>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c20c:	d013      	beq.n	800c236 <HAL_TIM_PWM_Start+0x10e>
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	4a19      	ldr	r2, [pc, #100]	@ (800c278 <HAL_TIM_PWM_Start+0x150>)
 800c214:	4293      	cmp	r3, r2
 800c216:	d00e      	beq.n	800c236 <HAL_TIM_PWM_Start+0x10e>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	4a17      	ldr	r2, [pc, #92]	@ (800c27c <HAL_TIM_PWM_Start+0x154>)
 800c21e:	4293      	cmp	r3, r2
 800c220:	d009      	beq.n	800c236 <HAL_TIM_PWM_Start+0x10e>
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	4a16      	ldr	r2, [pc, #88]	@ (800c280 <HAL_TIM_PWM_Start+0x158>)
 800c228:	4293      	cmp	r3, r2
 800c22a:	d004      	beq.n	800c236 <HAL_TIM_PWM_Start+0x10e>
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a14      	ldr	r2, [pc, #80]	@ (800c284 <HAL_TIM_PWM_Start+0x15c>)
 800c232:	4293      	cmp	r3, r2
 800c234:	d111      	bne.n	800c25a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	689b      	ldr	r3, [r3, #8]
 800c23c:	f003 0307 	and.w	r3, r3, #7
 800c240:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	2b06      	cmp	r3, #6
 800c246:	d010      	beq.n	800c26a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	681a      	ldr	r2, [r3, #0]
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f042 0201 	orr.w	r2, r2, #1
 800c256:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c258:	e007      	b.n	800c26a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	681a      	ldr	r2, [r3, #0]
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f042 0201 	orr.w	r2, r2, #1
 800c268:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c26a:	2300      	movs	r3, #0
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	3710      	adds	r7, #16
 800c270:	46bd      	mov	sp, r7
 800c272:	bd80      	pop	{r7, pc}
 800c274:	40010000 	.word	0x40010000
 800c278:	40000400 	.word	0x40000400
 800c27c:	40000800 	.word	0x40000800
 800c280:	40000c00 	.word	0x40000c00
 800c284:	40014000 	.word	0x40014000

0800c288 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b082      	sub	sp, #8
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d101      	bne.n	800c29a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800c296:	2301      	movs	r3, #1
 800c298:	e041      	b.n	800c31e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c2a0:	b2db      	uxtb	r3, r3
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d106      	bne.n	800c2b4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f000 f839 	bl	800c326 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2202      	movs	r2, #2
 800c2b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681a      	ldr	r2, [r3, #0]
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	3304      	adds	r3, #4
 800c2c4:	4619      	mov	r1, r3
 800c2c6:	4610      	mov	r0, r2
 800c2c8:	f000 fc88 	bl	800cbdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2201      	movs	r2, #1
 800c2d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2201      	movs	r2, #1
 800c2d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2201      	movs	r2, #1
 800c2e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	2201      	movs	r2, #1
 800c2f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2201      	movs	r2, #1
 800c300:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2201      	movs	r2, #1
 800c308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2201      	movs	r2, #1
 800c310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2201      	movs	r2, #1
 800c318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c31c:	2300      	movs	r3, #0
}
 800c31e:	4618      	mov	r0, r3
 800c320:	3708      	adds	r7, #8
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}

0800c326 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800c326:	b480      	push	{r7}
 800c328:	b083      	sub	sp, #12
 800c32a:	af00      	add	r7, sp, #0
 800c32c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800c32e:	bf00      	nop
 800c330:	370c      	adds	r7, #12
 800c332:	46bd      	mov	sp, r7
 800c334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c338:	4770      	bx	lr
	...

0800c33c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d104      	bne.n	800c356 <HAL_TIM_IC_Start_IT+0x1a>
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c352:	b2db      	uxtb	r3, r3
 800c354:	e013      	b.n	800c37e <HAL_TIM_IC_Start_IT+0x42>
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	2b04      	cmp	r3, #4
 800c35a:	d104      	bne.n	800c366 <HAL_TIM_IC_Start_IT+0x2a>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c362:	b2db      	uxtb	r3, r3
 800c364:	e00b      	b.n	800c37e <HAL_TIM_IC_Start_IT+0x42>
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	2b08      	cmp	r3, #8
 800c36a:	d104      	bne.n	800c376 <HAL_TIM_IC_Start_IT+0x3a>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c372:	b2db      	uxtb	r3, r3
 800c374:	e003      	b.n	800c37e <HAL_TIM_IC_Start_IT+0x42>
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c37c:	b2db      	uxtb	r3, r3
 800c37e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d104      	bne.n	800c390 <HAL_TIM_IC_Start_IT+0x54>
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c38c:	b2db      	uxtb	r3, r3
 800c38e:	e013      	b.n	800c3b8 <HAL_TIM_IC_Start_IT+0x7c>
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	2b04      	cmp	r3, #4
 800c394:	d104      	bne.n	800c3a0 <HAL_TIM_IC_Start_IT+0x64>
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c39c:	b2db      	uxtb	r3, r3
 800c39e:	e00b      	b.n	800c3b8 <HAL_TIM_IC_Start_IT+0x7c>
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	2b08      	cmp	r3, #8
 800c3a4:	d104      	bne.n	800c3b0 <HAL_TIM_IC_Start_IT+0x74>
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c3ac:	b2db      	uxtb	r3, r3
 800c3ae:	e003      	b.n	800c3b8 <HAL_TIM_IC_Start_IT+0x7c>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c3b6:	b2db      	uxtb	r3, r3
 800c3b8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800c3ba:	7bfb      	ldrb	r3, [r7, #15]
 800c3bc:	2b01      	cmp	r3, #1
 800c3be:	d102      	bne.n	800c3c6 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800c3c0:	7bbb      	ldrb	r3, [r7, #14]
 800c3c2:	2b01      	cmp	r3, #1
 800c3c4:	d001      	beq.n	800c3ca <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	e0bd      	b.n	800c546 <HAL_TIM_IC_Start_IT+0x20a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d104      	bne.n	800c3da <HAL_TIM_IC_Start_IT+0x9e>
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2202      	movs	r2, #2
 800c3d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c3d8:	e013      	b.n	800c402 <HAL_TIM_IC_Start_IT+0xc6>
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	2b04      	cmp	r3, #4
 800c3de:	d104      	bne.n	800c3ea <HAL_TIM_IC_Start_IT+0xae>
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2202      	movs	r2, #2
 800c3e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c3e8:	e00b      	b.n	800c402 <HAL_TIM_IC_Start_IT+0xc6>
 800c3ea:	683b      	ldr	r3, [r7, #0]
 800c3ec:	2b08      	cmp	r3, #8
 800c3ee:	d104      	bne.n	800c3fa <HAL_TIM_IC_Start_IT+0xbe>
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2202      	movs	r2, #2
 800c3f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c3f8:	e003      	b.n	800c402 <HAL_TIM_IC_Start_IT+0xc6>
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2202      	movs	r2, #2
 800c3fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d104      	bne.n	800c412 <HAL_TIM_IC_Start_IT+0xd6>
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	2202      	movs	r2, #2
 800c40c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c410:	e013      	b.n	800c43a <HAL_TIM_IC_Start_IT+0xfe>
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	2b04      	cmp	r3, #4
 800c416:	d104      	bne.n	800c422 <HAL_TIM_IC_Start_IT+0xe6>
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	2202      	movs	r2, #2
 800c41c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c420:	e00b      	b.n	800c43a <HAL_TIM_IC_Start_IT+0xfe>
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	2b08      	cmp	r3, #8
 800c426:	d104      	bne.n	800c432 <HAL_TIM_IC_Start_IT+0xf6>
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2202      	movs	r2, #2
 800c42c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c430:	e003      	b.n	800c43a <HAL_TIM_IC_Start_IT+0xfe>
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2202      	movs	r2, #2
 800c436:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	2b0c      	cmp	r3, #12
 800c43e:	d841      	bhi.n	800c4c4 <HAL_TIM_IC_Start_IT+0x188>
 800c440:	a201      	add	r2, pc, #4	@ (adr r2, 800c448 <HAL_TIM_IC_Start_IT+0x10c>)
 800c442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c446:	bf00      	nop
 800c448:	0800c47d 	.word	0x0800c47d
 800c44c:	0800c4c5 	.word	0x0800c4c5
 800c450:	0800c4c5 	.word	0x0800c4c5
 800c454:	0800c4c5 	.word	0x0800c4c5
 800c458:	0800c48f 	.word	0x0800c48f
 800c45c:	0800c4c5 	.word	0x0800c4c5
 800c460:	0800c4c5 	.word	0x0800c4c5
 800c464:	0800c4c5 	.word	0x0800c4c5
 800c468:	0800c4a1 	.word	0x0800c4a1
 800c46c:	0800c4c5 	.word	0x0800c4c5
 800c470:	0800c4c5 	.word	0x0800c4c5
 800c474:	0800c4c5 	.word	0x0800c4c5
 800c478:	0800c4b3 	.word	0x0800c4b3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	68da      	ldr	r2, [r3, #12]
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f042 0202 	orr.w	r2, r2, #2
 800c48a:	60da      	str	r2, [r3, #12]
      break;
 800c48c:	e01b      	b.n	800c4c6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	68da      	ldr	r2, [r3, #12]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f042 0204 	orr.w	r2, r2, #4
 800c49c:	60da      	str	r2, [r3, #12]
      break;
 800c49e:	e012      	b.n	800c4c6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	68da      	ldr	r2, [r3, #12]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f042 0208 	orr.w	r2, r2, #8
 800c4ae:	60da      	str	r2, [r3, #12]
      break;
 800c4b0:	e009      	b.n	800c4c6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	68da      	ldr	r2, [r3, #12]
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f042 0210 	orr.w	r2, r2, #16
 800c4c0:	60da      	str	r2, [r3, #12]
      break;
 800c4c2:	e000      	b.n	800c4c6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 800c4c4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	6839      	ldr	r1, [r7, #0]
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f000 ff48 	bl	800d364 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	4a1d      	ldr	r2, [pc, #116]	@ (800c550 <HAL_TIM_IC_Start_IT+0x214>)
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	d018      	beq.n	800c510 <HAL_TIM_IC_Start_IT+0x1d4>
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4e6:	d013      	beq.n	800c510 <HAL_TIM_IC_Start_IT+0x1d4>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	4a19      	ldr	r2, [pc, #100]	@ (800c554 <HAL_TIM_IC_Start_IT+0x218>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d00e      	beq.n	800c510 <HAL_TIM_IC_Start_IT+0x1d4>
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4a18      	ldr	r2, [pc, #96]	@ (800c558 <HAL_TIM_IC_Start_IT+0x21c>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d009      	beq.n	800c510 <HAL_TIM_IC_Start_IT+0x1d4>
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	4a16      	ldr	r2, [pc, #88]	@ (800c55c <HAL_TIM_IC_Start_IT+0x220>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d004      	beq.n	800c510 <HAL_TIM_IC_Start_IT+0x1d4>
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	4a15      	ldr	r2, [pc, #84]	@ (800c560 <HAL_TIM_IC_Start_IT+0x224>)
 800c50c:	4293      	cmp	r3, r2
 800c50e:	d111      	bne.n	800c534 <HAL_TIM_IC_Start_IT+0x1f8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	689b      	ldr	r3, [r3, #8]
 800c516:	f003 0307 	and.w	r3, r3, #7
 800c51a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c51c:	68bb      	ldr	r3, [r7, #8]
 800c51e:	2b06      	cmp	r3, #6
 800c520:	d010      	beq.n	800c544 <HAL_TIM_IC_Start_IT+0x208>
    {
      __HAL_TIM_ENABLE(htim);
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	681a      	ldr	r2, [r3, #0]
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	f042 0201 	orr.w	r2, r2, #1
 800c530:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c532:	e007      	b.n	800c544 <HAL_TIM_IC_Start_IT+0x208>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	681a      	ldr	r2, [r3, #0]
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	f042 0201 	orr.w	r2, r2, #1
 800c542:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c544:	2300      	movs	r3, #0
}
 800c546:	4618      	mov	r0, r3
 800c548:	3710      	adds	r7, #16
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}
 800c54e:	bf00      	nop
 800c550:	40010000 	.word	0x40010000
 800c554:	40000400 	.word	0x40000400
 800c558:	40000800 	.word	0x40000800
 800c55c:	40000c00 	.word	0x40000c00
 800c560:	40014000 	.word	0x40014000

0800c564 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b082      	sub	sp, #8
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	691b      	ldr	r3, [r3, #16]
 800c572:	f003 0302 	and.w	r3, r3, #2
 800c576:	2b02      	cmp	r3, #2
 800c578:	d122      	bne.n	800c5c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	68db      	ldr	r3, [r3, #12]
 800c580:	f003 0302 	and.w	r3, r3, #2
 800c584:	2b02      	cmp	r3, #2
 800c586:	d11b      	bne.n	800c5c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	f06f 0202 	mvn.w	r2, #2
 800c590:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2201      	movs	r2, #1
 800c596:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	699b      	ldr	r3, [r3, #24]
 800c59e:	f003 0303 	and.w	r3, r3, #3
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d003      	beq.n	800c5ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f7f8 f816 	bl	80045d8 <HAL_TIM_IC_CaptureCallback>
 800c5ac:	e005      	b.n	800c5ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5ae:	6878      	ldr	r0, [r7, #4]
 800c5b0:	f000 faf6 	bl	800cba0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f000 fafd 	bl	800cbb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	2200      	movs	r2, #0
 800c5be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	691b      	ldr	r3, [r3, #16]
 800c5c6:	f003 0304 	and.w	r3, r3, #4
 800c5ca:	2b04      	cmp	r3, #4
 800c5cc:	d122      	bne.n	800c614 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	68db      	ldr	r3, [r3, #12]
 800c5d4:	f003 0304 	and.w	r3, r3, #4
 800c5d8:	2b04      	cmp	r3, #4
 800c5da:	d11b      	bne.n	800c614 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	f06f 0204 	mvn.w	r2, #4
 800c5e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2202      	movs	r2, #2
 800c5ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	699b      	ldr	r3, [r3, #24]
 800c5f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d003      	beq.n	800c602 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c5fa:	6878      	ldr	r0, [r7, #4]
 800c5fc:	f7f7 ffec 	bl	80045d8 <HAL_TIM_IC_CaptureCallback>
 800c600:	e005      	b.n	800c60e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f000 facc 	bl	800cba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c608:	6878      	ldr	r0, [r7, #4]
 800c60a:	f000 fad3 	bl	800cbb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2200      	movs	r2, #0
 800c612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	691b      	ldr	r3, [r3, #16]
 800c61a:	f003 0308 	and.w	r3, r3, #8
 800c61e:	2b08      	cmp	r3, #8
 800c620:	d122      	bne.n	800c668 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	68db      	ldr	r3, [r3, #12]
 800c628:	f003 0308 	and.w	r3, r3, #8
 800c62c:	2b08      	cmp	r3, #8
 800c62e:	d11b      	bne.n	800c668 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f06f 0208 	mvn.w	r2, #8
 800c638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	2204      	movs	r2, #4
 800c63e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	69db      	ldr	r3, [r3, #28]
 800c646:	f003 0303 	and.w	r3, r3, #3
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d003      	beq.n	800c656 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	f7f7 ffc2 	bl	80045d8 <HAL_TIM_IC_CaptureCallback>
 800c654:	e005      	b.n	800c662 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f000 faa2 	bl	800cba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f000 faa9 	bl	800cbb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2200      	movs	r2, #0
 800c666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	691b      	ldr	r3, [r3, #16]
 800c66e:	f003 0310 	and.w	r3, r3, #16
 800c672:	2b10      	cmp	r3, #16
 800c674:	d122      	bne.n	800c6bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	68db      	ldr	r3, [r3, #12]
 800c67c:	f003 0310 	and.w	r3, r3, #16
 800c680:	2b10      	cmp	r3, #16
 800c682:	d11b      	bne.n	800c6bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f06f 0210 	mvn.w	r2, #16
 800c68c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2208      	movs	r2, #8
 800c692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	69db      	ldr	r3, [r3, #28]
 800c69a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d003      	beq.n	800c6aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f7f7 ff98 	bl	80045d8 <HAL_TIM_IC_CaptureCallback>
 800c6a8:	e005      	b.n	800c6b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f000 fa78 	bl	800cba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f000 fa7f 	bl	800cbb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	691b      	ldr	r3, [r3, #16]
 800c6c2:	f003 0301 	and.w	r3, r3, #1
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	d10e      	bne.n	800c6e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	68db      	ldr	r3, [r3, #12]
 800c6d0:	f003 0301 	and.w	r3, r3, #1
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d107      	bne.n	800c6e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f06f 0201 	mvn.w	r2, #1
 800c6e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f7f6 fda6 	bl	8003234 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	691b      	ldr	r3, [r3, #16]
 800c6ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c6f2:	2b80      	cmp	r3, #128	@ 0x80
 800c6f4:	d10e      	bne.n	800c714 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	68db      	ldr	r3, [r3, #12]
 800c6fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c700:	2b80      	cmp	r3, #128	@ 0x80
 800c702:	d107      	bne.n	800c714 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800c70c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c70e:	6878      	ldr	r0, [r7, #4]
 800c710:	f000 fec6 	bl	800d4a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	691b      	ldr	r3, [r3, #16]
 800c71a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c71e:	2b40      	cmp	r3, #64	@ 0x40
 800c720:	d10e      	bne.n	800c740 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	68db      	ldr	r3, [r3, #12]
 800c728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c72c:	2b40      	cmp	r3, #64	@ 0x40
 800c72e:	d107      	bne.n	800c740 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c73a:	6878      	ldr	r0, [r7, #4]
 800c73c:	f000 fa44 	bl	800cbc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	691b      	ldr	r3, [r3, #16]
 800c746:	f003 0320 	and.w	r3, r3, #32
 800c74a:	2b20      	cmp	r3, #32
 800c74c:	d10e      	bne.n	800c76c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	68db      	ldr	r3, [r3, #12]
 800c754:	f003 0320 	and.w	r3, r3, #32
 800c758:	2b20      	cmp	r3, #32
 800c75a:	d107      	bne.n	800c76c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f06f 0220 	mvn.w	r2, #32
 800c764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f000 fe90 	bl	800d48c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c76c:	bf00      	nop
 800c76e:	3708      	adds	r7, #8
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b084      	sub	sp, #16
 800c778:	af00      	add	r7, sp, #0
 800c77a:	60f8      	str	r0, [r7, #12]
 800c77c:	60b9      	str	r1, [r7, #8]
 800c77e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c786:	2b01      	cmp	r3, #1
 800c788:	d101      	bne.n	800c78e <HAL_TIM_IC_ConfigChannel+0x1a>
 800c78a:	2302      	movs	r3, #2
 800c78c:	e082      	b.n	800c894 <HAL_TIM_IC_ConfigChannel+0x120>
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	2201      	movs	r2, #1
 800c792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d11b      	bne.n	800c7d4 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	6818      	ldr	r0, [r3, #0]
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	6819      	ldr	r1, [r3, #0]
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	685a      	ldr	r2, [r3, #4]
 800c7a8:	68bb      	ldr	r3, [r7, #8]
 800c7aa:	68db      	ldr	r3, [r3, #12]
 800c7ac:	f000 fc22 	bl	800cff4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	699a      	ldr	r2, [r3, #24]
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	f022 020c 	bic.w	r2, r2, #12
 800c7be:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	6999      	ldr	r1, [r3, #24]
 800c7c6:	68bb      	ldr	r3, [r7, #8]
 800c7c8:	689a      	ldr	r2, [r3, #8]
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	430a      	orrs	r2, r1
 800c7d0:	619a      	str	r2, [r3, #24]
 800c7d2:	e05a      	b.n	800c88a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	2b04      	cmp	r3, #4
 800c7d8:	d11c      	bne.n	800c814 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	6818      	ldr	r0, [r3, #0]
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	6819      	ldr	r1, [r3, #0]
 800c7e2:	68bb      	ldr	r3, [r7, #8]
 800c7e4:	685a      	ldr	r2, [r3, #4]
 800c7e6:	68bb      	ldr	r3, [r7, #8]
 800c7e8:	68db      	ldr	r3, [r3, #12]
 800c7ea:	f000 fc9a 	bl	800d122 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	699a      	ldr	r2, [r3, #24]
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c7fc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	6999      	ldr	r1, [r3, #24]
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	689b      	ldr	r3, [r3, #8]
 800c808:	021a      	lsls	r2, r3, #8
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	430a      	orrs	r2, r1
 800c810:	619a      	str	r2, [r3, #24]
 800c812:	e03a      	b.n	800c88a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b08      	cmp	r3, #8
 800c818:	d11b      	bne.n	800c852 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	6818      	ldr	r0, [r3, #0]
 800c81e:	68bb      	ldr	r3, [r7, #8]
 800c820:	6819      	ldr	r1, [r3, #0]
 800c822:	68bb      	ldr	r3, [r7, #8]
 800c824:	685a      	ldr	r2, [r3, #4]
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	68db      	ldr	r3, [r3, #12]
 800c82a:	f000 fce7 	bl	800d1fc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	69da      	ldr	r2, [r3, #28]
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	f022 020c 	bic.w	r2, r2, #12
 800c83c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	69d9      	ldr	r1, [r3, #28]
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	689a      	ldr	r2, [r3, #8]
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	430a      	orrs	r2, r1
 800c84e:	61da      	str	r2, [r3, #28]
 800c850:	e01b      	b.n	800c88a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	6818      	ldr	r0, [r3, #0]
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	6819      	ldr	r1, [r3, #0]
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	685a      	ldr	r2, [r3, #4]
 800c85e:	68bb      	ldr	r3, [r7, #8]
 800c860:	68db      	ldr	r3, [r3, #12]
 800c862:	f000 fd07 	bl	800d274 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	69da      	ldr	r2, [r3, #28]
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c874:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	69d9      	ldr	r1, [r3, #28]
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	689b      	ldr	r3, [r3, #8]
 800c880:	021a      	lsls	r2, r3, #8
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	430a      	orrs	r2, r1
 800c888:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	2200      	movs	r2, #0
 800c88e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c892:	2300      	movs	r3, #0
}
 800c894:	4618      	mov	r0, r3
 800c896:	3710      	adds	r7, #16
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}

0800c89c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b084      	sub	sp, #16
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	60f8      	str	r0, [r7, #12]
 800c8a4:	60b9      	str	r1, [r7, #8]
 800c8a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c8ae:	2b01      	cmp	r3, #1
 800c8b0:	d101      	bne.n	800c8b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c8b2:	2302      	movs	r3, #2
 800c8b4:	e0ac      	b.n	800ca10 <HAL_TIM_PWM_ConfigChannel+0x174>
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	2201      	movs	r2, #1
 800c8ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	2b0c      	cmp	r3, #12
 800c8c2:	f200 809f 	bhi.w	800ca04 <HAL_TIM_PWM_ConfigChannel+0x168>
 800c8c6:	a201      	add	r2, pc, #4	@ (adr r2, 800c8cc <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c8c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8cc:	0800c901 	.word	0x0800c901
 800c8d0:	0800ca05 	.word	0x0800ca05
 800c8d4:	0800ca05 	.word	0x0800ca05
 800c8d8:	0800ca05 	.word	0x0800ca05
 800c8dc:	0800c941 	.word	0x0800c941
 800c8e0:	0800ca05 	.word	0x0800ca05
 800c8e4:	0800ca05 	.word	0x0800ca05
 800c8e8:	0800ca05 	.word	0x0800ca05
 800c8ec:	0800c983 	.word	0x0800c983
 800c8f0:	0800ca05 	.word	0x0800ca05
 800c8f4:	0800ca05 	.word	0x0800ca05
 800c8f8:	0800ca05 	.word	0x0800ca05
 800c8fc:	0800c9c3 	.word	0x0800c9c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	68b9      	ldr	r1, [r7, #8]
 800c906:	4618      	mov	r0, r3
 800c908:	f000 f9e8 	bl	800ccdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	699a      	ldr	r2, [r3, #24]
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f042 0208 	orr.w	r2, r2, #8
 800c91a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	699a      	ldr	r2, [r3, #24]
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	f022 0204 	bic.w	r2, r2, #4
 800c92a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	6999      	ldr	r1, [r3, #24]
 800c932:	68bb      	ldr	r3, [r7, #8]
 800c934:	691a      	ldr	r2, [r3, #16]
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	430a      	orrs	r2, r1
 800c93c:	619a      	str	r2, [r3, #24]
      break;
 800c93e:	e062      	b.n	800ca06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	68b9      	ldr	r1, [r7, #8]
 800c946:	4618      	mov	r0, r3
 800c948:	f000 fa2e 	bl	800cda8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	699a      	ldr	r2, [r3, #24]
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c95a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	699a      	ldr	r2, [r3, #24]
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c96a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	6999      	ldr	r1, [r3, #24]
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	691b      	ldr	r3, [r3, #16]
 800c976:	021a      	lsls	r2, r3, #8
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	430a      	orrs	r2, r1
 800c97e:	619a      	str	r2, [r3, #24]
      break;
 800c980:	e041      	b.n	800ca06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	68b9      	ldr	r1, [r7, #8]
 800c988:	4618      	mov	r0, r3
 800c98a:	f000 fa79 	bl	800ce80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	69da      	ldr	r2, [r3, #28]
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f042 0208 	orr.w	r2, r2, #8
 800c99c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	69da      	ldr	r2, [r3, #28]
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f022 0204 	bic.w	r2, r2, #4
 800c9ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	69d9      	ldr	r1, [r3, #28]
 800c9b4:	68bb      	ldr	r3, [r7, #8]
 800c9b6:	691a      	ldr	r2, [r3, #16]
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	430a      	orrs	r2, r1
 800c9be:	61da      	str	r2, [r3, #28]
      break;
 800c9c0:	e021      	b.n	800ca06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	68b9      	ldr	r1, [r7, #8]
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f000 fac3 	bl	800cf54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	69da      	ldr	r2, [r3, #28]
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c9dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	69da      	ldr	r2, [r3, #28]
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c9ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	69d9      	ldr	r1, [r3, #28]
 800c9f4:	68bb      	ldr	r3, [r7, #8]
 800c9f6:	691b      	ldr	r3, [r3, #16]
 800c9f8:	021a      	lsls	r2, r3, #8
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	430a      	orrs	r2, r1
 800ca00:	61da      	str	r2, [r3, #28]
      break;
 800ca02:	e000      	b.n	800ca06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800ca04:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	2200      	movs	r2, #0
 800ca0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ca0e:	2300      	movs	r3, #0
}
 800ca10:	4618      	mov	r0, r3
 800ca12:	3710      	adds	r7, #16
 800ca14:	46bd      	mov	sp, r7
 800ca16:	bd80      	pop	{r7, pc}

0800ca18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b084      	sub	sp, #16
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ca28:	2b01      	cmp	r3, #1
 800ca2a:	d101      	bne.n	800ca30 <HAL_TIM_ConfigClockSource+0x18>
 800ca2c:	2302      	movs	r3, #2
 800ca2e:	e0b3      	b.n	800cb98 <HAL_TIM_ConfigClockSource+0x180>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2201      	movs	r2, #1
 800ca34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2202      	movs	r2, #2
 800ca3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	689b      	ldr	r3, [r3, #8]
 800ca46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ca4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ca56:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	68fa      	ldr	r2, [r7, #12]
 800ca5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ca60:	683b      	ldr	r3, [r7, #0]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ca68:	d03e      	beq.n	800cae8 <HAL_TIM_ConfigClockSource+0xd0>
 800ca6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ca6e:	f200 8087 	bhi.w	800cb80 <HAL_TIM_ConfigClockSource+0x168>
 800ca72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca76:	f000 8085 	beq.w	800cb84 <HAL_TIM_ConfigClockSource+0x16c>
 800ca7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca7e:	d87f      	bhi.n	800cb80 <HAL_TIM_ConfigClockSource+0x168>
 800ca80:	2b70      	cmp	r3, #112	@ 0x70
 800ca82:	d01a      	beq.n	800caba <HAL_TIM_ConfigClockSource+0xa2>
 800ca84:	2b70      	cmp	r3, #112	@ 0x70
 800ca86:	d87b      	bhi.n	800cb80 <HAL_TIM_ConfigClockSource+0x168>
 800ca88:	2b60      	cmp	r3, #96	@ 0x60
 800ca8a:	d050      	beq.n	800cb2e <HAL_TIM_ConfigClockSource+0x116>
 800ca8c:	2b60      	cmp	r3, #96	@ 0x60
 800ca8e:	d877      	bhi.n	800cb80 <HAL_TIM_ConfigClockSource+0x168>
 800ca90:	2b50      	cmp	r3, #80	@ 0x50
 800ca92:	d03c      	beq.n	800cb0e <HAL_TIM_ConfigClockSource+0xf6>
 800ca94:	2b50      	cmp	r3, #80	@ 0x50
 800ca96:	d873      	bhi.n	800cb80 <HAL_TIM_ConfigClockSource+0x168>
 800ca98:	2b40      	cmp	r3, #64	@ 0x40
 800ca9a:	d058      	beq.n	800cb4e <HAL_TIM_ConfigClockSource+0x136>
 800ca9c:	2b40      	cmp	r3, #64	@ 0x40
 800ca9e:	d86f      	bhi.n	800cb80 <HAL_TIM_ConfigClockSource+0x168>
 800caa0:	2b30      	cmp	r3, #48	@ 0x30
 800caa2:	d064      	beq.n	800cb6e <HAL_TIM_ConfigClockSource+0x156>
 800caa4:	2b30      	cmp	r3, #48	@ 0x30
 800caa6:	d86b      	bhi.n	800cb80 <HAL_TIM_ConfigClockSource+0x168>
 800caa8:	2b20      	cmp	r3, #32
 800caaa:	d060      	beq.n	800cb6e <HAL_TIM_ConfigClockSource+0x156>
 800caac:	2b20      	cmp	r3, #32
 800caae:	d867      	bhi.n	800cb80 <HAL_TIM_ConfigClockSource+0x168>
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d05c      	beq.n	800cb6e <HAL_TIM_ConfigClockSource+0x156>
 800cab4:	2b10      	cmp	r3, #16
 800cab6:	d05a      	beq.n	800cb6e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800cab8:	e062      	b.n	800cb80 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	6818      	ldr	r0, [r3, #0]
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	6899      	ldr	r1, [r3, #8]
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	685a      	ldr	r2, [r3, #4]
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	68db      	ldr	r3, [r3, #12]
 800caca:	f000 fc2b 	bl	800d324 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	689b      	ldr	r3, [r3, #8]
 800cad4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800cadc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	68fa      	ldr	r2, [r7, #12]
 800cae4:	609a      	str	r2, [r3, #8]
      break;
 800cae6:	e04e      	b.n	800cb86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	6818      	ldr	r0, [r3, #0]
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	6899      	ldr	r1, [r3, #8]
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	685a      	ldr	r2, [r3, #4]
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	68db      	ldr	r3, [r3, #12]
 800caf8:	f000 fc14 	bl	800d324 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	689a      	ldr	r2, [r3, #8]
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cb0a:	609a      	str	r2, [r3, #8]
      break;
 800cb0c:	e03b      	b.n	800cb86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	6818      	ldr	r0, [r3, #0]
 800cb12:	683b      	ldr	r3, [r7, #0]
 800cb14:	6859      	ldr	r1, [r3, #4]
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	68db      	ldr	r3, [r3, #12]
 800cb1a:	461a      	mov	r2, r3
 800cb1c:	f000 fad2 	bl	800d0c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	2150      	movs	r1, #80	@ 0x50
 800cb26:	4618      	mov	r0, r3
 800cb28:	f000 fbe1 	bl	800d2ee <TIM_ITRx_SetConfig>
      break;
 800cb2c:	e02b      	b.n	800cb86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6818      	ldr	r0, [r3, #0]
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	6859      	ldr	r1, [r3, #4]
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	68db      	ldr	r3, [r3, #12]
 800cb3a:	461a      	mov	r2, r3
 800cb3c:	f000 fb2e 	bl	800d19c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	2160      	movs	r1, #96	@ 0x60
 800cb46:	4618      	mov	r0, r3
 800cb48:	f000 fbd1 	bl	800d2ee <TIM_ITRx_SetConfig>
      break;
 800cb4c:	e01b      	b.n	800cb86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6818      	ldr	r0, [r3, #0]
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	6859      	ldr	r1, [r3, #4]
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	68db      	ldr	r3, [r3, #12]
 800cb5a:	461a      	mov	r2, r3
 800cb5c:	f000 fab2 	bl	800d0c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	2140      	movs	r1, #64	@ 0x40
 800cb66:	4618      	mov	r0, r3
 800cb68:	f000 fbc1 	bl	800d2ee <TIM_ITRx_SetConfig>
      break;
 800cb6c:	e00b      	b.n	800cb86 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681a      	ldr	r2, [r3, #0]
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	4619      	mov	r1, r3
 800cb78:	4610      	mov	r0, r2
 800cb7a:	f000 fbb8 	bl	800d2ee <TIM_ITRx_SetConfig>
        break;
 800cb7e:	e002      	b.n	800cb86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800cb80:	bf00      	nop
 800cb82:	e000      	b.n	800cb86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800cb84:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2201      	movs	r2, #1
 800cb8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2200      	movs	r2, #0
 800cb92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cb96:	2300      	movs	r3, #0
}
 800cb98:	4618      	mov	r0, r3
 800cb9a:	3710      	adds	r7, #16
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	bd80      	pop	{r7, pc}

0800cba0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b083      	sub	sp, #12
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cba8:	bf00      	nop
 800cbaa:	370c      	adds	r7, #12
 800cbac:	46bd      	mov	sp, r7
 800cbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb2:	4770      	bx	lr

0800cbb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b083      	sub	sp, #12
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cbbc:	bf00      	nop
 800cbbe:	370c      	adds	r7, #12
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc6:	4770      	bx	lr

0800cbc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cbc8:	b480      	push	{r7}
 800cbca:	b083      	sub	sp, #12
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cbd0:	bf00      	nop
 800cbd2:	370c      	adds	r7, #12
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr

0800cbdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b085      	sub	sp, #20
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
 800cbe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	4a34      	ldr	r2, [pc, #208]	@ (800ccc0 <TIM_Base_SetConfig+0xe4>)
 800cbf0:	4293      	cmp	r3, r2
 800cbf2:	d00f      	beq.n	800cc14 <TIM_Base_SetConfig+0x38>
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbfa:	d00b      	beq.n	800cc14 <TIM_Base_SetConfig+0x38>
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	4a31      	ldr	r2, [pc, #196]	@ (800ccc4 <TIM_Base_SetConfig+0xe8>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d007      	beq.n	800cc14 <TIM_Base_SetConfig+0x38>
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	4a30      	ldr	r2, [pc, #192]	@ (800ccc8 <TIM_Base_SetConfig+0xec>)
 800cc08:	4293      	cmp	r3, r2
 800cc0a:	d003      	beq.n	800cc14 <TIM_Base_SetConfig+0x38>
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	4a2f      	ldr	r2, [pc, #188]	@ (800cccc <TIM_Base_SetConfig+0xf0>)
 800cc10:	4293      	cmp	r3, r2
 800cc12:	d108      	bne.n	800cc26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	685b      	ldr	r3, [r3, #4]
 800cc20:	68fa      	ldr	r2, [r7, #12]
 800cc22:	4313      	orrs	r3, r2
 800cc24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	4a25      	ldr	r2, [pc, #148]	@ (800ccc0 <TIM_Base_SetConfig+0xe4>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	d01b      	beq.n	800cc66 <TIM_Base_SetConfig+0x8a>
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc34:	d017      	beq.n	800cc66 <TIM_Base_SetConfig+0x8a>
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	4a22      	ldr	r2, [pc, #136]	@ (800ccc4 <TIM_Base_SetConfig+0xe8>)
 800cc3a:	4293      	cmp	r3, r2
 800cc3c:	d013      	beq.n	800cc66 <TIM_Base_SetConfig+0x8a>
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	4a21      	ldr	r2, [pc, #132]	@ (800ccc8 <TIM_Base_SetConfig+0xec>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d00f      	beq.n	800cc66 <TIM_Base_SetConfig+0x8a>
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	4a20      	ldr	r2, [pc, #128]	@ (800cccc <TIM_Base_SetConfig+0xf0>)
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	d00b      	beq.n	800cc66 <TIM_Base_SetConfig+0x8a>
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	4a1f      	ldr	r2, [pc, #124]	@ (800ccd0 <TIM_Base_SetConfig+0xf4>)
 800cc52:	4293      	cmp	r3, r2
 800cc54:	d007      	beq.n	800cc66 <TIM_Base_SetConfig+0x8a>
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	4a1e      	ldr	r2, [pc, #120]	@ (800ccd4 <TIM_Base_SetConfig+0xf8>)
 800cc5a:	4293      	cmp	r3, r2
 800cc5c:	d003      	beq.n	800cc66 <TIM_Base_SetConfig+0x8a>
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	4a1d      	ldr	r2, [pc, #116]	@ (800ccd8 <TIM_Base_SetConfig+0xfc>)
 800cc62:	4293      	cmp	r3, r2
 800cc64:	d108      	bne.n	800cc78 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cc6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc6e:	683b      	ldr	r3, [r7, #0]
 800cc70:	68db      	ldr	r3, [r3, #12]
 800cc72:	68fa      	ldr	r2, [r7, #12]
 800cc74:	4313      	orrs	r3, r2
 800cc76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	695b      	ldr	r3, [r3, #20]
 800cc82:	4313      	orrs	r3, r2
 800cc84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	68fa      	ldr	r2, [r7, #12]
 800cc8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	689a      	ldr	r2, [r3, #8]
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	681a      	ldr	r2, [r3, #0]
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	4a08      	ldr	r2, [pc, #32]	@ (800ccc0 <TIM_Base_SetConfig+0xe4>)
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d103      	bne.n	800ccac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	691a      	ldr	r2, [r3, #16]
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2201      	movs	r2, #1
 800ccb0:	615a      	str	r2, [r3, #20]
}
 800ccb2:	bf00      	nop
 800ccb4:	3714      	adds	r7, #20
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccbc:	4770      	bx	lr
 800ccbe:	bf00      	nop
 800ccc0:	40010000 	.word	0x40010000
 800ccc4:	40000400 	.word	0x40000400
 800ccc8:	40000800 	.word	0x40000800
 800cccc:	40000c00 	.word	0x40000c00
 800ccd0:	40014000 	.word	0x40014000
 800ccd4:	40014400 	.word	0x40014400
 800ccd8:	40014800 	.word	0x40014800

0800ccdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ccdc:	b480      	push	{r7}
 800ccde:	b087      	sub	sp, #28
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]
 800cce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	6a1b      	ldr	r3, [r3, #32]
 800ccea:	f023 0201 	bic.w	r2, r3, #1
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	6a1b      	ldr	r3, [r3, #32]
 800ccf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	685b      	ldr	r3, [r3, #4]
 800ccfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	699b      	ldr	r3, [r3, #24]
 800cd02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	f023 0303 	bic.w	r3, r3, #3
 800cd12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd14:	683b      	ldr	r3, [r7, #0]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	68fa      	ldr	r2, [r7, #12]
 800cd1a:	4313      	orrs	r3, r2
 800cd1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cd1e:	697b      	ldr	r3, [r7, #20]
 800cd20:	f023 0302 	bic.w	r3, r3, #2
 800cd24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cd26:	683b      	ldr	r3, [r7, #0]
 800cd28:	689b      	ldr	r3, [r3, #8]
 800cd2a:	697a      	ldr	r2, [r7, #20]
 800cd2c:	4313      	orrs	r3, r2
 800cd2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	4a1c      	ldr	r2, [pc, #112]	@ (800cda4 <TIM_OC1_SetConfig+0xc8>)
 800cd34:	4293      	cmp	r3, r2
 800cd36:	d10c      	bne.n	800cd52 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cd38:	697b      	ldr	r3, [r7, #20]
 800cd3a:	f023 0308 	bic.w	r3, r3, #8
 800cd3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	68db      	ldr	r3, [r3, #12]
 800cd44:	697a      	ldr	r2, [r7, #20]
 800cd46:	4313      	orrs	r3, r2
 800cd48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cd4a:	697b      	ldr	r3, [r7, #20]
 800cd4c:	f023 0304 	bic.w	r3, r3, #4
 800cd50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	4a13      	ldr	r2, [pc, #76]	@ (800cda4 <TIM_OC1_SetConfig+0xc8>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d111      	bne.n	800cd7e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cd62:	693b      	ldr	r3, [r7, #16]
 800cd64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cd68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	695b      	ldr	r3, [r3, #20]
 800cd6e:	693a      	ldr	r2, [r7, #16]
 800cd70:	4313      	orrs	r3, r2
 800cd72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	699b      	ldr	r3, [r3, #24]
 800cd78:	693a      	ldr	r2, [r7, #16]
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	693a      	ldr	r2, [r7, #16]
 800cd82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	68fa      	ldr	r2, [r7, #12]
 800cd88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	685a      	ldr	r2, [r3, #4]
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	697a      	ldr	r2, [r7, #20]
 800cd96:	621a      	str	r2, [r3, #32]
}
 800cd98:	bf00      	nop
 800cd9a:	371c      	adds	r7, #28
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda2:	4770      	bx	lr
 800cda4:	40010000 	.word	0x40010000

0800cda8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cda8:	b480      	push	{r7}
 800cdaa:	b087      	sub	sp, #28
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
 800cdb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	6a1b      	ldr	r3, [r3, #32]
 800cdb6:	f023 0210 	bic.w	r2, r3, #16
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	6a1b      	ldr	r3, [r3, #32]
 800cdc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	685b      	ldr	r3, [r3, #4]
 800cdc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	699b      	ldr	r3, [r3, #24]
 800cdce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cdde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	021b      	lsls	r3, r3, #8
 800cde6:	68fa      	ldr	r2, [r7, #12]
 800cde8:	4313      	orrs	r3, r2
 800cdea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cdec:	697b      	ldr	r3, [r7, #20]
 800cdee:	f023 0320 	bic.w	r3, r3, #32
 800cdf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	689b      	ldr	r3, [r3, #8]
 800cdf8:	011b      	lsls	r3, r3, #4
 800cdfa:	697a      	ldr	r2, [r7, #20]
 800cdfc:	4313      	orrs	r3, r2
 800cdfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	4a1e      	ldr	r2, [pc, #120]	@ (800ce7c <TIM_OC2_SetConfig+0xd4>)
 800ce04:	4293      	cmp	r3, r2
 800ce06:	d10d      	bne.n	800ce24 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ce0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ce10:	683b      	ldr	r3, [r7, #0]
 800ce12:	68db      	ldr	r3, [r3, #12]
 800ce14:	011b      	lsls	r3, r3, #4
 800ce16:	697a      	ldr	r2, [r7, #20]
 800ce18:	4313      	orrs	r3, r2
 800ce1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ce1c:	697b      	ldr	r3, [r7, #20]
 800ce1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce22:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	4a15      	ldr	r2, [pc, #84]	@ (800ce7c <TIM_OC2_SetConfig+0xd4>)
 800ce28:	4293      	cmp	r3, r2
 800ce2a:	d113      	bne.n	800ce54 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ce2c:	693b      	ldr	r3, [r7, #16]
 800ce2e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ce32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ce3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	695b      	ldr	r3, [r3, #20]
 800ce40:	009b      	lsls	r3, r3, #2
 800ce42:	693a      	ldr	r2, [r7, #16]
 800ce44:	4313      	orrs	r3, r2
 800ce46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ce48:	683b      	ldr	r3, [r7, #0]
 800ce4a:	699b      	ldr	r3, [r3, #24]
 800ce4c:	009b      	lsls	r3, r3, #2
 800ce4e:	693a      	ldr	r2, [r7, #16]
 800ce50:	4313      	orrs	r3, r2
 800ce52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	693a      	ldr	r2, [r7, #16]
 800ce58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	68fa      	ldr	r2, [r7, #12]
 800ce5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	685a      	ldr	r2, [r3, #4]
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	697a      	ldr	r2, [r7, #20]
 800ce6c:	621a      	str	r2, [r3, #32]
}
 800ce6e:	bf00      	nop
 800ce70:	371c      	adds	r7, #28
 800ce72:	46bd      	mov	sp, r7
 800ce74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce78:	4770      	bx	lr
 800ce7a:	bf00      	nop
 800ce7c:	40010000 	.word	0x40010000

0800ce80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ce80:	b480      	push	{r7}
 800ce82:	b087      	sub	sp, #28
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
 800ce88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	6a1b      	ldr	r3, [r3, #32]
 800ce8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	6a1b      	ldr	r3, [r3, #32]
 800ce9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	685b      	ldr	r3, [r3, #4]
 800cea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	69db      	ldr	r3, [r3, #28]
 800cea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ceae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	f023 0303 	bic.w	r3, r3, #3
 800ceb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ceb8:	683b      	ldr	r3, [r7, #0]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	68fa      	ldr	r2, [r7, #12]
 800cebe:	4313      	orrs	r3, r2
 800cec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cec2:	697b      	ldr	r3, [r7, #20]
 800cec4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cec8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	689b      	ldr	r3, [r3, #8]
 800cece:	021b      	lsls	r3, r3, #8
 800ced0:	697a      	ldr	r2, [r7, #20]
 800ced2:	4313      	orrs	r3, r2
 800ced4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	4a1d      	ldr	r2, [pc, #116]	@ (800cf50 <TIM_OC3_SetConfig+0xd0>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d10d      	bne.n	800cefa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cede:	697b      	ldr	r3, [r7, #20]
 800cee0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cee4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	68db      	ldr	r3, [r3, #12]
 800ceea:	021b      	lsls	r3, r3, #8
 800ceec:	697a      	ldr	r2, [r7, #20]
 800ceee:	4313      	orrs	r3, r2
 800cef0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cef2:	697b      	ldr	r3, [r7, #20]
 800cef4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cef8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	4a14      	ldr	r2, [pc, #80]	@ (800cf50 <TIM_OC3_SetConfig+0xd0>)
 800cefe:	4293      	cmp	r3, r2
 800cf00:	d113      	bne.n	800cf2a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cf02:	693b      	ldr	r3, [r7, #16]
 800cf04:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cf08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cf0a:	693b      	ldr	r3, [r7, #16]
 800cf0c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cf10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	695b      	ldr	r3, [r3, #20]
 800cf16:	011b      	lsls	r3, r3, #4
 800cf18:	693a      	ldr	r2, [r7, #16]
 800cf1a:	4313      	orrs	r3, r2
 800cf1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	699b      	ldr	r3, [r3, #24]
 800cf22:	011b      	lsls	r3, r3, #4
 800cf24:	693a      	ldr	r2, [r7, #16]
 800cf26:	4313      	orrs	r3, r2
 800cf28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	693a      	ldr	r2, [r7, #16]
 800cf2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	68fa      	ldr	r2, [r7, #12]
 800cf34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cf36:	683b      	ldr	r3, [r7, #0]
 800cf38:	685a      	ldr	r2, [r3, #4]
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	697a      	ldr	r2, [r7, #20]
 800cf42:	621a      	str	r2, [r3, #32]
}
 800cf44:	bf00      	nop
 800cf46:	371c      	adds	r7, #28
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf4e:	4770      	bx	lr
 800cf50:	40010000 	.word	0x40010000

0800cf54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cf54:	b480      	push	{r7}
 800cf56:	b087      	sub	sp, #28
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
 800cf5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	6a1b      	ldr	r3, [r3, #32]
 800cf62:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	6a1b      	ldr	r3, [r3, #32]
 800cf6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	685b      	ldr	r3, [r3, #4]
 800cf74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	69db      	ldr	r3, [r3, #28]
 800cf7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cf8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	021b      	lsls	r3, r3, #8
 800cf92:	68fa      	ldr	r2, [r7, #12]
 800cf94:	4313      	orrs	r3, r2
 800cf96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cf98:	693b      	ldr	r3, [r7, #16]
 800cf9a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cf9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	689b      	ldr	r3, [r3, #8]
 800cfa4:	031b      	lsls	r3, r3, #12
 800cfa6:	693a      	ldr	r2, [r7, #16]
 800cfa8:	4313      	orrs	r3, r2
 800cfaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	4a10      	ldr	r2, [pc, #64]	@ (800cff0 <TIM_OC4_SetConfig+0x9c>)
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d109      	bne.n	800cfc8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cfb4:	697b      	ldr	r3, [r7, #20]
 800cfb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cfba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	695b      	ldr	r3, [r3, #20]
 800cfc0:	019b      	lsls	r3, r3, #6
 800cfc2:	697a      	ldr	r2, [r7, #20]
 800cfc4:	4313      	orrs	r3, r2
 800cfc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	697a      	ldr	r2, [r7, #20]
 800cfcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	68fa      	ldr	r2, [r7, #12]
 800cfd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	685a      	ldr	r2, [r3, #4]
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	693a      	ldr	r2, [r7, #16]
 800cfe0:	621a      	str	r2, [r3, #32]
}
 800cfe2:	bf00      	nop
 800cfe4:	371c      	adds	r7, #28
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfec:	4770      	bx	lr
 800cfee:	bf00      	nop
 800cff0:	40010000 	.word	0x40010000

0800cff4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800cff4:	b480      	push	{r7}
 800cff6:	b087      	sub	sp, #28
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	60f8      	str	r0, [r7, #12]
 800cffc:	60b9      	str	r1, [r7, #8]
 800cffe:	607a      	str	r2, [r7, #4]
 800d000:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	6a1b      	ldr	r3, [r3, #32]
 800d006:	f023 0201 	bic.w	r2, r3, #1
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	699b      	ldr	r3, [r3, #24]
 800d012:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	6a1b      	ldr	r3, [r3, #32]
 800d018:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	4a24      	ldr	r2, [pc, #144]	@ (800d0b0 <TIM_TI1_SetConfig+0xbc>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d013      	beq.n	800d04a <TIM_TI1_SetConfig+0x56>
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d028:	d00f      	beq.n	800d04a <TIM_TI1_SetConfig+0x56>
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	4a21      	ldr	r2, [pc, #132]	@ (800d0b4 <TIM_TI1_SetConfig+0xc0>)
 800d02e:	4293      	cmp	r3, r2
 800d030:	d00b      	beq.n	800d04a <TIM_TI1_SetConfig+0x56>
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	4a20      	ldr	r2, [pc, #128]	@ (800d0b8 <TIM_TI1_SetConfig+0xc4>)
 800d036:	4293      	cmp	r3, r2
 800d038:	d007      	beq.n	800d04a <TIM_TI1_SetConfig+0x56>
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	4a1f      	ldr	r2, [pc, #124]	@ (800d0bc <TIM_TI1_SetConfig+0xc8>)
 800d03e:	4293      	cmp	r3, r2
 800d040:	d003      	beq.n	800d04a <TIM_TI1_SetConfig+0x56>
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	4a1e      	ldr	r2, [pc, #120]	@ (800d0c0 <TIM_TI1_SetConfig+0xcc>)
 800d046:	4293      	cmp	r3, r2
 800d048:	d101      	bne.n	800d04e <TIM_TI1_SetConfig+0x5a>
 800d04a:	2301      	movs	r3, #1
 800d04c:	e000      	b.n	800d050 <TIM_TI1_SetConfig+0x5c>
 800d04e:	2300      	movs	r3, #0
 800d050:	2b00      	cmp	r3, #0
 800d052:	d008      	beq.n	800d066 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d054:	697b      	ldr	r3, [r7, #20]
 800d056:	f023 0303 	bic.w	r3, r3, #3
 800d05a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d05c:	697a      	ldr	r2, [r7, #20]
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	4313      	orrs	r3, r2
 800d062:	617b      	str	r3, [r7, #20]
 800d064:	e003      	b.n	800d06e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d066:	697b      	ldr	r3, [r7, #20]
 800d068:	f043 0301 	orr.w	r3, r3, #1
 800d06c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d074:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	011b      	lsls	r3, r3, #4
 800d07a:	b2db      	uxtb	r3, r3
 800d07c:	697a      	ldr	r2, [r7, #20]
 800d07e:	4313      	orrs	r3, r2
 800d080:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d082:	693b      	ldr	r3, [r7, #16]
 800d084:	f023 030a 	bic.w	r3, r3, #10
 800d088:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	f003 030a 	and.w	r3, r3, #10
 800d090:	693a      	ldr	r2, [r7, #16]
 800d092:	4313      	orrs	r3, r2
 800d094:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	697a      	ldr	r2, [r7, #20]
 800d09a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	693a      	ldr	r2, [r7, #16]
 800d0a0:	621a      	str	r2, [r3, #32]
}
 800d0a2:	bf00      	nop
 800d0a4:	371c      	adds	r7, #28
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ac:	4770      	bx	lr
 800d0ae:	bf00      	nop
 800d0b0:	40010000 	.word	0x40010000
 800d0b4:	40000400 	.word	0x40000400
 800d0b8:	40000800 	.word	0x40000800
 800d0bc:	40000c00 	.word	0x40000c00
 800d0c0:	40014000 	.word	0x40014000

0800d0c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d0c4:	b480      	push	{r7}
 800d0c6:	b087      	sub	sp, #28
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	60f8      	str	r0, [r7, #12]
 800d0cc:	60b9      	str	r1, [r7, #8]
 800d0ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	6a1b      	ldr	r3, [r3, #32]
 800d0d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	6a1b      	ldr	r3, [r3, #32]
 800d0da:	f023 0201 	bic.w	r2, r3, #1
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	699b      	ldr	r3, [r3, #24]
 800d0e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d0e8:	693b      	ldr	r3, [r7, #16]
 800d0ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d0ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	011b      	lsls	r3, r3, #4
 800d0f4:	693a      	ldr	r2, [r7, #16]
 800d0f6:	4313      	orrs	r3, r2
 800d0f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d0fa:	697b      	ldr	r3, [r7, #20]
 800d0fc:	f023 030a 	bic.w	r3, r3, #10
 800d100:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d102:	697a      	ldr	r2, [r7, #20]
 800d104:	68bb      	ldr	r3, [r7, #8]
 800d106:	4313      	orrs	r3, r2
 800d108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	693a      	ldr	r2, [r7, #16]
 800d10e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	697a      	ldr	r2, [r7, #20]
 800d114:	621a      	str	r2, [r3, #32]
}
 800d116:	bf00      	nop
 800d118:	371c      	adds	r7, #28
 800d11a:	46bd      	mov	sp, r7
 800d11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d120:	4770      	bx	lr

0800d122 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d122:	b480      	push	{r7}
 800d124:	b087      	sub	sp, #28
 800d126:	af00      	add	r7, sp, #0
 800d128:	60f8      	str	r0, [r7, #12]
 800d12a:	60b9      	str	r1, [r7, #8]
 800d12c:	607a      	str	r2, [r7, #4]
 800d12e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	6a1b      	ldr	r3, [r3, #32]
 800d134:	f023 0210 	bic.w	r2, r3, #16
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	699b      	ldr	r3, [r3, #24]
 800d140:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	6a1b      	ldr	r3, [r3, #32]
 800d146:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d148:	697b      	ldr	r3, [r7, #20]
 800d14a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d14e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	021b      	lsls	r3, r3, #8
 800d154:	697a      	ldr	r2, [r7, #20]
 800d156:	4313      	orrs	r3, r2
 800d158:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d15a:	697b      	ldr	r3, [r7, #20]
 800d15c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d160:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d162:	683b      	ldr	r3, [r7, #0]
 800d164:	031b      	lsls	r3, r3, #12
 800d166:	b29b      	uxth	r3, r3
 800d168:	697a      	ldr	r2, [r7, #20]
 800d16a:	4313      	orrs	r3, r2
 800d16c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d16e:	693b      	ldr	r3, [r7, #16]
 800d170:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d174:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	011b      	lsls	r3, r3, #4
 800d17a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d17e:	693a      	ldr	r2, [r7, #16]
 800d180:	4313      	orrs	r3, r2
 800d182:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	697a      	ldr	r2, [r7, #20]
 800d188:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	693a      	ldr	r2, [r7, #16]
 800d18e:	621a      	str	r2, [r3, #32]
}
 800d190:	bf00      	nop
 800d192:	371c      	adds	r7, #28
 800d194:	46bd      	mov	sp, r7
 800d196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19a:	4770      	bx	lr

0800d19c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d19c:	b480      	push	{r7}
 800d19e:	b087      	sub	sp, #28
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	60f8      	str	r0, [r7, #12]
 800d1a4:	60b9      	str	r1, [r7, #8]
 800d1a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	6a1b      	ldr	r3, [r3, #32]
 800d1ac:	f023 0210 	bic.w	r2, r3, #16
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	699b      	ldr	r3, [r3, #24]
 800d1b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	6a1b      	ldr	r3, [r3, #32]
 800d1be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d1c0:	697b      	ldr	r3, [r7, #20]
 800d1c2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d1c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	031b      	lsls	r3, r3, #12
 800d1cc:	697a      	ldr	r2, [r7, #20]
 800d1ce:	4313      	orrs	r3, r2
 800d1d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d1d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d1da:	68bb      	ldr	r3, [r7, #8]
 800d1dc:	011b      	lsls	r3, r3, #4
 800d1de:	693a      	ldr	r2, [r7, #16]
 800d1e0:	4313      	orrs	r3, r2
 800d1e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	697a      	ldr	r2, [r7, #20]
 800d1e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	693a      	ldr	r2, [r7, #16]
 800d1ee:	621a      	str	r2, [r3, #32]
}
 800d1f0:	bf00      	nop
 800d1f2:	371c      	adds	r7, #28
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fa:	4770      	bx	lr

0800d1fc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d1fc:	b480      	push	{r7}
 800d1fe:	b087      	sub	sp, #28
 800d200:	af00      	add	r7, sp, #0
 800d202:	60f8      	str	r0, [r7, #12]
 800d204:	60b9      	str	r1, [r7, #8]
 800d206:	607a      	str	r2, [r7, #4]
 800d208:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	6a1b      	ldr	r3, [r3, #32]
 800d20e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	69db      	ldr	r3, [r3, #28]
 800d21a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	6a1b      	ldr	r3, [r3, #32]
 800d220:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	f023 0303 	bic.w	r3, r3, #3
 800d228:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800d22a:	697a      	ldr	r2, [r7, #20]
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	4313      	orrs	r3, r2
 800d230:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d232:	697b      	ldr	r3, [r7, #20]
 800d234:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d238:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	011b      	lsls	r3, r3, #4
 800d23e:	b2db      	uxtb	r3, r3
 800d240:	697a      	ldr	r2, [r7, #20]
 800d242:	4313      	orrs	r3, r2
 800d244:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d246:	693b      	ldr	r3, [r7, #16]
 800d248:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800d24c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d24e:	68bb      	ldr	r3, [r7, #8]
 800d250:	021b      	lsls	r3, r3, #8
 800d252:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800d256:	693a      	ldr	r2, [r7, #16]
 800d258:	4313      	orrs	r3, r2
 800d25a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	697a      	ldr	r2, [r7, #20]
 800d260:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	693a      	ldr	r2, [r7, #16]
 800d266:	621a      	str	r2, [r3, #32]
}
 800d268:	bf00      	nop
 800d26a:	371c      	adds	r7, #28
 800d26c:	46bd      	mov	sp, r7
 800d26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d272:	4770      	bx	lr

0800d274 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d274:	b480      	push	{r7}
 800d276:	b087      	sub	sp, #28
 800d278:	af00      	add	r7, sp, #0
 800d27a:	60f8      	str	r0, [r7, #12]
 800d27c:	60b9      	str	r1, [r7, #8]
 800d27e:	607a      	str	r2, [r7, #4]
 800d280:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	6a1b      	ldr	r3, [r3, #32]
 800d286:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	69db      	ldr	r3, [r3, #28]
 800d292:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	6a1b      	ldr	r3, [r3, #32]
 800d298:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d29a:	697b      	ldr	r3, [r7, #20]
 800d29c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d2a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	021b      	lsls	r3, r3, #8
 800d2a6:	697a      	ldr	r2, [r7, #20]
 800d2a8:	4313      	orrs	r3, r2
 800d2aa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d2b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	031b      	lsls	r3, r3, #12
 800d2b8:	b29b      	uxth	r3, r3
 800d2ba:	697a      	ldr	r2, [r7, #20]
 800d2bc:	4313      	orrs	r3, r2
 800d2be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d2c6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	031b      	lsls	r3, r3, #12
 800d2cc:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d2d0:	693a      	ldr	r2, [r7, #16]
 800d2d2:	4313      	orrs	r3, r2
 800d2d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	697a      	ldr	r2, [r7, #20]
 800d2da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	693a      	ldr	r2, [r7, #16]
 800d2e0:	621a      	str	r2, [r3, #32]
}
 800d2e2:	bf00      	nop
 800d2e4:	371c      	adds	r7, #28
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ec:	4770      	bx	lr

0800d2ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d2ee:	b480      	push	{r7}
 800d2f0:	b085      	sub	sp, #20
 800d2f2:	af00      	add	r7, sp, #0
 800d2f4:	6078      	str	r0, [r7, #4]
 800d2f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	689b      	ldr	r3, [r3, #8]
 800d2fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d304:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d306:	683a      	ldr	r2, [r7, #0]
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	4313      	orrs	r3, r2
 800d30c:	f043 0307 	orr.w	r3, r3, #7
 800d310:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	68fa      	ldr	r2, [r7, #12]
 800d316:	609a      	str	r2, [r3, #8]
}
 800d318:	bf00      	nop
 800d31a:	3714      	adds	r7, #20
 800d31c:	46bd      	mov	sp, r7
 800d31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d322:	4770      	bx	lr

0800d324 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d324:	b480      	push	{r7}
 800d326:	b087      	sub	sp, #28
 800d328:	af00      	add	r7, sp, #0
 800d32a:	60f8      	str	r0, [r7, #12]
 800d32c:	60b9      	str	r1, [r7, #8]
 800d32e:	607a      	str	r2, [r7, #4]
 800d330:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	689b      	ldr	r3, [r3, #8]
 800d336:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d33e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	021a      	lsls	r2, r3, #8
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	431a      	orrs	r2, r3
 800d348:	68bb      	ldr	r3, [r7, #8]
 800d34a:	4313      	orrs	r3, r2
 800d34c:	697a      	ldr	r2, [r7, #20]
 800d34e:	4313      	orrs	r3, r2
 800d350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	697a      	ldr	r2, [r7, #20]
 800d356:	609a      	str	r2, [r3, #8]
}
 800d358:	bf00      	nop
 800d35a:	371c      	adds	r7, #28
 800d35c:	46bd      	mov	sp, r7
 800d35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d362:	4770      	bx	lr

0800d364 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d364:	b480      	push	{r7}
 800d366:	b087      	sub	sp, #28
 800d368:	af00      	add	r7, sp, #0
 800d36a:	60f8      	str	r0, [r7, #12]
 800d36c:	60b9      	str	r1, [r7, #8]
 800d36e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d370:	68bb      	ldr	r3, [r7, #8]
 800d372:	f003 031f 	and.w	r3, r3, #31
 800d376:	2201      	movs	r2, #1
 800d378:	fa02 f303 	lsl.w	r3, r2, r3
 800d37c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	6a1a      	ldr	r2, [r3, #32]
 800d382:	697b      	ldr	r3, [r7, #20]
 800d384:	43db      	mvns	r3, r3
 800d386:	401a      	ands	r2, r3
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	6a1a      	ldr	r2, [r3, #32]
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	f003 031f 	and.w	r3, r3, #31
 800d396:	6879      	ldr	r1, [r7, #4]
 800d398:	fa01 f303 	lsl.w	r3, r1, r3
 800d39c:	431a      	orrs	r2, r3
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	621a      	str	r2, [r3, #32]
}
 800d3a2:	bf00      	nop
 800d3a4:	371c      	adds	r7, #28
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ac:	4770      	bx	lr
	...

0800d3b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b085      	sub	sp, #20
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d3c0:	2b01      	cmp	r3, #1
 800d3c2:	d101      	bne.n	800d3c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d3c4:	2302      	movs	r3, #2
 800d3c6:	e050      	b.n	800d46a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	2202      	movs	r2, #2
 800d3d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d3f0:	683b      	ldr	r3, [r7, #0]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	68fa      	ldr	r2, [r7, #12]
 800d3f6:	4313      	orrs	r3, r2
 800d3f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	68fa      	ldr	r2, [r7, #12]
 800d400:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	4a1c      	ldr	r2, [pc, #112]	@ (800d478 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d408:	4293      	cmp	r3, r2
 800d40a:	d018      	beq.n	800d43e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d414:	d013      	beq.n	800d43e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	4a18      	ldr	r2, [pc, #96]	@ (800d47c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800d41c:	4293      	cmp	r3, r2
 800d41e:	d00e      	beq.n	800d43e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	4a16      	ldr	r2, [pc, #88]	@ (800d480 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800d426:	4293      	cmp	r3, r2
 800d428:	d009      	beq.n	800d43e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	4a15      	ldr	r2, [pc, #84]	@ (800d484 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800d430:	4293      	cmp	r3, r2
 800d432:	d004      	beq.n	800d43e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	4a13      	ldr	r2, [pc, #76]	@ (800d488 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800d43a:	4293      	cmp	r3, r2
 800d43c:	d10c      	bne.n	800d458 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d444:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	685b      	ldr	r3, [r3, #4]
 800d44a:	68ba      	ldr	r2, [r7, #8]
 800d44c:	4313      	orrs	r3, r2
 800d44e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	68ba      	ldr	r2, [r7, #8]
 800d456:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2201      	movs	r2, #1
 800d45c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2200      	movs	r2, #0
 800d464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d468:	2300      	movs	r3, #0
}
 800d46a:	4618      	mov	r0, r3
 800d46c:	3714      	adds	r7, #20
 800d46e:	46bd      	mov	sp, r7
 800d470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d474:	4770      	bx	lr
 800d476:	bf00      	nop
 800d478:	40010000 	.word	0x40010000
 800d47c:	40000400 	.word	0x40000400
 800d480:	40000800 	.word	0x40000800
 800d484:	40000c00 	.word	0x40000c00
 800d488:	40014000 	.word	0x40014000

0800d48c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d48c:	b480      	push	{r7}
 800d48e:	b083      	sub	sp, #12
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d494:	bf00      	nop
 800d496:	370c      	adds	r7, #12
 800d498:	46bd      	mov	sp, r7
 800d49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49e:	4770      	bx	lr

0800d4a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b083      	sub	sp, #12
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d4a8:	bf00      	nop
 800d4aa:	370c      	adds	r7, #12
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b2:	4770      	bx	lr

0800d4b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b082      	sub	sp, #8
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d101      	bne.n	800d4c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	e03f      	b.n	800d546 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d4cc:	b2db      	uxtb	r3, r3
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d106      	bne.n	800d4e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f7f8 ff2e 	bl	800633c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2224      	movs	r2, #36	@ 0x24
 800d4e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	68da      	ldr	r2, [r3, #12]
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d4f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d4f8:	6878      	ldr	r0, [r7, #4]
 800d4fa:	f000 fc1b 	bl	800dd34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	691a      	ldr	r2, [r3, #16]
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d50c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	695a      	ldr	r2, [r3, #20]
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d51c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	68da      	ldr	r2, [r3, #12]
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d52c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	2200      	movs	r2, #0
 800d532:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2220      	movs	r2, #32
 800d538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2220      	movs	r2, #32
 800d540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800d544:	2300      	movs	r3, #0
}
 800d546:	4618      	mov	r0, r3
 800d548:	3708      	adds	r7, #8
 800d54a:	46bd      	mov	sp, r7
 800d54c:	bd80      	pop	{r7, pc}

0800d54e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d54e:	b580      	push	{r7, lr}
 800d550:	b08a      	sub	sp, #40	@ 0x28
 800d552:	af02      	add	r7, sp, #8
 800d554:	60f8      	str	r0, [r7, #12]
 800d556:	60b9      	str	r1, [r7, #8]
 800d558:	603b      	str	r3, [r7, #0]
 800d55a:	4613      	mov	r3, r2
 800d55c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d55e:	2300      	movs	r3, #0
 800d560:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d568:	b2db      	uxtb	r3, r3
 800d56a:	2b20      	cmp	r3, #32
 800d56c:	d17c      	bne.n	800d668 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d002      	beq.n	800d57a <HAL_UART_Transmit+0x2c>
 800d574:	88fb      	ldrh	r3, [r7, #6]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d101      	bne.n	800d57e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800d57a:	2301      	movs	r3, #1
 800d57c:	e075      	b.n	800d66a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d584:	2b01      	cmp	r3, #1
 800d586:	d101      	bne.n	800d58c <HAL_UART_Transmit+0x3e>
 800d588:	2302      	movs	r3, #2
 800d58a:	e06e      	b.n	800d66a <HAL_UART_Transmit+0x11c>
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	2201      	movs	r2, #1
 800d590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	2200      	movs	r2, #0
 800d598:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	2221      	movs	r2, #33	@ 0x21
 800d59e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d5a2:	f7fb ff21 	bl	80093e8 <HAL_GetTick>
 800d5a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	88fa      	ldrh	r2, [r7, #6]
 800d5ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	88fa      	ldrh	r2, [r7, #6]
 800d5b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	689b      	ldr	r3, [r3, #8]
 800d5b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d5bc:	d108      	bne.n	800d5d0 <HAL_UART_Transmit+0x82>
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	691b      	ldr	r3, [r3, #16]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d104      	bne.n	800d5d0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	61bb      	str	r3, [r7, #24]
 800d5ce:	e003      	b.n	800d5d8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 800d5e0:	e02a      	b.n	800d638 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	9300      	str	r3, [sp, #0]
 800d5e6:	697b      	ldr	r3, [r7, #20]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	2180      	movs	r1, #128	@ 0x80
 800d5ec:	68f8      	ldr	r0, [r7, #12]
 800d5ee:	f000 fa17 	bl	800da20 <UART_WaitOnFlagUntilTimeout>
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d001      	beq.n	800d5fc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800d5f8:	2303      	movs	r3, #3
 800d5fa:	e036      	b.n	800d66a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800d5fc:	69fb      	ldr	r3, [r7, #28]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d10b      	bne.n	800d61a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d602:	69bb      	ldr	r3, [r7, #24]
 800d604:	881b      	ldrh	r3, [r3, #0]
 800d606:	461a      	mov	r2, r3
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d610:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	3302      	adds	r3, #2
 800d616:	61bb      	str	r3, [r7, #24]
 800d618:	e007      	b.n	800d62a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800d61a:	69fb      	ldr	r3, [r7, #28]
 800d61c:	781a      	ldrb	r2, [r3, #0]
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800d624:	69fb      	ldr	r3, [r7, #28]
 800d626:	3301      	adds	r3, #1
 800d628:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d62e:	b29b      	uxth	r3, r3
 800d630:	3b01      	subs	r3, #1
 800d632:	b29a      	uxth	r2, r3
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d63c:	b29b      	uxth	r3, r3
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d1cf      	bne.n	800d5e2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	9300      	str	r3, [sp, #0]
 800d646:	697b      	ldr	r3, [r7, #20]
 800d648:	2200      	movs	r2, #0
 800d64a:	2140      	movs	r1, #64	@ 0x40
 800d64c:	68f8      	ldr	r0, [r7, #12]
 800d64e:	f000 f9e7 	bl	800da20 <UART_WaitOnFlagUntilTimeout>
 800d652:	4603      	mov	r3, r0
 800d654:	2b00      	cmp	r3, #0
 800d656:	d001      	beq.n	800d65c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800d658:	2303      	movs	r3, #3
 800d65a:	e006      	b.n	800d66a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	2220      	movs	r2, #32
 800d660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800d664:	2300      	movs	r3, #0
 800d666:	e000      	b.n	800d66a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800d668:	2302      	movs	r3, #2
  }
}
 800d66a:	4618      	mov	r0, r3
 800d66c:	3720      	adds	r7, #32
 800d66e:	46bd      	mov	sp, r7
 800d670:	bd80      	pop	{r7, pc}
	...

0800d674 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b08a      	sub	sp, #40	@ 0x28
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	68db      	ldr	r3, [r3, #12]
 800d68a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	695b      	ldr	r3, [r3, #20]
 800d692:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800d694:	2300      	movs	r3, #0
 800d696:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800d698:	2300      	movs	r3, #0
 800d69a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d69e:	f003 030f 	and.w	r3, r3, #15
 800d6a2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800d6a4:	69bb      	ldr	r3, [r7, #24]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d10d      	bne.n	800d6c6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ac:	f003 0320 	and.w	r3, r3, #32
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d008      	beq.n	800d6c6 <HAL_UART_IRQHandler+0x52>
 800d6b4:	6a3b      	ldr	r3, [r7, #32]
 800d6b6:	f003 0320 	and.w	r3, r3, #32
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d003      	beq.n	800d6c6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f000 faa1 	bl	800dc06 <UART_Receive_IT>
      return;
 800d6c4:	e17c      	b.n	800d9c0 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d6c6:	69bb      	ldr	r3, [r7, #24]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	f000 80b1 	beq.w	800d830 <HAL_UART_IRQHandler+0x1bc>
 800d6ce:	69fb      	ldr	r3, [r7, #28]
 800d6d0:	f003 0301 	and.w	r3, r3, #1
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d105      	bne.n	800d6e4 <HAL_UART_IRQHandler+0x70>
 800d6d8:	6a3b      	ldr	r3, [r7, #32]
 800d6da:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	f000 80a6 	beq.w	800d830 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d6e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e6:	f003 0301 	and.w	r3, r3, #1
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d00a      	beq.n	800d704 <HAL_UART_IRQHandler+0x90>
 800d6ee:	6a3b      	ldr	r3, [r7, #32]
 800d6f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d005      	beq.n	800d704 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6fc:	f043 0201 	orr.w	r2, r3, #1
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d706:	f003 0304 	and.w	r3, r3, #4
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d00a      	beq.n	800d724 <HAL_UART_IRQHandler+0xb0>
 800d70e:	69fb      	ldr	r3, [r7, #28]
 800d710:	f003 0301 	and.w	r3, r3, #1
 800d714:	2b00      	cmp	r3, #0
 800d716:	d005      	beq.n	800d724 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d71c:	f043 0202 	orr.w	r2, r3, #2
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d726:	f003 0302 	and.w	r3, r3, #2
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d00a      	beq.n	800d744 <HAL_UART_IRQHandler+0xd0>
 800d72e:	69fb      	ldr	r3, [r7, #28]
 800d730:	f003 0301 	and.w	r3, r3, #1
 800d734:	2b00      	cmp	r3, #0
 800d736:	d005      	beq.n	800d744 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d73c:	f043 0204 	orr.w	r2, r3, #4
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800d744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d746:	f003 0308 	and.w	r3, r3, #8
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d00f      	beq.n	800d76e <HAL_UART_IRQHandler+0xfa>
 800d74e:	6a3b      	ldr	r3, [r7, #32]
 800d750:	f003 0320 	and.w	r3, r3, #32
 800d754:	2b00      	cmp	r3, #0
 800d756:	d104      	bne.n	800d762 <HAL_UART_IRQHandler+0xee>
 800d758:	69fb      	ldr	r3, [r7, #28]
 800d75a:	f003 0301 	and.w	r3, r3, #1
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d005      	beq.n	800d76e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d766:	f043 0208 	orr.w	r2, r3, #8
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d772:	2b00      	cmp	r3, #0
 800d774:	f000 811f 	beq.w	800d9b6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d77a:	f003 0320 	and.w	r3, r3, #32
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d007      	beq.n	800d792 <HAL_UART_IRQHandler+0x11e>
 800d782:	6a3b      	ldr	r3, [r7, #32]
 800d784:	f003 0320 	and.w	r3, r3, #32
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d002      	beq.n	800d792 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800d78c:	6878      	ldr	r0, [r7, #4]
 800d78e:	f000 fa3a 	bl	800dc06 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	695b      	ldr	r3, [r3, #20]
 800d798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d79c:	2b40      	cmp	r3, #64	@ 0x40
 800d79e:	bf0c      	ite	eq
 800d7a0:	2301      	moveq	r3, #1
 800d7a2:	2300      	movne	r3, #0
 800d7a4:	b2db      	uxtb	r3, r3
 800d7a6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7ac:	f003 0308 	and.w	r3, r3, #8
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d102      	bne.n	800d7ba <HAL_UART_IRQHandler+0x146>
 800d7b4:	697b      	ldr	r3, [r7, #20]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d031      	beq.n	800d81e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d7ba:	6878      	ldr	r0, [r7, #4]
 800d7bc:	f000 f97a 	bl	800dab4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	695b      	ldr	r3, [r3, #20]
 800d7c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d7ca:	2b40      	cmp	r3, #64	@ 0x40
 800d7cc:	d123      	bne.n	800d816 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	695a      	ldr	r2, [r3, #20]
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d7dc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d013      	beq.n	800d80e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7ea:	4a77      	ldr	r2, [pc, #476]	@ (800d9c8 <HAL_UART_IRQHandler+0x354>)
 800d7ec:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	f7fc fbc7 	bl	8009f86 <HAL_DMA_Abort_IT>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d016      	beq.n	800d82c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d804:	687a      	ldr	r2, [r7, #4]
 800d806:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800d808:	4610      	mov	r0, r2
 800d80a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d80c:	e00e      	b.n	800d82c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d80e:	6878      	ldr	r0, [r7, #4]
 800d810:	f000 f8f0 	bl	800d9f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d814:	e00a      	b.n	800d82c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d816:	6878      	ldr	r0, [r7, #4]
 800d818:	f000 f8ec 	bl	800d9f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d81c:	e006      	b.n	800d82c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d81e:	6878      	ldr	r0, [r7, #4]
 800d820:	f000 f8e8 	bl	800d9f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2200      	movs	r2, #0
 800d828:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800d82a:	e0c4      	b.n	800d9b6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d82c:	bf00      	nop
    return;
 800d82e:	e0c2      	b.n	800d9b6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d834:	2b01      	cmp	r3, #1
 800d836:	f040 80a2 	bne.w	800d97e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800d83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d83c:	f003 0310 	and.w	r3, r3, #16
 800d840:	2b00      	cmp	r3, #0
 800d842:	f000 809c 	beq.w	800d97e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800d846:	6a3b      	ldr	r3, [r7, #32]
 800d848:	f003 0310 	and.w	r3, r3, #16
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	f000 8096 	beq.w	800d97e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d852:	2300      	movs	r3, #0
 800d854:	60fb      	str	r3, [r7, #12]
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	60fb      	str	r3, [r7, #12]
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	685b      	ldr	r3, [r3, #4]
 800d864:	60fb      	str	r3, [r7, #12]
 800d866:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	695b      	ldr	r3, [r3, #20]
 800d86e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d872:	2b40      	cmp	r3, #64	@ 0x40
 800d874:	d14f      	bne.n	800d916 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	685b      	ldr	r3, [r3, #4]
 800d87e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800d880:	8a3b      	ldrh	r3, [r7, #16]
 800d882:	2b00      	cmp	r3, #0
 800d884:	f000 8099 	beq.w	800d9ba <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d88c:	8a3a      	ldrh	r2, [r7, #16]
 800d88e:	429a      	cmp	r2, r3
 800d890:	f080 8093 	bcs.w	800d9ba <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	8a3a      	ldrh	r2, [r7, #16]
 800d898:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d89e:	69db      	ldr	r3, [r3, #28]
 800d8a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d8a4:	d02b      	beq.n	800d8fe <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	68da      	ldr	r2, [r3, #12]
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d8b4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	695a      	ldr	r2, [r3, #20]
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	f022 0201 	bic.w	r2, r2, #1
 800d8c4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	695a      	ldr	r2, [r3, #20]
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d8d4:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2220      	movs	r2, #32
 800d8da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	631a      	str	r2, [r3, #48]	@ 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	68da      	ldr	r2, [r3, #12]
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	f022 0210 	bic.w	r2, r2, #16
 800d8f2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	f7fc fad4 	bl	8009ea6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d906:	b29b      	uxth	r3, r3
 800d908:	1ad3      	subs	r3, r2, r3
 800d90a:	b29b      	uxth	r3, r3
 800d90c:	4619      	mov	r1, r3
 800d90e:	6878      	ldr	r0, [r7, #4]
 800d910:	f000 f87a 	bl	800da08 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800d914:	e051      	b.n	800d9ba <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d91e:	b29b      	uxth	r3, r3
 800d920:	1ad3      	subs	r3, r2, r3
 800d922:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d928:	b29b      	uxth	r3, r3
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d047      	beq.n	800d9be <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800d92e:	8a7b      	ldrh	r3, [r7, #18]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d044      	beq.n	800d9be <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	68da      	ldr	r2, [r3, #12]
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800d942:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	695a      	ldr	r2, [r3, #20]
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f022 0201 	bic.w	r2, r2, #1
 800d952:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	2220      	movs	r2, #32
 800d958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2200      	movs	r2, #0
 800d960:	631a      	str	r2, [r3, #48]	@ 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	68da      	ldr	r2, [r3, #12]
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f022 0210 	bic.w	r2, r2, #16
 800d970:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d972:	8a7b      	ldrh	r3, [r7, #18]
 800d974:	4619      	mov	r1, r3
 800d976:	6878      	ldr	r0, [r7, #4]
 800d978:	f000 f846 	bl	800da08 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800d97c:	e01f      	b.n	800d9be <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d97e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d984:	2b00      	cmp	r3, #0
 800d986:	d008      	beq.n	800d99a <HAL_UART_IRQHandler+0x326>
 800d988:	6a3b      	ldr	r3, [r7, #32]
 800d98a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d003      	beq.n	800d99a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800d992:	6878      	ldr	r0, [r7, #4]
 800d994:	f000 f8cf 	bl	800db36 <UART_Transmit_IT>
    return;
 800d998:	e012      	b.n	800d9c0 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d99a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d99c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d00d      	beq.n	800d9c0 <HAL_UART_IRQHandler+0x34c>
 800d9a4:	6a3b      	ldr	r3, [r7, #32]
 800d9a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d008      	beq.n	800d9c0 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800d9ae:	6878      	ldr	r0, [r7, #4]
 800d9b0:	f000 f911 	bl	800dbd6 <UART_EndTransmit_IT>
    return;
 800d9b4:	e004      	b.n	800d9c0 <HAL_UART_IRQHandler+0x34c>
    return;
 800d9b6:	bf00      	nop
 800d9b8:	e002      	b.n	800d9c0 <HAL_UART_IRQHandler+0x34c>
      return;
 800d9ba:	bf00      	nop
 800d9bc:	e000      	b.n	800d9c0 <HAL_UART_IRQHandler+0x34c>
      return;
 800d9be:	bf00      	nop
  }
}
 800d9c0:	3728      	adds	r7, #40	@ 0x28
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	bd80      	pop	{r7, pc}
 800d9c6:	bf00      	nop
 800d9c8:	0800db0f 	.word	0x0800db0f

0800d9cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d9cc:	b480      	push	{r7}
 800d9ce:	b083      	sub	sp, #12
 800d9d0:	af00      	add	r7, sp, #0
 800d9d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800d9d4:	bf00      	nop
 800d9d6:	370c      	adds	r7, #12
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9de:	4770      	bx	lr

0800d9e0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d9e0:	b480      	push	{r7}
 800d9e2:	b083      	sub	sp, #12
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800d9e8:	bf00      	nop
 800d9ea:	370c      	adds	r7, #12
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f2:	4770      	bx	lr

0800d9f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	b083      	sub	sp, #12
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d9fc:	bf00      	nop
 800d9fe:	370c      	adds	r7, #12
 800da00:	46bd      	mov	sp, r7
 800da02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da06:	4770      	bx	lr

0800da08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800da08:	b480      	push	{r7}
 800da0a:	b083      	sub	sp, #12
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
 800da10:	460b      	mov	r3, r1
 800da12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800da14:	bf00      	nop
 800da16:	370c      	adds	r7, #12
 800da18:	46bd      	mov	sp, r7
 800da1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1e:	4770      	bx	lr

0800da20 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b084      	sub	sp, #16
 800da24:	af00      	add	r7, sp, #0
 800da26:	60f8      	str	r0, [r7, #12]
 800da28:	60b9      	str	r1, [r7, #8]
 800da2a:	603b      	str	r3, [r7, #0]
 800da2c:	4613      	mov	r3, r2
 800da2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da30:	e02c      	b.n	800da8c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800da32:	69bb      	ldr	r3, [r7, #24]
 800da34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da38:	d028      	beq.n	800da8c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800da3a:	69bb      	ldr	r3, [r7, #24]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d007      	beq.n	800da50 <UART_WaitOnFlagUntilTimeout+0x30>
 800da40:	f7fb fcd2 	bl	80093e8 <HAL_GetTick>
 800da44:	4602      	mov	r2, r0
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	1ad3      	subs	r3, r2, r3
 800da4a:	69ba      	ldr	r2, [r7, #24]
 800da4c:	429a      	cmp	r2, r3
 800da4e:	d21d      	bcs.n	800da8c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	68da      	ldr	r2, [r3, #12]
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 800da5e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	695a      	ldr	r2, [r3, #20]
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	f022 0201 	bic.w	r2, r2, #1
 800da6e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	2220      	movs	r2, #32
 800da74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	2220      	movs	r2, #32
 800da7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	2200      	movs	r2, #0
 800da84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800da88:	2303      	movs	r3, #3
 800da8a:	e00f      	b.n	800daac <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	681a      	ldr	r2, [r3, #0]
 800da92:	68bb      	ldr	r3, [r7, #8]
 800da94:	4013      	ands	r3, r2
 800da96:	68ba      	ldr	r2, [r7, #8]
 800da98:	429a      	cmp	r2, r3
 800da9a:	bf0c      	ite	eq
 800da9c:	2301      	moveq	r3, #1
 800da9e:	2300      	movne	r3, #0
 800daa0:	b2db      	uxtb	r3, r3
 800daa2:	461a      	mov	r2, r3
 800daa4:	79fb      	ldrb	r3, [r7, #7]
 800daa6:	429a      	cmp	r2, r3
 800daa8:	d0c3      	beq.n	800da32 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800daaa:	2300      	movs	r3, #0
}
 800daac:	4618      	mov	r0, r3
 800daae:	3710      	adds	r7, #16
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}

0800dab4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b083      	sub	sp, #12
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	68da      	ldr	r2, [r3, #12]
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800daca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	695a      	ldr	r2, [r3, #20]
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	f022 0201 	bic.w	r2, r2, #1
 800dada:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dae0:	2b01      	cmp	r3, #1
 800dae2:	d107      	bne.n	800daf4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	68da      	ldr	r2, [r3, #12]
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	f022 0210 	bic.w	r2, r2, #16
 800daf2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	2220      	movs	r2, #32
 800daf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	2200      	movs	r2, #0
 800db00:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800db02:	bf00      	nop
 800db04:	370c      	adds	r7, #12
 800db06:	46bd      	mov	sp, r7
 800db08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0c:	4770      	bx	lr

0800db0e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800db0e:	b580      	push	{r7, lr}
 800db10:	b084      	sub	sp, #16
 800db12:	af00      	add	r7, sp, #0
 800db14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db1a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	2200      	movs	r2, #0
 800db20:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	2200      	movs	r2, #0
 800db26:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800db28:	68f8      	ldr	r0, [r7, #12]
 800db2a:	f7ff ff63 	bl	800d9f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db2e:	bf00      	nop
 800db30:	3710      	adds	r7, #16
 800db32:	46bd      	mov	sp, r7
 800db34:	bd80      	pop	{r7, pc}

0800db36 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800db36:	b480      	push	{r7}
 800db38:	b085      	sub	sp, #20
 800db3a:	af00      	add	r7, sp, #0
 800db3c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800db44:	b2db      	uxtb	r3, r3
 800db46:	2b21      	cmp	r3, #33	@ 0x21
 800db48:	d13e      	bne.n	800dbc8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	689b      	ldr	r3, [r3, #8]
 800db4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db52:	d114      	bne.n	800db7e <UART_Transmit_IT+0x48>
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	691b      	ldr	r3, [r3, #16]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d110      	bne.n	800db7e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	6a1b      	ldr	r3, [r3, #32]
 800db60:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	881b      	ldrh	r3, [r3, #0]
 800db66:	461a      	mov	r2, r3
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800db70:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	6a1b      	ldr	r3, [r3, #32]
 800db76:	1c9a      	adds	r2, r3, #2
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	621a      	str	r2, [r3, #32]
 800db7c:	e008      	b.n	800db90 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	6a1b      	ldr	r3, [r3, #32]
 800db82:	1c59      	adds	r1, r3, #1
 800db84:	687a      	ldr	r2, [r7, #4]
 800db86:	6211      	str	r1, [r2, #32]
 800db88:	781a      	ldrb	r2, [r3, #0]
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800db94:	b29b      	uxth	r3, r3
 800db96:	3b01      	subs	r3, #1
 800db98:	b29b      	uxth	r3, r3
 800db9a:	687a      	ldr	r2, [r7, #4]
 800db9c:	4619      	mov	r1, r3
 800db9e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d10f      	bne.n	800dbc4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	68da      	ldr	r2, [r3, #12]
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800dbb2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	68da      	ldr	r2, [r3, #12]
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dbc2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	e000      	b.n	800dbca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800dbc8:	2302      	movs	r3, #2
  }
}
 800dbca:	4618      	mov	r0, r3
 800dbcc:	3714      	adds	r7, #20
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd4:	4770      	bx	lr

0800dbd6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dbd6:	b580      	push	{r7, lr}
 800dbd8:	b082      	sub	sp, #8
 800dbda:	af00      	add	r7, sp, #0
 800dbdc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	68da      	ldr	r2, [r3, #12]
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dbec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	2220      	movs	r2, #32
 800dbf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dbf6:	6878      	ldr	r0, [r7, #4]
 800dbf8:	f7ff fee8 	bl	800d9cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800dbfc:	2300      	movs	r3, #0
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3708      	adds	r7, #8
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}

0800dc06 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800dc06:	b580      	push	{r7, lr}
 800dc08:	b084      	sub	sp, #16
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800dc14:	b2db      	uxtb	r3, r3
 800dc16:	2b22      	cmp	r3, #34	@ 0x22
 800dc18:	f040 8087 	bne.w	800dd2a <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	689b      	ldr	r3, [r3, #8]
 800dc20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dc24:	d117      	bne.n	800dc56 <UART_Receive_IT+0x50>
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	691b      	ldr	r3, [r3, #16]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d113      	bne.n	800dc56 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800dc2e:	2300      	movs	r3, #0
 800dc30:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc36:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	685b      	ldr	r3, [r3, #4]
 800dc3e:	b29b      	uxth	r3, r3
 800dc40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc4e:	1c9a      	adds	r2, r3, #2
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	629a      	str	r2, [r3, #40]	@ 0x28
 800dc54:	e026      	b.n	800dca4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc5a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	689b      	ldr	r3, [r3, #8]
 800dc64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dc68:	d007      	beq.n	800dc7a <UART_Receive_IT+0x74>
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	689b      	ldr	r3, [r3, #8]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d10a      	bne.n	800dc88 <UART_Receive_IT+0x82>
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	691b      	ldr	r3, [r3, #16]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d106      	bne.n	800dc88 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	685b      	ldr	r3, [r3, #4]
 800dc80:	b2da      	uxtb	r2, r3
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	701a      	strb	r2, [r3, #0]
 800dc86:	e008      	b.n	800dc9a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	685b      	ldr	r3, [r3, #4]
 800dc8e:	b2db      	uxtb	r3, r3
 800dc90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc94:	b2da      	uxtb	r2, r3
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc9e:	1c5a      	adds	r2, r3, #1
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800dca8:	b29b      	uxth	r3, r3
 800dcaa:	3b01      	subs	r3, #1
 800dcac:	b29b      	uxth	r3, r3
 800dcae:	687a      	ldr	r2, [r7, #4]
 800dcb0:	4619      	mov	r1, r3
 800dcb2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d136      	bne.n	800dd26 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	68da      	ldr	r2, [r3, #12]
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	f022 0220 	bic.w	r2, r2, #32
 800dcc6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	68da      	ldr	r2, [r3, #12]
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800dcd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	695a      	ldr	r2, [r3, #20]
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	f022 0201 	bic.w	r2, r2, #1
 800dce6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2220      	movs	r2, #32
 800dcec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcf4:	2b01      	cmp	r3, #1
 800dcf6:	d10e      	bne.n	800dd16 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	68da      	ldr	r2, [r3, #12]
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f022 0210 	bic.w	r2, r2, #16
 800dd06:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800dd0c:	4619      	mov	r1, r3
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f7ff fe7a 	bl	800da08 <HAL_UARTEx_RxEventCallback>
 800dd14:	e002      	b.n	800dd1c <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800dd16:	6878      	ldr	r0, [r7, #4]
 800dd18:	f7ff fe62 	bl	800d9e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2200      	movs	r2, #0
 800dd20:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_OK;
 800dd22:	2300      	movs	r3, #0
 800dd24:	e002      	b.n	800dd2c <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800dd26:	2300      	movs	r3, #0
 800dd28:	e000      	b.n	800dd2c <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800dd2a:	2302      	movs	r3, #2
  }
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	3710      	adds	r7, #16
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bd80      	pop	{r7, pc}

0800dd34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dd34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dd38:	b0c0      	sub	sp, #256	@ 0x100
 800dd3a:	af00      	add	r7, sp, #0
 800dd3c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dd40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	691b      	ldr	r3, [r3, #16]
 800dd48:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800dd4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd50:	68d9      	ldr	r1, [r3, #12]
 800dd52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd56:	681a      	ldr	r2, [r3, #0]
 800dd58:	ea40 0301 	orr.w	r3, r0, r1
 800dd5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800dd5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd62:	689a      	ldr	r2, [r3, #8]
 800dd64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd68:	691b      	ldr	r3, [r3, #16]
 800dd6a:	431a      	orrs	r2, r3
 800dd6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd70:	695b      	ldr	r3, [r3, #20]
 800dd72:	431a      	orrs	r2, r3
 800dd74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd78:	69db      	ldr	r3, [r3, #28]
 800dd7a:	4313      	orrs	r3, r2
 800dd7c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800dd80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	68db      	ldr	r3, [r3, #12]
 800dd88:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800dd8c:	f021 010c 	bic.w	r1, r1, #12
 800dd90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd94:	681a      	ldr	r2, [r3, #0]
 800dd96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800dd9a:	430b      	orrs	r3, r1
 800dd9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800dd9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	695b      	ldr	r3, [r3, #20]
 800dda6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800ddaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ddae:	6999      	ldr	r1, [r3, #24]
 800ddb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ddb4:	681a      	ldr	r2, [r3, #0]
 800ddb6:	ea40 0301 	orr.w	r3, r0, r1
 800ddba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ddbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ddc0:	681a      	ldr	r2, [r3, #0]
 800ddc2:	4b8f      	ldr	r3, [pc, #572]	@ (800e000 <UART_SetConfig+0x2cc>)
 800ddc4:	429a      	cmp	r2, r3
 800ddc6:	d005      	beq.n	800ddd4 <UART_SetConfig+0xa0>
 800ddc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ddcc:	681a      	ldr	r2, [r3, #0]
 800ddce:	4b8d      	ldr	r3, [pc, #564]	@ (800e004 <UART_SetConfig+0x2d0>)
 800ddd0:	429a      	cmp	r2, r3
 800ddd2:	d104      	bne.n	800ddde <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ddd4:	f7fd f98c 	bl	800b0f0 <HAL_RCC_GetPCLK2Freq>
 800ddd8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800dddc:	e003      	b.n	800dde6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ddde:	f7fd f973 	bl	800b0c8 <HAL_RCC_GetPCLK1Freq>
 800dde2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dde6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ddea:	69db      	ldr	r3, [r3, #28]
 800ddec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ddf0:	f040 810c 	bne.w	800e00c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ddf4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ddfe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800de02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800de06:	4622      	mov	r2, r4
 800de08:	462b      	mov	r3, r5
 800de0a:	1891      	adds	r1, r2, r2
 800de0c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800de0e:	415b      	adcs	r3, r3
 800de10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800de12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800de16:	4621      	mov	r1, r4
 800de18:	eb12 0801 	adds.w	r8, r2, r1
 800de1c:	4629      	mov	r1, r5
 800de1e:	eb43 0901 	adc.w	r9, r3, r1
 800de22:	f04f 0200 	mov.w	r2, #0
 800de26:	f04f 0300 	mov.w	r3, #0
 800de2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800de2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800de32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800de36:	4690      	mov	r8, r2
 800de38:	4699      	mov	r9, r3
 800de3a:	4623      	mov	r3, r4
 800de3c:	eb18 0303 	adds.w	r3, r8, r3
 800de40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800de44:	462b      	mov	r3, r5
 800de46:	eb49 0303 	adc.w	r3, r9, r3
 800de4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800de4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de52:	685b      	ldr	r3, [r3, #4]
 800de54:	2200      	movs	r2, #0
 800de56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800de5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800de5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800de62:	460b      	mov	r3, r1
 800de64:	18db      	adds	r3, r3, r3
 800de66:	653b      	str	r3, [r7, #80]	@ 0x50
 800de68:	4613      	mov	r3, r2
 800de6a:	eb42 0303 	adc.w	r3, r2, r3
 800de6e:	657b      	str	r3, [r7, #84]	@ 0x54
 800de70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800de74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800de78:	f7f2 febe 	bl	8000bf8 <__aeabi_uldivmod>
 800de7c:	4602      	mov	r2, r0
 800de7e:	460b      	mov	r3, r1
 800de80:	4b61      	ldr	r3, [pc, #388]	@ (800e008 <UART_SetConfig+0x2d4>)
 800de82:	fba3 2302 	umull	r2, r3, r3, r2
 800de86:	095b      	lsrs	r3, r3, #5
 800de88:	011c      	lsls	r4, r3, #4
 800de8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800de8e:	2200      	movs	r2, #0
 800de90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800de94:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800de98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800de9c:	4642      	mov	r2, r8
 800de9e:	464b      	mov	r3, r9
 800dea0:	1891      	adds	r1, r2, r2
 800dea2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800dea4:	415b      	adcs	r3, r3
 800dea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dea8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800deac:	4641      	mov	r1, r8
 800deae:	eb12 0a01 	adds.w	sl, r2, r1
 800deb2:	4649      	mov	r1, r9
 800deb4:	eb43 0b01 	adc.w	fp, r3, r1
 800deb8:	f04f 0200 	mov.w	r2, #0
 800debc:	f04f 0300 	mov.w	r3, #0
 800dec0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800dec4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800dec8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800decc:	4692      	mov	sl, r2
 800dece:	469b      	mov	fp, r3
 800ded0:	4643      	mov	r3, r8
 800ded2:	eb1a 0303 	adds.w	r3, sl, r3
 800ded6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800deda:	464b      	mov	r3, r9
 800dedc:	eb4b 0303 	adc.w	r3, fp, r3
 800dee0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dee8:	685b      	ldr	r3, [r3, #4]
 800deea:	2200      	movs	r2, #0
 800deec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800def0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800def4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800def8:	460b      	mov	r3, r1
 800defa:	18db      	adds	r3, r3, r3
 800defc:	643b      	str	r3, [r7, #64]	@ 0x40
 800defe:	4613      	mov	r3, r2
 800df00:	eb42 0303 	adc.w	r3, r2, r3
 800df04:	647b      	str	r3, [r7, #68]	@ 0x44
 800df06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800df0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800df0e:	f7f2 fe73 	bl	8000bf8 <__aeabi_uldivmod>
 800df12:	4602      	mov	r2, r0
 800df14:	460b      	mov	r3, r1
 800df16:	4611      	mov	r1, r2
 800df18:	4b3b      	ldr	r3, [pc, #236]	@ (800e008 <UART_SetConfig+0x2d4>)
 800df1a:	fba3 2301 	umull	r2, r3, r3, r1
 800df1e:	095b      	lsrs	r3, r3, #5
 800df20:	2264      	movs	r2, #100	@ 0x64
 800df22:	fb02 f303 	mul.w	r3, r2, r3
 800df26:	1acb      	subs	r3, r1, r3
 800df28:	00db      	lsls	r3, r3, #3
 800df2a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800df2e:	4b36      	ldr	r3, [pc, #216]	@ (800e008 <UART_SetConfig+0x2d4>)
 800df30:	fba3 2302 	umull	r2, r3, r3, r2
 800df34:	095b      	lsrs	r3, r3, #5
 800df36:	005b      	lsls	r3, r3, #1
 800df38:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800df3c:	441c      	add	r4, r3
 800df3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800df42:	2200      	movs	r2, #0
 800df44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800df48:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800df4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800df50:	4642      	mov	r2, r8
 800df52:	464b      	mov	r3, r9
 800df54:	1891      	adds	r1, r2, r2
 800df56:	63b9      	str	r1, [r7, #56]	@ 0x38
 800df58:	415b      	adcs	r3, r3
 800df5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800df5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800df60:	4641      	mov	r1, r8
 800df62:	1851      	adds	r1, r2, r1
 800df64:	6339      	str	r1, [r7, #48]	@ 0x30
 800df66:	4649      	mov	r1, r9
 800df68:	414b      	adcs	r3, r1
 800df6a:	637b      	str	r3, [r7, #52]	@ 0x34
 800df6c:	f04f 0200 	mov.w	r2, #0
 800df70:	f04f 0300 	mov.w	r3, #0
 800df74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800df78:	4659      	mov	r1, fp
 800df7a:	00cb      	lsls	r3, r1, #3
 800df7c:	4651      	mov	r1, sl
 800df7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800df82:	4651      	mov	r1, sl
 800df84:	00ca      	lsls	r2, r1, #3
 800df86:	4610      	mov	r0, r2
 800df88:	4619      	mov	r1, r3
 800df8a:	4603      	mov	r3, r0
 800df8c:	4642      	mov	r2, r8
 800df8e:	189b      	adds	r3, r3, r2
 800df90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800df94:	464b      	mov	r3, r9
 800df96:	460a      	mov	r2, r1
 800df98:	eb42 0303 	adc.w	r3, r2, r3
 800df9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dfa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dfa4:	685b      	ldr	r3, [r3, #4]
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dfac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800dfb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800dfb4:	460b      	mov	r3, r1
 800dfb6:	18db      	adds	r3, r3, r3
 800dfb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dfba:	4613      	mov	r3, r2
 800dfbc:	eb42 0303 	adc.w	r3, r2, r3
 800dfc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dfc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800dfc6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800dfca:	f7f2 fe15 	bl	8000bf8 <__aeabi_uldivmod>
 800dfce:	4602      	mov	r2, r0
 800dfd0:	460b      	mov	r3, r1
 800dfd2:	4b0d      	ldr	r3, [pc, #52]	@ (800e008 <UART_SetConfig+0x2d4>)
 800dfd4:	fba3 1302 	umull	r1, r3, r3, r2
 800dfd8:	095b      	lsrs	r3, r3, #5
 800dfda:	2164      	movs	r1, #100	@ 0x64
 800dfdc:	fb01 f303 	mul.w	r3, r1, r3
 800dfe0:	1ad3      	subs	r3, r2, r3
 800dfe2:	00db      	lsls	r3, r3, #3
 800dfe4:	3332      	adds	r3, #50	@ 0x32
 800dfe6:	4a08      	ldr	r2, [pc, #32]	@ (800e008 <UART_SetConfig+0x2d4>)
 800dfe8:	fba2 2303 	umull	r2, r3, r2, r3
 800dfec:	095b      	lsrs	r3, r3, #5
 800dfee:	f003 0207 	and.w	r2, r3, #7
 800dff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	4422      	add	r2, r4
 800dffa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800dffc:	e106      	b.n	800e20c <UART_SetConfig+0x4d8>
 800dffe:	bf00      	nop
 800e000:	40011000 	.word	0x40011000
 800e004:	40011400 	.word	0x40011400
 800e008:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e00c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e010:	2200      	movs	r2, #0
 800e012:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e016:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e01a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800e01e:	4642      	mov	r2, r8
 800e020:	464b      	mov	r3, r9
 800e022:	1891      	adds	r1, r2, r2
 800e024:	6239      	str	r1, [r7, #32]
 800e026:	415b      	adcs	r3, r3
 800e028:	627b      	str	r3, [r7, #36]	@ 0x24
 800e02a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e02e:	4641      	mov	r1, r8
 800e030:	1854      	adds	r4, r2, r1
 800e032:	4649      	mov	r1, r9
 800e034:	eb43 0501 	adc.w	r5, r3, r1
 800e038:	f04f 0200 	mov.w	r2, #0
 800e03c:	f04f 0300 	mov.w	r3, #0
 800e040:	00eb      	lsls	r3, r5, #3
 800e042:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e046:	00e2      	lsls	r2, r4, #3
 800e048:	4614      	mov	r4, r2
 800e04a:	461d      	mov	r5, r3
 800e04c:	4643      	mov	r3, r8
 800e04e:	18e3      	adds	r3, r4, r3
 800e050:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e054:	464b      	mov	r3, r9
 800e056:	eb45 0303 	adc.w	r3, r5, r3
 800e05a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e05e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e062:	685b      	ldr	r3, [r3, #4]
 800e064:	2200      	movs	r2, #0
 800e066:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e06a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e06e:	f04f 0200 	mov.w	r2, #0
 800e072:	f04f 0300 	mov.w	r3, #0
 800e076:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800e07a:	4629      	mov	r1, r5
 800e07c:	008b      	lsls	r3, r1, #2
 800e07e:	4621      	mov	r1, r4
 800e080:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e084:	4621      	mov	r1, r4
 800e086:	008a      	lsls	r2, r1, #2
 800e088:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800e08c:	f7f2 fdb4 	bl	8000bf8 <__aeabi_uldivmod>
 800e090:	4602      	mov	r2, r0
 800e092:	460b      	mov	r3, r1
 800e094:	4b60      	ldr	r3, [pc, #384]	@ (800e218 <UART_SetConfig+0x4e4>)
 800e096:	fba3 2302 	umull	r2, r3, r3, r2
 800e09a:	095b      	lsrs	r3, r3, #5
 800e09c:	011c      	lsls	r4, r3, #4
 800e09e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e0a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e0ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800e0b0:	4642      	mov	r2, r8
 800e0b2:	464b      	mov	r3, r9
 800e0b4:	1891      	adds	r1, r2, r2
 800e0b6:	61b9      	str	r1, [r7, #24]
 800e0b8:	415b      	adcs	r3, r3
 800e0ba:	61fb      	str	r3, [r7, #28]
 800e0bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e0c0:	4641      	mov	r1, r8
 800e0c2:	1851      	adds	r1, r2, r1
 800e0c4:	6139      	str	r1, [r7, #16]
 800e0c6:	4649      	mov	r1, r9
 800e0c8:	414b      	adcs	r3, r1
 800e0ca:	617b      	str	r3, [r7, #20]
 800e0cc:	f04f 0200 	mov.w	r2, #0
 800e0d0:	f04f 0300 	mov.w	r3, #0
 800e0d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800e0d8:	4659      	mov	r1, fp
 800e0da:	00cb      	lsls	r3, r1, #3
 800e0dc:	4651      	mov	r1, sl
 800e0de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e0e2:	4651      	mov	r1, sl
 800e0e4:	00ca      	lsls	r2, r1, #3
 800e0e6:	4610      	mov	r0, r2
 800e0e8:	4619      	mov	r1, r3
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	4642      	mov	r2, r8
 800e0ee:	189b      	adds	r3, r3, r2
 800e0f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e0f4:	464b      	mov	r3, r9
 800e0f6:	460a      	mov	r2, r1
 800e0f8:	eb42 0303 	adc.w	r3, r2, r3
 800e0fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e104:	685b      	ldr	r3, [r3, #4]
 800e106:	2200      	movs	r2, #0
 800e108:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e10a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800e10c:	f04f 0200 	mov.w	r2, #0
 800e110:	f04f 0300 	mov.w	r3, #0
 800e114:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800e118:	4649      	mov	r1, r9
 800e11a:	008b      	lsls	r3, r1, #2
 800e11c:	4641      	mov	r1, r8
 800e11e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e122:	4641      	mov	r1, r8
 800e124:	008a      	lsls	r2, r1, #2
 800e126:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800e12a:	f7f2 fd65 	bl	8000bf8 <__aeabi_uldivmod>
 800e12e:	4602      	mov	r2, r0
 800e130:	460b      	mov	r3, r1
 800e132:	4611      	mov	r1, r2
 800e134:	4b38      	ldr	r3, [pc, #224]	@ (800e218 <UART_SetConfig+0x4e4>)
 800e136:	fba3 2301 	umull	r2, r3, r3, r1
 800e13a:	095b      	lsrs	r3, r3, #5
 800e13c:	2264      	movs	r2, #100	@ 0x64
 800e13e:	fb02 f303 	mul.w	r3, r2, r3
 800e142:	1acb      	subs	r3, r1, r3
 800e144:	011b      	lsls	r3, r3, #4
 800e146:	3332      	adds	r3, #50	@ 0x32
 800e148:	4a33      	ldr	r2, [pc, #204]	@ (800e218 <UART_SetConfig+0x4e4>)
 800e14a:	fba2 2303 	umull	r2, r3, r2, r3
 800e14e:	095b      	lsrs	r3, r3, #5
 800e150:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e154:	441c      	add	r4, r3
 800e156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e15a:	2200      	movs	r2, #0
 800e15c:	673b      	str	r3, [r7, #112]	@ 0x70
 800e15e:	677a      	str	r2, [r7, #116]	@ 0x74
 800e160:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800e164:	4642      	mov	r2, r8
 800e166:	464b      	mov	r3, r9
 800e168:	1891      	adds	r1, r2, r2
 800e16a:	60b9      	str	r1, [r7, #8]
 800e16c:	415b      	adcs	r3, r3
 800e16e:	60fb      	str	r3, [r7, #12]
 800e170:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e174:	4641      	mov	r1, r8
 800e176:	1851      	adds	r1, r2, r1
 800e178:	6039      	str	r1, [r7, #0]
 800e17a:	4649      	mov	r1, r9
 800e17c:	414b      	adcs	r3, r1
 800e17e:	607b      	str	r3, [r7, #4]
 800e180:	f04f 0200 	mov.w	r2, #0
 800e184:	f04f 0300 	mov.w	r3, #0
 800e188:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800e18c:	4659      	mov	r1, fp
 800e18e:	00cb      	lsls	r3, r1, #3
 800e190:	4651      	mov	r1, sl
 800e192:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e196:	4651      	mov	r1, sl
 800e198:	00ca      	lsls	r2, r1, #3
 800e19a:	4610      	mov	r0, r2
 800e19c:	4619      	mov	r1, r3
 800e19e:	4603      	mov	r3, r0
 800e1a0:	4642      	mov	r2, r8
 800e1a2:	189b      	adds	r3, r3, r2
 800e1a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e1a6:	464b      	mov	r3, r9
 800e1a8:	460a      	mov	r2, r1
 800e1aa:	eb42 0303 	adc.w	r3, r2, r3
 800e1ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e1b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e1b4:	685b      	ldr	r3, [r3, #4]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	663b      	str	r3, [r7, #96]	@ 0x60
 800e1ba:	667a      	str	r2, [r7, #100]	@ 0x64
 800e1bc:	f04f 0200 	mov.w	r2, #0
 800e1c0:	f04f 0300 	mov.w	r3, #0
 800e1c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800e1c8:	4649      	mov	r1, r9
 800e1ca:	008b      	lsls	r3, r1, #2
 800e1cc:	4641      	mov	r1, r8
 800e1ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e1d2:	4641      	mov	r1, r8
 800e1d4:	008a      	lsls	r2, r1, #2
 800e1d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800e1da:	f7f2 fd0d 	bl	8000bf8 <__aeabi_uldivmod>
 800e1de:	4602      	mov	r2, r0
 800e1e0:	460b      	mov	r3, r1
 800e1e2:	4b0d      	ldr	r3, [pc, #52]	@ (800e218 <UART_SetConfig+0x4e4>)
 800e1e4:	fba3 1302 	umull	r1, r3, r3, r2
 800e1e8:	095b      	lsrs	r3, r3, #5
 800e1ea:	2164      	movs	r1, #100	@ 0x64
 800e1ec:	fb01 f303 	mul.w	r3, r1, r3
 800e1f0:	1ad3      	subs	r3, r2, r3
 800e1f2:	011b      	lsls	r3, r3, #4
 800e1f4:	3332      	adds	r3, #50	@ 0x32
 800e1f6:	4a08      	ldr	r2, [pc, #32]	@ (800e218 <UART_SetConfig+0x4e4>)
 800e1f8:	fba2 2303 	umull	r2, r3, r2, r3
 800e1fc:	095b      	lsrs	r3, r3, #5
 800e1fe:	f003 020f 	and.w	r2, r3, #15
 800e202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	4422      	add	r2, r4
 800e20a:	609a      	str	r2, [r3, #8]
}
 800e20c:	bf00      	nop
 800e20e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800e212:	46bd      	mov	sp, r7
 800e214:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e218:	51eb851f 	.word	0x51eb851f

0800e21c <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b08c      	sub	sp, #48	@ 0x30
 800e220:	af00      	add	r7, sp, #0
 800e222:	603b      	str	r3, [r7, #0]
 800e224:	4603      	mov	r3, r0
 800e226:	71fb      	strb	r3, [r7, #7]
 800e228:	460b      	mov	r3, r1
 800e22a:	71bb      	strb	r3, [r7, #6]
 800e22c:	4613      	mov	r3, r2
 800e22e:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 800e230:	79fb      	ldrb	r3, [r7, #7]
 800e232:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 800e234:	79bb      	ldrb	r3, [r7, #6]
 800e236:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 800e238:	797b      	ldrb	r3, [r7, #5]
 800e23a:	75bb      	strb	r3, [r7, #22]
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 800e23c:	f107 030c 	add.w	r3, r7, #12
 800e240:	2207      	movs	r2, #7
 800e242:	2100      	movs	r1, #0
 800e244:	4618      	mov	r0, r3
 800e246:	f001 f9a7 	bl	800f598 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800e24a:	f107 0318 	add.w	r3, r7, #24
 800e24e:	2218      	movs	r2, #24
 800e250:	2100      	movs	r1, #0
 800e252:	4618      	mov	r0, r3
 800e254:	f001 f9a0 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800e258:	233f      	movs	r3, #63	@ 0x3f
 800e25a:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 800e25c:	238a      	movs	r3, #138	@ 0x8a
 800e25e:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 800e260:	f107 0314 	add.w	r3, r7, #20
 800e264:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 800e266:	2303      	movs	r3, #3
 800e268:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 800e26a:	f107 030c 	add.w	r3, r7, #12
 800e26e:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 800e270:	2307      	movs	r3, #7
 800e272:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 800e274:	f107 0318 	add.w	r3, r7, #24
 800e278:	2100      	movs	r1, #0
 800e27a:	4618      	mov	r0, r3
 800e27c:	f000 fe0a 	bl	800ee94 <hci_send_req>
 800e280:	4603      	mov	r3, r0
 800e282:	2b00      	cmp	r3, #0
 800e284:	da01      	bge.n	800e28a <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 800e286:	23ff      	movs	r3, #255	@ 0xff
 800e288:	e014      	b.n	800e2b4 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800e28a:	7b3b      	ldrb	r3, [r7, #12]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d001      	beq.n	800e294 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 800e290:	7b3b      	ldrb	r3, [r7, #12]
 800e292:	e00f      	b.n	800e2b4 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 800e294:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800e298:	b29a      	uxth	r2, r3
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800e29e:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 800e2a2:	b29a      	uxth	r2, r3
 800e2a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2a6:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800e2a8:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800e2ac:	b29a      	uxth	r2, r3
 800e2ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2b0:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800e2b2:	2300      	movs	r3, #0
}
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	3730      	adds	r7, #48	@ 0x30
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 800e2bc:	b590      	push	{r4, r7, lr}
 800e2be:	b095      	sub	sp, #84	@ 0x54
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	4604      	mov	r4, r0
 800e2c4:	4608      	mov	r0, r1
 800e2c6:	4611      	mov	r1, r2
 800e2c8:	461a      	mov	r2, r3
 800e2ca:	4623      	mov	r3, r4
 800e2cc:	71fb      	strb	r3, [r7, #7]
 800e2ce:	4603      	mov	r3, r0
 800e2d0:	80bb      	strh	r3, [r7, #4]
 800e2d2:	460b      	mov	r3, r1
 800e2d4:	807b      	strh	r3, [r7, #2]
 800e2d6:	4613      	mov	r3, r2
 800e2d8:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 800e2da:	2300      	movs	r3, #0
 800e2dc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 800e2e0:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800e2e4:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800e2e8:	4413      	add	r3, r2
 800e2ea:	330e      	adds	r3, #14
 800e2ec:	2b28      	cmp	r3, #40	@ 0x28
 800e2ee:	d901      	bls.n	800e2f4 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 800e2f0:	2342      	movs	r3, #66	@ 0x42
 800e2f2:	e0d5      	b.n	800e4a0 <aci_gap_set_discoverable+0x1e4>

  buffer[indx] = AdvType;
 800e2f4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e2f8:	3350      	adds	r3, #80	@ 0x50
 800e2fa:	443b      	add	r3, r7
 800e2fc:	79fa      	ldrb	r2, [r7, #7]
 800e2fe:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800e302:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e306:	3301      	adds	r3, #1
 800e308:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 800e30c:	88bb      	ldrh	r3, [r7, #4]
 800e30e:	80bb      	strh	r3, [r7, #4]
  Osal_MemCpy(buffer + indx, &AdvIntervMin, 2);
 800e310:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e314:	f107 0208 	add.w	r2, r7, #8
 800e318:	4413      	add	r3, r2
 800e31a:	1d39      	adds	r1, r7, #4
 800e31c:	2202      	movs	r2, #2
 800e31e:	4618      	mov	r0, r3
 800e320:	f001 f92a 	bl	800f578 <Osal_MemCpy>
  indx +=  2;
 800e324:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e328:	3302      	adds	r3, #2
 800e32a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 800e32e:	887b      	ldrh	r3, [r7, #2]
 800e330:	807b      	strh	r3, [r7, #2]
  Osal_MemCpy(buffer + indx, &AdvIntervMax, 2);
 800e332:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e336:	f107 0208 	add.w	r2, r7, #8
 800e33a:	4413      	add	r3, r2
 800e33c:	1cb9      	adds	r1, r7, #2
 800e33e:	2202      	movs	r2, #2
 800e340:	4618      	mov	r0, r3
 800e342:	f001 f919 	bl	800f578 <Osal_MemCpy>
  indx +=  2;
 800e346:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e34a:	3302      	adds	r3, #2
 800e34c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 800e350:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e354:	3350      	adds	r3, #80	@ 0x50
 800e356:	443b      	add	r3, r7
 800e358:	79ba      	ldrb	r2, [r7, #6]
 800e35a:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800e35e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e362:	3301      	adds	r3, #1
 800e364:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 800e368:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e36c:	3350      	adds	r3, #80	@ 0x50
 800e36e:	443b      	add	r3, r7
 800e370:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800e374:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800e378:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e37c:	3301      	adds	r3, #1
 800e37e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 800e382:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e386:	3350      	adds	r3, #80	@ 0x50
 800e388:	443b      	add	r3, r7
 800e38a:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800e38e:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800e392:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e396:	3301      	adds	r3, #1
 800e398:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  Osal_MemCpy(buffer + indx, LocalName, LocalNameLen);
 800e39c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e3a0:	f107 0208 	add.w	r2, r7, #8
 800e3a4:	4413      	add	r3, r2
 800e3a6:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800e3aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f001 f8e3 	bl	800f578 <Osal_MemCpy>
  indx +=  LocalNameLen;
 800e3b2:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800e3b6:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800e3ba:	4413      	add	r3, r2
 800e3bc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 800e3c0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e3c4:	3350      	adds	r3, #80	@ 0x50
 800e3c6:	443b      	add	r3, r7
 800e3c8:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800e3cc:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800e3d0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e3d4:	3301      	adds	r3, #1
 800e3d6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  Osal_MemCpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 800e3da:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e3de:	f107 0208 	add.w	r2, r7, #8
 800e3e2:	4413      	add	r3, r2
 800e3e4:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800e3e8:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f001 f8c4 	bl	800f578 <Osal_MemCpy>
  indx +=  ServiceUUIDLen;  
 800e3f0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800e3f4:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800e3f8:	4413      	add	r3, r2
 800e3fa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800e3fe:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800e402:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  Osal_MemCpy(buffer + indx, &SlaveConnIntervMin, 2);
 800e406:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e40a:	f107 0208 	add.w	r2, r7, #8
 800e40e:	4413      	add	r3, r2
 800e410:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 800e414:	2202      	movs	r2, #2
 800e416:	4618      	mov	r0, r3
 800e418:	f001 f8ae 	bl	800f578 <Osal_MemCpy>
  indx +=  2;
 800e41c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e420:	3302      	adds	r3, #2
 800e422:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800e426:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800e42a:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  Osal_MemCpy(buffer + indx, &SlaveConnIntervMax, 2);
 800e42e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e432:	f107 0208 	add.w	r2, r7, #8
 800e436:	4413      	add	r3, r2
 800e438:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 800e43c:	2202      	movs	r2, #2
 800e43e:	4618      	mov	r0, r3
 800e440:	f001 f89a 	bl	800f578 <Osal_MemCpy>
  indx +=  2;    
 800e444:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e448:	3302      	adds	r3, #2
 800e44a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  Osal_MemSet(&rq, 0, sizeof(rq));
 800e44e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800e452:	2218      	movs	r2, #24
 800e454:	2100      	movs	r1, #0
 800e456:	4618      	mov	r0, r3
 800e458:	f001 f89e 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800e45c:	233f      	movs	r3, #63	@ 0x3f
 800e45e:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800e460:	2383      	movs	r3, #131	@ 0x83
 800e462:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 800e464:	f107 0308 	add.w	r3, r7, #8
 800e468:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 800e46a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e46e:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 800e470:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800e474:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 800e476:	2301      	movs	r3, #1
 800e478:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 800e47a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800e47e:	2100      	movs	r1, #0
 800e480:	4618      	mov	r0, r3
 800e482:	f000 fd07 	bl	800ee94 <hci_send_req>
 800e486:	4603      	mov	r3, r0
 800e488:	2b00      	cmp	r3, #0
 800e48a:	da01      	bge.n	800e490 <aci_gap_set_discoverable+0x1d4>
    return BLE_STATUS_TIMEOUT;
 800e48c:	23ff      	movs	r3, #255	@ 0xff
 800e48e:	e007      	b.n	800e4a0 <aci_gap_set_discoverable+0x1e4>

  if (status) {
 800e490:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e494:	2b00      	cmp	r3, #0
 800e496:	d002      	beq.n	800e49e <aci_gap_set_discoverable+0x1e2>
    return status;
 800e498:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e49c:	e000      	b.n	800e4a0 <aci_gap_set_discoverable+0x1e4>
  }

  return 0;
 800e49e:	2300      	movs	r3, #0
}
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	3754      	adds	r7, #84	@ 0x54
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	bd90      	pop	{r4, r7, pc}

0800e4a8 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	b090      	sub	sp, #64	@ 0x40
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	603a      	str	r2, [r7, #0]
 800e4b0:	461a      	mov	r2, r3
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	71fb      	strb	r3, [r7, #7]
 800e4b6:	460b      	mov	r3, r1
 800e4b8:	71bb      	strb	r3, [r7, #6]
 800e4ba:	4613      	mov	r3, r2
 800e4bc:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 800e4be:	79fb      	ldrb	r3, [r7, #7]
 800e4c0:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 800e4c2:	79bb      	ldrb	r3, [r7, #6]
 800e4c4:	737b      	strb	r3, [r7, #13]
  Osal_MemCpy(cp.oob_data, oob_data, 16);
 800e4c6:	f107 030c 	add.w	r3, r7, #12
 800e4ca:	3302      	adds	r3, #2
 800e4cc:	2210      	movs	r2, #16
 800e4ce:	6839      	ldr	r1, [r7, #0]
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	f001 f851 	bl	800f578 <Osal_MemCpy>
  cp.min_encryption_key_size = min_encryption_key_size;
 800e4d6:	797b      	ldrb	r3, [r7, #5]
 800e4d8:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 800e4da:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800e4de:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 800e4e0:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800e4e4:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 800e4e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e4ea:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 800e4ee:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800e4f2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  Osal_MemSet(&rq, 0, sizeof(rq));
 800e4f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e4fa:	2218      	movs	r2, #24
 800e4fc:	2100      	movs	r1, #0
 800e4fe:	4618      	mov	r0, r3
 800e500:	f001 f84a 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800e504:	233f      	movs	r3, #63	@ 0x3f
 800e506:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800e508:	2386      	movs	r3, #134	@ 0x86
 800e50a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 800e50c:	f107 030c 	add.w	r3, r7, #12
 800e510:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 800e512:	231a      	movs	r3, #26
 800e514:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 800e516:	f107 030b 	add.w	r3, r7, #11
 800e51a:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 800e51c:	2301      	movs	r3, #1
 800e51e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 800e520:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e524:	2100      	movs	r1, #0
 800e526:	4618      	mov	r0, r3
 800e528:	f000 fcb4 	bl	800ee94 <hci_send_req>
 800e52c:	4603      	mov	r3, r0
 800e52e:	2b00      	cmp	r3, #0
 800e530:	da01      	bge.n	800e536 <aci_gap_set_auth_requirement+0x8e>
    return BLE_STATUS_TIMEOUT;
 800e532:	23ff      	movs	r3, #255	@ 0xff
 800e534:	e005      	b.n	800e542 <aci_gap_set_auth_requirement+0x9a>

  if (status) {
 800e536:	7afb      	ldrb	r3, [r7, #11]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d001      	beq.n	800e540 <aci_gap_set_auth_requirement+0x98>
    return status;
 800e53c:	7afb      	ldrb	r3, [r7, #11]
 800e53e:	e000      	b.n	800e542 <aci_gap_set_auth_requirement+0x9a>
  }
    
  return 0;
 800e540:	2300      	movs	r3, #0
}
 800e542:	4618      	mov	r0, r3
 800e544:	3740      	adds	r7, #64	@ 0x40
 800e546:	46bd      	mov	sp, r7
 800e548:	bd80      	pop	{r7, pc}

0800e54a <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 800e54a:	b580      	push	{r7, lr}
 800e54c:	b092      	sub	sp, #72	@ 0x48
 800e54e:	af00      	add	r7, sp, #0
 800e550:	4603      	mov	r3, r0
 800e552:	6039      	str	r1, [r7, #0]
 800e554:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 800e556:	2300      	movs	r3, #0
 800e558:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 800e55c:	79fb      	ldrb	r3, [r7, #7]
 800e55e:	2b1f      	cmp	r3, #31
 800e560:	d901      	bls.n	800e566 <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 800e562:	2342      	movs	r3, #66	@ 0x42
 800e564:	e03e      	b.n	800e5e4 <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 800e566:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e56a:	3348      	adds	r3, #72	@ 0x48
 800e56c:	443b      	add	r3, r7
 800e56e:	79fa      	ldrb	r2, [r7, #7]
 800e570:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 800e574:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e578:	3301      	adds	r3, #1
 800e57a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  Osal_MemCpy(buffer + indx, AdvData, AdvLen);
 800e57e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e582:	f107 0208 	add.w	r2, r7, #8
 800e586:	4413      	add	r3, r2
 800e588:	79fa      	ldrb	r2, [r7, #7]
 800e58a:	6839      	ldr	r1, [r7, #0]
 800e58c:	4618      	mov	r0, r3
 800e58e:	f000 fff3 	bl	800f578 <Osal_MemCpy>
  indx +=  AdvLen;
 800e592:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800e596:	79fb      	ldrb	r3, [r7, #7]
 800e598:	4413      	add	r3, r2
 800e59a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  Osal_MemSet(&rq, 0, sizeof(rq));
 800e59e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800e5a2:	2218      	movs	r2, #24
 800e5a4:	2100      	movs	r1, #0
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	f000 fff6 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800e5ac:	233f      	movs	r3, #63	@ 0x3f
 800e5ae:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 800e5b0:	238e      	movs	r3, #142	@ 0x8e
 800e5b2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800e5b4:	f107 0308 	add.w	r3, r7, #8
 800e5b8:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800e5ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e5be:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 800e5c0:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800e5c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 800e5c6:	2301      	movs	r3, #1
 800e5c8:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 800e5ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800e5ce:	2100      	movs	r1, #0
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	f000 fc5f 	bl	800ee94 <hci_send_req>
 800e5d6:	4603      	mov	r3, r0
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	da01      	bge.n	800e5e0 <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 800e5dc:	23ff      	movs	r3, #255	@ 0xff
 800e5de:	e001      	b.n	800e5e4 <aci_gap_update_adv_data+0x9a>
    
  return status;
 800e5e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	3748      	adds	r7, #72	@ 0x48
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	bd80      	pop	{r7, pc}

0800e5ec <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b088      	sub	sp, #32
 800e5f0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  Osal_MemSet(&rq, 0, sizeof(rq));
 800e5f2:	f107 0308 	add.w	r3, r7, #8
 800e5f6:	2218      	movs	r2, #24
 800e5f8:	2100      	movs	r1, #0
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	f000 ffcc 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800e600:	233f      	movs	r3, #63	@ 0x3f
 800e602:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800e604:	f240 1301 	movw	r3, #257	@ 0x101
 800e608:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e60a:	1dfb      	adds	r3, r7, #7
 800e60c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e60e:	2301      	movs	r3, #1
 800e610:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800e612:	f107 0308 	add.w	r3, r7, #8
 800e616:	2100      	movs	r1, #0
 800e618:	4618      	mov	r0, r3
 800e61a:	f000 fc3b 	bl	800ee94 <hci_send_req>
 800e61e:	4603      	mov	r3, r0
 800e620:	2b00      	cmp	r3, #0
 800e622:	da01      	bge.n	800e628 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800e624:	23ff      	movs	r3, #255	@ 0xff
 800e626:	e000      	b.n	800e62a <aci_gatt_init+0x3e>

  return status;
 800e628:	79fb      	ldrb	r3, [r7, #7]
}
 800e62a:	4618      	mov	r0, r3
 800e62c:	3720      	adds	r7, #32
 800e62e:	46bd      	mov	sp, r7
 800e630:	bd80      	pop	{r7, pc}

0800e632 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800e632:	b580      	push	{r7, lr}
 800e634:	b090      	sub	sp, #64	@ 0x40
 800e636:	af00      	add	r7, sp, #0
 800e638:	6039      	str	r1, [r7, #0]
 800e63a:	4611      	mov	r1, r2
 800e63c:	461a      	mov	r2, r3
 800e63e:	4603      	mov	r3, r0
 800e640:	71fb      	strb	r3, [r7, #7]
 800e642:	460b      	mov	r3, r1
 800e644:	71bb      	strb	r3, [r7, #6]
 800e646:	4613      	mov	r3, r2
 800e648:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800e64a:	2300      	movs	r3, #0
 800e64c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 800e650:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e654:	3340      	adds	r3, #64	@ 0x40
 800e656:	443b      	add	r3, r7
 800e658:	79fa      	ldrb	r2, [r7, #7]
 800e65a:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800e65e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e662:	3301      	adds	r3, #1
 800e664:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 800e668:	79fb      	ldrb	r3, [r7, #7]
 800e66a:	2b01      	cmp	r3, #1
 800e66c:	d103      	bne.n	800e676 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 800e66e:	2302      	movs	r3, #2
 800e670:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e674:	e002      	b.n	800e67c <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 800e676:	2310      	movs	r3, #16
 800e678:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  Osal_MemCpy(buffer + indx, service_uuid, uuid_len);
 800e67c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e680:	f107 020c 	add.w	r2, r7, #12
 800e684:	4413      	add	r3, r2
 800e686:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800e68a:	6839      	ldr	r1, [r7, #0]
 800e68c:	4618      	mov	r0, r3
 800e68e:	f000 ff73 	bl	800f578 <Osal_MemCpy>
  indx +=  uuid_len;
 800e692:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800e696:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e69a:	4413      	add	r3, r2
 800e69c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 800e6a0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e6a4:	3340      	adds	r3, #64	@ 0x40
 800e6a6:	443b      	add	r3, r7
 800e6a8:	79ba      	ldrb	r2, [r7, #6]
 800e6aa:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800e6ae:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e6b2:	3301      	adds	r3, #1
 800e6b4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 800e6b8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e6bc:	3340      	adds	r3, #64	@ 0x40
 800e6be:	443b      	add	r3, r7
 800e6c0:	797a      	ldrb	r2, [r7, #5]
 800e6c2:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800e6c6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e6ca:	3301      	adds	r3, #1
 800e6cc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 800e6d0:	f107 0320 	add.w	r3, r7, #32
 800e6d4:	2203      	movs	r2, #3
 800e6d6:	2100      	movs	r1, #0
 800e6d8:	4618      	mov	r0, r3
 800e6da:	f000 ff5d 	bl	800f598 <Osal_MemSet>

  Osal_MemSet(&rq, 0, sizeof(rq));
 800e6de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e6e2:	2218      	movs	r2, #24
 800e6e4:	2100      	movs	r1, #0
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f000 ff56 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800e6ec:	233f      	movs	r3, #63	@ 0x3f
 800e6ee:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800e6f0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800e6f4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 800e6f6:	f107 030c 	add.w	r3, r7, #12
 800e6fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 800e6fc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e700:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 800e702:	f107 0320 	add.w	r3, r7, #32
 800e706:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800e708:	2303      	movs	r3, #3
 800e70a:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 800e70c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e710:	2100      	movs	r1, #0
 800e712:	4618      	mov	r0, r3
 800e714:	f000 fbbe 	bl	800ee94 <hci_send_req>
 800e718:	4603      	mov	r3, r0
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	da01      	bge.n	800e722 <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 800e71e:	23ff      	movs	r3, #255	@ 0xff
 800e720:	e00c      	b.n	800e73c <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 800e722:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d002      	beq.n	800e730 <aci_gatt_add_serv+0xfe>
    return resp.status;
 800e72a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e72e:	e005      	b.n	800e73c <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 800e730:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 800e734:	b29a      	uxth	r2, r3
 800e736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e738:	801a      	strh	r2, [r3, #0]

  return 0;
 800e73a:	2300      	movs	r3, #0
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3740      	adds	r7, #64	@ 0x40
 800e740:	46bd      	mov	sp, r7
 800e742:	bd80      	pop	{r7, pc}

0800e744 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b092      	sub	sp, #72	@ 0x48
 800e748:	af00      	add	r7, sp, #0
 800e74a:	603a      	str	r2, [r7, #0]
 800e74c:	461a      	mov	r2, r3
 800e74e:	4603      	mov	r3, r0
 800e750:	80fb      	strh	r3, [r7, #6]
 800e752:	460b      	mov	r3, r1
 800e754:	717b      	strb	r3, [r7, #5]
 800e756:	4613      	mov	r3, r2
 800e758:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800e75a:	2300      	movs	r3, #0
 800e75c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 800e760:	88fb      	ldrh	r3, [r7, #6]
 800e762:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 800e764:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e768:	f107 020c 	add.w	r2, r7, #12
 800e76c:	4413      	add	r3, r2
 800e76e:	1db9      	adds	r1, r7, #6
 800e770:	2202      	movs	r2, #2
 800e772:	4618      	mov	r0, r3
 800e774:	f000 ff00 	bl	800f578 <Osal_MemCpy>
  indx += 2;
 800e778:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e77c:	3302      	adds	r3, #2
 800e77e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 800e782:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e786:	3348      	adds	r3, #72	@ 0x48
 800e788:	443b      	add	r3, r7
 800e78a:	797a      	ldrb	r2, [r7, #5]
 800e78c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800e790:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e794:	3301      	adds	r3, #1
 800e796:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800e79a:	797b      	ldrb	r3, [r7, #5]
 800e79c:	2b01      	cmp	r3, #1
 800e79e:	d103      	bne.n	800e7a8 <aci_gatt_add_char+0x64>
    uuid_len = 2;
 800e7a0:	2302      	movs	r3, #2
 800e7a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800e7a6:	e002      	b.n	800e7ae <aci_gatt_add_char+0x6a>
  }
  else {
    uuid_len = 16;
 800e7a8:	2310      	movs	r3, #16
 800e7aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  Osal_MemCpy(buffer + indx, charUuid, uuid_len);
 800e7ae:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e7b2:	f107 020c 	add.w	r2, r7, #12
 800e7b6:	4413      	add	r3, r2
 800e7b8:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800e7bc:	6839      	ldr	r1, [r7, #0]
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f000 feda 	bl	800f578 <Osal_MemCpy>
  indx +=  uuid_len;
 800e7c4:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800e7c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e7cc:	4413      	add	r3, r2
 800e7ce:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 800e7d2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e7d6:	3348      	adds	r3, #72	@ 0x48
 800e7d8:	443b      	add	r3, r7
 800e7da:	793a      	ldrb	r2, [r7, #4]
 800e7dc:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800e7e0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e7e4:	3301      	adds	r3, #1
 800e7e6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 800e7ea:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e7ee:	3348      	adds	r3, #72	@ 0x48
 800e7f0:	443b      	add	r3, r7
 800e7f2:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800e7f6:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800e7fa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e7fe:	3301      	adds	r3, #1
 800e800:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 800e804:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e808:	3348      	adds	r3, #72	@ 0x48
 800e80a:	443b      	add	r3, r7
 800e80c:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800e810:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800e814:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e818:	3301      	adds	r3, #1
 800e81a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 800e81e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e822:	3348      	adds	r3, #72	@ 0x48
 800e824:	443b      	add	r3, r7
 800e826:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800e82a:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800e82e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e832:	3301      	adds	r3, #1
 800e834:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 800e838:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e83c:	3348      	adds	r3, #72	@ 0x48
 800e83e:	443b      	add	r3, r7
 800e840:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800e844:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800e848:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e84c:	3301      	adds	r3, #1
 800e84e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 800e852:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e856:	3348      	adds	r3, #72	@ 0x48
 800e858:	443b      	add	r3, r7
 800e85a:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800e85e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800e862:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e866:	3301      	adds	r3, #1
 800e868:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 800e86c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e870:	2203      	movs	r2, #3
 800e872:	2100      	movs	r1, #0
 800e874:	4618      	mov	r0, r3
 800e876:	f000 fe8f 	bl	800f598 <Osal_MemSet>

  Osal_MemSet(&rq, 0, sizeof(rq));
 800e87a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800e87e:	2218      	movs	r2, #24
 800e880:	2100      	movs	r1, #0
 800e882:	4618      	mov	r0, r3
 800e884:	f000 fe88 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800e888:	233f      	movs	r3, #63	@ 0x3f
 800e88a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800e88c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800e890:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800e892:	f107 030c 	add.w	r3, r7, #12
 800e896:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800e898:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e89c:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 800e89e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e8a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800e8a4:	2303      	movs	r3, #3
 800e8a6:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 800e8a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800e8ac:	2100      	movs	r1, #0
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	f000 faf0 	bl	800ee94 <hci_send_req>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	da01      	bge.n	800e8be <aci_gatt_add_char+0x17a>
    return BLE_STATUS_TIMEOUT;
 800e8ba:	23ff      	movs	r3, #255	@ 0xff
 800e8bc:	e00c      	b.n	800e8d8 <aci_gatt_add_char+0x194>

  if (resp.status) {
 800e8be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d002      	beq.n	800e8cc <aci_gatt_add_char+0x188>
    return resp.status;
 800e8c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e8ca:	e005      	b.n	800e8d8 <aci_gatt_add_char+0x194>
  }
    
  *charHandle = btohs(resp.handle);
 800e8cc:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 800e8d0:	b29a      	uxth	r2, r3
 800e8d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e8d4:	801a      	strh	r2, [r3, #0]

  return 0;
 800e8d6:	2300      	movs	r3, #0
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	3748      	adds	r7, #72	@ 0x48
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	bd80      	pop	{r7, pc}

0800e8e0 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 800e8e0:	b590      	push	{r4, r7, lr}
 800e8e2:	b0ab      	sub	sp, #172	@ 0xac
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	4604      	mov	r4, r0
 800e8e8:	4608      	mov	r0, r1
 800e8ea:	4611      	mov	r1, r2
 800e8ec:	461a      	mov	r2, r3
 800e8ee:	4623      	mov	r3, r4
 800e8f0:	80fb      	strh	r3, [r7, #6]
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	80bb      	strh	r3, [r7, #4]
 800e8f6:	460b      	mov	r3, r1
 800e8f8:	70fb      	strb	r3, [r7, #3]
 800e8fa:	4613      	mov	r3, r2
 800e8fc:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800e8fe:	2300      	movs	r3, #0
 800e900:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800e904:	78bb      	ldrb	r3, [r7, #2]
 800e906:	2b7a      	cmp	r3, #122	@ 0x7a
 800e908:	d901      	bls.n	800e90e <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800e90a:	2342      	movs	r3, #66	@ 0x42
 800e90c:	e07a      	b.n	800ea04 <aci_gatt_update_char_value+0x124>

  servHandle = htobs(servHandle);
 800e90e:	88fb      	ldrh	r3, [r7, #6]
 800e910:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &servHandle, 2);
 800e912:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e916:	f107 0208 	add.w	r2, r7, #8
 800e91a:	4413      	add	r3, r2
 800e91c:	1db9      	adds	r1, r7, #6
 800e91e:	2202      	movs	r2, #2
 800e920:	4618      	mov	r0, r3
 800e922:	f000 fe29 	bl	800f578 <Osal_MemCpy>
  indx += 2;
 800e926:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e92a:	3302      	adds	r3, #2
 800e92c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 800e930:	88bb      	ldrh	r3, [r7, #4]
 800e932:	80bb      	strh	r3, [r7, #4]
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 800e934:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e938:	f107 0208 	add.w	r2, r7, #8
 800e93c:	4413      	add	r3, r2
 800e93e:	1d39      	adds	r1, r7, #4
 800e940:	2202      	movs	r2, #2
 800e942:	4618      	mov	r0, r3
 800e944:	f000 fe18 	bl	800f578 <Osal_MemCpy>
  indx += 2;
 800e948:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e94c:	3302      	adds	r3, #2
 800e94e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 800e952:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e956:	33a8      	adds	r3, #168	@ 0xa8
 800e958:	443b      	add	r3, r7
 800e95a:	78fa      	ldrb	r2, [r7, #3]
 800e95c:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800e960:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e964:	3301      	adds	r3, #1
 800e966:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 800e96a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e96e:	33a8      	adds	r3, #168	@ 0xa8
 800e970:	443b      	add	r3, r7
 800e972:	78ba      	ldrb	r2, [r7, #2]
 800e974:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800e978:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e97c:	3301      	adds	r3, #1
 800e97e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  Osal_MemCpy(buffer + indx, charValue, charValueLen);
 800e982:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e986:	f107 0208 	add.w	r2, r7, #8
 800e98a:	4413      	add	r3, r2
 800e98c:	78ba      	ldrb	r2, [r7, #2]
 800e98e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800e992:	4618      	mov	r0, r3
 800e994:	f000 fdf0 	bl	800f578 <Osal_MemCpy>
  indx +=  charValueLen;
 800e998:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 800e99c:	78bb      	ldrb	r3, [r7, #2]
 800e99e:	4413      	add	r3, r2
 800e9a0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  Osal_MemSet(&rq, 0, sizeof(rq));
 800e9a4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800e9a8:	2218      	movs	r2, #24
 800e9aa:	2100      	movs	r1, #0
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	f000 fdf3 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800e9b2:	233f      	movs	r3, #63	@ 0x3f
 800e9b4:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800e9b8:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800e9bc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 800e9c0:	f107 0308 	add.w	r3, r7, #8
 800e9c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 800e9c8:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800e9cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 800e9d0:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 800e9d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 800e9d8:	2301      	movs	r3, #1
 800e9da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 800e9de:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800e9e2:	2100      	movs	r1, #0
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	f000 fa55 	bl	800ee94 <hci_send_req>
 800e9ea:	4603      	mov	r3, r0
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	da01      	bge.n	800e9f4 <aci_gatt_update_char_value+0x114>
    return BLE_STATUS_TIMEOUT;
 800e9f0:	23ff      	movs	r3, #255	@ 0xff
 800e9f2:	e007      	b.n	800ea04 <aci_gatt_update_char_value+0x124>

  if (status) {
 800e9f4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d002      	beq.n	800ea02 <aci_gatt_update_char_value+0x122>
    return status;
 800e9fc:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800ea00:	e000      	b.n	800ea04 <aci_gatt_update_char_value+0x124>
  }

  return 0;
 800ea02:	2300      	movs	r3, #0
}
 800ea04:	4618      	mov	r0, r3
 800ea06:	37ac      	adds	r7, #172	@ 0xac
 800ea08:	46bd      	mov	sp, r7
 800ea0a:	bd90      	pop	{r4, r7, pc}

0800ea0c <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	b08a      	sub	sp, #40	@ 0x28
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	4603      	mov	r3, r0
 800ea14:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 800ea16:	88fb      	ldrh	r3, [r7, #6]
 800ea18:	81bb      	strh	r3, [r7, #12]

    Osal_MemSet(&rq, 0, sizeof(rq));
 800ea1a:	f107 0310 	add.w	r3, r7, #16
 800ea1e:	2218      	movs	r2, #24
 800ea20:	2100      	movs	r1, #0
 800ea22:	4618      	mov	r0, r3
 800ea24:	f000 fdb8 	bl	800f598 <Osal_MemSet>
    rq.ogf = OGF_VENDOR_CMD;
 800ea28:	233f      	movs	r3, #63	@ 0x3f
 800ea2a:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 800ea2c:	f240 1327 	movw	r3, #295	@ 0x127
 800ea30:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 800ea32:	f107 030c 	add.w	r3, r7, #12
 800ea36:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 800ea38:	2302      	movs	r3, #2
 800ea3a:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 800ea3c:	f107 030b 	add.w	r3, r7, #11
 800ea40:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 800ea42:	2301      	movs	r3, #1
 800ea44:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 800ea46:	f107 0310 	add.w	r3, r7, #16
 800ea4a:	2100      	movs	r1, #0
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f000 fa21 	bl	800ee94 <hci_send_req>
 800ea52:	4603      	mov	r3, r0
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	da01      	bge.n	800ea5c <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 800ea58:	23ff      	movs	r3, #255	@ 0xff
 800ea5a:	e000      	b.n	800ea5e <aci_gatt_allow_read+0x52>

    return status;
 800ea5c:	7afb      	ldrb	r3, [r7, #11]
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	3728      	adds	r7, #40	@ 0x28
 800ea62:	46bd      	mov	sp, r7
 800ea64:	bd80      	pop	{r7, pc}

0800ea66 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800ea66:	b580      	push	{r7, lr}
 800ea68:	b08a      	sub	sp, #40	@ 0x28
 800ea6a:	af00      	add	r7, sp, #0
 800ea6c:	4603      	mov	r3, r0
 800ea6e:	460a      	mov	r2, r1
 800ea70:	71fb      	strb	r3, [r7, #7]
 800ea72:	4613      	mov	r3, r2
 800ea74:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 800ea76:	79fb      	ldrb	r3, [r7, #7]
 800ea78:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 800ea7a:	79bb      	ldrb	r3, [r7, #6]
 800ea7c:	737b      	strb	r3, [r7, #13]

  Osal_MemSet(&rq, 0, sizeof(rq));
 800ea7e:	f107 0310 	add.w	r3, r7, #16
 800ea82:	2218      	movs	r2, #24
 800ea84:	2100      	movs	r1, #0
 800ea86:	4618      	mov	r0, r3
 800ea88:	f000 fd86 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800ea8c:	233f      	movs	r3, #63	@ 0x3f
 800ea8e:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800ea90:	230f      	movs	r3, #15
 800ea92:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800ea94:	f107 030c 	add.w	r3, r7, #12
 800ea98:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800ea9a:	2302      	movs	r3, #2
 800ea9c:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800ea9e:	f107 030b 	add.w	r3, r7, #11
 800eaa2:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800eaa4:	2301      	movs	r3, #1
 800eaa6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 800eaa8:	f107 0310 	add.w	r3, r7, #16
 800eaac:	2100      	movs	r1, #0
 800eaae:	4618      	mov	r0, r3
 800eab0:	f000 f9f0 	bl	800ee94 <hci_send_req>
 800eab4:	4603      	mov	r3, r0
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	da01      	bge.n	800eabe <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 800eaba:	23ff      	movs	r3, #255	@ 0xff
 800eabc:	e000      	b.n	800eac0 <aci_hal_set_tx_power_level+0x5a>

  return status;
 800eabe:	7afb      	ldrb	r3, [r7, #11]
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	3728      	adds	r7, #40	@ 0x28
 800eac4:	46bd      	mov	sp, r7
 800eac6:	bd80      	pop	{r7, pc}

0800eac8 <aci_l2cap_connection_parameter_update_request>:
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_l2cap_connection_parameter_update_request(uint16_t conn_handle, uint16_t interval_min,
							 uint16_t interval_max, uint16_t slave_latency,
							 uint16_t timeout_multiplier)
{
 800eac8:	b590      	push	{r4, r7, lr}
 800eaca:	b08d      	sub	sp, #52	@ 0x34
 800eacc:	af00      	add	r7, sp, #0
 800eace:	4604      	mov	r4, r0
 800ead0:	4608      	mov	r0, r1
 800ead2:	4611      	mov	r1, r2
 800ead4:	461a      	mov	r2, r3
 800ead6:	4623      	mov	r3, r4
 800ead8:	80fb      	strh	r3, [r7, #6]
 800eada:	4603      	mov	r3, r0
 800eadc:	80bb      	strh	r3, [r7, #4]
 800eade:	460b      	mov	r3, r1
 800eae0:	807b      	strh	r3, [r7, #2]
 800eae2:	4613      	mov	r3, r2
 800eae4:	803b      	strh	r3, [r7, #0]
  struct hci_request rq;
  uint8_t status;
  l2cap_conn_param_update_req_cp cp;

  cp.conn_handle = htobs(conn_handle);
 800eae6:	88fb      	ldrh	r3, [r7, #6]
 800eae8:	81bb      	strh	r3, [r7, #12]
  cp.interval_min = htobs(interval_min);
 800eaea:	88bb      	ldrh	r3, [r7, #4]
 800eaec:	81fb      	strh	r3, [r7, #14]
  cp.interval_max = htobs(interval_max);
 800eaee:	887b      	ldrh	r3, [r7, #2]
 800eaf0:	823b      	strh	r3, [r7, #16]
  cp.slave_latency = htobs(slave_latency);
 800eaf2:	883b      	ldrh	r3, [r7, #0]
 800eaf4:	827b      	strh	r3, [r7, #18]
  cp.timeout_multiplier = htobs(timeout_multiplier);
 800eaf6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800eafa:	82bb      	strh	r3, [r7, #20]

  Osal_MemSet(&rq, 0, sizeof(rq));
 800eafc:	f107 0318 	add.w	r3, r7, #24
 800eb00:	2218      	movs	r2, #24
 800eb02:	2100      	movs	r1, #0
 800eb04:	4618      	mov	r0, r3
 800eb06:	f000 fd47 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800eb0a:	233f      	movs	r3, #63	@ 0x3f
 800eb0c:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_REQ;
 800eb0e:	f240 1381 	movw	r3, #385	@ 0x181
 800eb12:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 800eb14:	f107 030c 	add.w	r3, r7, #12
 800eb18:	623b      	str	r3, [r7, #32]
  rq.clen = L2CAP_CONN_PARAM_UPDATE_REQ_CP_SIZE;
 800eb1a:	230a      	movs	r3, #10
 800eb1c:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.event = EVT_CMD_STATUS;
 800eb1e:	230f      	movs	r3, #15
 800eb20:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800eb22:	f107 0317 	add.w	r3, r7, #23
 800eb26:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = 1;
 800eb28:	2301      	movs	r3, #1
 800eb2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (hci_send_req(&rq, FALSE) < 0)
 800eb2c:	f107 0318 	add.w	r3, r7, #24
 800eb30:	2100      	movs	r1, #0
 800eb32:	4618      	mov	r0, r3
 800eb34:	f000 f9ae 	bl	800ee94 <hci_send_req>
 800eb38:	4603      	mov	r3, r0
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	da01      	bge.n	800eb42 <aci_l2cap_connection_parameter_update_request+0x7a>
    return BLE_STATUS_TIMEOUT;
 800eb3e:	23ff      	movs	r3, #255	@ 0xff
 800eb40:	e000      	b.n	800eb44 <aci_l2cap_connection_parameter_update_request+0x7c>
  
  return status;  
 800eb42:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb44:	4618      	mov	r0, r3
 800eb46:	3734      	adds	r7, #52	@ 0x34
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd90      	pop	{r4, r7, pc}

0800eb4c <getBlueNRGVersion>:
  
  return ret;
}

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800eb4c:	b590      	push	{r4, r7, lr}
 800eb4e:	b089      	sub	sp, #36	@ 0x24
 800eb50:	af02      	add	r7, sp, #8
 800eb52:	6078      	str	r0, [r7, #4]
 800eb54:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version = 0 ;
 800eb56:	2300      	movs	r3, #0
 800eb58:	75bb      	strb	r3, [r7, #22]
  uint8_t lmp_pal_version = 0;
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	757b      	strb	r3, [r7, #21]
  uint16_t hci_revision=0;
 800eb5e:	2300      	movs	r3, #0
 800eb60:	827b      	strh	r3, [r7, #18]
  uint16_t manufacturer_name=0;
 800eb62:	2300      	movs	r3, #0
 800eb64:	823b      	strh	r3, [r7, #16]
  uint16_t lmp_pal_subversion=0;
 800eb66:	2300      	movs	r3, #0
 800eb68:	81fb      	strh	r3, [r7, #14]

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800eb6a:	f107 0410 	add.w	r4, r7, #16
 800eb6e:	f107 0215 	add.w	r2, r7, #21
 800eb72:	f107 0112 	add.w	r1, r7, #18
 800eb76:	f107 0016 	add.w	r0, r7, #22
 800eb7a:	f107 030e 	add.w	r3, r7, #14
 800eb7e:	9300      	str	r3, [sp, #0]
 800eb80:	4623      	mov	r3, r4
 800eb82:	f000 fab7 	bl	800f0f4 <hci_le_read_local_version>
 800eb86:	4603      	mov	r3, r0
 800eb88:	75fb      	strb	r3, [r7, #23]
				     &manufacturer_name, &lmp_pal_subversion);

    
  if (status == BLE_STATUS_SUCCESS) {
 800eb8a:	7dfb      	ldrb	r3, [r7, #23]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d124      	bne.n	800ebda <getBlueNRGVersion+0x8e>
    *hwVersion = hci_revision >> 8;
 800eb90:	8a7b      	ldrh	r3, [r7, #18]
 800eb92:	0a1b      	lsrs	r3, r3, #8
 800eb94:	b29b      	uxth	r3, r3
 800eb96:	b2da      	uxtb	r2, r3
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800eb9c:	8a7b      	ldrh	r3, [r7, #18]
 800eb9e:	021b      	lsls	r3, r3, #8
 800eba0:	b29a      	uxth	r2, r3
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800eba6:	683b      	ldr	r3, [r7, #0]
 800eba8:	881b      	ldrh	r3, [r3, #0]
 800ebaa:	b21a      	sxth	r2, r3
 800ebac:	89fb      	ldrh	r3, [r7, #14]
 800ebae:	b21b      	sxth	r3, r3
 800ebb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ebb4:	b21b      	sxth	r3, r3
 800ebb6:	4313      	orrs	r3, r2
 800ebb8:	b21b      	sxth	r3, r3
 800ebba:	b29a      	uxth	r2, r3
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	881b      	ldrh	r3, [r3, #0]
 800ebc4:	b21a      	sxth	r2, r3
 800ebc6:	89fb      	ldrh	r3, [r7, #14]
 800ebc8:	b21b      	sxth	r3, r3
 800ebca:	f003 030f 	and.w	r3, r3, #15
 800ebce:	b21b      	sxth	r3, r3
 800ebd0:	4313      	orrs	r3, r2
 800ebd2:	b21b      	sxth	r3, r3
 800ebd4:	b29a      	uxth	r2, r3
 800ebd6:	683b      	ldr	r3, [r7, #0]
 800ebd8:	801a      	strh	r2, [r3, #0]
  }

  return status;
 800ebda:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	371c      	adds	r7, #28
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd90      	pop	{r4, r7, pc}

0800ebe4 <HCI_Init>:
  hci_timeout = 1;
  return;
}

void HCI_Init(void)
{
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b082      	sub	sp, #8
 800ebe8:	af00      	add	r7, sp, #0
  uint8_t index;
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head (&hciReadPktPool);
 800ebea:	480f      	ldr	r0, [pc, #60]	@ (800ec28 <HCI_Init+0x44>)
 800ebec:	f000 fb86 	bl	800f2fc <list_init_head>
  list_init_head (&hciReadPktRxQueue);
 800ebf0:	480e      	ldr	r0, [pc, #56]	@ (800ec2c <HCI_Init+0x48>)
 800ebf2:	f000 fb83 	bl	800f2fc <list_init_head>
  
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	71fb      	strb	r3, [r7, #7]
 800ebfa:	e00c      	b.n	800ec16 <HCI_Init+0x32>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800ebfc:	79fb      	ldrb	r3, [r7, #7]
 800ebfe:	228c      	movs	r2, #140	@ 0x8c
 800ec00:	fb02 f303 	mul.w	r3, r2, r3
 800ec04:	4a0a      	ldr	r2, [pc, #40]	@ (800ec30 <HCI_Init+0x4c>)
 800ec06:	4413      	add	r3, r2
 800ec08:	4619      	mov	r1, r3
 800ec0a:	4807      	ldr	r0, [pc, #28]	@ (800ec28 <HCI_Init+0x44>)
 800ec0c:	f000 fbce 	bl	800f3ac <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800ec10:	79fb      	ldrb	r3, [r7, #7]
 800ec12:	3301      	adds	r3, #1
 800ec14:	71fb      	strb	r3, [r7, #7]
 800ec16:	79fb      	ldrb	r3, [r7, #7]
 800ec18:	2b04      	cmp	r3, #4
 800ec1a:	d9ef      	bls.n	800ebfc <HCI_Init+0x18>
  }
}
 800ec1c:	bf00      	nop
 800ec1e:	bf00      	nop
 800ec20:	3708      	adds	r7, #8
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bd80      	pop	{r7, pc}
 800ec26:	bf00      	nop
 800ec28:	20000a98 	.word	0x20000a98
 800ec2c:	20000aa0 	.word	0x20000aa0
 800ec30:	20000aa8 	.word	0x20000aa8

0800ec34 <HCI_verify>:
 *
 * @param[in] hciReadPacket    The packet that is received from HCI interface.
 * @return 0 if HCI packet is as expected
 */
int HCI_verify(const tHciDataPacket * hciReadPacket)
{
 800ec34:	b480      	push	{r7}
 800ec36:	b085      	sub	sp, #20
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	3308      	adds	r3, #8
 800ec40:	60fb      	str	r3, [r7, #12]
  
  if(hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	781b      	ldrb	r3, [r3, #0]
 800ec46:	2b04      	cmp	r3, #4
 800ec48:	d001      	beq.n	800ec4e <HCI_verify+0x1a>
    return 1;  /* Incorrect type. */
 800ec4a:	2301      	movs	r3, #1
 800ec4c:	e00c      	b.n	800ec68 <HCI_verify+0x34>
  
  if(hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	3302      	adds	r3, #2
 800ec52:	781b      	ldrb	r3, [r3, #0]
 800ec54:	461a      	mov	r2, r3
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800ec5c:	3b03      	subs	r3, #3
 800ec5e:	429a      	cmp	r2, r3
 800ec60:	d001      	beq.n	800ec66 <HCI_verify+0x32>
    return 2; /* Wrong length (packet truncated or too long). */
 800ec62:	2302      	movs	r3, #2
 800ec64:	e000      	b.n	800ec68 <HCI_verify+0x34>
  
  return 0;      
 800ec66:	2300      	movs	r3, #0
}
 800ec68:	4618      	mov	r0, r3
 800ec6a:	3714      	adds	r7, #20
 800ec6c:	46bd      	mov	sp, r7
 800ec6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec72:	4770      	bx	lr

0800ec74 <HCI_Process>:
////  }
////}


void HCI_Process(void)
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b082      	sub	sp, #8
 800ec78:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	603b      	str	r3, [r7, #0]
  
  Disable_SPI_IRQ();
 800ec7e:	f7f7 fef3 	bl	8006a68 <Disable_SPI_IRQ>
  uint8_t list_empty = list_is_empty(&hciReadPktRxQueue);        
 800ec82:	4814      	ldr	r0, [pc, #80]	@ (800ecd4 <HCI_Process+0x60>)
 800ec84:	f000 fb4a 	bl	800f31c <list_is_empty>
 800ec88:	4603      	mov	r3, r0
 800ec8a:	71fb      	strb	r3, [r7, #7]
  /* process any pending events read */
  while(list_empty == FALSE)
 800ec8c:	e017      	b.n	800ecbe <HCI_Process+0x4a>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800ec8e:	463b      	mov	r3, r7
 800ec90:	4619      	mov	r1, r3
 800ec92:	4810      	ldr	r0, [pc, #64]	@ (800ecd4 <HCI_Process+0x60>)
 800ec94:	f000 fbd1 	bl	800f43a <list_remove_head>
    Enable_SPI_IRQ();
 800ec98:	f7f7 fedf 	bl	8006a5a <Enable_SPI_IRQ>
    HCI_Event_CB(hciReadPacket->dataBuff);
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	3308      	adds	r3, #8
 800eca0:	4618      	mov	r0, r3
 800eca2:	f7f7 f86f 	bl	8005d84 <HCI_Event_CB>
    Disable_SPI_IRQ();
 800eca6:	f7f7 fedf 	bl	8006a68 <Disable_SPI_IRQ>
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	4619      	mov	r1, r3
 800ecae:	480a      	ldr	r0, [pc, #40]	@ (800ecd8 <HCI_Process+0x64>)
 800ecb0:	f000 fb7c 	bl	800f3ac <list_insert_tail>
    list_empty = list_is_empty(&hciReadPktRxQueue);
 800ecb4:	4807      	ldr	r0, [pc, #28]	@ (800ecd4 <HCI_Process+0x60>)
 800ecb6:	f000 fb31 	bl	800f31c <list_is_empty>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	71fb      	strb	r3, [r7, #7]
  while(list_empty == FALSE)
 800ecbe:	79fb      	ldrb	r3, [r7, #7]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d0e4      	beq.n	800ec8e <HCI_Process+0x1a>
  }
  /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
  BlueNRG. */
  HCI_Isr();
 800ecc4:	f000 f814 	bl	800ecf0 <HCI_Isr>
  Enable_SPI_IRQ();    
 800ecc8:	f7f7 fec7 	bl	8006a5a <Enable_SPI_IRQ>
}
 800eccc:	bf00      	nop
 800ecce:	3708      	adds	r7, #8
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	bd80      	pop	{r7, pc}
 800ecd4:	20000aa0 	.word	0x20000aa0
 800ecd8:	20000a98 	.word	0x20000a98

0800ecdc <HCI_Queue_Empty>:

BOOL HCI_Queue_Empty(void)
{
 800ecdc:	b580      	push	{r7, lr}
 800ecde:	af00      	add	r7, sp, #0
  return list_is_empty(&hciReadPktRxQueue);
 800ece0:	4802      	ldr	r0, [pc, #8]	@ (800ecec <HCI_Queue_Empty+0x10>)
 800ece2:	f000 fb1b 	bl	800f31c <list_is_empty>
 800ece6:	4603      	mov	r3, r0
}
 800ece8:	4618      	mov	r0, r3
 800ecea:	bd80      	pop	{r7, pc}
 800ecec:	20000aa0 	.word	0x20000aa0

0800ecf0 <HCI_Isr>:

void HCI_Isr(void)
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b082      	sub	sp, #8
 800ecf4:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	603b      	str	r3, [r7, #0]
  uint8_t data_len;
  
  Clear_SPI_EXTI_Flag();
 800ecfa:	f7f7 febd 	bl	8006a78 <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 800ecfe:	e038      	b.n	800ed72 <HCI_Isr+0x82>
    if (list_is_empty (&hciReadPktPool) == FALSE){
 800ed00:	4820      	ldr	r0, [pc, #128]	@ (800ed84 <HCI_Isr+0x94>)
 800ed02:	f000 fb0b 	bl	800f31c <list_is_empty>
 800ed06:	4603      	mov	r3, r0
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d12d      	bne.n	800ed68 <HCI_Isr+0x78>
      
      /* enqueueing a packet for read */
      list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800ed0c:	463b      	mov	r3, r7
 800ed0e:	4619      	mov	r1, r3
 800ed10:	481c      	ldr	r0, [pc, #112]	@ (800ed84 <HCI_Isr+0x94>)
 800ed12:	f000 fb92 	bl	800f43a <list_remove_head>
      
      data_len = BlueNRG_SPI_Read_All(&SpiHandle, hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	3308      	adds	r3, #8
 800ed1a:	2280      	movs	r2, #128	@ 0x80
 800ed1c:	4619      	mov	r1, r3
 800ed1e:	481a      	ldr	r0, [pc, #104]	@ (800ed88 <HCI_Isr+0x98>)
 800ed20:	f7f7 fd1c 	bl	800675c <BlueNRG_SPI_Read_All>
 800ed24:	4603      	mov	r3, r0
 800ed26:	71fb      	strb	r3, [r7, #7]
      if(data_len > 0){                    
 800ed28:	79fb      	ldrb	r3, [r7, #7]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d016      	beq.n	800ed5c <HCI_Isr+0x6c>
        hciReadPacket->data_len = data_len;
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	79fa      	ldrb	r2, [r7, #7]
 800ed32:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if(HCI_verify(hciReadPacket) == 0)
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	4618      	mov	r0, r3
 800ed3a:	f7ff ff7b 	bl	800ec34 <HCI_verify>
 800ed3e:	4603      	mov	r3, r0
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d105      	bne.n	800ed50 <HCI_Isr+0x60>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	4619      	mov	r1, r3
 800ed48:	4810      	ldr	r0, [pc, #64]	@ (800ed8c <HCI_Isr+0x9c>)
 800ed4a:	f000 fb2f 	bl	800f3ac <list_insert_tail>
 800ed4e:	e00e      	b.n	800ed6e <HCI_Isr+0x7e>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	4619      	mov	r1, r3
 800ed54:	480b      	ldr	r0, [pc, #44]	@ (800ed84 <HCI_Isr+0x94>)
 800ed56:	f000 fb03 	bl	800f360 <list_insert_head>
 800ed5a:	e008      	b.n	800ed6e <HCI_Isr+0x7e>
      }
      else {
        // Insert the packet back into the pool.
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	4619      	mov	r1, r3
 800ed60:	4808      	ldr	r0, [pc, #32]	@ (800ed84 <HCI_Isr+0x94>)
 800ed62:	f000 fafd 	bl	800f360 <list_insert_head>
 800ed66:	e002      	b.n	800ed6e <HCI_Isr+0x7e>
      }
      
    }
    else{
      // HCI Read Packet Pool is empty, wait for a free packet.
      Clear_SPI_EXTI_Flag();
 800ed68:	f7f7 fe86 	bl	8006a78 <Clear_SPI_EXTI_Flag>
 800ed6c:	e006      	b.n	800ed7c <HCI_Isr+0x8c>
      return;
    }
    
    Clear_SPI_EXTI_Flag();
 800ed6e:	f7f7 fe83 	bl	8006a78 <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 800ed72:	f7f7 fce3 	bl	800673c <BlueNRG_DataPresent>
 800ed76:	4603      	mov	r3, r0
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d1c1      	bne.n	800ed00 <HCI_Isr+0x10>
  }
}
 800ed7c:	3708      	adds	r7, #8
 800ed7e:	46bd      	mov	sp, r7
 800ed80:	bd80      	pop	{r7, pc}
 800ed82:	bf00      	nop
 800ed84:	20000a98 	.word	0x20000a98
 800ed88:	20000a3c 	.word	0x20000a3c
 800ed8c:	20000aa0 	.word	0x20000aa0

0800ed90 <hci_write>:

void hci_write(const void* data1, const void* data2, uint8_t n_bytes1, uint8_t n_bytes2){
 800ed90:	b580      	push	{r7, lr}
 800ed92:	b084      	sub	sp, #16
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	60f8      	str	r0, [r7, #12]
 800ed98:	60b9      	str	r1, [r7, #8]
 800ed9a:	4611      	mov	r1, r2
 800ed9c:	461a      	mov	r2, r3
 800ed9e:	460b      	mov	r3, r1
 800eda0:	71fb      	strb	r3, [r7, #7]
 800eda2:	4613      	mov	r3, r2
 800eda4:	71bb      	strb	r3, [r7, #6]
  for(int i=0; i < n_bytes2; i++)
    PRINTF("%02X ", *((uint8_t*)data2 + i));
  PRINTF("\r\n");    
#endif
  
  Hal_Write_Serial(data1, data2, n_bytes1, n_bytes2);
 800eda6:	79fa      	ldrb	r2, [r7, #7]
 800eda8:	79bb      	ldrb	r3, [r7, #6]
 800edaa:	68b9      	ldr	r1, [r7, #8]
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	f7f7 fc4f 	bl	8006650 <Hal_Write_Serial>
}
 800edb2:	bf00      	nop
 800edb4:	3710      	adds	r7, #16
 800edb6:	46bd      	mov	sp, r7
 800edb8:	bd80      	pop	{r7, pc}

0800edba <hci_send_cmd>:

void hci_send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800edba:	b580      	push	{r7, lr}
 800edbc:	b086      	sub	sp, #24
 800edbe:	af00      	add	r7, sp, #0
 800edc0:	607b      	str	r3, [r7, #4]
 800edc2:	4603      	mov	r3, r0
 800edc4:	81fb      	strh	r3, [r7, #14]
 800edc6:	460b      	mov	r3, r1
 800edc8:	81bb      	strh	r3, [r7, #12]
 800edca:	4613      	mov	r3, r2
 800edcc:	72fb      	strb	r3, [r7, #11]
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800edce:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800edd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800edd6:	b21a      	sxth	r2, r3
 800edd8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800eddc:	029b      	lsls	r3, r3, #10
 800edde:	b21b      	sxth	r3, r3
 800ede0:	4313      	orrs	r3, r2
 800ede2:	b21b      	sxth	r3, r3
 800ede4:	b29b      	uxth	r3, r3
 800ede6:	82bb      	strh	r3, [r7, #20]
  hc.plen= plen;
 800ede8:	7afb      	ldrb	r3, [r7, #11]
 800edea:	75bb      	strb	r3, [r7, #22]
  
  uint8_t header[HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE];
  header[0] = HCI_COMMAND_PKT;
 800edec:	2301      	movs	r3, #1
 800edee:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(header+1, &hc, sizeof(hc));
 800edf0:	f107 0310 	add.w	r3, r7, #16
 800edf4:	3301      	adds	r3, #1
 800edf6:	f107 0114 	add.w	r1, r7, #20
 800edfa:	2203      	movs	r2, #3
 800edfc:	4618      	mov	r0, r3
 800edfe:	f000 fbbb 	bl	800f578 <Osal_MemCpy>
  
  hci_write(header, param, sizeof(header), plen);
 800ee02:	7afb      	ldrb	r3, [r7, #11]
 800ee04:	f107 0010 	add.w	r0, r7, #16
 800ee08:	2204      	movs	r2, #4
 800ee0a:	6879      	ldr	r1, [r7, #4]
 800ee0c:	f7ff ffc0 	bl	800ed90 <hci_write>
}
 800ee10:	bf00      	nop
 800ee12:	3718      	adds	r7, #24
 800ee14:	46bd      	mov	sp, r7
 800ee16:	bd80      	pop	{r7, pc}

0800ee18 <move_list>:

static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	b084      	sub	sp, #16
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	6078      	str	r0, [r7, #4]
 800ee20:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while(!list_is_empty(src_list)){
 800ee22:	e00a      	b.n	800ee3a <move_list+0x22>
    list_remove_tail(src_list, &tmp_node);
 800ee24:	f107 030c 	add.w	r3, r7, #12
 800ee28:	4619      	mov	r1, r3
 800ee2a:	6838      	ldr	r0, [r7, #0]
 800ee2c:	f000 fb2c 	bl	800f488 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	4619      	mov	r1, r3
 800ee34:	6878      	ldr	r0, [r7, #4]
 800ee36:	f000 fa93 	bl	800f360 <list_insert_head>
  while(!list_is_empty(src_list)){
 800ee3a:	6838      	ldr	r0, [r7, #0]
 800ee3c:	f000 fa6e 	bl	800f31c <list_is_empty>
 800ee40:	4603      	mov	r3, r0
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d0ee      	beq.n	800ee24 <move_list+0xc>
  }
}
 800ee46:	bf00      	nop
 800ee48:	bf00      	nop
 800ee4a:	3710      	adds	r7, #16
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	bd80      	pop	{r7, pc}

0800ee50 <free_event_list>:

 /* It ensures that we have at least half of the free buffers in the pool. */
static void free_event_list(void)
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b082      	sub	sp, #8
 800ee54:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;
    
  Disable_SPI_IRQ();
 800ee56:	f7f7 fe07 	bl	8006a68 <Disable_SPI_IRQ>
  
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800ee5a:	e00b      	b.n	800ee74 <free_event_list+0x24>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800ee5c:	1d3b      	adds	r3, r7, #4
 800ee5e:	4619      	mov	r1, r3
 800ee60:	480a      	ldr	r0, [pc, #40]	@ (800ee8c <free_event_list+0x3c>)
 800ee62:	f000 faea 	bl	800f43a <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	4619      	mov	r1, r3
 800ee6a:	4809      	ldr	r0, [pc, #36]	@ (800ee90 <free_event_list+0x40>)
 800ee6c:	f000 fa9e 	bl	800f3ac <list_insert_tail>
    /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
    BlueNRG */
    HCI_Isr();
 800ee70:	f7ff ff3e 	bl	800ecf0 <HCI_Isr>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800ee74:	4806      	ldr	r0, [pc, #24]	@ (800ee90 <free_event_list+0x40>)
 800ee76:	f000 fb2e 	bl	800f4d6 <list_get_size>
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	2b01      	cmp	r3, #1
 800ee7e:	dded      	ble.n	800ee5c <free_event_list+0xc>
  }
  
  Enable_SPI_IRQ();
 800ee80:	f7f7 fdeb 	bl	8006a5a <Enable_SPI_IRQ>
}
 800ee84:	bf00      	nop
 800ee86:	3708      	adds	r7, #8
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	bd80      	pop	{r7, pc}
 800ee8c:	20000aa0 	.word	0x20000aa0
 800ee90:	20000a98 	.word	0x20000a98

0800ee94 <hci_send_req>:

int hci_send_req(struct hci_request *r, BOOL async)
{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b090      	sub	sp, #64	@ 0x40
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
 800ee9c:	460b      	mov	r3, r1
 800ee9e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	885b      	ldrh	r3, [r3, #2]
 800eea4:	b21b      	sxth	r3, r3
 800eea6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eeaa:	b21a      	sxth	r2, r3
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	881b      	ldrh	r3, [r3, #0]
 800eeb0:	b21b      	sxth	r3, r3
 800eeb2:	029b      	lsls	r3, r3, #10
 800eeb4:	b21b      	sxth	r3, r3
 800eeb6:	4313      	orrs	r3, r2
 800eeb8:	b21b      	sxth	r3, r3
 800eeba:	877b      	strh	r3, [r7, #58]	@ 0x3a
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;
  int to = DEFAULT_TIMEOUT;
 800eebc:	2364      	movs	r3, #100	@ 0x64
 800eebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  struct timer t;
  tHciDataPacket * hciReadPacket = NULL;
 800eec0:	2300      	movs	r3, #0
 800eec2:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800eec4:	f107 0308 	add.w	r3, r7, #8
 800eec8:	4618      	mov	r0, r3
 800eeca:	f000 fa17 	bl	800f2fc <list_init_head>

  free_event_list();
 800eece:	f7ff ffbf 	bl	800ee50 <free_event_list>
  
  hci_send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	8818      	ldrh	r0, [r3, #0]
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	8859      	ldrh	r1, [r3, #2]
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	68db      	ldr	r3, [r3, #12]
 800eede:	b2da      	uxtb	r2, r3
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	689b      	ldr	r3, [r3, #8]
 800eee4:	f7ff ff69 	bl	800edba <hci_send_cmd>
  
  if(async){
 800eee8:	78fb      	ldrb	r3, [r7, #3]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d001      	beq.n	800eef2 <hci_send_req+0x5e>
    return 0;
 800eeee:	2300      	movs	r3, #0
 800eef0:	e0f7      	b.n	800f0e2 <hci_send_req+0x24e>
  }
  
  /* Minimum timeout is 1. */
  if(to == 0)
 800eef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d101      	bne.n	800eefc <hci_send_req+0x68>
    to = 1;
 800eef8:	2301      	movs	r3, #1
 800eefa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  Timer_Set(&t, to);
 800eefc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800eefe:	f107 0314 	add.w	r3, r7, #20
 800ef02:	4611      	mov	r1, r2
 800ef04:	4618      	mov	r0, r3
 800ef06:	f000 fb0e 	bl	800f526 <Timer_Set>
 800ef0a:	e000      	b.n	800ef0e <hci_send_req+0x7a>
      Enter_Sleep_Mode();
      ATOMIC_SECTION_END();
    }
#else
    while(1){
      if(Timer_Expired(&t)){
 800ef0c:	bf00      	nop
 800ef0e:	f107 0314 	add.w	r3, r7, #20
 800ef12:	4618      	mov	r0, r3
 800ef14:	f000 fb18 	bl	800f548 <Timer_Expired>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	f040 80b9 	bne.w	800f092 <hci_send_req+0x1fe>
        goto failed;
      }
      if(!HCI_Queue_Empty()){
 800ef20:	f7ff fedc 	bl	800ecdc <HCI_Queue_Empty>
 800ef24:	4603      	mov	r3, r0
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d1f0      	bne.n	800ef0c <hci_send_req+0x78>
        break;
 800ef2a:	bf00      	nop
      }
    }
#endif
    
    /* Extract packet from HCI event queue. */
    Disable_SPI_IRQ();
 800ef2c:	f7f7 fd9c 	bl	8006a68 <Disable_SPI_IRQ>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800ef30:	f107 0310 	add.w	r3, r7, #16
 800ef34:	4619      	mov	r1, r3
 800ef36:	486d      	ldr	r0, [pc, #436]	@ (800f0ec <hci_send_req+0x258>)
 800ef38:	f000 fa7f 	bl	800f43a <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800ef3c:	693b      	ldr	r3, [r7, #16]
 800ef3e:	3308      	adds	r3, #8
 800ef40:	637b      	str	r3, [r7, #52]	@ 0x34

    if(hci_hdr->type == HCI_EVENT_PKT){
 800ef42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef44:	781b      	ldrb	r3, [r3, #0]
 800ef46:	2b04      	cmp	r3, #4
 800ef48:	f040 8081 	bne.w	800f04e <hci_send_req+0x1ba>
    
    event_pckt = (void *) (hci_hdr->data);
 800ef4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef4e:	3301      	adds	r3, #1
 800ef50:	633b      	str	r3, [r7, #48]	@ 0x30
    
    ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800ef52:	693b      	ldr	r3, [r7, #16]
 800ef54:	3308      	adds	r3, #8
 800ef56:	3303      	adds	r3, #3
 800ef58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800ef5a:	693b      	ldr	r3, [r7, #16]
 800ef5c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800ef60:	3b03      	subs	r3, #3
 800ef62:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    switch (event_pckt->evt) {
 800ef64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef66:	781b      	ldrb	r3, [r3, #0]
 800ef68:	2b3e      	cmp	r3, #62	@ 0x3e
 800ef6a:	d04d      	beq.n	800f008 <hci_send_req+0x174>
 800ef6c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ef6e:	dc69      	bgt.n	800f044 <hci_send_req+0x1b0>
 800ef70:	2b10      	cmp	r3, #16
 800ef72:	f000 8090 	beq.w	800f096 <hci_send_req+0x202>
 800ef76:	2b10      	cmp	r3, #16
 800ef78:	dc64      	bgt.n	800f044 <hci_send_req+0x1b0>
 800ef7a:	2b0e      	cmp	r3, #14
 800ef7c:	d024      	beq.n	800efc8 <hci_send_req+0x134>
 800ef7e:	2b0f      	cmp	r3, #15
 800ef80:	d160      	bne.n	800f044 <hci_send_req+0x1b0>
      
    case EVT_CMD_STATUS:
      cs = (void *) ptr;
 800ef82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef84:	623b      	str	r3, [r7, #32]
      
      if (cs->opcode != opcode)
 800ef86:	6a3b      	ldr	r3, [r7, #32]
 800ef88:	885b      	ldrh	r3, [r3, #2]
 800ef8a:	b29b      	uxth	r3, r3
 800ef8c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ef8e:	429a      	cmp	r2, r3
 800ef90:	f040 8083 	bne.w	800f09a <hci_send_req+0x206>
        goto failed;
      
      if (r->event != EVT_CMD_STATUS) {
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	685b      	ldr	r3, [r3, #4]
 800ef98:	2b0f      	cmp	r3, #15
 800ef9a:	d004      	beq.n	800efa6 <hci_send_req+0x112>
        if (cs->status) {
 800ef9c:	6a3b      	ldr	r3, [r7, #32]
 800ef9e:	781b      	ldrb	r3, [r3, #0]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d051      	beq.n	800f048 <hci_send_req+0x1b4>
          goto failed;
 800efa4:	e07c      	b.n	800f0a0 <hci_send_req+0x20c>
        }
        break;
      }
      
      r->rlen = MIN(len, r->rlen);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	695a      	ldr	r2, [r3, #20]
 800efaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efac:	429a      	cmp	r2, r3
 800efae:	bfa8      	it	ge
 800efb0:	461a      	movge	r2, r3
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	615a      	str	r2, [r3, #20]
      Osal_MemCpy(r->rparam, ptr, r->rlen);
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	6918      	ldr	r0, [r3, #16]
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	695b      	ldr	r3, [r3, #20]
 800efbe:	461a      	mov	r2, r3
 800efc0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800efc2:	f000 fad9 	bl	800f578 <Osal_MemCpy>
      goto done;
 800efc6:	e07e      	b.n	800f0c6 <hci_send_req+0x232>
      
    case EVT_CMD_COMPLETE:
      cc = (void *) ptr;
 800efc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efca:	61fb      	str	r3, [r7, #28]
      
      if (cc->opcode != opcode)
 800efcc:	69fb      	ldr	r3, [r7, #28]
 800efce:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800efd2:	b29b      	uxth	r3, r3
 800efd4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800efd6:	429a      	cmp	r2, r3
 800efd8:	d161      	bne.n	800f09e <hci_send_req+0x20a>
        goto failed;
      
      ptr += EVT_CMD_COMPLETE_SIZE;
 800efda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efdc:	3303      	adds	r3, #3
 800efde:	62fb      	str	r3, [r7, #44]	@ 0x2c
      len -= EVT_CMD_COMPLETE_SIZE;
 800efe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efe2:	3b03      	subs	r3, #3
 800efe4:	62bb      	str	r3, [r7, #40]	@ 0x28
      
      r->rlen = MIN(len, r->rlen);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	695a      	ldr	r2, [r3, #20]
 800efea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efec:	429a      	cmp	r2, r3
 800efee:	bfa8      	it	ge
 800eff0:	461a      	movge	r2, r3
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	615a      	str	r2, [r3, #20]
      Osal_MemCpy(r->rparam, ptr, r->rlen);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	6918      	ldr	r0, [r3, #16]
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	695b      	ldr	r3, [r3, #20]
 800effe:	461a      	mov	r2, r3
 800f000:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f002:	f000 fab9 	bl	800f578 <Osal_MemCpy>
      goto done;
 800f006:	e05e      	b.n	800f0c6 <hci_send_req+0x232>
      
    case EVT_LE_META_EVENT:
      me = (void *) ptr;
 800f008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f00a:	627b      	str	r3, [r7, #36]	@ 0x24
      
      if (me->subevent != r->event)
 800f00c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f00e:	781b      	ldrb	r3, [r3, #0]
 800f010:	461a      	mov	r2, r3
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	685b      	ldr	r3, [r3, #4]
 800f016:	429a      	cmp	r2, r3
 800f018:	d118      	bne.n	800f04c <hci_send_req+0x1b8>
        break;
      
      len -= 1;
 800f01a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f01c:	3b01      	subs	r3, #1
 800f01e:	62bb      	str	r3, [r7, #40]	@ 0x28
      r->rlen = MIN(len, r->rlen);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	695a      	ldr	r2, [r3, #20]
 800f024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f026:	429a      	cmp	r2, r3
 800f028:	bfa8      	it	ge
 800f02a:	461a      	movge	r2, r3
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	615a      	str	r2, [r3, #20]
      Osal_MemCpy(r->rparam, me->data, r->rlen);
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	6918      	ldr	r0, [r3, #16]
 800f034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f036:	1c59      	adds	r1, r3, #1
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	695b      	ldr	r3, [r3, #20]
 800f03c:	461a      	mov	r2, r3
 800f03e:	f000 fa9b 	bl	800f578 <Osal_MemCpy>
      goto done;
 800f042:	e040      	b.n	800f0c6 <hci_send_req+0x232>
      
    case EVT_HARDWARE_ERROR:            
      goto failed;
      
    default:      
      break;
 800f044:	bf00      	nop
 800f046:	e002      	b.n	800f04e <hci_send_req+0x1ba>
        break;
 800f048:	bf00      	nop
 800f04a:	e000      	b.n	800f04e <hci_send_req+0x1ba>
        break;
 800f04c:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if(list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)){
 800f04e:	4828      	ldr	r0, [pc, #160]	@ (800f0f0 <hci_send_req+0x25c>)
 800f050:	f000 f964 	bl	800f31c <list_is_empty>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	d00d      	beq.n	800f076 <hci_send_req+0x1e2>
 800f05a:	4824      	ldr	r0, [pc, #144]	@ (800f0ec <hci_send_req+0x258>)
 800f05c:	f000 f95e 	bl	800f31c <list_is_empty>
 800f060:	4603      	mov	r3, r0
 800f062:	2b00      	cmp	r3, #0
 800f064:	d007      	beq.n	800f076 <hci_send_req+0x1e2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800f066:	693b      	ldr	r3, [r7, #16]
 800f068:	4619      	mov	r1, r3
 800f06a:	4821      	ldr	r0, [pc, #132]	@ (800f0f0 <hci_send_req+0x25c>)
 800f06c:	f000 f99e 	bl	800f3ac <list_insert_tail>
      hciReadPacket=NULL;
 800f070:	2300      	movs	r3, #0
 800f072:	613b      	str	r3, [r7, #16]
 800f074:	e008      	b.n	800f088 <hci_send_req+0x1f4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800f076:	693a      	ldr	r2, [r7, #16]
 800f078:	f107 0308 	add.w	r3, r7, #8
 800f07c:	4611      	mov	r1, r2
 800f07e:	4618      	mov	r0, r3
 800f080:	f000 f994 	bl	800f3ac <list_insert_tail>
      hciReadPacket=NULL;
 800f084:	2300      	movs	r3, #0
 800f086:	613b      	str	r3, [r7, #16]
    }

    HCI_Isr();
 800f088:	f7ff fe32 	bl	800ecf0 <HCI_Isr>
    
    Enable_SPI_IRQ();
 800f08c:	f7f7 fce5 	bl	8006a5a <Enable_SPI_IRQ>
  while(1) {
 800f090:	e73d      	b.n	800ef0e <hci_send_req+0x7a>
        goto failed;
 800f092:	bf00      	nop
 800f094:	e004      	b.n	800f0a0 <hci_send_req+0x20c>
      goto failed;
 800f096:	bf00      	nop
 800f098:	e002      	b.n	800f0a0 <hci_send_req+0x20c>
        goto failed;
 800f09a:	bf00      	nop
 800f09c:	e000      	b.n	800f0a0 <hci_send_req+0x20c>
        goto failed;
 800f09e:	bf00      	nop
    
  }
  
failed: 
  if(hciReadPacket!=NULL){
 800f0a0:	693b      	ldr	r3, [r7, #16]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d004      	beq.n	800f0b0 <hci_send_req+0x21c>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800f0a6:	693b      	ldr	r3, [r7, #16]
 800f0a8:	4619      	mov	r1, r3
 800f0aa:	4811      	ldr	r0, [pc, #68]	@ (800f0f0 <hci_send_req+0x25c>)
 800f0ac:	f000 f958 	bl	800f360 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);  
 800f0b0:	f107 0308 	add.w	r3, r7, #8
 800f0b4:	4619      	mov	r1, r3
 800f0b6:	480d      	ldr	r0, [pc, #52]	@ (800f0ec <hci_send_req+0x258>)
 800f0b8:	f7ff feae 	bl	800ee18 <move_list>
  Enable_SPI_IRQ();
 800f0bc:	f7f7 fccd 	bl	8006a5a <Enable_SPI_IRQ>
  return -1;
 800f0c0:	f04f 33ff 	mov.w	r3, #4294967295
 800f0c4:	e00d      	b.n	800f0e2 <hci_send_req+0x24e>
  
done:
  // Insert the packet back into the pool.
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800f0c6:	693b      	ldr	r3, [r7, #16]
 800f0c8:	4619      	mov	r1, r3
 800f0ca:	4809      	ldr	r0, [pc, #36]	@ (800f0f0 <hci_send_req+0x25c>)
 800f0cc:	f000 f948 	bl	800f360 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800f0d0:	f107 0308 	add.w	r3, r7, #8
 800f0d4:	4619      	mov	r1, r3
 800f0d6:	4805      	ldr	r0, [pc, #20]	@ (800f0ec <hci_send_req+0x258>)
 800f0d8:	f7ff fe9e 	bl	800ee18 <move_list>
  
  Enable_SPI_IRQ();
 800f0dc:	f7f7 fcbd 	bl	8006a5a <Enable_SPI_IRQ>
  return 0;
 800f0e0:	2300      	movs	r3, #0
}
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	3740      	adds	r7, #64	@ 0x40
 800f0e6:	46bd      	mov	sp, r7
 800f0e8:	bd80      	pop	{r7, pc}
 800f0ea:	bf00      	nop
 800f0ec:	20000aa0 	.word	0x20000aa0
 800f0f0:	20000a98 	.word	0x20000a98

0800f0f4 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b08e      	sub	sp, #56	@ 0x38
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	60f8      	str	r0, [r7, #12]
 800f0fc:	60b9      	str	r1, [r7, #8]
 800f0fe:	607a      	str	r2, [r7, #4]
 800f100:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800f102:	f107 0314 	add.w	r3, r7, #20
 800f106:	2209      	movs	r2, #9
 800f108:	2100      	movs	r1, #0
 800f10a:	4618      	mov	r0, r3
 800f10c:	f000 fa44 	bl	800f598 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800f110:	f107 0320 	add.w	r3, r7, #32
 800f114:	2218      	movs	r2, #24
 800f116:	2100      	movs	r1, #0
 800f118:	4618      	mov	r0, r3
 800f11a:	f000 fa3d 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_INFO_PARAM;
 800f11e:	2304      	movs	r3, #4
 800f120:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800f122:	2301      	movs	r3, #1
 800f124:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 800f126:	2300      	movs	r3, #0
 800f128:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 800f12a:	2300      	movs	r3, #0
 800f12c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800f12e:	f107 0314 	add.w	r3, r7, #20
 800f132:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800f134:	2309      	movs	r3, #9
 800f136:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800f138:	f107 0320 	add.w	r3, r7, #32
 800f13c:	2100      	movs	r1, #0
 800f13e:	4618      	mov	r0, r3
 800f140:	f7ff fea8 	bl	800ee94 <hci_send_req>
 800f144:	4603      	mov	r3, r0
 800f146:	2b00      	cmp	r3, #0
 800f148:	da01      	bge.n	800f14e <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800f14a:	23ff      	movs	r3, #255	@ 0xff
 800f14c:	e018      	b.n	800f180 <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800f14e:	7d3b      	ldrb	r3, [r7, #20]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d001      	beq.n	800f158 <hci_le_read_local_version+0x64>
    return resp.status;
 800f154:	7d3b      	ldrb	r3, [r7, #20]
 800f156:	e013      	b.n	800f180 <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800f158:	7d7a      	ldrb	r2, [r7, #21]
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800f15e:	8afa      	ldrh	r2, [r7, #22]
 800f160:	68bb      	ldr	r3, [r7, #8]
 800f162:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800f164:	7e3a      	ldrb	r2, [r7, #24]
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800f16a:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800f16e:	b29a      	uxth	r2, r3
 800f170:	683b      	ldr	r3, [r7, #0]
 800f172:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800f174:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800f178:	b29a      	uxth	r2, r3
 800f17a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f17c:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800f17e:	2300      	movs	r3, #0
}
 800f180:	4618      	mov	r0, r3
 800f182:	3738      	adds	r7, #56	@ 0x38
 800f184:	46bd      	mov	sp, r7
 800f186:	bd80      	pop	{r7, pc}

0800f188 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800f188:	b580      	push	{r7, lr}
 800f18a:	b092      	sub	sp, #72	@ 0x48
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	4603      	mov	r3, r0
 800f190:	6039      	str	r1, [r7, #0]
 800f192:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  Osal_MemSet(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800f194:	f107 0310 	add.w	r3, r7, #16
 800f198:	2220      	movs	r2, #32
 800f19a:	2100      	movs	r1, #0
 800f19c:	4618      	mov	r0, r3
 800f19e:	f000 f9fb 	bl	800f598 <Osal_MemSet>
  scan_resp_cp.length = length;
 800f1a2:	79fb      	ldrb	r3, [r7, #7]
 800f1a4:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(scan_resp_cp.data, data, MIN(31,length));
 800f1a6:	79fb      	ldrb	r3, [r7, #7]
 800f1a8:	2b1f      	cmp	r3, #31
 800f1aa:	bf28      	it	cs
 800f1ac:	231f      	movcs	r3, #31
 800f1ae:	b2db      	uxtb	r3, r3
 800f1b0:	461a      	mov	r2, r3
 800f1b2:	f107 0310 	add.w	r3, r7, #16
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	6839      	ldr	r1, [r7, #0]
 800f1ba:	4618      	mov	r0, r3
 800f1bc:	f000 f9dc 	bl	800f578 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800f1c0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800f1c4:	2218      	movs	r2, #24
 800f1c6:	2100      	movs	r1, #0
 800f1c8:	4618      	mov	r0, r3
 800f1ca:	f000 f9e5 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_LE_CTL;
 800f1ce:	2308      	movs	r3, #8
 800f1d0:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800f1d2:	2309      	movs	r3, #9
 800f1d4:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 800f1d6:	f107 0310 	add.w	r3, r7, #16
 800f1da:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800f1dc:	2320      	movs	r3, #32
 800f1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 800f1e0:	f107 030f 	add.w	r3, r7, #15
 800f1e4:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 800f1e6:	2301      	movs	r3, #1
 800f1e8:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800f1ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800f1ee:	2100      	movs	r1, #0
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	f7ff fe4f 	bl	800ee94 <hci_send_req>
 800f1f6:	4603      	mov	r3, r0
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	da01      	bge.n	800f200 <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800f1fc:	23ff      	movs	r3, #255	@ 0xff
 800f1fe:	e000      	b.n	800f202 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800f200:	7bfb      	ldrb	r3, [r7, #15]
}
 800f202:	4618      	mov	r0, r3
 800f204:	3748      	adds	r7, #72	@ 0x48
 800f206:	46bd      	mov	sp, r7
 800f208:	bd80      	pop	{r7, pc}

0800f20a <hci_le_set_random_address>:
  
  return 0;
}

int hci_le_set_random_address(tBDAddr bdaddr)
{
 800f20a:	b580      	push	{r7, lr}
 800f20c:	b08c      	sub	sp, #48	@ 0x30
 800f20e:	af00      	add	r7, sp, #0
 800f210:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  le_set_random_address_cp set_rand_addr_cp;
  uint8_t status;
  
  Osal_MemSet(&set_rand_addr_cp, 0, sizeof(set_rand_addr_cp));
 800f212:	f107 0310 	add.w	r3, r7, #16
 800f216:	2206      	movs	r2, #6
 800f218:	2100      	movs	r1, #0
 800f21a:	4618      	mov	r0, r3
 800f21c:	f000 f9bc 	bl	800f598 <Osal_MemSet>
  Osal_MemCpy(set_rand_addr_cp.bdaddr, bdaddr, sizeof(tBDAddr));
 800f220:	f107 0310 	add.w	r3, r7, #16
 800f224:	2206      	movs	r2, #6
 800f226:	6879      	ldr	r1, [r7, #4]
 800f228:	4618      	mov	r0, r3
 800f22a:	f000 f9a5 	bl	800f578 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800f22e:	f107 0318 	add.w	r3, r7, #24
 800f232:	2218      	movs	r2, #24
 800f234:	2100      	movs	r1, #0
 800f236:	4618      	mov	r0, r3
 800f238:	f000 f9ae 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_LE_CTL;
 800f23c:	2308      	movs	r3, #8
 800f23e:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_LE_SET_RANDOM_ADDRESS;
 800f240:	2305      	movs	r3, #5
 800f242:	837b      	strh	r3, [r7, #26]
  rq.cparam = &set_rand_addr_cp;
 800f244:	f107 0310 	add.w	r3, r7, #16
 800f248:	623b      	str	r3, [r7, #32]
  rq.clen = LE_SET_RANDOM_ADDRESS_CP_SIZE;
 800f24a:	2306      	movs	r3, #6
 800f24c:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &status;
 800f24e:	f107 030f 	add.w	r3, r7, #15
 800f252:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = 1;
 800f254:	2301      	movs	r3, #1
 800f256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 800f258:	f107 0318 	add.w	r3, r7, #24
 800f25c:	2100      	movs	r1, #0
 800f25e:	4618      	mov	r0, r3
 800f260:	f7ff fe18 	bl	800ee94 <hci_send_req>
 800f264:	4603      	mov	r3, r0
 800f266:	2b00      	cmp	r3, #0
 800f268:	da01      	bge.n	800f26e <hci_le_set_random_address+0x64>
    return BLE_STATUS_TIMEOUT;
 800f26a:	23ff      	movs	r3, #255	@ 0xff
 800f26c:	e000      	b.n	800f270 <hci_le_set_random_address+0x66>
  
  return status;
 800f26e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f270:	4618      	mov	r0, r3
 800f272:	3730      	adds	r7, #48	@ 0x30
 800f274:	46bd      	mov	sp, r7
 800f276:	bd80      	pop	{r7, pc}

0800f278 <hci_read_rssi>:
  
  return 0;
}

int hci_read_rssi(uint16_t *conn_handle, int8_t * rssi)
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b08a      	sub	sp, #40	@ 0x28
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
 800f280:	6039      	str	r1, [r7, #0]
  struct hci_request rq;
  read_rssi_cp params;
  read_rssi_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800f282:	f107 0308 	add.w	r3, r7, #8
 800f286:	2204      	movs	r2, #4
 800f288:	2100      	movs	r1, #0
 800f28a:	4618      	mov	r0, r3
 800f28c:	f000 f984 	bl	800f598 <Osal_MemSet>
  
  params.handle = *conn_handle;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	881b      	ldrh	r3, [r3, #0]
 800f294:	81bb      	strh	r3, [r7, #12]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800f296:	f107 0310 	add.w	r3, r7, #16
 800f29a:	2218      	movs	r2, #24
 800f29c:	2100      	movs	r1, #0
 800f29e:	4618      	mov	r0, r3
 800f2a0:	f000 f97a 	bl	800f598 <Osal_MemSet>
  rq.ogf = OGF_STATUS_PARAM;
 800f2a4:	2305      	movs	r3, #5
 800f2a6:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_READ_RSSI;
 800f2a8:	2305      	movs	r3, #5
 800f2aa:	827b      	strh	r3, [r7, #18]
  rq.cparam = &params;
 800f2ac:	f107 030c 	add.w	r3, r7, #12
 800f2b0:	61bb      	str	r3, [r7, #24]
  rq.clen = READ_RSSI_CP_SIZE;
 800f2b2:	2302      	movs	r3, #2
 800f2b4:	61fb      	str	r3, [r7, #28]
  rq.rparam = &resp;
 800f2b6:	f107 0308 	add.w	r3, r7, #8
 800f2ba:	623b      	str	r3, [r7, #32]
  rq.rlen = READ_RSSI_RP_SIZE;
 800f2bc:	2304      	movs	r3, #4
 800f2be:	627b      	str	r3, [r7, #36]	@ 0x24
  
  if (hci_send_req(&rq, FALSE) < 0){
 800f2c0:	f107 0310 	add.w	r3, r7, #16
 800f2c4:	2100      	movs	r1, #0
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	f7ff fde4 	bl	800ee94 <hci_send_req>
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	da01      	bge.n	800f2d6 <hci_read_rssi+0x5e>
    return BLE_STATUS_TIMEOUT;
 800f2d2:	23ff      	movs	r3, #255	@ 0xff
 800f2d4:	e00e      	b.n	800f2f4 <hci_read_rssi+0x7c>
  }
  
  if (resp.status) {
 800f2d6:	7a3b      	ldrb	r3, [r7, #8]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d001      	beq.n	800f2e0 <hci_read_rssi+0x68>
    return resp.status;
 800f2dc:	7a3b      	ldrb	r3, [r7, #8]
 800f2de:	e009      	b.n	800f2f4 <hci_read_rssi+0x7c>
  }
  
  *conn_handle = resp.handle;
 800f2e0:	f8b7 3009 	ldrh.w	r3, [r7, #9]
 800f2e4:	b29a      	uxth	r2, r3
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	801a      	strh	r2, [r3, #0]
  *rssi = resp.rssi;
 800f2ea:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800f2ee:	683b      	ldr	r3, [r7, #0]
 800f2f0:	701a      	strb	r2, [r3, #0]
  
  return 0;
 800f2f2:	2300      	movs	r3, #0
}
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	3728      	adds	r7, #40	@ 0x28
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	bd80      	pop	{r7, pc}

0800f2fc <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800f2fc:	b480      	push	{r7}
 800f2fe:	b083      	sub	sp, #12
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	687a      	ldr	r2, [r7, #4]
 800f308:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	687a      	ldr	r2, [r7, #4]
 800f30e:	605a      	str	r2, [r3, #4]
}
 800f310:	bf00      	nop
 800f312:	370c      	adds	r7, #12
 800f314:	46bd      	mov	sp, r7
 800f316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f31a:	4770      	bx	lr

0800f31c <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800f31c:	b480      	push	{r7}
 800f31e:	b087      	sub	sp, #28
 800f320:	af00      	add	r7, sp, #0
 800f322:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f324:	f3ef 8310 	mrs	r3, PRIMASK
 800f328:	60fb      	str	r3, [r7, #12]
  return(result);
 800f32a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uint8_t return_value;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f32c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800f32e:	b672      	cpsid	i
}
 800f330:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	687a      	ldr	r2, [r7, #4]
 800f338:	429a      	cmp	r2, r3
 800f33a:	d102      	bne.n	800f342 <list_is_empty+0x26>
  {
    return_value = TRUE;
 800f33c:	2301      	movs	r3, #1
 800f33e:	75fb      	strb	r3, [r7, #23]
 800f340:	e001      	b.n	800f346 <list_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800f342:	2300      	movs	r3, #0
 800f344:	75fb      	strb	r3, [r7, #23]
 800f346:	693b      	ldr	r3, [r7, #16]
 800f348:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f34a:	68bb      	ldr	r3, [r7, #8]
 800f34c:	f383 8810 	msr	PRIMASK, r3
}
 800f350:	bf00      	nop
  }
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800f352:	7dfb      	ldrb	r3, [r7, #23]
}
 800f354:	4618      	mov	r0, r3
 800f356:	371c      	adds	r7, #28
 800f358:	46bd      	mov	sp, r7
 800f35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35e:	4770      	bx	lr

0800f360 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800f360:	b480      	push	{r7}
 800f362:	b087      	sub	sp, #28
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f36a:	f3ef 8310 	mrs	r3, PRIMASK
 800f36e:	60fb      	str	r3, [r7, #12]
  return(result);
 800f370:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f372:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f374:	b672      	cpsid	i
}
 800f376:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681a      	ldr	r2, [r3, #0]
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800f380:	683b      	ldr	r3, [r7, #0]
 800f382:	687a      	ldr	r2, [r7, #4]
 800f384:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	683a      	ldr	r2, [r7, #0]
 800f38a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	683a      	ldr	r2, [r7, #0]
 800f392:	605a      	str	r2, [r3, #4]
 800f394:	697b      	ldr	r3, [r7, #20]
 800f396:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f398:	693b      	ldr	r3, [r7, #16]
 800f39a:	f383 8810 	msr	PRIMASK, r3
}
 800f39e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f3a0:	bf00      	nop
 800f3a2:	371c      	adds	r7, #28
 800f3a4:	46bd      	mov	sp, r7
 800f3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3aa:	4770      	bx	lr

0800f3ac <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800f3ac:	b480      	push	{r7}
 800f3ae:	b087      	sub	sp, #28
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f3b6:	f3ef 8310 	mrs	r3, PRIMASK
 800f3ba:	60fb      	str	r3, [r7, #12]
  return(result);
 800f3bc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f3be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f3c0:	b672      	cpsid	i
}
 800f3c2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800f3c4:	683b      	ldr	r3, [r7, #0]
 800f3c6:	687a      	ldr	r2, [r7, #4]
 800f3c8:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	685a      	ldr	r2, [r3, #4]
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	683a      	ldr	r2, [r7, #0]
 800f3d6:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800f3d8:	683b      	ldr	r3, [r7, #0]
 800f3da:	685b      	ldr	r3, [r3, #4]
 800f3dc:	683a      	ldr	r2, [r7, #0]
 800f3de:	601a      	str	r2, [r3, #0]
 800f3e0:	697b      	ldr	r3, [r7, #20]
 800f3e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f3e4:	693b      	ldr	r3, [r7, #16]
 800f3e6:	f383 8810 	msr	PRIMASK, r3
}
 800f3ea:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f3ec:	bf00      	nop
 800f3ee:	371c      	adds	r7, #28
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f6:	4770      	bx	lr

0800f3f8 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800f3f8:	b480      	push	{r7}
 800f3fa:	b087      	sub	sp, #28
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f400:	f3ef 8310 	mrs	r3, PRIMASK
 800f404:	60fb      	str	r3, [r7, #12]
  return(result);
 800f406:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f408:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f40a:	b672      	cpsid	i
}
 800f40c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	685b      	ldr	r3, [r3, #4]
 800f412:	687a      	ldr	r2, [r7, #4]
 800f414:	6812      	ldr	r2, [r2, #0]
 800f416:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	687a      	ldr	r2, [r7, #4]
 800f41e:	6852      	ldr	r2, [r2, #4]
 800f420:	605a      	str	r2, [r3, #4]
 800f422:	697b      	ldr	r3, [r7, #20]
 800f424:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f426:	693b      	ldr	r3, [r7, #16]
 800f428:	f383 8810 	msr	PRIMASK, r3
}
 800f42c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f42e:	bf00      	nop
 800f430:	371c      	adds	r7, #28
 800f432:	46bd      	mov	sp, r7
 800f434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f438:	4770      	bx	lr

0800f43a <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800f43a:	b580      	push	{r7, lr}
 800f43c:	b086      	sub	sp, #24
 800f43e:	af00      	add	r7, sp, #0
 800f440:	6078      	str	r0, [r7, #4]
 800f442:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f444:	f3ef 8310 	mrs	r3, PRIMASK
 800f448:	60fb      	str	r3, [r7, #12]
  return(result);
 800f44a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f44c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f44e:	b672      	cpsid	i
}
 800f450:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	681a      	ldr	r2, [r3, #0]
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	4618      	mov	r0, r3
 800f460:	f7ff ffca 	bl	800f3f8 <list_remove_node>
  (*node)->next = NULL;
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	2200      	movs	r2, #0
 800f46a:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800f46c:	683b      	ldr	r3, [r7, #0]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	2200      	movs	r2, #0
 800f472:	605a      	str	r2, [r3, #4]
 800f474:	697b      	ldr	r3, [r7, #20]
 800f476:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f478:	693b      	ldr	r3, [r7, #16]
 800f47a:	f383 8810 	msr	PRIMASK, r3
}
 800f47e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f480:	bf00      	nop
 800f482:	3718      	adds	r7, #24
 800f484:	46bd      	mov	sp, r7
 800f486:	bd80      	pop	{r7, pc}

0800f488 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b086      	sub	sp, #24
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
 800f490:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f492:	f3ef 8310 	mrs	r3, PRIMASK
 800f496:	60fb      	str	r3, [r7, #12]
  return(result);
 800f498:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f49a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f49c:	b672      	cpsid	i
}
 800f49e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	685a      	ldr	r2, [r3, #4]
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	685b      	ldr	r3, [r3, #4]
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	f7ff ffa3 	bl	800f3f8 <list_remove_node>
  (*node)->next = NULL;
 800f4b2:	683b      	ldr	r3, [r7, #0]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800f4ba:	683b      	ldr	r3, [r7, #0]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	2200      	movs	r2, #0
 800f4c0:	605a      	str	r2, [r3, #4]
 800f4c2:	697b      	ldr	r3, [r7, #20]
 800f4c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f4c6:	693b      	ldr	r3, [r7, #16]
 800f4c8:	f383 8810 	msr	PRIMASK, r3
}
 800f4cc:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800f4ce:	bf00      	nop
 800f4d0:	3718      	adds	r7, #24
 800f4d2:	46bd      	mov	sp, r7
 800f4d4:	bd80      	pop	{r7, pc}

0800f4d6 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800f4d6:	b480      	push	{r7}
 800f4d8:	b089      	sub	sp, #36	@ 0x24
 800f4da:	af00      	add	r7, sp, #0
 800f4dc:	6078      	str	r0, [r7, #4]
  int size = 0;
 800f4de:	2300      	movs	r3, #0
 800f4e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f4e2:	f3ef 8310 	mrs	r3, PRIMASK
 800f4e6:	613b      	str	r3, [r7, #16]
  return(result);
 800f4e8:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f4ea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f4ec:	b672      	cpsid	i
}
 800f4ee:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800f4f6:	e005      	b.n	800f504 <list_get_size+0x2e>
  {
    size++;
 800f4f8:	69fb      	ldr	r3, [r7, #28]
 800f4fa:	3301      	adds	r3, #1
 800f4fc:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800f4fe:	69bb      	ldr	r3, [r7, #24]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800f504:	69ba      	ldr	r2, [r7, #24]
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	429a      	cmp	r2, r3
 800f50a:	d1f5      	bne.n	800f4f8 <list_get_size+0x22>
 800f50c:	697b      	ldr	r3, [r7, #20]
 800f50e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	f383 8810 	msr	PRIMASK, r3
}
 800f516:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  return (size);
 800f518:	69fb      	ldr	r3, [r7, #28]
}
 800f51a:	4618      	mov	r0, r3
 800f51c:	3724      	adds	r7, #36	@ 0x24
 800f51e:	46bd      	mov	sp, r7
 800f520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f524:	4770      	bx	lr

0800f526 <Timer_Set>:
 * @param[in] interval  The interval before the timer expires.
 *
 */
void
Timer_Set(struct timer *t, tClockTime interval)
{
 800f526:	b580      	push	{r7, lr}
 800f528:	b082      	sub	sp, #8
 800f52a:	af00      	add	r7, sp, #0
 800f52c:	6078      	str	r0, [r7, #4]
 800f52e:	6039      	str	r1, [r7, #0]
  t->interval = interval;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	683a      	ldr	r2, [r7, #0]
 800f534:	605a      	str	r2, [r3, #4]
  t->start = Clock_Time();
 800f536:	f7f9 ff57 	bl	80093e8 <HAL_GetTick>
 800f53a:	4602      	mov	r2, r0
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	601a      	str	r2, [r3, #0]
}
 800f540:	bf00      	nop
 800f542:	3708      	adds	r7, #8
 800f544:	46bd      	mov	sp, r7
 800f546:	bd80      	pop	{r7, pc}

0800f548 <Timer_Expired>:
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int
Timer_Expired(struct timer *t)
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b084      	sub	sp, #16
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
  /* Note: Can not return diff >= t->interval so we add 1 to diff and return
     t->interval < diff - required to avoid an internal error in mspgcc. */
  tClockTime diff = (Clock_Time() - t->start) + 1;
 800f550:	f7f9 ff4a 	bl	80093e8 <HAL_GetTick>
 800f554:	4602      	mov	r2, r0
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	1ad3      	subs	r3, r2, r3
 800f55c:	3301      	adds	r3, #1
 800f55e:	60fb      	str	r3, [r7, #12]
  return t->interval < diff;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	685b      	ldr	r3, [r3, #4]
 800f564:	68fa      	ldr	r2, [r7, #12]
 800f566:	429a      	cmp	r2, r3
 800f568:	bf8c      	ite	hi
 800f56a:	2301      	movhi	r3, #1
 800f56c:	2300      	movls	r3, #0
 800f56e:	b2db      	uxtb	r3, r3

}
 800f570:	4618      	mov	r0, r3
 800f572:	3710      	adds	r7, #16
 800f574:	46bd      	mov	sp, r7
 800f576:	bd80      	pop	{r7, pc}

0800f578 <Osal_MemCpy>:
 * @param  size: Number of bytes to copy from the source to the destination
 *               buffer
 * @retval Pointer to the destination buffer
 */
void* Osal_MemCpy(void *dest, const void *src, unsigned int size)
{
 800f578:	b580      	push	{r7, lr}
 800f57a:	b084      	sub	sp, #16
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	60f8      	str	r0, [r7, #12]
 800f580:	60b9      	str	r1, [r7, #8]
 800f582:	607a      	str	r2, [r7, #4]
    return(memcpy(dest,src,size)); 
 800f584:	687a      	ldr	r2, [r7, #4]
 800f586:	68b9      	ldr	r1, [r7, #8]
 800f588:	68f8      	ldr	r0, [r7, #12]
 800f58a:	f000 fe63 	bl	8010254 <memcpy>
 800f58e:	4603      	mov	r3, r0
}
 800f590:	4618      	mov	r0, r3
 800f592:	3710      	adds	r7, #16
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}

0800f598 <Osal_MemSet>:
 * @param  value: Value to assign to each byte of the memory block
 * @param  size : Number of bytes to be set to "value"
 * @retval Pointer to the filled block of memory
 */
void* Osal_MemSet(void *ptr, int value, unsigned int size)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b084      	sub	sp, #16
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	60f8      	str	r0, [r7, #12]
 800f5a0:	60b9      	str	r1, [r7, #8]
 800f5a2:	607a      	str	r2, [r7, #4]
    return(memset(ptr,value,size));
 800f5a4:	687a      	ldr	r2, [r7, #4]
 800f5a6:	68b9      	ldr	r1, [r7, #8]
 800f5a8:	68f8      	ldr	r0, [r7, #12]
 800f5aa:	f000 fe0d 	bl	80101c8 <memset>
 800f5ae:	4603      	mov	r3, r0
}
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	3710      	adds	r7, #16
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	bd80      	pop	{r7, pc}

0800f5b8 <CUSTOM_ENV_SENSOR_Init>:
 *         - ENV_PRESSURE
 *         - ENV_HUMIDITY
 * @retval BSP status
 */
int32_t CUSTOM_ENV_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b08a      	sub	sp, #40	@ 0x28
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	6078      	str	r0, [r7, #4]
 800f5c0:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t function = ENV_TEMPERATURE;
 800f5c6:	2301      	movs	r3, #1
 800f5c8:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t component_functions = 0;
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	61bb      	str	r3, [r7, #24]
  CUSTOM_ENV_SENSOR_Capabilities_t cap;

  switch (Instance)
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d131      	bne.n	800f638 <CUSTOM_ENV_SENSOR_Init+0x80>
  {
#if (USE_CUSTOM_ENV_SENSOR_LPS22HH_0 == 1)
    case CUSTOM_LPS22HH_0:
      if (LPS22HH_0_Probe(Functions) != BSP_ERROR_NONE)
 800f5d4:	6838      	ldr	r0, [r7, #0]
 800f5d6:	f000 f8fd 	bl	800f7d4 <LPS22HH_0_Probe>
 800f5da:	4603      	mov	r3, r0
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d002      	beq.n	800f5e6 <CUSTOM_ENV_SENSOR_Init+0x2e>
      {
        return BSP_ERROR_NO_INIT;
 800f5e0:	f04f 33ff 	mov.w	r3, #4294967295
 800f5e4:	e064      	b.n	800f6b0 <CUSTOM_ENV_SENSOR_Init+0xf8>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800f5e6:	4a34      	ldr	r2, [pc, #208]	@ (800f6b8 <CUSTOM_ENV_SENSOR_Init+0x100>)
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f5ee:	68db      	ldr	r3, [r3, #12]
 800f5f0:	4932      	ldr	r1, [pc, #200]	@ (800f6bc <CUSTOM_ENV_SENSOR_Init+0x104>)
 800f5f2:	687a      	ldr	r2, [r7, #4]
 800f5f4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800f5f8:	f107 0108 	add.w	r1, r7, #8
 800f5fc:	4610      	mov	r0, r2
 800f5fe:	4798      	blx	r3
 800f600:	4603      	mov	r3, r0
 800f602:	2b00      	cmp	r3, #0
 800f604:	d002      	beq.n	800f60c <CUSTOM_ENV_SENSOR_Init+0x54>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800f606:	f06f 0306 	mvn.w	r3, #6
 800f60a:	e051      	b.n	800f6b0 <CUSTOM_ENV_SENSOR_Init+0xf8>
      }
      if (cap.Temperature == 1U)
 800f60c:	7a3b      	ldrb	r3, [r7, #8]
 800f60e:	2b01      	cmp	r3, #1
 800f610:	d103      	bne.n	800f61a <CUSTOM_ENV_SENSOR_Init+0x62>
      {
        component_functions |= ENV_TEMPERATURE;
 800f612:	69bb      	ldr	r3, [r7, #24]
 800f614:	f043 0301 	orr.w	r3, r3, #1
 800f618:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Humidity == 1U)
 800f61a:	7abb      	ldrb	r3, [r7, #10]
 800f61c:	2b01      	cmp	r3, #1
 800f61e:	d103      	bne.n	800f628 <CUSTOM_ENV_SENSOR_Init+0x70>
      {
        component_functions |= ENV_HUMIDITY;
 800f620:	69bb      	ldr	r3, [r7, #24]
 800f622:	f043 0304 	orr.w	r3, r3, #4
 800f626:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Pressure == 1U)
 800f628:	7a7b      	ldrb	r3, [r7, #9]
 800f62a:	2b01      	cmp	r3, #1
 800f62c:	d108      	bne.n	800f640 <CUSTOM_ENV_SENSOR_Init+0x88>
      {
        component_functions |= ENV_PRESSURE;
 800f62e:	69bb      	ldr	r3, [r7, #24]
 800f630:	f043 0302 	orr.w	r3, r3, #2
 800f634:	61bb      	str	r3, [r7, #24]
      }
      break;
 800f636:	e003      	b.n	800f640 <CUSTOM_ENV_SENSOR_Init+0x88>
#endif
    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800f638:	f06f 0301 	mvn.w	r3, #1
 800f63c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f63e:	e000      	b.n	800f642 <CUSTOM_ENV_SENSOR_Init+0x8a>
      break;
 800f640:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 800f642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f644:	2b00      	cmp	r3, #0
 800f646:	d001      	beq.n	800f64c <CUSTOM_ENV_SENSOR_Init+0x94>
  {
    return ret;
 800f648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f64a:	e031      	b.n	800f6b0 <CUSTOM_ENV_SENSOR_Init+0xf8>
  }

  for (i = 0; i < CUSTOM_ENV_FUNCTIONS_NBR; i++)
 800f64c:	2300      	movs	r3, #0
 800f64e:	61fb      	str	r3, [r7, #28]
 800f650:	e02a      	b.n	800f6a8 <CUSTOM_ENV_SENSOR_Init+0xf0>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 800f652:	683a      	ldr	r2, [r7, #0]
 800f654:	6a3b      	ldr	r3, [r7, #32]
 800f656:	4013      	ands	r3, r2
 800f658:	6a3a      	ldr	r2, [r7, #32]
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d11e      	bne.n	800f69c <CUSTOM_ENV_SENSOR_Init+0xe4>
 800f65e:	69ba      	ldr	r2, [r7, #24]
 800f660:	6a3b      	ldr	r3, [r7, #32]
 800f662:	4013      	ands	r3, r2
 800f664:	6a3a      	ldr	r2, [r7, #32]
 800f666:	429a      	cmp	r2, r3
 800f668:	d118      	bne.n	800f69c <CUSTOM_ENV_SENSOR_Init+0xe4>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 800f66a:	4a15      	ldr	r2, [pc, #84]	@ (800f6c0 <CUSTOM_ENV_SENSOR_Init+0x108>)
 800f66c:	6a3b      	ldr	r3, [r7, #32]
 800f66e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f672:	4814      	ldr	r0, [pc, #80]	@ (800f6c4 <CUSTOM_ENV_SENSOR_Init+0x10c>)
 800f674:	687a      	ldr	r2, [r7, #4]
 800f676:	4613      	mov	r3, r2
 800f678:	005b      	lsls	r3, r3, #1
 800f67a:	4413      	add	r3, r2
 800f67c:	440b      	add	r3, r1
 800f67e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	490d      	ldr	r1, [pc, #52]	@ (800f6bc <CUSTOM_ENV_SENSOR_Init+0x104>)
 800f686:	687a      	ldr	r2, [r7, #4]
 800f688:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800f68c:	4610      	mov	r0, r2
 800f68e:	4798      	blx	r3
 800f690:	4603      	mov	r3, r0
 800f692:	2b00      	cmp	r3, #0
 800f694:	d002      	beq.n	800f69c <CUSTOM_ENV_SENSOR_Init+0xe4>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 800f696:	f06f 0304 	mvn.w	r3, #4
 800f69a:	e009      	b.n	800f6b0 <CUSTOM_ENV_SENSOR_Init+0xf8>
      }
    }
    function = function << 1;
 800f69c:	6a3b      	ldr	r3, [r7, #32]
 800f69e:	005b      	lsls	r3, r3, #1
 800f6a0:	623b      	str	r3, [r7, #32]
  for (i = 0; i < CUSTOM_ENV_FUNCTIONS_NBR; i++)
 800f6a2:	69fb      	ldr	r3, [r7, #28]
 800f6a4:	3301      	adds	r3, #1
 800f6a6:	61fb      	str	r3, [r7, #28]
 800f6a8:	69fb      	ldr	r3, [r7, #28]
 800f6aa:	2b02      	cmp	r3, #2
 800f6ac:	d9d1      	bls.n	800f652 <CUSTOM_ENV_SENSOR_Init+0x9a>
  }

  return ret;
 800f6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	3728      	adds	r7, #40	@ 0x28
 800f6b4:	46bd      	mov	sp, r7
 800f6b6:	bd80      	pop	{r7, pc}
 800f6b8:	20000d74 	.word	0x20000d74
 800f6bc:	20000d64 	.word	0x20000d64
 800f6c0:	200000c4 	.word	0x200000c4
 800f6c4:	20000d68 	.word	0x20000d68

0800f6c8 <CUSTOM_ENV_SENSOR_Enable>:
 *         - ENV_PRESSURE
 *         - ENV_HUMIDITY
 * @retval BSP status
 */
int32_t CUSTOM_ENV_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b084      	sub	sp, #16
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
 800f6d0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= CUSTOM_ENV_INSTANCES_NBR)
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d003      	beq.n	800f6e0 <CUSTOM_ENV_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f6d8:	f06f 0301 	mvn.w	r3, #1
 800f6dc:	60fb      	str	r3, [r7, #12]
 800f6de:	e028      	b.n	800f732 <CUSTOM_ENV_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 800f6e0:	4a16      	ldr	r2, [pc, #88]	@ (800f73c <CUSTOM_ENV_SENSOR_Enable+0x74>)
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f6e8:	683b      	ldr	r3, [r7, #0]
 800f6ea:	4013      	ands	r3, r2
 800f6ec:	683a      	ldr	r2, [r7, #0]
 800f6ee:	429a      	cmp	r2, r3
 800f6f0:	d11c      	bne.n	800f72c <CUSTOM_ENV_SENSOR_Enable+0x64>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 800f6f2:	4a13      	ldr	r2, [pc, #76]	@ (800f740 <CUSTOM_ENV_SENSOR_Enable+0x78>)
 800f6f4:	683b      	ldr	r3, [r7, #0]
 800f6f6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f6fa:	4812      	ldr	r0, [pc, #72]	@ (800f744 <CUSTOM_ENV_SENSOR_Enable+0x7c>)
 800f6fc:	687a      	ldr	r2, [r7, #4]
 800f6fe:	4613      	mov	r3, r2
 800f700:	005b      	lsls	r3, r3, #1
 800f702:	4413      	add	r3, r2
 800f704:	440b      	add	r3, r1
 800f706:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	490e      	ldr	r1, [pc, #56]	@ (800f748 <CUSTOM_ENV_SENSOR_Enable+0x80>)
 800f70e:	687a      	ldr	r2, [r7, #4]
 800f710:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800f714:	4610      	mov	r0, r2
 800f716:	4798      	blx	r3
 800f718:	4603      	mov	r3, r0
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d003      	beq.n	800f726 <CUSTOM_ENV_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800f71e:	f06f 0304 	mvn.w	r3, #4
 800f722:	60fb      	str	r3, [r7, #12]
 800f724:	e005      	b.n	800f732 <CUSTOM_ENV_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800f726:	2300      	movs	r3, #0
 800f728:	60fb      	str	r3, [r7, #12]
 800f72a:	e002      	b.n	800f732 <CUSTOM_ENV_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800f72c:	f06f 0301 	mvn.w	r3, #1
 800f730:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800f732:	68fb      	ldr	r3, [r7, #12]
}
 800f734:	4618      	mov	r0, r3
 800f736:	3710      	adds	r7, #16
 800f738:	46bd      	mov	sp, r7
 800f73a:	bd80      	pop	{r7, pc}
 800f73c:	20000d78 	.word	0x20000d78
 800f740:	200000c4 	.word	0x200000c4
 800f744:	20000d68 	.word	0x20000d68
 800f748:	20000d64 	.word	0x20000d64

0800f74c <CUSTOM_ENV_SENSOR_GetValue>:
 *         - ENV_HUMIDITY
 * @param  Value pointer to environmental sensor value
 * @retval BSP status
 */
int32_t CUSTOM_ENV_SENSOR_GetValue(uint32_t Instance, uint32_t Function, float *Value)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b086      	sub	sp, #24
 800f750:	af00      	add	r7, sp, #0
 800f752:	60f8      	str	r0, [r7, #12]
 800f754:	60b9      	str	r1, [r7, #8]
 800f756:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= CUSTOM_ENV_INSTANCES_NBR)
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d003      	beq.n	800f766 <CUSTOM_ENV_SENSOR_GetValue+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f75e:	f06f 0301 	mvn.w	r3, #1
 800f762:	617b      	str	r3, [r7, #20]
 800f764:	e029      	b.n	800f7ba <CUSTOM_ENV_SENSOR_GetValue+0x6e>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 800f766:	4a17      	ldr	r2, [pc, #92]	@ (800f7c4 <CUSTOM_ENV_SENSOR_GetValue+0x78>)
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f76e:	68bb      	ldr	r3, [r7, #8]
 800f770:	4013      	ands	r3, r2
 800f772:	68ba      	ldr	r2, [r7, #8]
 800f774:	429a      	cmp	r2, r3
 800f776:	d11d      	bne.n	800f7b4 <CUSTOM_ENV_SENSOR_GetValue+0x68>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->GetValue(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 800f778:	4a13      	ldr	r2, [pc, #76]	@ (800f7c8 <CUSTOM_ENV_SENSOR_GetValue+0x7c>)
 800f77a:	68bb      	ldr	r3, [r7, #8]
 800f77c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f780:	4812      	ldr	r0, [pc, #72]	@ (800f7cc <CUSTOM_ENV_SENSOR_GetValue+0x80>)
 800f782:	68fa      	ldr	r2, [r7, #12]
 800f784:	4613      	mov	r3, r2
 800f786:	005b      	lsls	r3, r3, #1
 800f788:	4413      	add	r3, r2
 800f78a:	440b      	add	r3, r1
 800f78c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800f790:	691b      	ldr	r3, [r3, #16]
 800f792:	490f      	ldr	r1, [pc, #60]	@ (800f7d0 <CUSTOM_ENV_SENSOR_GetValue+0x84>)
 800f794:	68fa      	ldr	r2, [r7, #12]
 800f796:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800f79a:	6879      	ldr	r1, [r7, #4]
 800f79c:	4610      	mov	r0, r2
 800f79e:	4798      	blx	r3
 800f7a0:	4603      	mov	r3, r0
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d003      	beq.n	800f7ae <CUSTOM_ENV_SENSOR_GetValue+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800f7a6:	f06f 0304 	mvn.w	r3, #4
 800f7aa:	617b      	str	r3, [r7, #20]
 800f7ac:	e005      	b.n	800f7ba <CUSTOM_ENV_SENSOR_GetValue+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800f7ae:	2300      	movs	r3, #0
 800f7b0:	617b      	str	r3, [r7, #20]
 800f7b2:	e002      	b.n	800f7ba <CUSTOM_ENV_SENSOR_GetValue+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800f7b4:	f06f 0301 	mvn.w	r3, #1
 800f7b8:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800f7ba:	697b      	ldr	r3, [r7, #20]
}
 800f7bc:	4618      	mov	r0, r3
 800f7be:	3718      	adds	r7, #24
 800f7c0:	46bd      	mov	sp, r7
 800f7c2:	bd80      	pop	{r7, pc}
 800f7c4:	20000d78 	.word	0x20000d78
 800f7c8:	200000c4 	.word	0x200000c4
 800f7cc:	20000d68 	.word	0x20000d68
 800f7d0:	20000d64 	.word	0x20000d64

0800f7d4 <LPS22HH_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE and/or ENV_PRESSURE
 * @retval BSP status
 */
static int32_t LPS22HH_0_Probe(uint32_t Functions)
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b090      	sub	sp, #64	@ 0x40
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
  LPS22HH_IO_t            io_ctx;
  uint8_t                 id;
  int32_t                 ret = BSP_ERROR_NONE;
 800f7dc:	2300      	movs	r3, #0
 800f7de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  static LPS22HH_Object_t lps22hh_obj_0;
  LPS22HH_Capabilities_t  cap;

  /* Configure the pressure driver */
  io_ctx.BusType     = LPS22HH_SPI_4WIRES_BUS; /* SPI 4-Wires */
 800f7e0:	2301      	movs	r3, #1
 800f7e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  io_ctx.Address     = 0x0;
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  io_ctx.Init        = CUSTOM_LPS22HH_0_Init;
 800f7ea:	4b49      	ldr	r3, [pc, #292]	@ (800f910 <LPS22HH_0_Probe+0x13c>)
 800f7ec:	623b      	str	r3, [r7, #32]
  io_ctx.DeInit      = CUSTOM_LPS22HH_0_DeInit;
 800f7ee:	4b49      	ldr	r3, [pc, #292]	@ (800f914 <LPS22HH_0_Probe+0x140>)
 800f7f0:	627b      	str	r3, [r7, #36]	@ 0x24
  io_ctx.ReadReg     = CUSTOM_LPS22HH_0_ReadReg;
 800f7f2:	4b49      	ldr	r3, [pc, #292]	@ (800f918 <LPS22HH_0_Probe+0x144>)
 800f7f4:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.WriteReg    = CUSTOM_LPS22HH_0_WriteReg;
 800f7f6:	4b49      	ldr	r3, [pc, #292]	@ (800f91c <LPS22HH_0_Probe+0x148>)
 800f7f8:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.GetTick     = BSP_GetTick;
 800f7fa:	4b49      	ldr	r3, [pc, #292]	@ (800f920 <LPS22HH_0_Probe+0x14c>)
 800f7fc:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (LPS22HH_RegisterBusIO(&lps22hh_obj_0, &io_ctx) != LPS22HH_OK)
 800f7fe:	f107 0320 	add.w	r3, r7, #32
 800f802:	4619      	mov	r1, r3
 800f804:	4847      	ldr	r0, [pc, #284]	@ (800f924 <LPS22HH_0_Probe+0x150>)
 800f806:	f7f7 f943 	bl	8006a90 <LPS22HH_RegisterBusIO>
 800f80a:	4603      	mov	r3, r0
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d003      	beq.n	800f818 <LPS22HH_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800f810:	f06f 0306 	mvn.w	r3, #6
 800f814:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f816:	e076      	b.n	800f906 <LPS22HH_0_Probe+0x132>
  }
  else if (LPS22HH_ReadID(&lps22hh_obj_0, &id) != LPS22HH_OK)
 800f818:	f107 031f 	add.w	r3, r7, #31
 800f81c:	4619      	mov	r1, r3
 800f81e:	4841      	ldr	r0, [pc, #260]	@ (800f924 <LPS22HH_0_Probe+0x150>)
 800f820:	f7f7 f9db 	bl	8006bda <LPS22HH_ReadID>
 800f824:	4603      	mov	r3, r0
 800f826:	2b00      	cmp	r3, #0
 800f828:	d003      	beq.n	800f832 <LPS22HH_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800f82a:	f06f 0306 	mvn.w	r3, #6
 800f82e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f830:	e069      	b.n	800f906 <LPS22HH_0_Probe+0x132>
  }
  else if (id != LPS22HH_ID)
 800f832:	7ffb      	ldrb	r3, [r7, #31]
 800f834:	2bb3      	cmp	r3, #179	@ 0xb3
 800f836:	d003      	beq.n	800f840 <LPS22HH_0_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800f838:	f06f 0306 	mvn.w	r3, #6
 800f83c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f83e:	e062      	b.n	800f906 <LPS22HH_0_Probe+0x132>
  }
  else
  {
    (void)LPS22HH_GetCapabilities(&lps22hh_obj_0, &cap);
 800f840:	f107 030c 	add.w	r3, r7, #12
 800f844:	4619      	mov	r1, r3
 800f846:	4837      	ldr	r0, [pc, #220]	@ (800f924 <LPS22HH_0_Probe+0x150>)
 800f848:	f7f7 f9de 	bl	8006c08 <LPS22HH_GetCapabilities>

    EnvCtx[CUSTOM_LPS22HH_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 800f84c:	7b3b      	ldrb	r3, [r7, #12]
 800f84e:	461a      	mov	r2, r3
 800f850:	7b7b      	ldrb	r3, [r7, #13]
 800f852:	005b      	lsls	r3, r3, #1
 800f854:	431a      	orrs	r2, r3
                                    uint32_t)cap.Humidity << 2);
 800f856:	7bbb      	ldrb	r3, [r7, #14]
 800f858:	009b      	lsls	r3, r3, #2
    EnvCtx[CUSTOM_LPS22HH_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 800f85a:	4313      	orrs	r3, r2
 800f85c:	4a32      	ldr	r2, [pc, #200]	@ (800f928 <LPS22HH_0_Probe+0x154>)
 800f85e:	6013      	str	r3, [r2, #0]

    EnvCompObj[CUSTOM_LPS22HH_0] = &lps22hh_obj_0;
 800f860:	4b32      	ldr	r3, [pc, #200]	@ (800f92c <LPS22HH_0_Probe+0x158>)
 800f862:	4a30      	ldr	r2, [pc, #192]	@ (800f924 <LPS22HH_0_Probe+0x150>)
 800f864:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[CUSTOM_LPS22HH_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&LPS22HH_COMMON_Driver;
 800f866:	4b32      	ldr	r3, [pc, #200]	@ (800f930 <LPS22HH_0_Probe+0x15c>)
 800f868:	4a32      	ldr	r2, [pc, #200]	@ (800f934 <LPS22HH_0_Probe+0x160>)
 800f86a:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 800f86c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d11d      	bne.n	800f8ae <LPS22HH_0_Probe+0xda>
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	f003 0301 	and.w	r3, r3, #1
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d018      	beq.n	800f8ae <LPS22HH_0_Probe+0xda>
 800f87c:	7b3b      	ldrb	r3, [r7, #12]
 800f87e:	2b01      	cmp	r3, #1
 800f880:	d115      	bne.n	800f8ae <LPS22HH_0_Probe+0xda>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[CUSTOM_LPS22HH_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HH_TEMP_Driver;
 800f882:	4b2d      	ldr	r3, [pc, #180]	@ (800f938 <LPS22HH_0_Probe+0x164>)
 800f884:	685b      	ldr	r3, [r3, #4]
 800f886:	4a2d      	ldr	r2, [pc, #180]	@ (800f93c <LPS22HH_0_Probe+0x168>)
 800f888:	492d      	ldr	r1, [pc, #180]	@ (800f940 <LPS22HH_0_Probe+0x16c>)
 800f88a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[CUSTOM_LPS22HH_0]->Init(EnvCompObj[CUSTOM_LPS22HH_0]) != LPS22HH_OK)
 800f88e:	4b28      	ldr	r3, [pc, #160]	@ (800f930 <LPS22HH_0_Probe+0x15c>)
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	4a25      	ldr	r2, [pc, #148]	@ (800f92c <LPS22HH_0_Probe+0x158>)
 800f896:	6812      	ldr	r2, [r2, #0]
 800f898:	4610      	mov	r0, r2
 800f89a:	4798      	blx	r3
 800f89c:	4603      	mov	r3, r0
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d003      	beq.n	800f8aa <LPS22HH_0_Probe+0xd6>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800f8a2:	f06f 0304 	mvn.w	r3, #4
 800f8a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f8a8:	e001      	b.n	800f8ae <LPS22HH_0_Probe+0xda>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE) && (cap.Pressure == 1U))
 800f8ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d11d      	bne.n	800f8f0 <LPS22HH_0_Probe+0x11c>
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	f003 0302 	and.w	r3, r3, #2
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d018      	beq.n	800f8f0 <LPS22HH_0_Probe+0x11c>
 800f8be:	7b7b      	ldrb	r3, [r7, #13]
 800f8c0:	2b01      	cmp	r3, #1
 800f8c2:	d115      	bne.n	800f8f0 <LPS22HH_0_Probe+0x11c>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[CUSTOM_LPS22HH_0][FunctionIndex[ENV_PRESSURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HH_PRESS_Driver;
 800f8c4:	4b1c      	ldr	r3, [pc, #112]	@ (800f938 <LPS22HH_0_Probe+0x164>)
 800f8c6:	689b      	ldr	r3, [r3, #8]
 800f8c8:	4a1c      	ldr	r2, [pc, #112]	@ (800f93c <LPS22HH_0_Probe+0x168>)
 800f8ca:	491e      	ldr	r1, [pc, #120]	@ (800f944 <LPS22HH_0_Probe+0x170>)
 800f8cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[CUSTOM_LPS22HH_0]->Init(EnvCompObj[CUSTOM_LPS22HH_0]) != LPS22HH_OK)
 800f8d0:	4b17      	ldr	r3, [pc, #92]	@ (800f930 <LPS22HH_0_Probe+0x15c>)
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	4a15      	ldr	r2, [pc, #84]	@ (800f92c <LPS22HH_0_Probe+0x158>)
 800f8d8:	6812      	ldr	r2, [r2, #0]
 800f8da:	4610      	mov	r0, r2
 800f8dc:	4798      	blx	r3
 800f8de:	4603      	mov	r3, r0
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d003      	beq.n	800f8ec <LPS22HH_0_Probe+0x118>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800f8e4:	f06f 0304 	mvn.w	r3, #4
 800f8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f8ea:	e001      	b.n	800f8f0 <LPS22HH_0_Probe+0x11c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY))
 800f8f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d107      	bne.n	800f906 <LPS22HH_0_Probe+0x132>
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	f003 0304 	and.w	r3, r3, #4
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d002      	beq.n	800f906 <LPS22HH_0_Probe+0x132>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f900:	f06f 0304 	mvn.w	r3, #4
 800f904:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }
  }

  return ret;
 800f906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f908:	4618      	mov	r0, r3
 800f90a:	3740      	adds	r7, #64	@ 0x40
 800f90c:	46bd      	mov	sp, r7
 800f90e:	bd80      	pop	{r7, pc}
 800f910:	0800f949 	.word	0x0800f949
 800f914:	0800f96d 	.word	0x0800f96d
 800f918:	0800fa05 	.word	0x0800fa05
 800f91c:	0800f991 	.word	0x0800f991
 800f920:	080015c9 	.word	0x080015c9
 800f924:	20000d7c 	.word	0x20000d7c
 800f928:	20000d78 	.word	0x20000d78
 800f92c:	20000d64 	.word	0x20000d64
 800f930:	20000d74 	.word	0x20000d74
 800f934:	2000002c 	.word	0x2000002c
 800f938:	200000c4 	.word	0x200000c4
 800f93c:	20000d68 	.word	0x20000d68
 800f940:	20000050 	.word	0x20000050
 800f944:	2000003c 	.word	0x2000003c

0800f948 <CUSTOM_LPS22HH_0_Init>:
/**
 * @brief  Initialize SPI bus for LPS22HH
 * @retval BSP status
 */
static int32_t CUSTOM_LPS22HH_0_Init(void)
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b082      	sub	sp, #8
 800f94c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 800f94e:	f06f 0305 	mvn.w	r3, #5
 800f952:	607b      	str	r3, [r7, #4]

  if(CUSTOM_LPS22HH_0_SPI_Init() == BSP_ERROR_NONE)
 800f954:	f7f1 fda8 	bl	80014a8 <BSP_SPI2_Init>
 800f958:	4603      	mov	r3, r0
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d101      	bne.n	800f962 <CUSTOM_LPS22HH_0_Init+0x1a>
  {
    ret = BSP_ERROR_NONE;
 800f95e:	2300      	movs	r3, #0
 800f960:	607b      	str	r3, [r7, #4]
  }

  return ret;
 800f962:	687b      	ldr	r3, [r7, #4]
}
 800f964:	4618      	mov	r0, r3
 800f966:	3708      	adds	r7, #8
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}

0800f96c <CUSTOM_LPS22HH_0_DeInit>:
/**
 * @brief  DeInitialize SPI bus for LPS22HH
 * @retval BSP status
 */
static int32_t CUSTOM_LPS22HH_0_DeInit(void)
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b082      	sub	sp, #8
 800f970:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 800f972:	f06f 0305 	mvn.w	r3, #5
 800f976:	607b      	str	r3, [r7, #4]

  if(CUSTOM_LPS22HH_0_SPI_DeInit() == BSP_ERROR_NONE)
 800f978:	f7f1 fdc6 	bl	8001508 <BSP_SPI2_DeInit>
 800f97c:	4603      	mov	r3, r0
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d101      	bne.n	800f986 <CUSTOM_LPS22HH_0_DeInit+0x1a>
  {
    ret = BSP_ERROR_NONE;
 800f982:	2300      	movs	r3, #0
 800f984:	607b      	str	r3, [r7, #4]
  }

  return ret;
 800f986:	687b      	ldr	r3, [r7, #4]
}
 800f988:	4618      	mov	r0, r3
 800f98a:	3708      	adds	r7, #8
 800f98c:	46bd      	mov	sp, r7
 800f98e:	bd80      	pop	{r7, pc}

0800f990 <CUSTOM_LPS22HH_0_WriteReg>:
 * @param  pdata the pointer to the data to be written
 * @param  len the length of the data to be written
 * @retval BSP status
 */
static int32_t CUSTOM_LPS22HH_0_WriteReg(uint16_t Addr, uint16_t Reg, uint8_t *pdata, uint16_t len)
{
 800f990:	b580      	push	{r7, lr}
 800f992:	b086      	sub	sp, #24
 800f994:	af00      	add	r7, sp, #0
 800f996:	60ba      	str	r2, [r7, #8]
 800f998:	461a      	mov	r2, r3
 800f99a:	4603      	mov	r3, r0
 800f99c:	81fb      	strh	r3, [r7, #14]
 800f99e:	460b      	mov	r3, r1
 800f9a0:	81bb      	strh	r3, [r7, #12]
 800f9a2:	4613      	mov	r3, r2
 800f9a4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800f9a6:	2300      	movs	r3, #0
 800f9a8:	617b      	str	r3, [r7, #20]
  uint8_t dataReg = (uint8_t)Reg;
 800f9aa:	89bb      	ldrh	r3, [r7, #12]
 800f9ac:	b2db      	uxtb	r3, r3
 800f9ae:	74fb      	strb	r3, [r7, #19]

  /* CS Enable */
  HAL_GPIO_WritePin(CUSTOM_LPS22HH_0_CS_PORT, CUSTOM_LPS22HH_0_CS_PIN, GPIO_PIN_RESET);
 800f9b0:	2200      	movs	r2, #0
 800f9b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800f9b6:	4812      	ldr	r0, [pc, #72]	@ (800fa00 <CUSTOM_LPS22HH_0_WriteReg+0x70>)
 800f9b8:	f7fa fd88 	bl	800a4cc <HAL_GPIO_WritePin>

  if (CUSTOM_LPS22HH_0_SPI_Send(&dataReg, 1) != BSP_ERROR_NONE)
 800f9bc:	f107 0313 	add.w	r3, r7, #19
 800f9c0:	2101      	movs	r1, #1
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	f7f1 fdc8 	bl	8001558 <BSP_SPI2_Send>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d002      	beq.n	800f9d4 <CUSTOM_LPS22HH_0_WriteReg+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 800f9ce:	f06f 0305 	mvn.w	r3, #5
 800f9d2:	617b      	str	r3, [r7, #20]
  }

  if (CUSTOM_LPS22HH_0_SPI_Send(pdata, len) != BSP_ERROR_NONE)
 800f9d4:	88fb      	ldrh	r3, [r7, #6]
 800f9d6:	4619      	mov	r1, r3
 800f9d8:	68b8      	ldr	r0, [r7, #8]
 800f9da:	f7f1 fdbd 	bl	8001558 <BSP_SPI2_Send>
 800f9de:	4603      	mov	r3, r0
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d002      	beq.n	800f9ea <CUSTOM_LPS22HH_0_WriteReg+0x5a>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 800f9e4:	f06f 0305 	mvn.w	r3, #5
 800f9e8:	617b      	str	r3, [r7, #20]
  }

  /* CS Disable */
  HAL_GPIO_WritePin(CUSTOM_LPS22HH_0_CS_PORT, CUSTOM_LPS22HH_0_CS_PIN, GPIO_PIN_SET);
 800f9ea:	2201      	movs	r2, #1
 800f9ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800f9f0:	4803      	ldr	r0, [pc, #12]	@ (800fa00 <CUSTOM_LPS22HH_0_WriteReg+0x70>)
 800f9f2:	f7fa fd6b 	bl	800a4cc <HAL_GPIO_WritePin>

  return ret;
 800f9f6:	697b      	ldr	r3, [r7, #20]
}
 800f9f8:	4618      	mov	r0, r3
 800f9fa:	3718      	adds	r7, #24
 800f9fc:	46bd      	mov	sp, r7
 800f9fe:	bd80      	pop	{r7, pc}
 800fa00:	40020800 	.word	0x40020800

0800fa04 <CUSTOM_LPS22HH_0_ReadReg>:
 * @param  pdata the pointer to the data to be read
 * @param  len the length of the data to be read
 * @retval BSP status
 */
static int32_t CUSTOM_LPS22HH_0_ReadReg(uint16_t Addr, uint16_t Reg, uint8_t *pdata, uint16_t len)
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	b086      	sub	sp, #24
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	60ba      	str	r2, [r7, #8]
 800fa0c:	461a      	mov	r2, r3
 800fa0e:	4603      	mov	r3, r0
 800fa10:	81fb      	strh	r3, [r7, #14]
 800fa12:	460b      	mov	r3, r1
 800fa14:	81bb      	strh	r3, [r7, #12]
 800fa16:	4613      	mov	r3, r2
 800fa18:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	617b      	str	r3, [r7, #20]
  uint8_t dataReg = (uint8_t)Reg;
 800fa1e:	89bb      	ldrh	r3, [r7, #12]
 800fa20:	b2db      	uxtb	r3, r3
 800fa22:	74fb      	strb	r3, [r7, #19]

  dataReg |= 0x80;
 800fa24:	7cfb      	ldrb	r3, [r7, #19]
 800fa26:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fa2a:	b2db      	uxtb	r3, r3
 800fa2c:	74fb      	strb	r3, [r7, #19]

  /* CS Enable */
  HAL_GPIO_WritePin(CUSTOM_LPS22HH_0_CS_PORT, CUSTOM_LPS22HH_0_CS_PIN, GPIO_PIN_RESET);
 800fa2e:	2200      	movs	r2, #0
 800fa30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800fa34:	4812      	ldr	r0, [pc, #72]	@ (800fa80 <CUSTOM_LPS22HH_0_ReadReg+0x7c>)
 800fa36:	f7fa fd49 	bl	800a4cc <HAL_GPIO_WritePin>

  if (CUSTOM_LPS22HH_0_SPI_Send(&dataReg, 1) != BSP_ERROR_NONE)
 800fa3a:	f107 0313 	add.w	r3, r7, #19
 800fa3e:	2101      	movs	r1, #1
 800fa40:	4618      	mov	r0, r3
 800fa42:	f7f1 fd89 	bl	8001558 <BSP_SPI2_Send>
 800fa46:	4603      	mov	r3, r0
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d002      	beq.n	800fa52 <CUSTOM_LPS22HH_0_ReadReg+0x4e>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 800fa4c:	f06f 0305 	mvn.w	r3, #5
 800fa50:	617b      	str	r3, [r7, #20]
  }

  if (CUSTOM_LPS22HH_0_SPI_Recv(pdata, len) != BSP_ERROR_NONE)
 800fa52:	88fb      	ldrh	r3, [r7, #6]
 800fa54:	4619      	mov	r1, r3
 800fa56:	68b8      	ldr	r0, [r7, #8]
 800fa58:	f7f1 fd9a 	bl	8001590 <BSP_SPI2_Recv>
 800fa5c:	4603      	mov	r3, r0
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d002      	beq.n	800fa68 <CUSTOM_LPS22HH_0_ReadReg+0x64>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 800fa62:	f06f 0305 	mvn.w	r3, #5
 800fa66:	617b      	str	r3, [r7, #20]
  }

  /* CS Disable */
  HAL_GPIO_WritePin(CUSTOM_LPS22HH_0_CS_PORT, CUSTOM_LPS22HH_0_CS_PIN, GPIO_PIN_SET);
 800fa68:	2201      	movs	r2, #1
 800fa6a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800fa6e:	4804      	ldr	r0, [pc, #16]	@ (800fa80 <CUSTOM_LPS22HH_0_ReadReg+0x7c>)
 800fa70:	f7fa fd2c 	bl	800a4cc <HAL_GPIO_WritePin>

  return ret;
 800fa74:	697b      	ldr	r3, [r7, #20]
}
 800fa76:	4618      	mov	r0, r3
 800fa78:	3718      	adds	r7, #24
 800fa7a:	46bd      	mov	sp, r7
 800fa7c:	bd80      	pop	{r7, pc}
 800fa7e:	bf00      	nop
 800fa80:	40020800 	.word	0x40020800

0800fa84 <CUSTOM_MOTION_SENSOR_Init>:
  *         - MOTION_ACCELERO
  *         - MOTION_MAGNETO
  * @retval BSP status
  */
int32_t CUSTOM_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b08e      	sub	sp, #56	@ 0x38
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
 800fa8c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800fa8e:	2300      	movs	r3, #0
 800fa90:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t function = MOTION_GYRO;
 800fa92:	2301      	movs	r3, #1
 800fa94:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 800fa96:	2300      	movs	r3, #0
 800fa98:	62bb      	str	r3, [r7, #40]	@ 0x28
  CUSTOM_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d131      	bne.n	800fb04 <CUSTOM_MOTION_SENSOR_Init+0x80>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSR_0 == 1)
    case CUSTOM_LSM6DSR_0:
      if (LSM6DSR_0_Probe(Functions) != BSP_ERROR_NONE)
 800faa0:	6838      	ldr	r0, [r7, #0]
 800faa2:	f000 f987 	bl	800fdb4 <LSM6DSR_0_Probe>
 800faa6:	4603      	mov	r3, r0
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d002      	beq.n	800fab2 <CUSTOM_MOTION_SENSOR_Init+0x2e>
      {
        return BSP_ERROR_NO_INIT;
 800faac:	f04f 33ff 	mov.w	r3, #4294967295
 800fab0:	e064      	b.n	800fb7c <CUSTOM_MOTION_SENSOR_Init+0xf8>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800fab2:	4a34      	ldr	r2, [pc, #208]	@ (800fb84 <CUSTOM_MOTION_SENSOR_Init+0x100>)
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800faba:	68db      	ldr	r3, [r3, #12]
 800fabc:	4932      	ldr	r1, [pc, #200]	@ (800fb88 <CUSTOM_MOTION_SENSOR_Init+0x104>)
 800fabe:	687a      	ldr	r2, [r7, #4]
 800fac0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800fac4:	f107 010c 	add.w	r1, r7, #12
 800fac8:	4610      	mov	r0, r2
 800faca:	4798      	blx	r3
 800facc:	4603      	mov	r3, r0
 800face:	2b00      	cmp	r3, #0
 800fad0:	d002      	beq.n	800fad8 <CUSTOM_MOTION_SENSOR_Init+0x54>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800fad2:	f06f 0306 	mvn.w	r3, #6
 800fad6:	e051      	b.n	800fb7c <CUSTOM_MOTION_SENSOR_Init+0xf8>
      }
      if (cap.Acc == 1U)
 800fad8:	7b3b      	ldrb	r3, [r7, #12]
 800fada:	2b01      	cmp	r3, #1
 800fadc:	d103      	bne.n	800fae6 <CUSTOM_MOTION_SENSOR_Init+0x62>
      {
        component_functions |= MOTION_ACCELERO;
 800fade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fae0:	f043 0302 	orr.w	r3, r3, #2
 800fae4:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Gyro == 1U)
 800fae6:	7b7b      	ldrb	r3, [r7, #13]
 800fae8:	2b01      	cmp	r3, #1
 800faea:	d103      	bne.n	800faf4 <CUSTOM_MOTION_SENSOR_Init+0x70>
      {
        component_functions |= MOTION_GYRO;
 800faec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800faee:	f043 0301 	orr.w	r3, r3, #1
 800faf2:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Magneto == 1U)
 800faf4:	7bbb      	ldrb	r3, [r7, #14]
 800faf6:	2b01      	cmp	r3, #1
 800faf8:	d108      	bne.n	800fb0c <CUSTOM_MOTION_SENSOR_Init+0x88>
      {
        component_functions |= MOTION_MAGNETO;
 800fafa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fafc:	f043 0304 	orr.w	r3, r3, #4
 800fb00:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      break;
 800fb02:	e003      	b.n	800fb0c <CUSTOM_MOTION_SENSOR_Init+0x88>
#endif
    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800fb04:	f06f 0301 	mvn.w	r3, #1
 800fb08:	637b      	str	r3, [r7, #52]	@ 0x34
      break;
 800fb0a:	e000      	b.n	800fb0e <CUSTOM_MOTION_SENSOR_Init+0x8a>
      break;
 800fb0c:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 800fb0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d001      	beq.n	800fb18 <CUSTOM_MOTION_SENSOR_Init+0x94>
  {
    return ret;
 800fb14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb16:	e031      	b.n	800fb7c <CUSTOM_MOTION_SENSOR_Init+0xf8>
  }

  for (i = 0; i < CUSTOM_MOTION_FUNCTIONS_NBR; i++)
 800fb18:	2300      	movs	r3, #0
 800fb1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fb1c:	e02a      	b.n	800fb74 <CUSTOM_MOTION_SENSOR_Init+0xf0>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 800fb1e:	683a      	ldr	r2, [r7, #0]
 800fb20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb22:	4013      	ands	r3, r2
 800fb24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb26:	429a      	cmp	r2, r3
 800fb28:	d11e      	bne.n	800fb68 <CUSTOM_MOTION_SENSOR_Init+0xe4>
 800fb2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb2e:	4013      	ands	r3, r2
 800fb30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb32:	429a      	cmp	r2, r3
 800fb34:	d118      	bne.n	800fb68 <CUSTOM_MOTION_SENSOR_Init+0xe4>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800fb36:	4a15      	ldr	r2, [pc, #84]	@ (800fb8c <CUSTOM_MOTION_SENSOR_Init+0x108>)
 800fb38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb3a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800fb3e:	4814      	ldr	r0, [pc, #80]	@ (800fb90 <CUSTOM_MOTION_SENSOR_Init+0x10c>)
 800fb40:	687a      	ldr	r2, [r7, #4]
 800fb42:	4613      	mov	r3, r2
 800fb44:	005b      	lsls	r3, r3, #1
 800fb46:	4413      	add	r3, r2
 800fb48:	440b      	add	r3, r1
 800fb4a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	490d      	ldr	r1, [pc, #52]	@ (800fb88 <CUSTOM_MOTION_SENSOR_Init+0x104>)
 800fb52:	687a      	ldr	r2, [r7, #4]
 800fb54:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800fb58:	4610      	mov	r0, r2
 800fb5a:	4798      	blx	r3
 800fb5c:	4603      	mov	r3, r0
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d002      	beq.n	800fb68 <CUSTOM_MOTION_SENSOR_Init+0xe4>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 800fb62:	f06f 0304 	mvn.w	r3, #4
 800fb66:	e009      	b.n	800fb7c <CUSTOM_MOTION_SENSOR_Init+0xf8>
      }
    }
    function = function << 1;
 800fb68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb6a:	005b      	lsls	r3, r3, #1
 800fb6c:	633b      	str	r3, [r7, #48]	@ 0x30
  for (i = 0; i < CUSTOM_MOTION_FUNCTIONS_NBR; i++)
 800fb6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb70:	3301      	adds	r3, #1
 800fb72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fb74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb76:	2b02      	cmp	r3, #2
 800fb78:	d9d1      	bls.n	800fb1e <CUSTOM_MOTION_SENSOR_Init+0x9a>
  }

  return ret;
 800fb7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800fb7c:	4618      	mov	r0, r3
 800fb7e:	3738      	adds	r7, #56	@ 0x38
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}
 800fb84:	20000db8 	.word	0x20000db8
 800fb88:	20000da8 	.word	0x20000da8
 800fb8c:	200000d8 	.word	0x200000d8
 800fb90:	20000dac 	.word	0x20000dac

0800fb94 <CUSTOM_MOTION_SENSOR_Enable>:
 *         - MOTION_ACCELERO
 *         - MOTION_MAGNETO
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 800fb94:	b580      	push	{r7, lr}
 800fb96:	b084      	sub	sp, #16
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	6078      	str	r0, [r7, #4]
 800fb9c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= CUSTOM_MOTION_INSTANCES_NBR)
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d003      	beq.n	800fbac <CUSTOM_MOTION_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800fba4:	f06f 0301 	mvn.w	r3, #1
 800fba8:	60fb      	str	r3, [r7, #12]
 800fbaa:	e028      	b.n	800fbfe <CUSTOM_MOTION_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800fbac:	4a16      	ldr	r2, [pc, #88]	@ (800fc08 <CUSTOM_MOTION_SENSOR_Enable+0x74>)
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800fbb4:	683b      	ldr	r3, [r7, #0]
 800fbb6:	4013      	ands	r3, r2
 800fbb8:	683a      	ldr	r2, [r7, #0]
 800fbba:	429a      	cmp	r2, r3
 800fbbc:	d11c      	bne.n	800fbf8 <CUSTOM_MOTION_SENSOR_Enable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800fbbe:	4a13      	ldr	r2, [pc, #76]	@ (800fc0c <CUSTOM_MOTION_SENSOR_Enable+0x78>)
 800fbc0:	683b      	ldr	r3, [r7, #0]
 800fbc2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800fbc6:	4812      	ldr	r0, [pc, #72]	@ (800fc10 <CUSTOM_MOTION_SENSOR_Enable+0x7c>)
 800fbc8:	687a      	ldr	r2, [r7, #4]
 800fbca:	4613      	mov	r3, r2
 800fbcc:	005b      	lsls	r3, r3, #1
 800fbce:	4413      	add	r3, r2
 800fbd0:	440b      	add	r3, r1
 800fbd2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	490e      	ldr	r1, [pc, #56]	@ (800fc14 <CUSTOM_MOTION_SENSOR_Enable+0x80>)
 800fbda:	687a      	ldr	r2, [r7, #4]
 800fbdc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800fbe0:	4610      	mov	r0, r2
 800fbe2:	4798      	blx	r3
 800fbe4:	4603      	mov	r3, r0
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d003      	beq.n	800fbf2 <CUSTOM_MOTION_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800fbea:	f06f 0304 	mvn.w	r3, #4
 800fbee:	60fb      	str	r3, [r7, #12]
 800fbf0:	e005      	b.n	800fbfe <CUSTOM_MOTION_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	60fb      	str	r3, [r7, #12]
 800fbf6:	e002      	b.n	800fbfe <CUSTOM_MOTION_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800fbf8:	f06f 0301 	mvn.w	r3, #1
 800fbfc:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800fbfe:	68fb      	ldr	r3, [r7, #12]
}
 800fc00:	4618      	mov	r0, r3
 800fc02:	3710      	adds	r7, #16
 800fc04:	46bd      	mov	sp, r7
 800fc06:	bd80      	pop	{r7, pc}
 800fc08:	20000dbc 	.word	0x20000dbc
 800fc0c:	200000d8 	.word	0x200000d8
 800fc10:	20000dac 	.word	0x20000dac
 800fc14:	20000da8 	.word	0x20000da8

0800fc18 <CUSTOM_MOTION_SENSOR_GetAxesRaw>:
 *         - MOTION_MAGNETO
 * @param  Axes pointer to axes raw data structure
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_GetAxesRaw(uint32_t Instance, uint32_t Function, CUSTOM_MOTION_SENSOR_AxesRaw_t *Axes)
{
 800fc18:	b580      	push	{r7, lr}
 800fc1a:	b086      	sub	sp, #24
 800fc1c:	af00      	add	r7, sp, #0
 800fc1e:	60f8      	str	r0, [r7, #12]
 800fc20:	60b9      	str	r1, [r7, #8]
 800fc22:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= CUSTOM_MOTION_INSTANCES_NBR)
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d003      	beq.n	800fc32 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800fc2a:	f06f 0301 	mvn.w	r3, #1
 800fc2e:	617b      	str	r3, [r7, #20]
 800fc30:	e029      	b.n	800fc86 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800fc32:	4a17      	ldr	r2, [pc, #92]	@ (800fc90 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x78>)
 800fc34:	68fb      	ldr	r3, [r7, #12]
 800fc36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800fc3a:	68bb      	ldr	r3, [r7, #8]
 800fc3c:	4013      	ands	r3, r2
 800fc3e:	68ba      	ldr	r2, [r7, #8]
 800fc40:	429a      	cmp	r2, r3
 800fc42:	d11d      	bne.n	800fc80 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxesRaw(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 800fc44:	4a13      	ldr	r2, [pc, #76]	@ (800fc94 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x7c>)
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800fc4c:	4812      	ldr	r0, [pc, #72]	@ (800fc98 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x80>)
 800fc4e:	68fa      	ldr	r2, [r7, #12]
 800fc50:	4613      	mov	r3, r2
 800fc52:	005b      	lsls	r3, r3, #1
 800fc54:	4413      	add	r3, r2
 800fc56:	440b      	add	r3, r1
 800fc58:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800fc5c:	6a1b      	ldr	r3, [r3, #32]
 800fc5e:	490f      	ldr	r1, [pc, #60]	@ (800fc9c <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x84>)
 800fc60:	68fa      	ldr	r2, [r7, #12]
 800fc62:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800fc66:	6879      	ldr	r1, [r7, #4]
 800fc68:	4610      	mov	r0, r2
 800fc6a:	4798      	blx	r3
 800fc6c:	4603      	mov	r3, r0
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d003      	beq.n	800fc7a <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800fc72:	f06f 0304 	mvn.w	r3, #4
 800fc76:	617b      	str	r3, [r7, #20]
 800fc78:	e005      	b.n	800fc86 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	617b      	str	r3, [r7, #20]
 800fc7e:	e002      	b.n	800fc86 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800fc80:	f06f 0301 	mvn.w	r3, #1
 800fc84:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800fc86:	697b      	ldr	r3, [r7, #20]
}
 800fc88:	4618      	mov	r0, r3
 800fc8a:	3718      	adds	r7, #24
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bd80      	pop	{r7, pc}
 800fc90:	20000dbc 	.word	0x20000dbc
 800fc94:	200000d8 	.word	0x200000d8
 800fc98:	20000dac 	.word	0x20000dac
 800fc9c:	20000da8 	.word	0x20000da8

0800fca0 <CUSTOM_MOTION_SENSOR_SetOutputDataRate>:
 *         - MOTION_MAGNETO
 * @param  Odr Output Data Rate value to be set
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_SetOutputDataRate(uint32_t Instance, uint32_t Function, float Odr)
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b086      	sub	sp, #24
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	60f8      	str	r0, [r7, #12]
 800fca8:	60b9      	str	r1, [r7, #8]
 800fcaa:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t ret;

  if (Instance >= CUSTOM_MOTION_INSTANCES_NBR)
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d003      	beq.n	800fcbc <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800fcb4:	f06f 0301 	mvn.w	r3, #1
 800fcb8:	617b      	str	r3, [r7, #20]
 800fcba:	e02a      	b.n	800fd12 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x72>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800fcbc:	4a17      	ldr	r2, [pc, #92]	@ (800fd1c <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x7c>)
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800fcc4:	68bb      	ldr	r3, [r7, #8]
 800fcc6:	4013      	ands	r3, r2
 800fcc8:	68ba      	ldr	r2, [r7, #8]
 800fcca:	429a      	cmp	r2, r3
 800fccc:	d11e      	bne.n	800fd0c <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x6c>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->SetOutputDataRate(MotionCompObj[Instance], Odr) != BSP_ERROR_NONE)
 800fcce:	4a14      	ldr	r2, [pc, #80]	@ (800fd20 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x80>)
 800fcd0:	68bb      	ldr	r3, [r7, #8]
 800fcd2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800fcd6:	4813      	ldr	r0, [pc, #76]	@ (800fd24 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x84>)
 800fcd8:	68fa      	ldr	r2, [r7, #12]
 800fcda:	4613      	mov	r3, r2
 800fcdc:	005b      	lsls	r3, r3, #1
 800fcde:	4413      	add	r3, r2
 800fce0:	440b      	add	r3, r1
 800fce2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800fce6:	691b      	ldr	r3, [r3, #16]
 800fce8:	490f      	ldr	r1, [pc, #60]	@ (800fd28 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x88>)
 800fcea:	68fa      	ldr	r2, [r7, #12]
 800fcec:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800fcf0:	ed97 0a01 	vldr	s0, [r7, #4]
 800fcf4:	4610      	mov	r0, r2
 800fcf6:	4798      	blx	r3
 800fcf8:	4603      	mov	r3, r0
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	d003      	beq.n	800fd06 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x66>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800fcfe:	f06f 0304 	mvn.w	r3, #4
 800fd02:	617b      	str	r3, [r7, #20]
 800fd04:	e005      	b.n	800fd12 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x72>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800fd06:	2300      	movs	r3, #0
 800fd08:	617b      	str	r3, [r7, #20]
 800fd0a:	e002      	b.n	800fd12 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x72>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800fd0c:	f06f 0301 	mvn.w	r3, #1
 800fd10:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800fd12:	697b      	ldr	r3, [r7, #20]
}
 800fd14:	4618      	mov	r0, r3
 800fd16:	3718      	adds	r7, #24
 800fd18:	46bd      	mov	sp, r7
 800fd1a:	bd80      	pop	{r7, pc}
 800fd1c:	20000dbc 	.word	0x20000dbc
 800fd20:	200000d8 	.word	0x200000d8
 800fd24:	20000dac 	.word	0x20000dac
 800fd28:	20000da8 	.word	0x20000da8

0800fd2c <CUSTOM_MOTION_SENSOR_SetFullScale>:
 *         - MOTION_MAGNETO
 * @param  Fullscale Fullscale value to be set
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_SetFullScale(uint32_t Instance, uint32_t Function, int32_t Fullscale)
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b086      	sub	sp, #24
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	60f8      	str	r0, [r7, #12]
 800fd34:	60b9      	str	r1, [r7, #8]
 800fd36:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= CUSTOM_MOTION_INSTANCES_NBR)
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d003      	beq.n	800fd46 <CUSTOM_MOTION_SENSOR_SetFullScale+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800fd3e:	f06f 0301 	mvn.w	r3, #1
 800fd42:	617b      	str	r3, [r7, #20]
 800fd44:	e029      	b.n	800fd9a <CUSTOM_MOTION_SENSOR_SetFullScale+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800fd46:	4a17      	ldr	r2, [pc, #92]	@ (800fda4 <CUSTOM_MOTION_SENSOR_SetFullScale+0x78>)
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800fd4e:	68bb      	ldr	r3, [r7, #8]
 800fd50:	4013      	ands	r3, r2
 800fd52:	68ba      	ldr	r2, [r7, #8]
 800fd54:	429a      	cmp	r2, r3
 800fd56:	d11d      	bne.n	800fd94 <CUSTOM_MOTION_SENSOR_SetFullScale+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->SetFullScale(MotionCompObj[Instance], Fullscale) != BSP_ERROR_NONE)
 800fd58:	4a13      	ldr	r2, [pc, #76]	@ (800fda8 <CUSTOM_MOTION_SENSOR_SetFullScale+0x7c>)
 800fd5a:	68bb      	ldr	r3, [r7, #8]
 800fd5c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800fd60:	4812      	ldr	r0, [pc, #72]	@ (800fdac <CUSTOM_MOTION_SENSOR_SetFullScale+0x80>)
 800fd62:	68fa      	ldr	r2, [r7, #12]
 800fd64:	4613      	mov	r3, r2
 800fd66:	005b      	lsls	r3, r3, #1
 800fd68:	4413      	add	r3, r2
 800fd6a:	440b      	add	r3, r1
 800fd6c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800fd70:	699b      	ldr	r3, [r3, #24]
 800fd72:	490f      	ldr	r1, [pc, #60]	@ (800fdb0 <CUSTOM_MOTION_SENSOR_SetFullScale+0x84>)
 800fd74:	68fa      	ldr	r2, [r7, #12]
 800fd76:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800fd7a:	6879      	ldr	r1, [r7, #4]
 800fd7c:	4610      	mov	r0, r2
 800fd7e:	4798      	blx	r3
 800fd80:	4603      	mov	r3, r0
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d003      	beq.n	800fd8e <CUSTOM_MOTION_SENSOR_SetFullScale+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800fd86:	f06f 0304 	mvn.w	r3, #4
 800fd8a:	617b      	str	r3, [r7, #20]
 800fd8c:	e005      	b.n	800fd9a <CUSTOM_MOTION_SENSOR_SetFullScale+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800fd8e:	2300      	movs	r3, #0
 800fd90:	617b      	str	r3, [r7, #20]
 800fd92:	e002      	b.n	800fd9a <CUSTOM_MOTION_SENSOR_SetFullScale+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800fd94:	f06f 0301 	mvn.w	r3, #1
 800fd98:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800fd9a:	697b      	ldr	r3, [r7, #20]
}
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	3718      	adds	r7, #24
 800fda0:	46bd      	mov	sp, r7
 800fda2:	bd80      	pop	{r7, pc}
 800fda4:	20000dbc 	.word	0x20000dbc
 800fda8:	200000d8 	.word	0x200000d8
 800fdac:	20000dac 	.word	0x20000dac
 800fdb0:	20000da8 	.word	0x20000da8

0800fdb4 <LSM6DSR_0_Probe>:
 * @param  Functions Motion sensor functions. Could be :
 *         - MOTION_GYRO and/or MOTION_ACCELERO
 * @retval BSP status
 */
static int32_t LSM6DSR_0_Probe(uint32_t Functions)
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b092      	sub	sp, #72	@ 0x48
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	6078      	str	r0, [r7, #4]
  LSM6DSR_IO_t            io_ctx;
  uint8_t                 id;
  static LSM6DSR_Object_t lsm6dsr_obj_0;
  LSM6DSR_Capabilities_t  cap;
  int32_t                 ret = BSP_ERROR_NONE;
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Configure the driver */
  io_ctx.BusType     = LSM6DSR_SPI_4WIRES_BUS; /* SPI 4-Wires */
 800fdc0:	2301      	movs	r3, #1
 800fdc2:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.Address     = 0x0;
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  io_ctx.Init        = CUSTOM_LSM6DSR_0_Init;
 800fdca:	4b4a      	ldr	r3, [pc, #296]	@ (800fef4 <LSM6DSR_0_Probe+0x140>)
 800fdcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  io_ctx.DeInit      = CUSTOM_LSM6DSR_0_DeInit;
 800fdce:	4b4a      	ldr	r3, [pc, #296]	@ (800fef8 <LSM6DSR_0_Probe+0x144>)
 800fdd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  io_ctx.ReadReg     = CUSTOM_LSM6DSR_0_ReadReg;
 800fdd2:	4b4a      	ldr	r3, [pc, #296]	@ (800fefc <LSM6DSR_0_Probe+0x148>)
 800fdd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_ctx.WriteReg    = CUSTOM_LSM6DSR_0_WriteReg;
 800fdd6:	4b4a      	ldr	r3, [pc, #296]	@ (800ff00 <LSM6DSR_0_Probe+0x14c>)
 800fdd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  io_ctx.GetTick     = BSP_GetTick;
 800fdda:	4b4a      	ldr	r3, [pc, #296]	@ (800ff04 <LSM6DSR_0_Probe+0x150>)
 800fddc:	643b      	str	r3, [r7, #64]	@ 0x40

  if (LSM6DSR_RegisterBusIO(&lsm6dsr_obj_0, &io_ctx) != LSM6DSR_OK)
 800fdde:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800fde2:	4619      	mov	r1, r3
 800fde4:	4848      	ldr	r0, [pc, #288]	@ (800ff08 <LSM6DSR_0_Probe+0x154>)
 800fde6:	f7f7 fca9 	bl	800773c <LSM6DSR_RegisterBusIO>
 800fdea:	4603      	mov	r3, r0
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d003      	beq.n	800fdf8 <LSM6DSR_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800fdf0:	f06f 0306 	mvn.w	r3, #6
 800fdf4:	647b      	str	r3, [r7, #68]	@ 0x44
 800fdf6:	e077      	b.n	800fee8 <LSM6DSR_0_Probe+0x134>
  }
  else if (LSM6DSR_ReadID(&lsm6dsr_obj_0, &id) != LSM6DSR_OK)
 800fdf8:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 800fdfc:	4619      	mov	r1, r3
 800fdfe:	4842      	ldr	r0, [pc, #264]	@ (800ff08 <LSM6DSR_0_Probe+0x154>)
 800fe00:	f7f7 fd9e 	bl	8007940 <LSM6DSR_ReadID>
 800fe04:	4603      	mov	r3, r0
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d003      	beq.n	800fe12 <LSM6DSR_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800fe0a:	f06f 0306 	mvn.w	r3, #6
 800fe0e:	647b      	str	r3, [r7, #68]	@ 0x44
 800fe10:	e06a      	b.n	800fee8 <LSM6DSR_0_Probe+0x134>
  }
  else if (id != LSM6DSR_ID)
 800fe12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fe16:	2b6b      	cmp	r3, #107	@ 0x6b
 800fe18:	d003      	beq.n	800fe22 <LSM6DSR_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800fe1a:	f06f 0306 	mvn.w	r3, #6
 800fe1e:	647b      	str	r3, [r7, #68]	@ 0x44
 800fe20:	e062      	b.n	800fee8 <LSM6DSR_0_Probe+0x134>
  }
  else
  {
    (void)LSM6DSR_GetCapabilities(&lsm6dsr_obj_0, &cap);
 800fe22:	f107 0308 	add.w	r3, r7, #8
 800fe26:	4619      	mov	r1, r3
 800fe28:	4837      	ldr	r0, [pc, #220]	@ (800ff08 <LSM6DSR_0_Probe+0x154>)
 800fe2a:	f7f7 fd9f 	bl	800796c <LSM6DSR_GetCapabilities>
    MotionCtx[CUSTOM_LSM6DSR_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800fe2e:	7a7b      	ldrb	r3, [r7, #9]
 800fe30:	461a      	mov	r2, r3
 800fe32:	7a3b      	ldrb	r3, [r7, #8]
 800fe34:	005b      	lsls	r3, r3, #1
 800fe36:	431a      	orrs	r2, r3
 800fe38:	7abb      	ldrb	r3, [r7, #10]
 800fe3a:	009b      	lsls	r3, r3, #2
 800fe3c:	4313      	orrs	r3, r2
 800fe3e:	4a33      	ldr	r2, [pc, #204]	@ (800ff0c <LSM6DSR_0_Probe+0x158>)
 800fe40:	6013      	str	r3, [r2, #0]

    MotionCompObj[CUSTOM_LSM6DSR_0] = &lsm6dsr_obj_0;
 800fe42:	4b33      	ldr	r3, [pc, #204]	@ (800ff10 <LSM6DSR_0_Probe+0x15c>)
 800fe44:	4a30      	ldr	r2, [pc, #192]	@ (800ff08 <LSM6DSR_0_Probe+0x154>)
 800fe46:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[CUSTOM_LSM6DSR_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSR_COMMON_Driver;
 800fe48:	4b32      	ldr	r3, [pc, #200]	@ (800ff14 <LSM6DSR_0_Probe+0x160>)
 800fe4a:	4a33      	ldr	r2, [pc, #204]	@ (800ff18 <LSM6DSR_0_Probe+0x164>)
 800fe4c:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 800fe4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d11d      	bne.n	800fe90 <LSM6DSR_0_Probe+0xdc>
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	f003 0301 	and.w	r3, r3, #1
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d018      	beq.n	800fe90 <LSM6DSR_0_Probe+0xdc>
 800fe5e:	7a7b      	ldrb	r3, [r7, #9]
 800fe60:	2b01      	cmp	r3, #1
 800fe62:	d115      	bne.n	800fe90 <LSM6DSR_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[CUSTOM_LSM6DSR_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSR_GYRO_Driver;
 800fe64:	4b2d      	ldr	r3, [pc, #180]	@ (800ff1c <LSM6DSR_0_Probe+0x168>)
 800fe66:	685b      	ldr	r3, [r3, #4]
 800fe68:	4a2d      	ldr	r2, [pc, #180]	@ (800ff20 <LSM6DSR_0_Probe+0x16c>)
 800fe6a:	492e      	ldr	r1, [pc, #184]	@ (800ff24 <LSM6DSR_0_Probe+0x170>)
 800fe6c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[CUSTOM_LSM6DSR_0]->Init(MotionCompObj[CUSTOM_LSM6DSR_0]) != LSM6DSR_OK)
 800fe70:	4b28      	ldr	r3, [pc, #160]	@ (800ff14 <LSM6DSR_0_Probe+0x160>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	4a26      	ldr	r2, [pc, #152]	@ (800ff10 <LSM6DSR_0_Probe+0x15c>)
 800fe78:	6812      	ldr	r2, [r2, #0]
 800fe7a:	4610      	mov	r0, r2
 800fe7c:	4798      	blx	r3
 800fe7e:	4603      	mov	r3, r0
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d003      	beq.n	800fe8c <LSM6DSR_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800fe84:	f06f 0304 	mvn.w	r3, #4
 800fe88:	647b      	str	r3, [r7, #68]	@ 0x44
 800fe8a:	e001      	b.n	800fe90 <LSM6DSR_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	647b      	str	r3, [r7, #68]	@ 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 800fe90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d11d      	bne.n	800fed2 <LSM6DSR_0_Probe+0x11e>
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	f003 0302 	and.w	r3, r3, #2
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d018      	beq.n	800fed2 <LSM6DSR_0_Probe+0x11e>
 800fea0:	7a3b      	ldrb	r3, [r7, #8]
 800fea2:	2b01      	cmp	r3, #1
 800fea4:	d115      	bne.n	800fed2 <LSM6DSR_0_Probe+0x11e>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[CUSTOM_LSM6DSR_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSR_ACC_Driver;
 800fea6:	4b1d      	ldr	r3, [pc, #116]	@ (800ff1c <LSM6DSR_0_Probe+0x168>)
 800fea8:	689b      	ldr	r3, [r3, #8]
 800feaa:	4a1d      	ldr	r2, [pc, #116]	@ (800ff20 <LSM6DSR_0_Probe+0x16c>)
 800feac:	491e      	ldr	r1, [pc, #120]	@ (800ff28 <LSM6DSR_0_Probe+0x174>)
 800feae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[CUSTOM_LSM6DSR_0]->Init(MotionCompObj[CUSTOM_LSM6DSR_0]) != LSM6DSR_OK)
 800feb2:	4b18      	ldr	r3, [pc, #96]	@ (800ff14 <LSM6DSR_0_Probe+0x160>)
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	4a15      	ldr	r2, [pc, #84]	@ (800ff10 <LSM6DSR_0_Probe+0x15c>)
 800feba:	6812      	ldr	r2, [r2, #0]
 800febc:	4610      	mov	r0, r2
 800febe:	4798      	blx	r3
 800fec0:	4603      	mov	r3, r0
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d003      	beq.n	800fece <LSM6DSR_0_Probe+0x11a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800fec6:	f06f 0304 	mvn.w	r3, #4
 800feca:	647b      	str	r3, [r7, #68]	@ 0x44
 800fecc:	e001      	b.n	800fed2 <LSM6DSR_0_Probe+0x11e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800fece:	2300      	movs	r3, #0
 800fed0:	647b      	str	r3, [r7, #68]	@ 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 800fed2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d107      	bne.n	800fee8 <LSM6DSR_0_Probe+0x134>
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	f003 0304 	and.w	r3, r3, #4
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d002      	beq.n	800fee8 <LSM6DSR_0_Probe+0x134>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800fee2:	f06f 0304 	mvn.w	r3, #4
 800fee6:	647b      	str	r3, [r7, #68]	@ 0x44
    }
  }

  return ret;
 800fee8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800feea:	4618      	mov	r0, r3
 800feec:	3748      	adds	r7, #72	@ 0x48
 800feee:	46bd      	mov	sp, r7
 800fef0:	bd80      	pop	{r7, pc}
 800fef2:	bf00      	nop
 800fef4:	0800ff2d 	.word	0x0800ff2d
 800fef8:	0800ff51 	.word	0x0800ff51
 800fefc:	0800ffe9 	.word	0x0800ffe9
 800ff00:	0800ff75 	.word	0x0800ff75
 800ff04:	080015c9 	.word	0x080015c9
 800ff08:	20000dc0 	.word	0x20000dc0
 800ff0c:	20000dbc 	.word	0x20000dbc
 800ff10:	20000da8 	.word	0x20000da8
 800ff14:	20000db8 	.word	0x20000db8
 800ff18:	20000064 	.word	0x20000064
 800ff1c:	200000d8 	.word	0x200000d8
 800ff20:	20000dac 	.word	0x20000dac
 800ff24:	20000098 	.word	0x20000098
 800ff28:	20000074 	.word	0x20000074

0800ff2c <CUSTOM_LSM6DSR_0_Init>:
/**
 * @brief  Initialize SPI bus for LSM6DSR
 * @retval BSP status
 */
static int32_t CUSTOM_LSM6DSR_0_Init(void)
{
 800ff2c:	b580      	push	{r7, lr}
 800ff2e:	b082      	sub	sp, #8
 800ff30:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 800ff32:	f06f 0305 	mvn.w	r3, #5
 800ff36:	607b      	str	r3, [r7, #4]

  if(CUSTOM_LSM6DSR_0_SPI_Init() == BSP_ERROR_NONE)
 800ff38:	f7f1 fab6 	bl	80014a8 <BSP_SPI2_Init>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d101      	bne.n	800ff46 <CUSTOM_LSM6DSR_0_Init+0x1a>
  {
    ret = BSP_ERROR_NONE;
 800ff42:	2300      	movs	r3, #0
 800ff44:	607b      	str	r3, [r7, #4]
  }

  return ret;
 800ff46:	687b      	ldr	r3, [r7, #4]
}
 800ff48:	4618      	mov	r0, r3
 800ff4a:	3708      	adds	r7, #8
 800ff4c:	46bd      	mov	sp, r7
 800ff4e:	bd80      	pop	{r7, pc}

0800ff50 <CUSTOM_LSM6DSR_0_DeInit>:
/**
 * @brief  DeInitialize SPI bus for LSM6DSR
 * @retval BSP status
 */
static int32_t CUSTOM_LSM6DSR_0_DeInit(void)
{
 800ff50:	b580      	push	{r7, lr}
 800ff52:	b082      	sub	sp, #8
 800ff54:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 800ff56:	f06f 0305 	mvn.w	r3, #5
 800ff5a:	607b      	str	r3, [r7, #4]

  if(CUSTOM_LSM6DSR_0_SPI_DeInit() == BSP_ERROR_NONE)
 800ff5c:	f7f1 fad4 	bl	8001508 <BSP_SPI2_DeInit>
 800ff60:	4603      	mov	r3, r0
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d101      	bne.n	800ff6a <CUSTOM_LSM6DSR_0_DeInit+0x1a>
  {
    ret = BSP_ERROR_NONE;
 800ff66:	2300      	movs	r3, #0
 800ff68:	607b      	str	r3, [r7, #4]
  }

  return ret;
 800ff6a:	687b      	ldr	r3, [r7, #4]
}
 800ff6c:	4618      	mov	r0, r3
 800ff6e:	3708      	adds	r7, #8
 800ff70:	46bd      	mov	sp, r7
 800ff72:	bd80      	pop	{r7, pc}

0800ff74 <CUSTOM_LSM6DSR_0_WriteReg>:
 * @param  pdata the pointer to the data to be written
 * @param  len the length of the data to be written
 * @retval BSP status
 */
static int32_t CUSTOM_LSM6DSR_0_WriteReg(uint16_t Addr, uint16_t Reg, uint8_t *pdata, uint16_t len)
{
 800ff74:	b580      	push	{r7, lr}
 800ff76:	b086      	sub	sp, #24
 800ff78:	af00      	add	r7, sp, #0
 800ff7a:	60ba      	str	r2, [r7, #8]
 800ff7c:	461a      	mov	r2, r3
 800ff7e:	4603      	mov	r3, r0
 800ff80:	81fb      	strh	r3, [r7, #14]
 800ff82:	460b      	mov	r3, r1
 800ff84:	81bb      	strh	r3, [r7, #12]
 800ff86:	4613      	mov	r3, r2
 800ff88:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	617b      	str	r3, [r7, #20]
  uint8_t dataReg = (uint8_t)Reg;
 800ff8e:	89bb      	ldrh	r3, [r7, #12]
 800ff90:	b2db      	uxtb	r3, r3
 800ff92:	74fb      	strb	r3, [r7, #19]

  /* CS Enable */
  HAL_GPIO_WritePin(CUSTOM_LSM6DSR_0_CS_PORT, CUSTOM_LSM6DSR_0_CS_PIN, GPIO_PIN_RESET);
 800ff94:	2200      	movs	r2, #0
 800ff96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ff9a:	4812      	ldr	r0, [pc, #72]	@ (800ffe4 <CUSTOM_LSM6DSR_0_WriteReg+0x70>)
 800ff9c:	f7fa fa96 	bl	800a4cc <HAL_GPIO_WritePin>

  if (CUSTOM_LSM6DSR_0_SPI_Send(&dataReg, 1) != BSP_ERROR_NONE)
 800ffa0:	f107 0313 	add.w	r3, r7, #19
 800ffa4:	2101      	movs	r1, #1
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	f7f1 fad6 	bl	8001558 <BSP_SPI2_Send>
 800ffac:	4603      	mov	r3, r0
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d002      	beq.n	800ffb8 <CUSTOM_LSM6DSR_0_WriteReg+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 800ffb2:	f06f 0305 	mvn.w	r3, #5
 800ffb6:	617b      	str	r3, [r7, #20]
  }

  if (CUSTOM_LSM6DSR_0_SPI_Send(pdata, len) != BSP_ERROR_NONE)
 800ffb8:	88fb      	ldrh	r3, [r7, #6]
 800ffba:	4619      	mov	r1, r3
 800ffbc:	68b8      	ldr	r0, [r7, #8]
 800ffbe:	f7f1 facb 	bl	8001558 <BSP_SPI2_Send>
 800ffc2:	4603      	mov	r3, r0
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d002      	beq.n	800ffce <CUSTOM_LSM6DSR_0_WriteReg+0x5a>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 800ffc8:	f06f 0305 	mvn.w	r3, #5
 800ffcc:	617b      	str	r3, [r7, #20]
  }

  /* CS Disable */
  HAL_GPIO_WritePin(CUSTOM_LSM6DSR_0_CS_PORT, CUSTOM_LSM6DSR_0_CS_PIN, GPIO_PIN_SET);
 800ffce:	2201      	movs	r2, #1
 800ffd0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ffd4:	4803      	ldr	r0, [pc, #12]	@ (800ffe4 <CUSTOM_LSM6DSR_0_WriteReg+0x70>)
 800ffd6:	f7fa fa79 	bl	800a4cc <HAL_GPIO_WritePin>

  return ret;
 800ffda:	697b      	ldr	r3, [r7, #20]
}
 800ffdc:	4618      	mov	r0, r3
 800ffde:	3718      	adds	r7, #24
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	bd80      	pop	{r7, pc}
 800ffe4:	40020000 	.word	0x40020000

0800ffe8 <CUSTOM_LSM6DSR_0_ReadReg>:
 * @param  pdata the pointer to the data to be read
 * @param  len the length of the data to be read
 * @retval BSP status
 */
static int32_t CUSTOM_LSM6DSR_0_ReadReg(uint16_t Addr, uint16_t Reg, uint8_t *pdata, uint16_t len)
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b086      	sub	sp, #24
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	60ba      	str	r2, [r7, #8]
 800fff0:	461a      	mov	r2, r3
 800fff2:	4603      	mov	r3, r0
 800fff4:	81fb      	strh	r3, [r7, #14]
 800fff6:	460b      	mov	r3, r1
 800fff8:	81bb      	strh	r3, [r7, #12]
 800fffa:	4613      	mov	r3, r2
 800fffc:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800fffe:	2300      	movs	r3, #0
 8010000:	617b      	str	r3, [r7, #20]
  uint8_t dataReg = (uint8_t)Reg;
 8010002:	89bb      	ldrh	r3, [r7, #12]
 8010004:	b2db      	uxtb	r3, r3
 8010006:	74fb      	strb	r3, [r7, #19]

  dataReg |= 0x80;
 8010008:	7cfb      	ldrb	r3, [r7, #19]
 801000a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801000e:	b2db      	uxtb	r3, r3
 8010010:	74fb      	strb	r3, [r7, #19]

  /* CS Enable */
  HAL_GPIO_WritePin(CUSTOM_LSM6DSR_0_CS_PORT, CUSTOM_LSM6DSR_0_CS_PIN, GPIO_PIN_RESET);
 8010012:	2200      	movs	r2, #0
 8010014:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010018:	4812      	ldr	r0, [pc, #72]	@ (8010064 <CUSTOM_LSM6DSR_0_ReadReg+0x7c>)
 801001a:	f7fa fa57 	bl	800a4cc <HAL_GPIO_WritePin>

  if (CUSTOM_LSM6DSR_0_SPI_Send(&dataReg, 1) != BSP_ERROR_NONE)
 801001e:	f107 0313 	add.w	r3, r7, #19
 8010022:	2101      	movs	r1, #1
 8010024:	4618      	mov	r0, r3
 8010026:	f7f1 fa97 	bl	8001558 <BSP_SPI2_Send>
 801002a:	4603      	mov	r3, r0
 801002c:	2b00      	cmp	r3, #0
 801002e:	d002      	beq.n	8010036 <CUSTOM_LSM6DSR_0_ReadReg+0x4e>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8010030:	f06f 0305 	mvn.w	r3, #5
 8010034:	617b      	str	r3, [r7, #20]
  }

  if (CUSTOM_LSM6DSR_0_SPI_Recv(pdata, len) != BSP_ERROR_NONE)
 8010036:	88fb      	ldrh	r3, [r7, #6]
 8010038:	4619      	mov	r1, r3
 801003a:	68b8      	ldr	r0, [r7, #8]
 801003c:	f7f1 faa8 	bl	8001590 <BSP_SPI2_Recv>
 8010040:	4603      	mov	r3, r0
 8010042:	2b00      	cmp	r3, #0
 8010044:	d002      	beq.n	801004c <CUSTOM_LSM6DSR_0_ReadReg+0x64>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8010046:	f06f 0305 	mvn.w	r3, #5
 801004a:	617b      	str	r3, [r7, #20]
  }

  /* CS Disable */
  HAL_GPIO_WritePin(CUSTOM_LSM6DSR_0_CS_PORT, CUSTOM_LSM6DSR_0_CS_PIN, GPIO_PIN_SET);
 801004c:	2201      	movs	r2, #1
 801004e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010052:	4804      	ldr	r0, [pc, #16]	@ (8010064 <CUSTOM_LSM6DSR_0_ReadReg+0x7c>)
 8010054:	f7fa fa3a 	bl	800a4cc <HAL_GPIO_WritePin>

  return ret;
 8010058:	697b      	ldr	r3, [r7, #20]
}
 801005a:	4618      	mov	r0, r3
 801005c:	3718      	adds	r7, #24
 801005e:	46bd      	mov	sp, r7
 8010060:	bd80      	pop	{r7, pc}
 8010062:	bf00      	nop
 8010064:	40020000 	.word	0x40020000

08010068 <CUSTOM_MOTION_SENSOR_Read_Register>:
 * @param  Reg address to be read
 * @param  Data pointer where the value is written to
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_Read_Register(uint32_t Instance, uint8_t Reg, uint8_t *Data)
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b086      	sub	sp, #24
 801006c:	af00      	add	r7, sp, #0
 801006e:	60f8      	str	r0, [r7, #12]
 8010070:	460b      	mov	r3, r1
 8010072:	607a      	str	r2, [r7, #4]
 8010074:	72fb      	strb	r3, [r7, #11]
  int32_t ret;

  switch (Instance)
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	2b00      	cmp	r3, #0
 801007a:	d112      	bne.n	80100a2 <CUSTOM_MOTION_SENSOR_Read_Register+0x3a>
  {

#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSR_0 == 1)
    case CUSTOM_LSM6DSR_0:
      if (LSM6DSR_Read_Reg(MotionCompObj[Instance], Reg, Data) != BSP_ERROR_NONE)
 801007c:	4a0d      	ldr	r2, [pc, #52]	@ (80100b4 <CUSTOM_MOTION_SENSOR_Read_Register+0x4c>)
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010084:	7af9      	ldrb	r1, [r7, #11]
 8010086:	687a      	ldr	r2, [r7, #4]
 8010088:	4618      	mov	r0, r3
 801008a:	f7f8 f908 	bl	800829e <LSM6DSR_Read_Reg>
 801008e:	4603      	mov	r3, r0
 8010090:	2b00      	cmp	r3, #0
 8010092:	d003      	beq.n	801009c <CUSTOM_MOTION_SENSOR_Read_Register+0x34>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8010094:	f06f 0304 	mvn.w	r3, #4
 8010098:	617b      	str	r3, [r7, #20]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 801009a:	e006      	b.n	80100aa <CUSTOM_MOTION_SENSOR_Read_Register+0x42>
        ret = BSP_ERROR_NONE;
 801009c:	2300      	movs	r3, #0
 801009e:	617b      	str	r3, [r7, #20]
      break;
 80100a0:	e003      	b.n	80100aa <CUSTOM_MOTION_SENSOR_Read_Register+0x42>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 80100a2:	f06f 0301 	mvn.w	r3, #1
 80100a6:	617b      	str	r3, [r7, #20]
      break;
 80100a8:	bf00      	nop
  }

  return ret;
 80100aa:	697b      	ldr	r3, [r7, #20]
}
 80100ac:	4618      	mov	r0, r3
 80100ae:	3718      	adds	r7, #24
 80100b0:	46bd      	mov	sp, r7
 80100b2:	bd80      	pop	{r7, pc}
 80100b4:	20000da8 	.word	0x20000da8

080100b8 <CUSTOM_MOTION_SENSOR_Write_Register>:
 * @param  Reg address to be read
 * @param  Data value to be written
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_Write_Register(uint32_t Instance, uint8_t Reg, uint8_t Data)
{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b084      	sub	sp, #16
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
 80100c0:	460b      	mov	r3, r1
 80100c2:	70fb      	strb	r3, [r7, #3]
 80100c4:	4613      	mov	r3, r2
 80100c6:	70bb      	strb	r3, [r7, #2]
  int32_t ret;

  switch (Instance)
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d112      	bne.n	80100f4 <CUSTOM_MOTION_SENSOR_Write_Register+0x3c>
  {

#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSR_0 == 1)
    case CUSTOM_LSM6DSR_0:
      if (LSM6DSR_Write_Reg(MotionCompObj[Instance], Reg, Data) != BSP_ERROR_NONE)
 80100ce:	4a0e      	ldr	r2, [pc, #56]	@ (8010108 <CUSTOM_MOTION_SENSOR_Write_Register+0x50>)
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80100d6:	78ba      	ldrb	r2, [r7, #2]
 80100d8:	78f9      	ldrb	r1, [r7, #3]
 80100da:	4618      	mov	r0, r3
 80100dc:	f7f8 f8f9 	bl	80082d2 <LSM6DSR_Write_Reg>
 80100e0:	4603      	mov	r3, r0
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d003      	beq.n	80100ee <CUSTOM_MOTION_SENSOR_Write_Register+0x36>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80100e6:	f06f 0304 	mvn.w	r3, #4
 80100ea:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 80100ec:	e006      	b.n	80100fc <CUSTOM_MOTION_SENSOR_Write_Register+0x44>
        ret = BSP_ERROR_NONE;
 80100ee:	2300      	movs	r3, #0
 80100f0:	60fb      	str	r3, [r7, #12]
      break;
 80100f2:	e003      	b.n	80100fc <CUSTOM_MOTION_SENSOR_Write_Register+0x44>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 80100f4:	f06f 0301 	mvn.w	r3, #1
 80100f8:	60fb      	str	r3, [r7, #12]
      break;
 80100fa:	bf00      	nop
  }

  return ret;
 80100fc:	68fb      	ldr	r3, [r7, #12]
}
 80100fe:	4618      	mov	r0, r3
 8010100:	3710      	adds	r7, #16
 8010102:	46bd      	mov	sp, r7
 8010104:	bd80      	pop	{r7, pc}
 8010106:	bf00      	nop
 8010108:	20000da8 	.word	0x20000da8

0801010c <siprintf>:
 801010c:	b40e      	push	{r1, r2, r3}
 801010e:	b510      	push	{r4, lr}
 8010110:	b09d      	sub	sp, #116	@ 0x74
 8010112:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010114:	9002      	str	r0, [sp, #8]
 8010116:	9006      	str	r0, [sp, #24]
 8010118:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801011c:	480a      	ldr	r0, [pc, #40]	@ (8010148 <siprintf+0x3c>)
 801011e:	9107      	str	r1, [sp, #28]
 8010120:	9104      	str	r1, [sp, #16]
 8010122:	490a      	ldr	r1, [pc, #40]	@ (801014c <siprintf+0x40>)
 8010124:	f853 2b04 	ldr.w	r2, [r3], #4
 8010128:	9105      	str	r1, [sp, #20]
 801012a:	2400      	movs	r4, #0
 801012c:	a902      	add	r1, sp, #8
 801012e:	6800      	ldr	r0, [r0, #0]
 8010130:	9301      	str	r3, [sp, #4]
 8010132:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010134:	f000 f9f0 	bl	8010518 <_svfiprintf_r>
 8010138:	9b02      	ldr	r3, [sp, #8]
 801013a:	701c      	strb	r4, [r3, #0]
 801013c:	b01d      	add	sp, #116	@ 0x74
 801013e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010142:	b003      	add	sp, #12
 8010144:	4770      	bx	lr
 8010146:	bf00      	nop
 8010148:	200000ec 	.word	0x200000ec
 801014c:	ffff0208 	.word	0xffff0208

08010150 <_vsniprintf_r>:
 8010150:	b530      	push	{r4, r5, lr}
 8010152:	4614      	mov	r4, r2
 8010154:	2c00      	cmp	r4, #0
 8010156:	b09b      	sub	sp, #108	@ 0x6c
 8010158:	4605      	mov	r5, r0
 801015a:	461a      	mov	r2, r3
 801015c:	da05      	bge.n	801016a <_vsniprintf_r+0x1a>
 801015e:	238b      	movs	r3, #139	@ 0x8b
 8010160:	6003      	str	r3, [r0, #0]
 8010162:	f04f 30ff 	mov.w	r0, #4294967295
 8010166:	b01b      	add	sp, #108	@ 0x6c
 8010168:	bd30      	pop	{r4, r5, pc}
 801016a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801016e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010172:	f04f 0300 	mov.w	r3, #0
 8010176:	9319      	str	r3, [sp, #100]	@ 0x64
 8010178:	bf14      	ite	ne
 801017a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801017e:	4623      	moveq	r3, r4
 8010180:	9302      	str	r3, [sp, #8]
 8010182:	9305      	str	r3, [sp, #20]
 8010184:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010188:	9100      	str	r1, [sp, #0]
 801018a:	9104      	str	r1, [sp, #16]
 801018c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010190:	4669      	mov	r1, sp
 8010192:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010194:	f000 f9c0 	bl	8010518 <_svfiprintf_r>
 8010198:	1c43      	adds	r3, r0, #1
 801019a:	bfbc      	itt	lt
 801019c:	238b      	movlt	r3, #139	@ 0x8b
 801019e:	602b      	strlt	r3, [r5, #0]
 80101a0:	2c00      	cmp	r4, #0
 80101a2:	d0e0      	beq.n	8010166 <_vsniprintf_r+0x16>
 80101a4:	9b00      	ldr	r3, [sp, #0]
 80101a6:	2200      	movs	r2, #0
 80101a8:	701a      	strb	r2, [r3, #0]
 80101aa:	e7dc      	b.n	8010166 <_vsniprintf_r+0x16>

080101ac <vsniprintf>:
 80101ac:	b507      	push	{r0, r1, r2, lr}
 80101ae:	9300      	str	r3, [sp, #0]
 80101b0:	4613      	mov	r3, r2
 80101b2:	460a      	mov	r2, r1
 80101b4:	4601      	mov	r1, r0
 80101b6:	4803      	ldr	r0, [pc, #12]	@ (80101c4 <vsniprintf+0x18>)
 80101b8:	6800      	ldr	r0, [r0, #0]
 80101ba:	f7ff ffc9 	bl	8010150 <_vsniprintf_r>
 80101be:	b003      	add	sp, #12
 80101c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80101c4:	200000ec 	.word	0x200000ec

080101c8 <memset>:
 80101c8:	4402      	add	r2, r0
 80101ca:	4603      	mov	r3, r0
 80101cc:	4293      	cmp	r3, r2
 80101ce:	d100      	bne.n	80101d2 <memset+0xa>
 80101d0:	4770      	bx	lr
 80101d2:	f803 1b01 	strb.w	r1, [r3], #1
 80101d6:	e7f9      	b.n	80101cc <memset+0x4>

080101d8 <strncmp>:
 80101d8:	b510      	push	{r4, lr}
 80101da:	b16a      	cbz	r2, 80101f8 <strncmp+0x20>
 80101dc:	3901      	subs	r1, #1
 80101de:	1884      	adds	r4, r0, r2
 80101e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80101e8:	429a      	cmp	r2, r3
 80101ea:	d103      	bne.n	80101f4 <strncmp+0x1c>
 80101ec:	42a0      	cmp	r0, r4
 80101ee:	d001      	beq.n	80101f4 <strncmp+0x1c>
 80101f0:	2a00      	cmp	r2, #0
 80101f2:	d1f5      	bne.n	80101e0 <strncmp+0x8>
 80101f4:	1ad0      	subs	r0, r2, r3
 80101f6:	bd10      	pop	{r4, pc}
 80101f8:	4610      	mov	r0, r2
 80101fa:	e7fc      	b.n	80101f6 <strncmp+0x1e>

080101fc <__errno>:
 80101fc:	4b01      	ldr	r3, [pc, #4]	@ (8010204 <__errno+0x8>)
 80101fe:	6818      	ldr	r0, [r3, #0]
 8010200:	4770      	bx	lr
 8010202:	bf00      	nop
 8010204:	200000ec 	.word	0x200000ec

08010208 <__libc_init_array>:
 8010208:	b570      	push	{r4, r5, r6, lr}
 801020a:	4d0d      	ldr	r5, [pc, #52]	@ (8010240 <__libc_init_array+0x38>)
 801020c:	4c0d      	ldr	r4, [pc, #52]	@ (8010244 <__libc_init_array+0x3c>)
 801020e:	1b64      	subs	r4, r4, r5
 8010210:	10a4      	asrs	r4, r4, #2
 8010212:	2600      	movs	r6, #0
 8010214:	42a6      	cmp	r6, r4
 8010216:	d109      	bne.n	801022c <__libc_init_array+0x24>
 8010218:	4d0b      	ldr	r5, [pc, #44]	@ (8010248 <__libc_init_array+0x40>)
 801021a:	4c0c      	ldr	r4, [pc, #48]	@ (801024c <__libc_init_array+0x44>)
 801021c:	f001 f9e6 	bl	80115ec <_init>
 8010220:	1b64      	subs	r4, r4, r5
 8010222:	10a4      	asrs	r4, r4, #2
 8010224:	2600      	movs	r6, #0
 8010226:	42a6      	cmp	r6, r4
 8010228:	d105      	bne.n	8010236 <__libc_init_array+0x2e>
 801022a:	bd70      	pop	{r4, r5, r6, pc}
 801022c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010230:	4798      	blx	r3
 8010232:	3601      	adds	r6, #1
 8010234:	e7ee      	b.n	8010214 <__libc_init_array+0xc>
 8010236:	f855 3b04 	ldr.w	r3, [r5], #4
 801023a:	4798      	blx	r3
 801023c:	3601      	adds	r6, #1
 801023e:	e7f2      	b.n	8010226 <__libc_init_array+0x1e>
 8010240:	08011dc0 	.word	0x08011dc0
 8010244:	08011dc0 	.word	0x08011dc0
 8010248:	08011dc0 	.word	0x08011dc0
 801024c:	08011dc4 	.word	0x08011dc4

08010250 <__retarget_lock_acquire_recursive>:
 8010250:	4770      	bx	lr

08010252 <__retarget_lock_release_recursive>:
 8010252:	4770      	bx	lr

08010254 <memcpy>:
 8010254:	440a      	add	r2, r1
 8010256:	4291      	cmp	r1, r2
 8010258:	f100 33ff 	add.w	r3, r0, #4294967295
 801025c:	d100      	bne.n	8010260 <memcpy+0xc>
 801025e:	4770      	bx	lr
 8010260:	b510      	push	{r4, lr}
 8010262:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010266:	f803 4f01 	strb.w	r4, [r3, #1]!
 801026a:	4291      	cmp	r1, r2
 801026c:	d1f9      	bne.n	8010262 <memcpy+0xe>
 801026e:	bd10      	pop	{r4, pc}

08010270 <_free_r>:
 8010270:	b538      	push	{r3, r4, r5, lr}
 8010272:	4605      	mov	r5, r0
 8010274:	2900      	cmp	r1, #0
 8010276:	d041      	beq.n	80102fc <_free_r+0x8c>
 8010278:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801027c:	1f0c      	subs	r4, r1, #4
 801027e:	2b00      	cmp	r3, #0
 8010280:	bfb8      	it	lt
 8010282:	18e4      	addlt	r4, r4, r3
 8010284:	f000 f8e0 	bl	8010448 <__malloc_lock>
 8010288:	4a1d      	ldr	r2, [pc, #116]	@ (8010300 <_free_r+0x90>)
 801028a:	6813      	ldr	r3, [r2, #0]
 801028c:	b933      	cbnz	r3, 801029c <_free_r+0x2c>
 801028e:	6063      	str	r3, [r4, #4]
 8010290:	6014      	str	r4, [r2, #0]
 8010292:	4628      	mov	r0, r5
 8010294:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010298:	f000 b8dc 	b.w	8010454 <__malloc_unlock>
 801029c:	42a3      	cmp	r3, r4
 801029e:	d908      	bls.n	80102b2 <_free_r+0x42>
 80102a0:	6820      	ldr	r0, [r4, #0]
 80102a2:	1821      	adds	r1, r4, r0
 80102a4:	428b      	cmp	r3, r1
 80102a6:	bf01      	itttt	eq
 80102a8:	6819      	ldreq	r1, [r3, #0]
 80102aa:	685b      	ldreq	r3, [r3, #4]
 80102ac:	1809      	addeq	r1, r1, r0
 80102ae:	6021      	streq	r1, [r4, #0]
 80102b0:	e7ed      	b.n	801028e <_free_r+0x1e>
 80102b2:	461a      	mov	r2, r3
 80102b4:	685b      	ldr	r3, [r3, #4]
 80102b6:	b10b      	cbz	r3, 80102bc <_free_r+0x4c>
 80102b8:	42a3      	cmp	r3, r4
 80102ba:	d9fa      	bls.n	80102b2 <_free_r+0x42>
 80102bc:	6811      	ldr	r1, [r2, #0]
 80102be:	1850      	adds	r0, r2, r1
 80102c0:	42a0      	cmp	r0, r4
 80102c2:	d10b      	bne.n	80102dc <_free_r+0x6c>
 80102c4:	6820      	ldr	r0, [r4, #0]
 80102c6:	4401      	add	r1, r0
 80102c8:	1850      	adds	r0, r2, r1
 80102ca:	4283      	cmp	r3, r0
 80102cc:	6011      	str	r1, [r2, #0]
 80102ce:	d1e0      	bne.n	8010292 <_free_r+0x22>
 80102d0:	6818      	ldr	r0, [r3, #0]
 80102d2:	685b      	ldr	r3, [r3, #4]
 80102d4:	6053      	str	r3, [r2, #4]
 80102d6:	4408      	add	r0, r1
 80102d8:	6010      	str	r0, [r2, #0]
 80102da:	e7da      	b.n	8010292 <_free_r+0x22>
 80102dc:	d902      	bls.n	80102e4 <_free_r+0x74>
 80102de:	230c      	movs	r3, #12
 80102e0:	602b      	str	r3, [r5, #0]
 80102e2:	e7d6      	b.n	8010292 <_free_r+0x22>
 80102e4:	6820      	ldr	r0, [r4, #0]
 80102e6:	1821      	adds	r1, r4, r0
 80102e8:	428b      	cmp	r3, r1
 80102ea:	bf04      	itt	eq
 80102ec:	6819      	ldreq	r1, [r3, #0]
 80102ee:	685b      	ldreq	r3, [r3, #4]
 80102f0:	6063      	str	r3, [r4, #4]
 80102f2:	bf04      	itt	eq
 80102f4:	1809      	addeq	r1, r1, r0
 80102f6:	6021      	streq	r1, [r4, #0]
 80102f8:	6054      	str	r4, [r2, #4]
 80102fa:	e7ca      	b.n	8010292 <_free_r+0x22>
 80102fc:	bd38      	pop	{r3, r4, r5, pc}
 80102fe:	bf00      	nop
 8010300:	20000f34 	.word	0x20000f34

08010304 <sbrk_aligned>:
 8010304:	b570      	push	{r4, r5, r6, lr}
 8010306:	4e0f      	ldr	r6, [pc, #60]	@ (8010344 <sbrk_aligned+0x40>)
 8010308:	460c      	mov	r4, r1
 801030a:	6831      	ldr	r1, [r6, #0]
 801030c:	4605      	mov	r5, r0
 801030e:	b911      	cbnz	r1, 8010316 <sbrk_aligned+0x12>
 8010310:	f000 fba4 	bl	8010a5c <_sbrk_r>
 8010314:	6030      	str	r0, [r6, #0]
 8010316:	4621      	mov	r1, r4
 8010318:	4628      	mov	r0, r5
 801031a:	f000 fb9f 	bl	8010a5c <_sbrk_r>
 801031e:	1c43      	adds	r3, r0, #1
 8010320:	d103      	bne.n	801032a <sbrk_aligned+0x26>
 8010322:	f04f 34ff 	mov.w	r4, #4294967295
 8010326:	4620      	mov	r0, r4
 8010328:	bd70      	pop	{r4, r5, r6, pc}
 801032a:	1cc4      	adds	r4, r0, #3
 801032c:	f024 0403 	bic.w	r4, r4, #3
 8010330:	42a0      	cmp	r0, r4
 8010332:	d0f8      	beq.n	8010326 <sbrk_aligned+0x22>
 8010334:	1a21      	subs	r1, r4, r0
 8010336:	4628      	mov	r0, r5
 8010338:	f000 fb90 	bl	8010a5c <_sbrk_r>
 801033c:	3001      	adds	r0, #1
 801033e:	d1f2      	bne.n	8010326 <sbrk_aligned+0x22>
 8010340:	e7ef      	b.n	8010322 <sbrk_aligned+0x1e>
 8010342:	bf00      	nop
 8010344:	20000f30 	.word	0x20000f30

08010348 <_malloc_r>:
 8010348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801034c:	1ccd      	adds	r5, r1, #3
 801034e:	f025 0503 	bic.w	r5, r5, #3
 8010352:	3508      	adds	r5, #8
 8010354:	2d0c      	cmp	r5, #12
 8010356:	bf38      	it	cc
 8010358:	250c      	movcc	r5, #12
 801035a:	2d00      	cmp	r5, #0
 801035c:	4606      	mov	r6, r0
 801035e:	db01      	blt.n	8010364 <_malloc_r+0x1c>
 8010360:	42a9      	cmp	r1, r5
 8010362:	d904      	bls.n	801036e <_malloc_r+0x26>
 8010364:	230c      	movs	r3, #12
 8010366:	6033      	str	r3, [r6, #0]
 8010368:	2000      	movs	r0, #0
 801036a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801036e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010444 <_malloc_r+0xfc>
 8010372:	f000 f869 	bl	8010448 <__malloc_lock>
 8010376:	f8d8 3000 	ldr.w	r3, [r8]
 801037a:	461c      	mov	r4, r3
 801037c:	bb44      	cbnz	r4, 80103d0 <_malloc_r+0x88>
 801037e:	4629      	mov	r1, r5
 8010380:	4630      	mov	r0, r6
 8010382:	f7ff ffbf 	bl	8010304 <sbrk_aligned>
 8010386:	1c43      	adds	r3, r0, #1
 8010388:	4604      	mov	r4, r0
 801038a:	d158      	bne.n	801043e <_malloc_r+0xf6>
 801038c:	f8d8 4000 	ldr.w	r4, [r8]
 8010390:	4627      	mov	r7, r4
 8010392:	2f00      	cmp	r7, #0
 8010394:	d143      	bne.n	801041e <_malloc_r+0xd6>
 8010396:	2c00      	cmp	r4, #0
 8010398:	d04b      	beq.n	8010432 <_malloc_r+0xea>
 801039a:	6823      	ldr	r3, [r4, #0]
 801039c:	4639      	mov	r1, r7
 801039e:	4630      	mov	r0, r6
 80103a0:	eb04 0903 	add.w	r9, r4, r3
 80103a4:	f000 fb5a 	bl	8010a5c <_sbrk_r>
 80103a8:	4581      	cmp	r9, r0
 80103aa:	d142      	bne.n	8010432 <_malloc_r+0xea>
 80103ac:	6821      	ldr	r1, [r4, #0]
 80103ae:	1a6d      	subs	r5, r5, r1
 80103b0:	4629      	mov	r1, r5
 80103b2:	4630      	mov	r0, r6
 80103b4:	f7ff ffa6 	bl	8010304 <sbrk_aligned>
 80103b8:	3001      	adds	r0, #1
 80103ba:	d03a      	beq.n	8010432 <_malloc_r+0xea>
 80103bc:	6823      	ldr	r3, [r4, #0]
 80103be:	442b      	add	r3, r5
 80103c0:	6023      	str	r3, [r4, #0]
 80103c2:	f8d8 3000 	ldr.w	r3, [r8]
 80103c6:	685a      	ldr	r2, [r3, #4]
 80103c8:	bb62      	cbnz	r2, 8010424 <_malloc_r+0xdc>
 80103ca:	f8c8 7000 	str.w	r7, [r8]
 80103ce:	e00f      	b.n	80103f0 <_malloc_r+0xa8>
 80103d0:	6822      	ldr	r2, [r4, #0]
 80103d2:	1b52      	subs	r2, r2, r5
 80103d4:	d420      	bmi.n	8010418 <_malloc_r+0xd0>
 80103d6:	2a0b      	cmp	r2, #11
 80103d8:	d917      	bls.n	801040a <_malloc_r+0xc2>
 80103da:	1961      	adds	r1, r4, r5
 80103dc:	42a3      	cmp	r3, r4
 80103de:	6025      	str	r5, [r4, #0]
 80103e0:	bf18      	it	ne
 80103e2:	6059      	strne	r1, [r3, #4]
 80103e4:	6863      	ldr	r3, [r4, #4]
 80103e6:	bf08      	it	eq
 80103e8:	f8c8 1000 	streq.w	r1, [r8]
 80103ec:	5162      	str	r2, [r4, r5]
 80103ee:	604b      	str	r3, [r1, #4]
 80103f0:	4630      	mov	r0, r6
 80103f2:	f000 f82f 	bl	8010454 <__malloc_unlock>
 80103f6:	f104 000b 	add.w	r0, r4, #11
 80103fa:	1d23      	adds	r3, r4, #4
 80103fc:	f020 0007 	bic.w	r0, r0, #7
 8010400:	1ac2      	subs	r2, r0, r3
 8010402:	bf1c      	itt	ne
 8010404:	1a1b      	subne	r3, r3, r0
 8010406:	50a3      	strne	r3, [r4, r2]
 8010408:	e7af      	b.n	801036a <_malloc_r+0x22>
 801040a:	6862      	ldr	r2, [r4, #4]
 801040c:	42a3      	cmp	r3, r4
 801040e:	bf0c      	ite	eq
 8010410:	f8c8 2000 	streq.w	r2, [r8]
 8010414:	605a      	strne	r2, [r3, #4]
 8010416:	e7eb      	b.n	80103f0 <_malloc_r+0xa8>
 8010418:	4623      	mov	r3, r4
 801041a:	6864      	ldr	r4, [r4, #4]
 801041c:	e7ae      	b.n	801037c <_malloc_r+0x34>
 801041e:	463c      	mov	r4, r7
 8010420:	687f      	ldr	r7, [r7, #4]
 8010422:	e7b6      	b.n	8010392 <_malloc_r+0x4a>
 8010424:	461a      	mov	r2, r3
 8010426:	685b      	ldr	r3, [r3, #4]
 8010428:	42a3      	cmp	r3, r4
 801042a:	d1fb      	bne.n	8010424 <_malloc_r+0xdc>
 801042c:	2300      	movs	r3, #0
 801042e:	6053      	str	r3, [r2, #4]
 8010430:	e7de      	b.n	80103f0 <_malloc_r+0xa8>
 8010432:	230c      	movs	r3, #12
 8010434:	6033      	str	r3, [r6, #0]
 8010436:	4630      	mov	r0, r6
 8010438:	f000 f80c 	bl	8010454 <__malloc_unlock>
 801043c:	e794      	b.n	8010368 <_malloc_r+0x20>
 801043e:	6005      	str	r5, [r0, #0]
 8010440:	e7d6      	b.n	80103f0 <_malloc_r+0xa8>
 8010442:	bf00      	nop
 8010444:	20000f34 	.word	0x20000f34

08010448 <__malloc_lock>:
 8010448:	4801      	ldr	r0, [pc, #4]	@ (8010450 <__malloc_lock+0x8>)
 801044a:	f7ff bf01 	b.w	8010250 <__retarget_lock_acquire_recursive>
 801044e:	bf00      	nop
 8010450:	20000f2c 	.word	0x20000f2c

08010454 <__malloc_unlock>:
 8010454:	4801      	ldr	r0, [pc, #4]	@ (801045c <__malloc_unlock+0x8>)
 8010456:	f7ff befc 	b.w	8010252 <__retarget_lock_release_recursive>
 801045a:	bf00      	nop
 801045c:	20000f2c 	.word	0x20000f2c

08010460 <__ssputs_r>:
 8010460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010464:	688e      	ldr	r6, [r1, #8]
 8010466:	461f      	mov	r7, r3
 8010468:	42be      	cmp	r6, r7
 801046a:	680b      	ldr	r3, [r1, #0]
 801046c:	4682      	mov	sl, r0
 801046e:	460c      	mov	r4, r1
 8010470:	4690      	mov	r8, r2
 8010472:	d82d      	bhi.n	80104d0 <__ssputs_r+0x70>
 8010474:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010478:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801047c:	d026      	beq.n	80104cc <__ssputs_r+0x6c>
 801047e:	6965      	ldr	r5, [r4, #20]
 8010480:	6909      	ldr	r1, [r1, #16]
 8010482:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010486:	eba3 0901 	sub.w	r9, r3, r1
 801048a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801048e:	1c7b      	adds	r3, r7, #1
 8010490:	444b      	add	r3, r9
 8010492:	106d      	asrs	r5, r5, #1
 8010494:	429d      	cmp	r5, r3
 8010496:	bf38      	it	cc
 8010498:	461d      	movcc	r5, r3
 801049a:	0553      	lsls	r3, r2, #21
 801049c:	d527      	bpl.n	80104ee <__ssputs_r+0x8e>
 801049e:	4629      	mov	r1, r5
 80104a0:	f7ff ff52 	bl	8010348 <_malloc_r>
 80104a4:	4606      	mov	r6, r0
 80104a6:	b360      	cbz	r0, 8010502 <__ssputs_r+0xa2>
 80104a8:	6921      	ldr	r1, [r4, #16]
 80104aa:	464a      	mov	r2, r9
 80104ac:	f7ff fed2 	bl	8010254 <memcpy>
 80104b0:	89a3      	ldrh	r3, [r4, #12]
 80104b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80104b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80104ba:	81a3      	strh	r3, [r4, #12]
 80104bc:	6126      	str	r6, [r4, #16]
 80104be:	6165      	str	r5, [r4, #20]
 80104c0:	444e      	add	r6, r9
 80104c2:	eba5 0509 	sub.w	r5, r5, r9
 80104c6:	6026      	str	r6, [r4, #0]
 80104c8:	60a5      	str	r5, [r4, #8]
 80104ca:	463e      	mov	r6, r7
 80104cc:	42be      	cmp	r6, r7
 80104ce:	d900      	bls.n	80104d2 <__ssputs_r+0x72>
 80104d0:	463e      	mov	r6, r7
 80104d2:	6820      	ldr	r0, [r4, #0]
 80104d4:	4632      	mov	r2, r6
 80104d6:	4641      	mov	r1, r8
 80104d8:	f000 faa6 	bl	8010a28 <memmove>
 80104dc:	68a3      	ldr	r3, [r4, #8]
 80104de:	1b9b      	subs	r3, r3, r6
 80104e0:	60a3      	str	r3, [r4, #8]
 80104e2:	6823      	ldr	r3, [r4, #0]
 80104e4:	4433      	add	r3, r6
 80104e6:	6023      	str	r3, [r4, #0]
 80104e8:	2000      	movs	r0, #0
 80104ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104ee:	462a      	mov	r2, r5
 80104f0:	f000 fac4 	bl	8010a7c <_realloc_r>
 80104f4:	4606      	mov	r6, r0
 80104f6:	2800      	cmp	r0, #0
 80104f8:	d1e0      	bne.n	80104bc <__ssputs_r+0x5c>
 80104fa:	6921      	ldr	r1, [r4, #16]
 80104fc:	4650      	mov	r0, sl
 80104fe:	f7ff feb7 	bl	8010270 <_free_r>
 8010502:	230c      	movs	r3, #12
 8010504:	f8ca 3000 	str.w	r3, [sl]
 8010508:	89a3      	ldrh	r3, [r4, #12]
 801050a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801050e:	81a3      	strh	r3, [r4, #12]
 8010510:	f04f 30ff 	mov.w	r0, #4294967295
 8010514:	e7e9      	b.n	80104ea <__ssputs_r+0x8a>
	...

08010518 <_svfiprintf_r>:
 8010518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801051c:	4698      	mov	r8, r3
 801051e:	898b      	ldrh	r3, [r1, #12]
 8010520:	061b      	lsls	r3, r3, #24
 8010522:	b09d      	sub	sp, #116	@ 0x74
 8010524:	4607      	mov	r7, r0
 8010526:	460d      	mov	r5, r1
 8010528:	4614      	mov	r4, r2
 801052a:	d510      	bpl.n	801054e <_svfiprintf_r+0x36>
 801052c:	690b      	ldr	r3, [r1, #16]
 801052e:	b973      	cbnz	r3, 801054e <_svfiprintf_r+0x36>
 8010530:	2140      	movs	r1, #64	@ 0x40
 8010532:	f7ff ff09 	bl	8010348 <_malloc_r>
 8010536:	6028      	str	r0, [r5, #0]
 8010538:	6128      	str	r0, [r5, #16]
 801053a:	b930      	cbnz	r0, 801054a <_svfiprintf_r+0x32>
 801053c:	230c      	movs	r3, #12
 801053e:	603b      	str	r3, [r7, #0]
 8010540:	f04f 30ff 	mov.w	r0, #4294967295
 8010544:	b01d      	add	sp, #116	@ 0x74
 8010546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801054a:	2340      	movs	r3, #64	@ 0x40
 801054c:	616b      	str	r3, [r5, #20]
 801054e:	2300      	movs	r3, #0
 8010550:	9309      	str	r3, [sp, #36]	@ 0x24
 8010552:	2320      	movs	r3, #32
 8010554:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010558:	f8cd 800c 	str.w	r8, [sp, #12]
 801055c:	2330      	movs	r3, #48	@ 0x30
 801055e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80106fc <_svfiprintf_r+0x1e4>
 8010562:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010566:	f04f 0901 	mov.w	r9, #1
 801056a:	4623      	mov	r3, r4
 801056c:	469a      	mov	sl, r3
 801056e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010572:	b10a      	cbz	r2, 8010578 <_svfiprintf_r+0x60>
 8010574:	2a25      	cmp	r2, #37	@ 0x25
 8010576:	d1f9      	bne.n	801056c <_svfiprintf_r+0x54>
 8010578:	ebba 0b04 	subs.w	fp, sl, r4
 801057c:	d00b      	beq.n	8010596 <_svfiprintf_r+0x7e>
 801057e:	465b      	mov	r3, fp
 8010580:	4622      	mov	r2, r4
 8010582:	4629      	mov	r1, r5
 8010584:	4638      	mov	r0, r7
 8010586:	f7ff ff6b 	bl	8010460 <__ssputs_r>
 801058a:	3001      	adds	r0, #1
 801058c:	f000 80a7 	beq.w	80106de <_svfiprintf_r+0x1c6>
 8010590:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010592:	445a      	add	r2, fp
 8010594:	9209      	str	r2, [sp, #36]	@ 0x24
 8010596:	f89a 3000 	ldrb.w	r3, [sl]
 801059a:	2b00      	cmp	r3, #0
 801059c:	f000 809f 	beq.w	80106de <_svfiprintf_r+0x1c6>
 80105a0:	2300      	movs	r3, #0
 80105a2:	f04f 32ff 	mov.w	r2, #4294967295
 80105a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80105aa:	f10a 0a01 	add.w	sl, sl, #1
 80105ae:	9304      	str	r3, [sp, #16]
 80105b0:	9307      	str	r3, [sp, #28]
 80105b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80105b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80105b8:	4654      	mov	r4, sl
 80105ba:	2205      	movs	r2, #5
 80105bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105c0:	484e      	ldr	r0, [pc, #312]	@ (80106fc <_svfiprintf_r+0x1e4>)
 80105c2:	f7ef fe0d 	bl	80001e0 <memchr>
 80105c6:	9a04      	ldr	r2, [sp, #16]
 80105c8:	b9d8      	cbnz	r0, 8010602 <_svfiprintf_r+0xea>
 80105ca:	06d0      	lsls	r0, r2, #27
 80105cc:	bf44      	itt	mi
 80105ce:	2320      	movmi	r3, #32
 80105d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80105d4:	0711      	lsls	r1, r2, #28
 80105d6:	bf44      	itt	mi
 80105d8:	232b      	movmi	r3, #43	@ 0x2b
 80105da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80105de:	f89a 3000 	ldrb.w	r3, [sl]
 80105e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80105e4:	d015      	beq.n	8010612 <_svfiprintf_r+0xfa>
 80105e6:	9a07      	ldr	r2, [sp, #28]
 80105e8:	4654      	mov	r4, sl
 80105ea:	2000      	movs	r0, #0
 80105ec:	f04f 0c0a 	mov.w	ip, #10
 80105f0:	4621      	mov	r1, r4
 80105f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80105f6:	3b30      	subs	r3, #48	@ 0x30
 80105f8:	2b09      	cmp	r3, #9
 80105fa:	d94b      	bls.n	8010694 <_svfiprintf_r+0x17c>
 80105fc:	b1b0      	cbz	r0, 801062c <_svfiprintf_r+0x114>
 80105fe:	9207      	str	r2, [sp, #28]
 8010600:	e014      	b.n	801062c <_svfiprintf_r+0x114>
 8010602:	eba0 0308 	sub.w	r3, r0, r8
 8010606:	fa09 f303 	lsl.w	r3, r9, r3
 801060a:	4313      	orrs	r3, r2
 801060c:	9304      	str	r3, [sp, #16]
 801060e:	46a2      	mov	sl, r4
 8010610:	e7d2      	b.n	80105b8 <_svfiprintf_r+0xa0>
 8010612:	9b03      	ldr	r3, [sp, #12]
 8010614:	1d19      	adds	r1, r3, #4
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	9103      	str	r1, [sp, #12]
 801061a:	2b00      	cmp	r3, #0
 801061c:	bfbb      	ittet	lt
 801061e:	425b      	neglt	r3, r3
 8010620:	f042 0202 	orrlt.w	r2, r2, #2
 8010624:	9307      	strge	r3, [sp, #28]
 8010626:	9307      	strlt	r3, [sp, #28]
 8010628:	bfb8      	it	lt
 801062a:	9204      	strlt	r2, [sp, #16]
 801062c:	7823      	ldrb	r3, [r4, #0]
 801062e:	2b2e      	cmp	r3, #46	@ 0x2e
 8010630:	d10a      	bne.n	8010648 <_svfiprintf_r+0x130>
 8010632:	7863      	ldrb	r3, [r4, #1]
 8010634:	2b2a      	cmp	r3, #42	@ 0x2a
 8010636:	d132      	bne.n	801069e <_svfiprintf_r+0x186>
 8010638:	9b03      	ldr	r3, [sp, #12]
 801063a:	1d1a      	adds	r2, r3, #4
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	9203      	str	r2, [sp, #12]
 8010640:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010644:	3402      	adds	r4, #2
 8010646:	9305      	str	r3, [sp, #20]
 8010648:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801070c <_svfiprintf_r+0x1f4>
 801064c:	7821      	ldrb	r1, [r4, #0]
 801064e:	2203      	movs	r2, #3
 8010650:	4650      	mov	r0, sl
 8010652:	f7ef fdc5 	bl	80001e0 <memchr>
 8010656:	b138      	cbz	r0, 8010668 <_svfiprintf_r+0x150>
 8010658:	9b04      	ldr	r3, [sp, #16]
 801065a:	eba0 000a 	sub.w	r0, r0, sl
 801065e:	2240      	movs	r2, #64	@ 0x40
 8010660:	4082      	lsls	r2, r0
 8010662:	4313      	orrs	r3, r2
 8010664:	3401      	adds	r4, #1
 8010666:	9304      	str	r3, [sp, #16]
 8010668:	f814 1b01 	ldrb.w	r1, [r4], #1
 801066c:	4824      	ldr	r0, [pc, #144]	@ (8010700 <_svfiprintf_r+0x1e8>)
 801066e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010672:	2206      	movs	r2, #6
 8010674:	f7ef fdb4 	bl	80001e0 <memchr>
 8010678:	2800      	cmp	r0, #0
 801067a:	d036      	beq.n	80106ea <_svfiprintf_r+0x1d2>
 801067c:	4b21      	ldr	r3, [pc, #132]	@ (8010704 <_svfiprintf_r+0x1ec>)
 801067e:	bb1b      	cbnz	r3, 80106c8 <_svfiprintf_r+0x1b0>
 8010680:	9b03      	ldr	r3, [sp, #12]
 8010682:	3307      	adds	r3, #7
 8010684:	f023 0307 	bic.w	r3, r3, #7
 8010688:	3308      	adds	r3, #8
 801068a:	9303      	str	r3, [sp, #12]
 801068c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801068e:	4433      	add	r3, r6
 8010690:	9309      	str	r3, [sp, #36]	@ 0x24
 8010692:	e76a      	b.n	801056a <_svfiprintf_r+0x52>
 8010694:	fb0c 3202 	mla	r2, ip, r2, r3
 8010698:	460c      	mov	r4, r1
 801069a:	2001      	movs	r0, #1
 801069c:	e7a8      	b.n	80105f0 <_svfiprintf_r+0xd8>
 801069e:	2300      	movs	r3, #0
 80106a0:	3401      	adds	r4, #1
 80106a2:	9305      	str	r3, [sp, #20]
 80106a4:	4619      	mov	r1, r3
 80106a6:	f04f 0c0a 	mov.w	ip, #10
 80106aa:	4620      	mov	r0, r4
 80106ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80106b0:	3a30      	subs	r2, #48	@ 0x30
 80106b2:	2a09      	cmp	r2, #9
 80106b4:	d903      	bls.n	80106be <_svfiprintf_r+0x1a6>
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d0c6      	beq.n	8010648 <_svfiprintf_r+0x130>
 80106ba:	9105      	str	r1, [sp, #20]
 80106bc:	e7c4      	b.n	8010648 <_svfiprintf_r+0x130>
 80106be:	fb0c 2101 	mla	r1, ip, r1, r2
 80106c2:	4604      	mov	r4, r0
 80106c4:	2301      	movs	r3, #1
 80106c6:	e7f0      	b.n	80106aa <_svfiprintf_r+0x192>
 80106c8:	ab03      	add	r3, sp, #12
 80106ca:	9300      	str	r3, [sp, #0]
 80106cc:	462a      	mov	r2, r5
 80106ce:	4b0e      	ldr	r3, [pc, #56]	@ (8010708 <_svfiprintf_r+0x1f0>)
 80106d0:	a904      	add	r1, sp, #16
 80106d2:	4638      	mov	r0, r7
 80106d4:	f3af 8000 	nop.w
 80106d8:	1c42      	adds	r2, r0, #1
 80106da:	4606      	mov	r6, r0
 80106dc:	d1d6      	bne.n	801068c <_svfiprintf_r+0x174>
 80106de:	89ab      	ldrh	r3, [r5, #12]
 80106e0:	065b      	lsls	r3, r3, #25
 80106e2:	f53f af2d 	bmi.w	8010540 <_svfiprintf_r+0x28>
 80106e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80106e8:	e72c      	b.n	8010544 <_svfiprintf_r+0x2c>
 80106ea:	ab03      	add	r3, sp, #12
 80106ec:	9300      	str	r3, [sp, #0]
 80106ee:	462a      	mov	r2, r5
 80106f0:	4b05      	ldr	r3, [pc, #20]	@ (8010708 <_svfiprintf_r+0x1f0>)
 80106f2:	a904      	add	r1, sp, #16
 80106f4:	4638      	mov	r0, r7
 80106f6:	f000 f879 	bl	80107ec <_printf_i>
 80106fa:	e7ed      	b.n	80106d8 <_svfiprintf_r+0x1c0>
 80106fc:	08011d04 	.word	0x08011d04
 8010700:	08011d0e 	.word	0x08011d0e
 8010704:	00000000 	.word	0x00000000
 8010708:	08010461 	.word	0x08010461
 801070c:	08011d0a 	.word	0x08011d0a

08010710 <_printf_common>:
 8010710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010714:	4616      	mov	r6, r2
 8010716:	4698      	mov	r8, r3
 8010718:	688a      	ldr	r2, [r1, #8]
 801071a:	690b      	ldr	r3, [r1, #16]
 801071c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010720:	4293      	cmp	r3, r2
 8010722:	bfb8      	it	lt
 8010724:	4613      	movlt	r3, r2
 8010726:	6033      	str	r3, [r6, #0]
 8010728:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801072c:	4607      	mov	r7, r0
 801072e:	460c      	mov	r4, r1
 8010730:	b10a      	cbz	r2, 8010736 <_printf_common+0x26>
 8010732:	3301      	adds	r3, #1
 8010734:	6033      	str	r3, [r6, #0]
 8010736:	6823      	ldr	r3, [r4, #0]
 8010738:	0699      	lsls	r1, r3, #26
 801073a:	bf42      	ittt	mi
 801073c:	6833      	ldrmi	r3, [r6, #0]
 801073e:	3302      	addmi	r3, #2
 8010740:	6033      	strmi	r3, [r6, #0]
 8010742:	6825      	ldr	r5, [r4, #0]
 8010744:	f015 0506 	ands.w	r5, r5, #6
 8010748:	d106      	bne.n	8010758 <_printf_common+0x48>
 801074a:	f104 0a19 	add.w	sl, r4, #25
 801074e:	68e3      	ldr	r3, [r4, #12]
 8010750:	6832      	ldr	r2, [r6, #0]
 8010752:	1a9b      	subs	r3, r3, r2
 8010754:	42ab      	cmp	r3, r5
 8010756:	dc26      	bgt.n	80107a6 <_printf_common+0x96>
 8010758:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801075c:	6822      	ldr	r2, [r4, #0]
 801075e:	3b00      	subs	r3, #0
 8010760:	bf18      	it	ne
 8010762:	2301      	movne	r3, #1
 8010764:	0692      	lsls	r2, r2, #26
 8010766:	d42b      	bmi.n	80107c0 <_printf_common+0xb0>
 8010768:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801076c:	4641      	mov	r1, r8
 801076e:	4638      	mov	r0, r7
 8010770:	47c8      	blx	r9
 8010772:	3001      	adds	r0, #1
 8010774:	d01e      	beq.n	80107b4 <_printf_common+0xa4>
 8010776:	6823      	ldr	r3, [r4, #0]
 8010778:	6922      	ldr	r2, [r4, #16]
 801077a:	f003 0306 	and.w	r3, r3, #6
 801077e:	2b04      	cmp	r3, #4
 8010780:	bf02      	ittt	eq
 8010782:	68e5      	ldreq	r5, [r4, #12]
 8010784:	6833      	ldreq	r3, [r6, #0]
 8010786:	1aed      	subeq	r5, r5, r3
 8010788:	68a3      	ldr	r3, [r4, #8]
 801078a:	bf0c      	ite	eq
 801078c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010790:	2500      	movne	r5, #0
 8010792:	4293      	cmp	r3, r2
 8010794:	bfc4      	itt	gt
 8010796:	1a9b      	subgt	r3, r3, r2
 8010798:	18ed      	addgt	r5, r5, r3
 801079a:	2600      	movs	r6, #0
 801079c:	341a      	adds	r4, #26
 801079e:	42b5      	cmp	r5, r6
 80107a0:	d11a      	bne.n	80107d8 <_printf_common+0xc8>
 80107a2:	2000      	movs	r0, #0
 80107a4:	e008      	b.n	80107b8 <_printf_common+0xa8>
 80107a6:	2301      	movs	r3, #1
 80107a8:	4652      	mov	r2, sl
 80107aa:	4641      	mov	r1, r8
 80107ac:	4638      	mov	r0, r7
 80107ae:	47c8      	blx	r9
 80107b0:	3001      	adds	r0, #1
 80107b2:	d103      	bne.n	80107bc <_printf_common+0xac>
 80107b4:	f04f 30ff 	mov.w	r0, #4294967295
 80107b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107bc:	3501      	adds	r5, #1
 80107be:	e7c6      	b.n	801074e <_printf_common+0x3e>
 80107c0:	18e1      	adds	r1, r4, r3
 80107c2:	1c5a      	adds	r2, r3, #1
 80107c4:	2030      	movs	r0, #48	@ 0x30
 80107c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80107ca:	4422      	add	r2, r4
 80107cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80107d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80107d4:	3302      	adds	r3, #2
 80107d6:	e7c7      	b.n	8010768 <_printf_common+0x58>
 80107d8:	2301      	movs	r3, #1
 80107da:	4622      	mov	r2, r4
 80107dc:	4641      	mov	r1, r8
 80107de:	4638      	mov	r0, r7
 80107e0:	47c8      	blx	r9
 80107e2:	3001      	adds	r0, #1
 80107e4:	d0e6      	beq.n	80107b4 <_printf_common+0xa4>
 80107e6:	3601      	adds	r6, #1
 80107e8:	e7d9      	b.n	801079e <_printf_common+0x8e>
	...

080107ec <_printf_i>:
 80107ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80107f0:	7e0f      	ldrb	r7, [r1, #24]
 80107f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80107f4:	2f78      	cmp	r7, #120	@ 0x78
 80107f6:	4691      	mov	r9, r2
 80107f8:	4680      	mov	r8, r0
 80107fa:	460c      	mov	r4, r1
 80107fc:	469a      	mov	sl, r3
 80107fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010802:	d807      	bhi.n	8010814 <_printf_i+0x28>
 8010804:	2f62      	cmp	r7, #98	@ 0x62
 8010806:	d80a      	bhi.n	801081e <_printf_i+0x32>
 8010808:	2f00      	cmp	r7, #0
 801080a:	f000 80d1 	beq.w	80109b0 <_printf_i+0x1c4>
 801080e:	2f58      	cmp	r7, #88	@ 0x58
 8010810:	f000 80b8 	beq.w	8010984 <_printf_i+0x198>
 8010814:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010818:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801081c:	e03a      	b.n	8010894 <_printf_i+0xa8>
 801081e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010822:	2b15      	cmp	r3, #21
 8010824:	d8f6      	bhi.n	8010814 <_printf_i+0x28>
 8010826:	a101      	add	r1, pc, #4	@ (adr r1, 801082c <_printf_i+0x40>)
 8010828:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801082c:	08010885 	.word	0x08010885
 8010830:	08010899 	.word	0x08010899
 8010834:	08010815 	.word	0x08010815
 8010838:	08010815 	.word	0x08010815
 801083c:	08010815 	.word	0x08010815
 8010840:	08010815 	.word	0x08010815
 8010844:	08010899 	.word	0x08010899
 8010848:	08010815 	.word	0x08010815
 801084c:	08010815 	.word	0x08010815
 8010850:	08010815 	.word	0x08010815
 8010854:	08010815 	.word	0x08010815
 8010858:	08010997 	.word	0x08010997
 801085c:	080108c3 	.word	0x080108c3
 8010860:	08010951 	.word	0x08010951
 8010864:	08010815 	.word	0x08010815
 8010868:	08010815 	.word	0x08010815
 801086c:	080109b9 	.word	0x080109b9
 8010870:	08010815 	.word	0x08010815
 8010874:	080108c3 	.word	0x080108c3
 8010878:	08010815 	.word	0x08010815
 801087c:	08010815 	.word	0x08010815
 8010880:	08010959 	.word	0x08010959
 8010884:	6833      	ldr	r3, [r6, #0]
 8010886:	1d1a      	adds	r2, r3, #4
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	6032      	str	r2, [r6, #0]
 801088c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010890:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010894:	2301      	movs	r3, #1
 8010896:	e09c      	b.n	80109d2 <_printf_i+0x1e6>
 8010898:	6833      	ldr	r3, [r6, #0]
 801089a:	6820      	ldr	r0, [r4, #0]
 801089c:	1d19      	adds	r1, r3, #4
 801089e:	6031      	str	r1, [r6, #0]
 80108a0:	0606      	lsls	r6, r0, #24
 80108a2:	d501      	bpl.n	80108a8 <_printf_i+0xbc>
 80108a4:	681d      	ldr	r5, [r3, #0]
 80108a6:	e003      	b.n	80108b0 <_printf_i+0xc4>
 80108a8:	0645      	lsls	r5, r0, #25
 80108aa:	d5fb      	bpl.n	80108a4 <_printf_i+0xb8>
 80108ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80108b0:	2d00      	cmp	r5, #0
 80108b2:	da03      	bge.n	80108bc <_printf_i+0xd0>
 80108b4:	232d      	movs	r3, #45	@ 0x2d
 80108b6:	426d      	negs	r5, r5
 80108b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80108bc:	4858      	ldr	r0, [pc, #352]	@ (8010a20 <_printf_i+0x234>)
 80108be:	230a      	movs	r3, #10
 80108c0:	e011      	b.n	80108e6 <_printf_i+0xfa>
 80108c2:	6821      	ldr	r1, [r4, #0]
 80108c4:	6833      	ldr	r3, [r6, #0]
 80108c6:	0608      	lsls	r0, r1, #24
 80108c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80108cc:	d402      	bmi.n	80108d4 <_printf_i+0xe8>
 80108ce:	0649      	lsls	r1, r1, #25
 80108d0:	bf48      	it	mi
 80108d2:	b2ad      	uxthmi	r5, r5
 80108d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80108d6:	4852      	ldr	r0, [pc, #328]	@ (8010a20 <_printf_i+0x234>)
 80108d8:	6033      	str	r3, [r6, #0]
 80108da:	bf14      	ite	ne
 80108dc:	230a      	movne	r3, #10
 80108de:	2308      	moveq	r3, #8
 80108e0:	2100      	movs	r1, #0
 80108e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80108e6:	6866      	ldr	r6, [r4, #4]
 80108e8:	60a6      	str	r6, [r4, #8]
 80108ea:	2e00      	cmp	r6, #0
 80108ec:	db05      	blt.n	80108fa <_printf_i+0x10e>
 80108ee:	6821      	ldr	r1, [r4, #0]
 80108f0:	432e      	orrs	r6, r5
 80108f2:	f021 0104 	bic.w	r1, r1, #4
 80108f6:	6021      	str	r1, [r4, #0]
 80108f8:	d04b      	beq.n	8010992 <_printf_i+0x1a6>
 80108fa:	4616      	mov	r6, r2
 80108fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8010900:	fb03 5711 	mls	r7, r3, r1, r5
 8010904:	5dc7      	ldrb	r7, [r0, r7]
 8010906:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801090a:	462f      	mov	r7, r5
 801090c:	42bb      	cmp	r3, r7
 801090e:	460d      	mov	r5, r1
 8010910:	d9f4      	bls.n	80108fc <_printf_i+0x110>
 8010912:	2b08      	cmp	r3, #8
 8010914:	d10b      	bne.n	801092e <_printf_i+0x142>
 8010916:	6823      	ldr	r3, [r4, #0]
 8010918:	07df      	lsls	r7, r3, #31
 801091a:	d508      	bpl.n	801092e <_printf_i+0x142>
 801091c:	6923      	ldr	r3, [r4, #16]
 801091e:	6861      	ldr	r1, [r4, #4]
 8010920:	4299      	cmp	r1, r3
 8010922:	bfde      	ittt	le
 8010924:	2330      	movle	r3, #48	@ 0x30
 8010926:	f806 3c01 	strble.w	r3, [r6, #-1]
 801092a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801092e:	1b92      	subs	r2, r2, r6
 8010930:	6122      	str	r2, [r4, #16]
 8010932:	f8cd a000 	str.w	sl, [sp]
 8010936:	464b      	mov	r3, r9
 8010938:	aa03      	add	r2, sp, #12
 801093a:	4621      	mov	r1, r4
 801093c:	4640      	mov	r0, r8
 801093e:	f7ff fee7 	bl	8010710 <_printf_common>
 8010942:	3001      	adds	r0, #1
 8010944:	d14a      	bne.n	80109dc <_printf_i+0x1f0>
 8010946:	f04f 30ff 	mov.w	r0, #4294967295
 801094a:	b004      	add	sp, #16
 801094c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010950:	6823      	ldr	r3, [r4, #0]
 8010952:	f043 0320 	orr.w	r3, r3, #32
 8010956:	6023      	str	r3, [r4, #0]
 8010958:	4832      	ldr	r0, [pc, #200]	@ (8010a24 <_printf_i+0x238>)
 801095a:	2778      	movs	r7, #120	@ 0x78
 801095c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010960:	6823      	ldr	r3, [r4, #0]
 8010962:	6831      	ldr	r1, [r6, #0]
 8010964:	061f      	lsls	r7, r3, #24
 8010966:	f851 5b04 	ldr.w	r5, [r1], #4
 801096a:	d402      	bmi.n	8010972 <_printf_i+0x186>
 801096c:	065f      	lsls	r7, r3, #25
 801096e:	bf48      	it	mi
 8010970:	b2ad      	uxthmi	r5, r5
 8010972:	6031      	str	r1, [r6, #0]
 8010974:	07d9      	lsls	r1, r3, #31
 8010976:	bf44      	itt	mi
 8010978:	f043 0320 	orrmi.w	r3, r3, #32
 801097c:	6023      	strmi	r3, [r4, #0]
 801097e:	b11d      	cbz	r5, 8010988 <_printf_i+0x19c>
 8010980:	2310      	movs	r3, #16
 8010982:	e7ad      	b.n	80108e0 <_printf_i+0xf4>
 8010984:	4826      	ldr	r0, [pc, #152]	@ (8010a20 <_printf_i+0x234>)
 8010986:	e7e9      	b.n	801095c <_printf_i+0x170>
 8010988:	6823      	ldr	r3, [r4, #0]
 801098a:	f023 0320 	bic.w	r3, r3, #32
 801098e:	6023      	str	r3, [r4, #0]
 8010990:	e7f6      	b.n	8010980 <_printf_i+0x194>
 8010992:	4616      	mov	r6, r2
 8010994:	e7bd      	b.n	8010912 <_printf_i+0x126>
 8010996:	6833      	ldr	r3, [r6, #0]
 8010998:	6825      	ldr	r5, [r4, #0]
 801099a:	6961      	ldr	r1, [r4, #20]
 801099c:	1d18      	adds	r0, r3, #4
 801099e:	6030      	str	r0, [r6, #0]
 80109a0:	062e      	lsls	r6, r5, #24
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	d501      	bpl.n	80109aa <_printf_i+0x1be>
 80109a6:	6019      	str	r1, [r3, #0]
 80109a8:	e002      	b.n	80109b0 <_printf_i+0x1c4>
 80109aa:	0668      	lsls	r0, r5, #25
 80109ac:	d5fb      	bpl.n	80109a6 <_printf_i+0x1ba>
 80109ae:	8019      	strh	r1, [r3, #0]
 80109b0:	2300      	movs	r3, #0
 80109b2:	6123      	str	r3, [r4, #16]
 80109b4:	4616      	mov	r6, r2
 80109b6:	e7bc      	b.n	8010932 <_printf_i+0x146>
 80109b8:	6833      	ldr	r3, [r6, #0]
 80109ba:	1d1a      	adds	r2, r3, #4
 80109bc:	6032      	str	r2, [r6, #0]
 80109be:	681e      	ldr	r6, [r3, #0]
 80109c0:	6862      	ldr	r2, [r4, #4]
 80109c2:	2100      	movs	r1, #0
 80109c4:	4630      	mov	r0, r6
 80109c6:	f7ef fc0b 	bl	80001e0 <memchr>
 80109ca:	b108      	cbz	r0, 80109d0 <_printf_i+0x1e4>
 80109cc:	1b80      	subs	r0, r0, r6
 80109ce:	6060      	str	r0, [r4, #4]
 80109d0:	6863      	ldr	r3, [r4, #4]
 80109d2:	6123      	str	r3, [r4, #16]
 80109d4:	2300      	movs	r3, #0
 80109d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80109da:	e7aa      	b.n	8010932 <_printf_i+0x146>
 80109dc:	6923      	ldr	r3, [r4, #16]
 80109de:	4632      	mov	r2, r6
 80109e0:	4649      	mov	r1, r9
 80109e2:	4640      	mov	r0, r8
 80109e4:	47d0      	blx	sl
 80109e6:	3001      	adds	r0, #1
 80109e8:	d0ad      	beq.n	8010946 <_printf_i+0x15a>
 80109ea:	6823      	ldr	r3, [r4, #0]
 80109ec:	079b      	lsls	r3, r3, #30
 80109ee:	d413      	bmi.n	8010a18 <_printf_i+0x22c>
 80109f0:	68e0      	ldr	r0, [r4, #12]
 80109f2:	9b03      	ldr	r3, [sp, #12]
 80109f4:	4298      	cmp	r0, r3
 80109f6:	bfb8      	it	lt
 80109f8:	4618      	movlt	r0, r3
 80109fa:	e7a6      	b.n	801094a <_printf_i+0x15e>
 80109fc:	2301      	movs	r3, #1
 80109fe:	4632      	mov	r2, r6
 8010a00:	4649      	mov	r1, r9
 8010a02:	4640      	mov	r0, r8
 8010a04:	47d0      	blx	sl
 8010a06:	3001      	adds	r0, #1
 8010a08:	d09d      	beq.n	8010946 <_printf_i+0x15a>
 8010a0a:	3501      	adds	r5, #1
 8010a0c:	68e3      	ldr	r3, [r4, #12]
 8010a0e:	9903      	ldr	r1, [sp, #12]
 8010a10:	1a5b      	subs	r3, r3, r1
 8010a12:	42ab      	cmp	r3, r5
 8010a14:	dcf2      	bgt.n	80109fc <_printf_i+0x210>
 8010a16:	e7eb      	b.n	80109f0 <_printf_i+0x204>
 8010a18:	2500      	movs	r5, #0
 8010a1a:	f104 0619 	add.w	r6, r4, #25
 8010a1e:	e7f5      	b.n	8010a0c <_printf_i+0x220>
 8010a20:	08011d15 	.word	0x08011d15
 8010a24:	08011d26 	.word	0x08011d26

08010a28 <memmove>:
 8010a28:	4288      	cmp	r0, r1
 8010a2a:	b510      	push	{r4, lr}
 8010a2c:	eb01 0402 	add.w	r4, r1, r2
 8010a30:	d902      	bls.n	8010a38 <memmove+0x10>
 8010a32:	4284      	cmp	r4, r0
 8010a34:	4623      	mov	r3, r4
 8010a36:	d807      	bhi.n	8010a48 <memmove+0x20>
 8010a38:	1e43      	subs	r3, r0, #1
 8010a3a:	42a1      	cmp	r1, r4
 8010a3c:	d008      	beq.n	8010a50 <memmove+0x28>
 8010a3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010a42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010a46:	e7f8      	b.n	8010a3a <memmove+0x12>
 8010a48:	4402      	add	r2, r0
 8010a4a:	4601      	mov	r1, r0
 8010a4c:	428a      	cmp	r2, r1
 8010a4e:	d100      	bne.n	8010a52 <memmove+0x2a>
 8010a50:	bd10      	pop	{r4, pc}
 8010a52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010a56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010a5a:	e7f7      	b.n	8010a4c <memmove+0x24>

08010a5c <_sbrk_r>:
 8010a5c:	b538      	push	{r3, r4, r5, lr}
 8010a5e:	4d06      	ldr	r5, [pc, #24]	@ (8010a78 <_sbrk_r+0x1c>)
 8010a60:	2300      	movs	r3, #0
 8010a62:	4604      	mov	r4, r0
 8010a64:	4608      	mov	r0, r1
 8010a66:	602b      	str	r3, [r5, #0]
 8010a68:	f7f5 fd2e 	bl	80064c8 <_sbrk>
 8010a6c:	1c43      	adds	r3, r0, #1
 8010a6e:	d102      	bne.n	8010a76 <_sbrk_r+0x1a>
 8010a70:	682b      	ldr	r3, [r5, #0]
 8010a72:	b103      	cbz	r3, 8010a76 <_sbrk_r+0x1a>
 8010a74:	6023      	str	r3, [r4, #0]
 8010a76:	bd38      	pop	{r3, r4, r5, pc}
 8010a78:	20000f28 	.word	0x20000f28

08010a7c <_realloc_r>:
 8010a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a80:	4607      	mov	r7, r0
 8010a82:	4614      	mov	r4, r2
 8010a84:	460d      	mov	r5, r1
 8010a86:	b921      	cbnz	r1, 8010a92 <_realloc_r+0x16>
 8010a88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a8c:	4611      	mov	r1, r2
 8010a8e:	f7ff bc5b 	b.w	8010348 <_malloc_r>
 8010a92:	b92a      	cbnz	r2, 8010aa0 <_realloc_r+0x24>
 8010a94:	f7ff fbec 	bl	8010270 <_free_r>
 8010a98:	4625      	mov	r5, r4
 8010a9a:	4628      	mov	r0, r5
 8010a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010aa0:	f000 f81a 	bl	8010ad8 <_malloc_usable_size_r>
 8010aa4:	4284      	cmp	r4, r0
 8010aa6:	4606      	mov	r6, r0
 8010aa8:	d802      	bhi.n	8010ab0 <_realloc_r+0x34>
 8010aaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010aae:	d8f4      	bhi.n	8010a9a <_realloc_r+0x1e>
 8010ab0:	4621      	mov	r1, r4
 8010ab2:	4638      	mov	r0, r7
 8010ab4:	f7ff fc48 	bl	8010348 <_malloc_r>
 8010ab8:	4680      	mov	r8, r0
 8010aba:	b908      	cbnz	r0, 8010ac0 <_realloc_r+0x44>
 8010abc:	4645      	mov	r5, r8
 8010abe:	e7ec      	b.n	8010a9a <_realloc_r+0x1e>
 8010ac0:	42b4      	cmp	r4, r6
 8010ac2:	4622      	mov	r2, r4
 8010ac4:	4629      	mov	r1, r5
 8010ac6:	bf28      	it	cs
 8010ac8:	4632      	movcs	r2, r6
 8010aca:	f7ff fbc3 	bl	8010254 <memcpy>
 8010ace:	4629      	mov	r1, r5
 8010ad0:	4638      	mov	r0, r7
 8010ad2:	f7ff fbcd 	bl	8010270 <_free_r>
 8010ad6:	e7f1      	b.n	8010abc <_realloc_r+0x40>

08010ad8 <_malloc_usable_size_r>:
 8010ad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010adc:	1f18      	subs	r0, r3, #4
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	bfbc      	itt	lt
 8010ae2:	580b      	ldrlt	r3, [r1, r0]
 8010ae4:	18c0      	addlt	r0, r0, r3
 8010ae6:	4770      	bx	lr

08010ae8 <asin>:
 8010ae8:	b538      	push	{r3, r4, r5, lr}
 8010aea:	ed2d 8b02 	vpush	{d8}
 8010aee:	ec55 4b10 	vmov	r4, r5, d0
 8010af2:	f000 f841 	bl	8010b78 <__ieee754_asin>
 8010af6:	4622      	mov	r2, r4
 8010af8:	462b      	mov	r3, r5
 8010afa:	4620      	mov	r0, r4
 8010afc:	4629      	mov	r1, r5
 8010afe:	eeb0 8a40 	vmov.f32	s16, s0
 8010b02:	eef0 8a60 	vmov.f32	s17, s1
 8010b06:	f7f0 f811 	bl	8000b2c <__aeabi_dcmpun>
 8010b0a:	b9a8      	cbnz	r0, 8010b38 <asin+0x50>
 8010b0c:	ec45 4b10 	vmov	d0, r4, r5
 8010b10:	f000 f820 	bl	8010b54 <fabs>
 8010b14:	4b0c      	ldr	r3, [pc, #48]	@ (8010b48 <asin+0x60>)
 8010b16:	ec51 0b10 	vmov	r0, r1, d0
 8010b1a:	2200      	movs	r2, #0
 8010b1c:	f7ef fffc 	bl	8000b18 <__aeabi_dcmpgt>
 8010b20:	b150      	cbz	r0, 8010b38 <asin+0x50>
 8010b22:	f7ff fb6b 	bl	80101fc <__errno>
 8010b26:	ecbd 8b02 	vpop	{d8}
 8010b2a:	2321      	movs	r3, #33	@ 0x21
 8010b2c:	6003      	str	r3, [r0, #0]
 8010b2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b32:	4806      	ldr	r0, [pc, #24]	@ (8010b4c <asin+0x64>)
 8010b34:	f000 b818 	b.w	8010b68 <nan>
 8010b38:	eeb0 0a48 	vmov.f32	s0, s16
 8010b3c:	eef0 0a68 	vmov.f32	s1, s17
 8010b40:	ecbd 8b02 	vpop	{d8}
 8010b44:	bd38      	pop	{r3, r4, r5, pc}
 8010b46:	bf00      	nop
 8010b48:	3ff00000 	.word	0x3ff00000
 8010b4c:	08011d09 	.word	0x08011d09

08010b50 <atan2>:
 8010b50:	f000 ba16 	b.w	8010f80 <__ieee754_atan2>

08010b54 <fabs>:
 8010b54:	ec51 0b10 	vmov	r0, r1, d0
 8010b58:	4602      	mov	r2, r0
 8010b5a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010b5e:	ec43 2b10 	vmov	d0, r2, r3
 8010b62:	4770      	bx	lr
 8010b64:	0000      	movs	r0, r0
	...

08010b68 <nan>:
 8010b68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010b70 <nan+0x8>
 8010b6c:	4770      	bx	lr
 8010b6e:	bf00      	nop
 8010b70:	00000000 	.word	0x00000000
 8010b74:	7ff80000 	.word	0x7ff80000

08010b78 <__ieee754_asin>:
 8010b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b7c:	ec55 4b10 	vmov	r4, r5, d0
 8010b80:	4bc7      	ldr	r3, [pc, #796]	@ (8010ea0 <__ieee754_asin+0x328>)
 8010b82:	b087      	sub	sp, #28
 8010b84:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8010b88:	429e      	cmp	r6, r3
 8010b8a:	9501      	str	r5, [sp, #4]
 8010b8c:	d92d      	bls.n	8010bea <__ieee754_asin+0x72>
 8010b8e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8010b92:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8010b96:	4326      	orrs	r6, r4
 8010b98:	d116      	bne.n	8010bc8 <__ieee754_asin+0x50>
 8010b9a:	a3a7      	add	r3, pc, #668	@ (adr r3, 8010e38 <__ieee754_asin+0x2c0>)
 8010b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ba0:	4620      	mov	r0, r4
 8010ba2:	4629      	mov	r1, r5
 8010ba4:	f7ef fd28 	bl	80005f8 <__aeabi_dmul>
 8010ba8:	a3a5      	add	r3, pc, #660	@ (adr r3, 8010e40 <__ieee754_asin+0x2c8>)
 8010baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bae:	4606      	mov	r6, r0
 8010bb0:	460f      	mov	r7, r1
 8010bb2:	4620      	mov	r0, r4
 8010bb4:	4629      	mov	r1, r5
 8010bb6:	f7ef fd1f 	bl	80005f8 <__aeabi_dmul>
 8010bba:	4602      	mov	r2, r0
 8010bbc:	460b      	mov	r3, r1
 8010bbe:	4630      	mov	r0, r6
 8010bc0:	4639      	mov	r1, r7
 8010bc2:	f7ef fb63 	bl	800028c <__adddf3>
 8010bc6:	e009      	b.n	8010bdc <__ieee754_asin+0x64>
 8010bc8:	4622      	mov	r2, r4
 8010bca:	462b      	mov	r3, r5
 8010bcc:	4620      	mov	r0, r4
 8010bce:	4629      	mov	r1, r5
 8010bd0:	f7ef fb5a 	bl	8000288 <__aeabi_dsub>
 8010bd4:	4602      	mov	r2, r0
 8010bd6:	460b      	mov	r3, r1
 8010bd8:	f7ef fe38 	bl	800084c <__aeabi_ddiv>
 8010bdc:	4604      	mov	r4, r0
 8010bde:	460d      	mov	r5, r1
 8010be0:	ec45 4b10 	vmov	d0, r4, r5
 8010be4:	b007      	add	sp, #28
 8010be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bea:	4bae      	ldr	r3, [pc, #696]	@ (8010ea4 <__ieee754_asin+0x32c>)
 8010bec:	429e      	cmp	r6, r3
 8010bee:	d810      	bhi.n	8010c12 <__ieee754_asin+0x9a>
 8010bf0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8010bf4:	f080 80ad 	bcs.w	8010d52 <__ieee754_asin+0x1da>
 8010bf8:	a393      	add	r3, pc, #588	@ (adr r3, 8010e48 <__ieee754_asin+0x2d0>)
 8010bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bfe:	4620      	mov	r0, r4
 8010c00:	4629      	mov	r1, r5
 8010c02:	f7ef fb43 	bl	800028c <__adddf3>
 8010c06:	4ba8      	ldr	r3, [pc, #672]	@ (8010ea8 <__ieee754_asin+0x330>)
 8010c08:	2200      	movs	r2, #0
 8010c0a:	f7ef ff85 	bl	8000b18 <__aeabi_dcmpgt>
 8010c0e:	2800      	cmp	r0, #0
 8010c10:	d1e6      	bne.n	8010be0 <__ieee754_asin+0x68>
 8010c12:	ec45 4b10 	vmov	d0, r4, r5
 8010c16:	f7ff ff9d 	bl	8010b54 <fabs>
 8010c1a:	49a3      	ldr	r1, [pc, #652]	@ (8010ea8 <__ieee754_asin+0x330>)
 8010c1c:	ec53 2b10 	vmov	r2, r3, d0
 8010c20:	2000      	movs	r0, #0
 8010c22:	f7ef fb31 	bl	8000288 <__aeabi_dsub>
 8010c26:	4ba1      	ldr	r3, [pc, #644]	@ (8010eac <__ieee754_asin+0x334>)
 8010c28:	2200      	movs	r2, #0
 8010c2a:	f7ef fce5 	bl	80005f8 <__aeabi_dmul>
 8010c2e:	a388      	add	r3, pc, #544	@ (adr r3, 8010e50 <__ieee754_asin+0x2d8>)
 8010c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c34:	4604      	mov	r4, r0
 8010c36:	460d      	mov	r5, r1
 8010c38:	f7ef fcde 	bl	80005f8 <__aeabi_dmul>
 8010c3c:	a386      	add	r3, pc, #536	@ (adr r3, 8010e58 <__ieee754_asin+0x2e0>)
 8010c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c42:	f7ef fb23 	bl	800028c <__adddf3>
 8010c46:	4622      	mov	r2, r4
 8010c48:	462b      	mov	r3, r5
 8010c4a:	f7ef fcd5 	bl	80005f8 <__aeabi_dmul>
 8010c4e:	a384      	add	r3, pc, #528	@ (adr r3, 8010e60 <__ieee754_asin+0x2e8>)
 8010c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c54:	f7ef fb18 	bl	8000288 <__aeabi_dsub>
 8010c58:	4622      	mov	r2, r4
 8010c5a:	462b      	mov	r3, r5
 8010c5c:	f7ef fccc 	bl	80005f8 <__aeabi_dmul>
 8010c60:	a381      	add	r3, pc, #516	@ (adr r3, 8010e68 <__ieee754_asin+0x2f0>)
 8010c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c66:	f7ef fb11 	bl	800028c <__adddf3>
 8010c6a:	4622      	mov	r2, r4
 8010c6c:	462b      	mov	r3, r5
 8010c6e:	f7ef fcc3 	bl	80005f8 <__aeabi_dmul>
 8010c72:	a37f      	add	r3, pc, #508	@ (adr r3, 8010e70 <__ieee754_asin+0x2f8>)
 8010c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c78:	f7ef fb06 	bl	8000288 <__aeabi_dsub>
 8010c7c:	4622      	mov	r2, r4
 8010c7e:	462b      	mov	r3, r5
 8010c80:	f7ef fcba 	bl	80005f8 <__aeabi_dmul>
 8010c84:	a37c      	add	r3, pc, #496	@ (adr r3, 8010e78 <__ieee754_asin+0x300>)
 8010c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c8a:	f7ef faff 	bl	800028c <__adddf3>
 8010c8e:	4622      	mov	r2, r4
 8010c90:	462b      	mov	r3, r5
 8010c92:	f7ef fcb1 	bl	80005f8 <__aeabi_dmul>
 8010c96:	a37a      	add	r3, pc, #488	@ (adr r3, 8010e80 <__ieee754_asin+0x308>)
 8010c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010ca0:	4620      	mov	r0, r4
 8010ca2:	4629      	mov	r1, r5
 8010ca4:	f7ef fca8 	bl	80005f8 <__aeabi_dmul>
 8010ca8:	a377      	add	r3, pc, #476	@ (adr r3, 8010e88 <__ieee754_asin+0x310>)
 8010caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cae:	f7ef faeb 	bl	8000288 <__aeabi_dsub>
 8010cb2:	4622      	mov	r2, r4
 8010cb4:	462b      	mov	r3, r5
 8010cb6:	f7ef fc9f 	bl	80005f8 <__aeabi_dmul>
 8010cba:	a375      	add	r3, pc, #468	@ (adr r3, 8010e90 <__ieee754_asin+0x318>)
 8010cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cc0:	f7ef fae4 	bl	800028c <__adddf3>
 8010cc4:	4622      	mov	r2, r4
 8010cc6:	462b      	mov	r3, r5
 8010cc8:	f7ef fc96 	bl	80005f8 <__aeabi_dmul>
 8010ccc:	a372      	add	r3, pc, #456	@ (adr r3, 8010e98 <__ieee754_asin+0x320>)
 8010cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cd2:	f7ef fad9 	bl	8000288 <__aeabi_dsub>
 8010cd6:	4622      	mov	r2, r4
 8010cd8:	462b      	mov	r3, r5
 8010cda:	f7ef fc8d 	bl	80005f8 <__aeabi_dmul>
 8010cde:	4b72      	ldr	r3, [pc, #456]	@ (8010ea8 <__ieee754_asin+0x330>)
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	f7ef fad3 	bl	800028c <__adddf3>
 8010ce6:	ec45 4b10 	vmov	d0, r4, r5
 8010cea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010cee:	f000 fba7 	bl	8011440 <__ieee754_sqrt>
 8010cf2:	4b6f      	ldr	r3, [pc, #444]	@ (8010eb0 <__ieee754_asin+0x338>)
 8010cf4:	429e      	cmp	r6, r3
 8010cf6:	ec5b ab10 	vmov	sl, fp, d0
 8010cfa:	f240 80db 	bls.w	8010eb4 <__ieee754_asin+0x33c>
 8010cfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d06:	f7ef fda1 	bl	800084c <__aeabi_ddiv>
 8010d0a:	4652      	mov	r2, sl
 8010d0c:	465b      	mov	r3, fp
 8010d0e:	f7ef fc73 	bl	80005f8 <__aeabi_dmul>
 8010d12:	4652      	mov	r2, sl
 8010d14:	465b      	mov	r3, fp
 8010d16:	f7ef fab9 	bl	800028c <__adddf3>
 8010d1a:	4602      	mov	r2, r0
 8010d1c:	460b      	mov	r3, r1
 8010d1e:	f7ef fab5 	bl	800028c <__adddf3>
 8010d22:	a347      	add	r3, pc, #284	@ (adr r3, 8010e40 <__ieee754_asin+0x2c8>)
 8010d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d28:	f7ef faae 	bl	8000288 <__aeabi_dsub>
 8010d2c:	4602      	mov	r2, r0
 8010d2e:	460b      	mov	r3, r1
 8010d30:	a141      	add	r1, pc, #260	@ (adr r1, 8010e38 <__ieee754_asin+0x2c0>)
 8010d32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010d36:	f7ef faa7 	bl	8000288 <__aeabi_dsub>
 8010d3a:	9b01      	ldr	r3, [sp, #4]
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	bfdc      	itt	le
 8010d40:	4602      	movle	r2, r0
 8010d42:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8010d46:	4604      	mov	r4, r0
 8010d48:	460d      	mov	r5, r1
 8010d4a:	bfdc      	itt	le
 8010d4c:	4614      	movle	r4, r2
 8010d4e:	461d      	movle	r5, r3
 8010d50:	e746      	b.n	8010be0 <__ieee754_asin+0x68>
 8010d52:	4622      	mov	r2, r4
 8010d54:	462b      	mov	r3, r5
 8010d56:	4620      	mov	r0, r4
 8010d58:	4629      	mov	r1, r5
 8010d5a:	f7ef fc4d 	bl	80005f8 <__aeabi_dmul>
 8010d5e:	a33c      	add	r3, pc, #240	@ (adr r3, 8010e50 <__ieee754_asin+0x2d8>)
 8010d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d64:	4606      	mov	r6, r0
 8010d66:	460f      	mov	r7, r1
 8010d68:	f7ef fc46 	bl	80005f8 <__aeabi_dmul>
 8010d6c:	a33a      	add	r3, pc, #232	@ (adr r3, 8010e58 <__ieee754_asin+0x2e0>)
 8010d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d72:	f7ef fa8b 	bl	800028c <__adddf3>
 8010d76:	4632      	mov	r2, r6
 8010d78:	463b      	mov	r3, r7
 8010d7a:	f7ef fc3d 	bl	80005f8 <__aeabi_dmul>
 8010d7e:	a338      	add	r3, pc, #224	@ (adr r3, 8010e60 <__ieee754_asin+0x2e8>)
 8010d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d84:	f7ef fa80 	bl	8000288 <__aeabi_dsub>
 8010d88:	4632      	mov	r2, r6
 8010d8a:	463b      	mov	r3, r7
 8010d8c:	f7ef fc34 	bl	80005f8 <__aeabi_dmul>
 8010d90:	a335      	add	r3, pc, #212	@ (adr r3, 8010e68 <__ieee754_asin+0x2f0>)
 8010d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d96:	f7ef fa79 	bl	800028c <__adddf3>
 8010d9a:	4632      	mov	r2, r6
 8010d9c:	463b      	mov	r3, r7
 8010d9e:	f7ef fc2b 	bl	80005f8 <__aeabi_dmul>
 8010da2:	a333      	add	r3, pc, #204	@ (adr r3, 8010e70 <__ieee754_asin+0x2f8>)
 8010da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da8:	f7ef fa6e 	bl	8000288 <__aeabi_dsub>
 8010dac:	4632      	mov	r2, r6
 8010dae:	463b      	mov	r3, r7
 8010db0:	f7ef fc22 	bl	80005f8 <__aeabi_dmul>
 8010db4:	a330      	add	r3, pc, #192	@ (adr r3, 8010e78 <__ieee754_asin+0x300>)
 8010db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dba:	f7ef fa67 	bl	800028c <__adddf3>
 8010dbe:	4632      	mov	r2, r6
 8010dc0:	463b      	mov	r3, r7
 8010dc2:	f7ef fc19 	bl	80005f8 <__aeabi_dmul>
 8010dc6:	a32e      	add	r3, pc, #184	@ (adr r3, 8010e80 <__ieee754_asin+0x308>)
 8010dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dcc:	4680      	mov	r8, r0
 8010dce:	4689      	mov	r9, r1
 8010dd0:	4630      	mov	r0, r6
 8010dd2:	4639      	mov	r1, r7
 8010dd4:	f7ef fc10 	bl	80005f8 <__aeabi_dmul>
 8010dd8:	a32b      	add	r3, pc, #172	@ (adr r3, 8010e88 <__ieee754_asin+0x310>)
 8010dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dde:	f7ef fa53 	bl	8000288 <__aeabi_dsub>
 8010de2:	4632      	mov	r2, r6
 8010de4:	463b      	mov	r3, r7
 8010de6:	f7ef fc07 	bl	80005f8 <__aeabi_dmul>
 8010dea:	a329      	add	r3, pc, #164	@ (adr r3, 8010e90 <__ieee754_asin+0x318>)
 8010dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010df0:	f7ef fa4c 	bl	800028c <__adddf3>
 8010df4:	4632      	mov	r2, r6
 8010df6:	463b      	mov	r3, r7
 8010df8:	f7ef fbfe 	bl	80005f8 <__aeabi_dmul>
 8010dfc:	a326      	add	r3, pc, #152	@ (adr r3, 8010e98 <__ieee754_asin+0x320>)
 8010dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e02:	f7ef fa41 	bl	8000288 <__aeabi_dsub>
 8010e06:	4632      	mov	r2, r6
 8010e08:	463b      	mov	r3, r7
 8010e0a:	f7ef fbf5 	bl	80005f8 <__aeabi_dmul>
 8010e0e:	4b26      	ldr	r3, [pc, #152]	@ (8010ea8 <__ieee754_asin+0x330>)
 8010e10:	2200      	movs	r2, #0
 8010e12:	f7ef fa3b 	bl	800028c <__adddf3>
 8010e16:	4602      	mov	r2, r0
 8010e18:	460b      	mov	r3, r1
 8010e1a:	4640      	mov	r0, r8
 8010e1c:	4649      	mov	r1, r9
 8010e1e:	f7ef fd15 	bl	800084c <__aeabi_ddiv>
 8010e22:	4622      	mov	r2, r4
 8010e24:	462b      	mov	r3, r5
 8010e26:	f7ef fbe7 	bl	80005f8 <__aeabi_dmul>
 8010e2a:	4602      	mov	r2, r0
 8010e2c:	460b      	mov	r3, r1
 8010e2e:	4620      	mov	r0, r4
 8010e30:	4629      	mov	r1, r5
 8010e32:	e6c6      	b.n	8010bc2 <__ieee754_asin+0x4a>
 8010e34:	f3af 8000 	nop.w
 8010e38:	54442d18 	.word	0x54442d18
 8010e3c:	3ff921fb 	.word	0x3ff921fb
 8010e40:	33145c07 	.word	0x33145c07
 8010e44:	3c91a626 	.word	0x3c91a626
 8010e48:	8800759c 	.word	0x8800759c
 8010e4c:	7e37e43c 	.word	0x7e37e43c
 8010e50:	0dfdf709 	.word	0x0dfdf709
 8010e54:	3f023de1 	.word	0x3f023de1
 8010e58:	7501b288 	.word	0x7501b288
 8010e5c:	3f49efe0 	.word	0x3f49efe0
 8010e60:	b5688f3b 	.word	0xb5688f3b
 8010e64:	3fa48228 	.word	0x3fa48228
 8010e68:	0e884455 	.word	0x0e884455
 8010e6c:	3fc9c155 	.word	0x3fc9c155
 8010e70:	03eb6f7d 	.word	0x03eb6f7d
 8010e74:	3fd4d612 	.word	0x3fd4d612
 8010e78:	55555555 	.word	0x55555555
 8010e7c:	3fc55555 	.word	0x3fc55555
 8010e80:	b12e9282 	.word	0xb12e9282
 8010e84:	3fb3b8c5 	.word	0x3fb3b8c5
 8010e88:	1b8d0159 	.word	0x1b8d0159
 8010e8c:	3fe6066c 	.word	0x3fe6066c
 8010e90:	9c598ac8 	.word	0x9c598ac8
 8010e94:	40002ae5 	.word	0x40002ae5
 8010e98:	1c8a2d4b 	.word	0x1c8a2d4b
 8010e9c:	40033a27 	.word	0x40033a27
 8010ea0:	3fefffff 	.word	0x3fefffff
 8010ea4:	3fdfffff 	.word	0x3fdfffff
 8010ea8:	3ff00000 	.word	0x3ff00000
 8010eac:	3fe00000 	.word	0x3fe00000
 8010eb0:	3fef3332 	.word	0x3fef3332
 8010eb4:	4652      	mov	r2, sl
 8010eb6:	465b      	mov	r3, fp
 8010eb8:	4650      	mov	r0, sl
 8010eba:	4659      	mov	r1, fp
 8010ebc:	f7ef f9e6 	bl	800028c <__adddf3>
 8010ec0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010ec4:	4606      	mov	r6, r0
 8010ec6:	460f      	mov	r7, r1
 8010ec8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ecc:	f7ef fcbe 	bl	800084c <__aeabi_ddiv>
 8010ed0:	4602      	mov	r2, r0
 8010ed2:	460b      	mov	r3, r1
 8010ed4:	4630      	mov	r0, r6
 8010ed6:	4639      	mov	r1, r7
 8010ed8:	f7ef fb8e 	bl	80005f8 <__aeabi_dmul>
 8010edc:	f04f 0800 	mov.w	r8, #0
 8010ee0:	4606      	mov	r6, r0
 8010ee2:	460f      	mov	r7, r1
 8010ee4:	4642      	mov	r2, r8
 8010ee6:	465b      	mov	r3, fp
 8010ee8:	4640      	mov	r0, r8
 8010eea:	4659      	mov	r1, fp
 8010eec:	f7ef fb84 	bl	80005f8 <__aeabi_dmul>
 8010ef0:	4602      	mov	r2, r0
 8010ef2:	460b      	mov	r3, r1
 8010ef4:	4620      	mov	r0, r4
 8010ef6:	4629      	mov	r1, r5
 8010ef8:	f7ef f9c6 	bl	8000288 <__aeabi_dsub>
 8010efc:	4642      	mov	r2, r8
 8010efe:	4604      	mov	r4, r0
 8010f00:	460d      	mov	r5, r1
 8010f02:	465b      	mov	r3, fp
 8010f04:	4650      	mov	r0, sl
 8010f06:	4659      	mov	r1, fp
 8010f08:	f7ef f9c0 	bl	800028c <__adddf3>
 8010f0c:	4602      	mov	r2, r0
 8010f0e:	460b      	mov	r3, r1
 8010f10:	4620      	mov	r0, r4
 8010f12:	4629      	mov	r1, r5
 8010f14:	f7ef fc9a 	bl	800084c <__aeabi_ddiv>
 8010f18:	4602      	mov	r2, r0
 8010f1a:	460b      	mov	r3, r1
 8010f1c:	f7ef f9b6 	bl	800028c <__adddf3>
 8010f20:	4602      	mov	r2, r0
 8010f22:	460b      	mov	r3, r1
 8010f24:	a112      	add	r1, pc, #72	@ (adr r1, 8010f70 <__ieee754_asin+0x3f8>)
 8010f26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010f2a:	f7ef f9ad 	bl	8000288 <__aeabi_dsub>
 8010f2e:	4602      	mov	r2, r0
 8010f30:	460b      	mov	r3, r1
 8010f32:	4630      	mov	r0, r6
 8010f34:	4639      	mov	r1, r7
 8010f36:	f7ef f9a7 	bl	8000288 <__aeabi_dsub>
 8010f3a:	4642      	mov	r2, r8
 8010f3c:	4604      	mov	r4, r0
 8010f3e:	460d      	mov	r5, r1
 8010f40:	465b      	mov	r3, fp
 8010f42:	4640      	mov	r0, r8
 8010f44:	4659      	mov	r1, fp
 8010f46:	f7ef f9a1 	bl	800028c <__adddf3>
 8010f4a:	4602      	mov	r2, r0
 8010f4c:	460b      	mov	r3, r1
 8010f4e:	a10a      	add	r1, pc, #40	@ (adr r1, 8010f78 <__ieee754_asin+0x400>)
 8010f50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010f54:	f7ef f998 	bl	8000288 <__aeabi_dsub>
 8010f58:	4602      	mov	r2, r0
 8010f5a:	460b      	mov	r3, r1
 8010f5c:	4620      	mov	r0, r4
 8010f5e:	4629      	mov	r1, r5
 8010f60:	f7ef f992 	bl	8000288 <__aeabi_dsub>
 8010f64:	4602      	mov	r2, r0
 8010f66:	460b      	mov	r3, r1
 8010f68:	a103      	add	r1, pc, #12	@ (adr r1, 8010f78 <__ieee754_asin+0x400>)
 8010f6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010f6e:	e6e2      	b.n	8010d36 <__ieee754_asin+0x1be>
 8010f70:	33145c07 	.word	0x33145c07
 8010f74:	3c91a626 	.word	0x3c91a626
 8010f78:	54442d18 	.word	0x54442d18
 8010f7c:	3fe921fb 	.word	0x3fe921fb

08010f80 <__ieee754_atan2>:
 8010f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f84:	ec57 6b11 	vmov	r6, r7, d1
 8010f88:	4273      	negs	r3, r6
 8010f8a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8011108 <__ieee754_atan2+0x188>
 8010f8e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8010f92:	4333      	orrs	r3, r6
 8010f94:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8010f98:	4543      	cmp	r3, r8
 8010f9a:	ec51 0b10 	vmov	r0, r1, d0
 8010f9e:	4635      	mov	r5, r6
 8010fa0:	d809      	bhi.n	8010fb6 <__ieee754_atan2+0x36>
 8010fa2:	4244      	negs	r4, r0
 8010fa4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010fa8:	4304      	orrs	r4, r0
 8010faa:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8010fae:	4544      	cmp	r4, r8
 8010fb0:	468e      	mov	lr, r1
 8010fb2:	4681      	mov	r9, r0
 8010fb4:	d907      	bls.n	8010fc6 <__ieee754_atan2+0x46>
 8010fb6:	4632      	mov	r2, r6
 8010fb8:	463b      	mov	r3, r7
 8010fba:	f7ef f967 	bl	800028c <__adddf3>
 8010fbe:	ec41 0b10 	vmov	d0, r0, r1
 8010fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010fc6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8010fca:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8010fce:	4334      	orrs	r4, r6
 8010fd0:	d103      	bne.n	8010fda <__ieee754_atan2+0x5a>
 8010fd2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010fd6:	f000 b89b 	b.w	8011110 <atan>
 8010fda:	17bc      	asrs	r4, r7, #30
 8010fdc:	f004 0402 	and.w	r4, r4, #2
 8010fe0:	ea53 0909 	orrs.w	r9, r3, r9
 8010fe4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8010fe8:	d107      	bne.n	8010ffa <__ieee754_atan2+0x7a>
 8010fea:	2c02      	cmp	r4, #2
 8010fec:	d05f      	beq.n	80110ae <__ieee754_atan2+0x12e>
 8010fee:	2c03      	cmp	r4, #3
 8010ff0:	d1e5      	bne.n	8010fbe <__ieee754_atan2+0x3e>
 8010ff2:	a143      	add	r1, pc, #268	@ (adr r1, 8011100 <__ieee754_atan2+0x180>)
 8010ff4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ff8:	e7e1      	b.n	8010fbe <__ieee754_atan2+0x3e>
 8010ffa:	4315      	orrs	r5, r2
 8010ffc:	d106      	bne.n	801100c <__ieee754_atan2+0x8c>
 8010ffe:	f1be 0f00 	cmp.w	lr, #0
 8011002:	db5f      	blt.n	80110c4 <__ieee754_atan2+0x144>
 8011004:	a136      	add	r1, pc, #216	@ (adr r1, 80110e0 <__ieee754_atan2+0x160>)
 8011006:	e9d1 0100 	ldrd	r0, r1, [r1]
 801100a:	e7d8      	b.n	8010fbe <__ieee754_atan2+0x3e>
 801100c:	4542      	cmp	r2, r8
 801100e:	d10f      	bne.n	8011030 <__ieee754_atan2+0xb0>
 8011010:	4293      	cmp	r3, r2
 8011012:	f104 34ff 	add.w	r4, r4, #4294967295
 8011016:	d107      	bne.n	8011028 <__ieee754_atan2+0xa8>
 8011018:	2c02      	cmp	r4, #2
 801101a:	d84c      	bhi.n	80110b6 <__ieee754_atan2+0x136>
 801101c:	4b36      	ldr	r3, [pc, #216]	@ (80110f8 <__ieee754_atan2+0x178>)
 801101e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011022:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011026:	e7ca      	b.n	8010fbe <__ieee754_atan2+0x3e>
 8011028:	2c02      	cmp	r4, #2
 801102a:	d848      	bhi.n	80110be <__ieee754_atan2+0x13e>
 801102c:	4b33      	ldr	r3, [pc, #204]	@ (80110fc <__ieee754_atan2+0x17c>)
 801102e:	e7f6      	b.n	801101e <__ieee754_atan2+0x9e>
 8011030:	4543      	cmp	r3, r8
 8011032:	d0e4      	beq.n	8010ffe <__ieee754_atan2+0x7e>
 8011034:	1a9b      	subs	r3, r3, r2
 8011036:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801103a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801103e:	da1e      	bge.n	801107e <__ieee754_atan2+0xfe>
 8011040:	2f00      	cmp	r7, #0
 8011042:	da01      	bge.n	8011048 <__ieee754_atan2+0xc8>
 8011044:	323c      	adds	r2, #60	@ 0x3c
 8011046:	db1e      	blt.n	8011086 <__ieee754_atan2+0x106>
 8011048:	4632      	mov	r2, r6
 801104a:	463b      	mov	r3, r7
 801104c:	f7ef fbfe 	bl	800084c <__aeabi_ddiv>
 8011050:	ec41 0b10 	vmov	d0, r0, r1
 8011054:	f7ff fd7e 	bl	8010b54 <fabs>
 8011058:	f000 f85a 	bl	8011110 <atan>
 801105c:	ec51 0b10 	vmov	r0, r1, d0
 8011060:	2c01      	cmp	r4, #1
 8011062:	d013      	beq.n	801108c <__ieee754_atan2+0x10c>
 8011064:	2c02      	cmp	r4, #2
 8011066:	d015      	beq.n	8011094 <__ieee754_atan2+0x114>
 8011068:	2c00      	cmp	r4, #0
 801106a:	d0a8      	beq.n	8010fbe <__ieee754_atan2+0x3e>
 801106c:	a318      	add	r3, pc, #96	@ (adr r3, 80110d0 <__ieee754_atan2+0x150>)
 801106e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011072:	f7ef f909 	bl	8000288 <__aeabi_dsub>
 8011076:	a318      	add	r3, pc, #96	@ (adr r3, 80110d8 <__ieee754_atan2+0x158>)
 8011078:	e9d3 2300 	ldrd	r2, r3, [r3]
 801107c:	e014      	b.n	80110a8 <__ieee754_atan2+0x128>
 801107e:	a118      	add	r1, pc, #96	@ (adr r1, 80110e0 <__ieee754_atan2+0x160>)
 8011080:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011084:	e7ec      	b.n	8011060 <__ieee754_atan2+0xe0>
 8011086:	2000      	movs	r0, #0
 8011088:	2100      	movs	r1, #0
 801108a:	e7e9      	b.n	8011060 <__ieee754_atan2+0xe0>
 801108c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011090:	4619      	mov	r1, r3
 8011092:	e794      	b.n	8010fbe <__ieee754_atan2+0x3e>
 8011094:	a30e      	add	r3, pc, #56	@ (adr r3, 80110d0 <__ieee754_atan2+0x150>)
 8011096:	e9d3 2300 	ldrd	r2, r3, [r3]
 801109a:	f7ef f8f5 	bl	8000288 <__aeabi_dsub>
 801109e:	4602      	mov	r2, r0
 80110a0:	460b      	mov	r3, r1
 80110a2:	a10d      	add	r1, pc, #52	@ (adr r1, 80110d8 <__ieee754_atan2+0x158>)
 80110a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80110a8:	f7ef f8ee 	bl	8000288 <__aeabi_dsub>
 80110ac:	e787      	b.n	8010fbe <__ieee754_atan2+0x3e>
 80110ae:	a10a      	add	r1, pc, #40	@ (adr r1, 80110d8 <__ieee754_atan2+0x158>)
 80110b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80110b4:	e783      	b.n	8010fbe <__ieee754_atan2+0x3e>
 80110b6:	a10c      	add	r1, pc, #48	@ (adr r1, 80110e8 <__ieee754_atan2+0x168>)
 80110b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80110bc:	e77f      	b.n	8010fbe <__ieee754_atan2+0x3e>
 80110be:	2000      	movs	r0, #0
 80110c0:	2100      	movs	r1, #0
 80110c2:	e77c      	b.n	8010fbe <__ieee754_atan2+0x3e>
 80110c4:	a10a      	add	r1, pc, #40	@ (adr r1, 80110f0 <__ieee754_atan2+0x170>)
 80110c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80110ca:	e778      	b.n	8010fbe <__ieee754_atan2+0x3e>
 80110cc:	f3af 8000 	nop.w
 80110d0:	33145c07 	.word	0x33145c07
 80110d4:	3ca1a626 	.word	0x3ca1a626
 80110d8:	54442d18 	.word	0x54442d18
 80110dc:	400921fb 	.word	0x400921fb
 80110e0:	54442d18 	.word	0x54442d18
 80110e4:	3ff921fb 	.word	0x3ff921fb
 80110e8:	54442d18 	.word	0x54442d18
 80110ec:	3fe921fb 	.word	0x3fe921fb
 80110f0:	54442d18 	.word	0x54442d18
 80110f4:	bff921fb 	.word	0xbff921fb
 80110f8:	08011d50 	.word	0x08011d50
 80110fc:	08011d38 	.word	0x08011d38
 8011100:	54442d18 	.word	0x54442d18
 8011104:	c00921fb 	.word	0xc00921fb
 8011108:	7ff00000 	.word	0x7ff00000
 801110c:	00000000 	.word	0x00000000

08011110 <atan>:
 8011110:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011114:	ec55 4b10 	vmov	r4, r5, d0
 8011118:	4bbf      	ldr	r3, [pc, #764]	@ (8011418 <atan+0x308>)
 801111a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801111e:	429e      	cmp	r6, r3
 8011120:	46ab      	mov	fp, r5
 8011122:	d918      	bls.n	8011156 <atan+0x46>
 8011124:	4bbd      	ldr	r3, [pc, #756]	@ (801141c <atan+0x30c>)
 8011126:	429e      	cmp	r6, r3
 8011128:	d801      	bhi.n	801112e <atan+0x1e>
 801112a:	d109      	bne.n	8011140 <atan+0x30>
 801112c:	b144      	cbz	r4, 8011140 <atan+0x30>
 801112e:	4622      	mov	r2, r4
 8011130:	462b      	mov	r3, r5
 8011132:	4620      	mov	r0, r4
 8011134:	4629      	mov	r1, r5
 8011136:	f7ef f8a9 	bl	800028c <__adddf3>
 801113a:	4604      	mov	r4, r0
 801113c:	460d      	mov	r5, r1
 801113e:	e006      	b.n	801114e <atan+0x3e>
 8011140:	f1bb 0f00 	cmp.w	fp, #0
 8011144:	f340 812b 	ble.w	801139e <atan+0x28e>
 8011148:	a597      	add	r5, pc, #604	@ (adr r5, 80113a8 <atan+0x298>)
 801114a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801114e:	ec45 4b10 	vmov	d0, r4, r5
 8011152:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011156:	4bb2      	ldr	r3, [pc, #712]	@ (8011420 <atan+0x310>)
 8011158:	429e      	cmp	r6, r3
 801115a:	d813      	bhi.n	8011184 <atan+0x74>
 801115c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8011160:	429e      	cmp	r6, r3
 8011162:	d80c      	bhi.n	801117e <atan+0x6e>
 8011164:	a392      	add	r3, pc, #584	@ (adr r3, 80113b0 <atan+0x2a0>)
 8011166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801116a:	4620      	mov	r0, r4
 801116c:	4629      	mov	r1, r5
 801116e:	f7ef f88d 	bl	800028c <__adddf3>
 8011172:	4bac      	ldr	r3, [pc, #688]	@ (8011424 <atan+0x314>)
 8011174:	2200      	movs	r2, #0
 8011176:	f7ef fccf 	bl	8000b18 <__aeabi_dcmpgt>
 801117a:	2800      	cmp	r0, #0
 801117c:	d1e7      	bne.n	801114e <atan+0x3e>
 801117e:	f04f 3aff 	mov.w	sl, #4294967295
 8011182:	e029      	b.n	80111d8 <atan+0xc8>
 8011184:	f7ff fce6 	bl	8010b54 <fabs>
 8011188:	4ba7      	ldr	r3, [pc, #668]	@ (8011428 <atan+0x318>)
 801118a:	429e      	cmp	r6, r3
 801118c:	ec55 4b10 	vmov	r4, r5, d0
 8011190:	f200 80bc 	bhi.w	801130c <atan+0x1fc>
 8011194:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8011198:	429e      	cmp	r6, r3
 801119a:	f200 809e 	bhi.w	80112da <atan+0x1ca>
 801119e:	4622      	mov	r2, r4
 80111a0:	462b      	mov	r3, r5
 80111a2:	4620      	mov	r0, r4
 80111a4:	4629      	mov	r1, r5
 80111a6:	f7ef f871 	bl	800028c <__adddf3>
 80111aa:	4b9e      	ldr	r3, [pc, #632]	@ (8011424 <atan+0x314>)
 80111ac:	2200      	movs	r2, #0
 80111ae:	f7ef f86b 	bl	8000288 <__aeabi_dsub>
 80111b2:	2200      	movs	r2, #0
 80111b4:	4606      	mov	r6, r0
 80111b6:	460f      	mov	r7, r1
 80111b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80111bc:	4620      	mov	r0, r4
 80111be:	4629      	mov	r1, r5
 80111c0:	f7ef f864 	bl	800028c <__adddf3>
 80111c4:	4602      	mov	r2, r0
 80111c6:	460b      	mov	r3, r1
 80111c8:	4630      	mov	r0, r6
 80111ca:	4639      	mov	r1, r7
 80111cc:	f7ef fb3e 	bl	800084c <__aeabi_ddiv>
 80111d0:	f04f 0a00 	mov.w	sl, #0
 80111d4:	4604      	mov	r4, r0
 80111d6:	460d      	mov	r5, r1
 80111d8:	4622      	mov	r2, r4
 80111da:	462b      	mov	r3, r5
 80111dc:	4620      	mov	r0, r4
 80111de:	4629      	mov	r1, r5
 80111e0:	f7ef fa0a 	bl	80005f8 <__aeabi_dmul>
 80111e4:	4602      	mov	r2, r0
 80111e6:	460b      	mov	r3, r1
 80111e8:	4680      	mov	r8, r0
 80111ea:	4689      	mov	r9, r1
 80111ec:	f7ef fa04 	bl	80005f8 <__aeabi_dmul>
 80111f0:	a371      	add	r3, pc, #452	@ (adr r3, 80113b8 <atan+0x2a8>)
 80111f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111f6:	4606      	mov	r6, r0
 80111f8:	460f      	mov	r7, r1
 80111fa:	f7ef f9fd 	bl	80005f8 <__aeabi_dmul>
 80111fe:	a370      	add	r3, pc, #448	@ (adr r3, 80113c0 <atan+0x2b0>)
 8011200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011204:	f7ef f842 	bl	800028c <__adddf3>
 8011208:	4632      	mov	r2, r6
 801120a:	463b      	mov	r3, r7
 801120c:	f7ef f9f4 	bl	80005f8 <__aeabi_dmul>
 8011210:	a36d      	add	r3, pc, #436	@ (adr r3, 80113c8 <atan+0x2b8>)
 8011212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011216:	f7ef f839 	bl	800028c <__adddf3>
 801121a:	4632      	mov	r2, r6
 801121c:	463b      	mov	r3, r7
 801121e:	f7ef f9eb 	bl	80005f8 <__aeabi_dmul>
 8011222:	a36b      	add	r3, pc, #428	@ (adr r3, 80113d0 <atan+0x2c0>)
 8011224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011228:	f7ef f830 	bl	800028c <__adddf3>
 801122c:	4632      	mov	r2, r6
 801122e:	463b      	mov	r3, r7
 8011230:	f7ef f9e2 	bl	80005f8 <__aeabi_dmul>
 8011234:	a368      	add	r3, pc, #416	@ (adr r3, 80113d8 <atan+0x2c8>)
 8011236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801123a:	f7ef f827 	bl	800028c <__adddf3>
 801123e:	4632      	mov	r2, r6
 8011240:	463b      	mov	r3, r7
 8011242:	f7ef f9d9 	bl	80005f8 <__aeabi_dmul>
 8011246:	a366      	add	r3, pc, #408	@ (adr r3, 80113e0 <atan+0x2d0>)
 8011248:	e9d3 2300 	ldrd	r2, r3, [r3]
 801124c:	f7ef f81e 	bl	800028c <__adddf3>
 8011250:	4642      	mov	r2, r8
 8011252:	464b      	mov	r3, r9
 8011254:	f7ef f9d0 	bl	80005f8 <__aeabi_dmul>
 8011258:	a363      	add	r3, pc, #396	@ (adr r3, 80113e8 <atan+0x2d8>)
 801125a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801125e:	4680      	mov	r8, r0
 8011260:	4689      	mov	r9, r1
 8011262:	4630      	mov	r0, r6
 8011264:	4639      	mov	r1, r7
 8011266:	f7ef f9c7 	bl	80005f8 <__aeabi_dmul>
 801126a:	a361      	add	r3, pc, #388	@ (adr r3, 80113f0 <atan+0x2e0>)
 801126c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011270:	f7ef f80a 	bl	8000288 <__aeabi_dsub>
 8011274:	4632      	mov	r2, r6
 8011276:	463b      	mov	r3, r7
 8011278:	f7ef f9be 	bl	80005f8 <__aeabi_dmul>
 801127c:	a35e      	add	r3, pc, #376	@ (adr r3, 80113f8 <atan+0x2e8>)
 801127e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011282:	f7ef f801 	bl	8000288 <__aeabi_dsub>
 8011286:	4632      	mov	r2, r6
 8011288:	463b      	mov	r3, r7
 801128a:	f7ef f9b5 	bl	80005f8 <__aeabi_dmul>
 801128e:	a35c      	add	r3, pc, #368	@ (adr r3, 8011400 <atan+0x2f0>)
 8011290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011294:	f7ee fff8 	bl	8000288 <__aeabi_dsub>
 8011298:	4632      	mov	r2, r6
 801129a:	463b      	mov	r3, r7
 801129c:	f7ef f9ac 	bl	80005f8 <__aeabi_dmul>
 80112a0:	a359      	add	r3, pc, #356	@ (adr r3, 8011408 <atan+0x2f8>)
 80112a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112a6:	f7ee ffef 	bl	8000288 <__aeabi_dsub>
 80112aa:	4632      	mov	r2, r6
 80112ac:	463b      	mov	r3, r7
 80112ae:	f7ef f9a3 	bl	80005f8 <__aeabi_dmul>
 80112b2:	4602      	mov	r2, r0
 80112b4:	460b      	mov	r3, r1
 80112b6:	4640      	mov	r0, r8
 80112b8:	4649      	mov	r1, r9
 80112ba:	f7ee ffe7 	bl	800028c <__adddf3>
 80112be:	4622      	mov	r2, r4
 80112c0:	462b      	mov	r3, r5
 80112c2:	f7ef f999 	bl	80005f8 <__aeabi_dmul>
 80112c6:	f1ba 3fff 	cmp.w	sl, #4294967295
 80112ca:	4602      	mov	r2, r0
 80112cc:	460b      	mov	r3, r1
 80112ce:	d148      	bne.n	8011362 <atan+0x252>
 80112d0:	4620      	mov	r0, r4
 80112d2:	4629      	mov	r1, r5
 80112d4:	f7ee ffd8 	bl	8000288 <__aeabi_dsub>
 80112d8:	e72f      	b.n	801113a <atan+0x2a>
 80112da:	4b52      	ldr	r3, [pc, #328]	@ (8011424 <atan+0x314>)
 80112dc:	2200      	movs	r2, #0
 80112de:	4620      	mov	r0, r4
 80112e0:	4629      	mov	r1, r5
 80112e2:	f7ee ffd1 	bl	8000288 <__aeabi_dsub>
 80112e6:	4b4f      	ldr	r3, [pc, #316]	@ (8011424 <atan+0x314>)
 80112e8:	4606      	mov	r6, r0
 80112ea:	460f      	mov	r7, r1
 80112ec:	2200      	movs	r2, #0
 80112ee:	4620      	mov	r0, r4
 80112f0:	4629      	mov	r1, r5
 80112f2:	f7ee ffcb 	bl	800028c <__adddf3>
 80112f6:	4602      	mov	r2, r0
 80112f8:	460b      	mov	r3, r1
 80112fa:	4630      	mov	r0, r6
 80112fc:	4639      	mov	r1, r7
 80112fe:	f7ef faa5 	bl	800084c <__aeabi_ddiv>
 8011302:	f04f 0a01 	mov.w	sl, #1
 8011306:	4604      	mov	r4, r0
 8011308:	460d      	mov	r5, r1
 801130a:	e765      	b.n	80111d8 <atan+0xc8>
 801130c:	4b47      	ldr	r3, [pc, #284]	@ (801142c <atan+0x31c>)
 801130e:	429e      	cmp	r6, r3
 8011310:	d21c      	bcs.n	801134c <atan+0x23c>
 8011312:	4b47      	ldr	r3, [pc, #284]	@ (8011430 <atan+0x320>)
 8011314:	2200      	movs	r2, #0
 8011316:	4620      	mov	r0, r4
 8011318:	4629      	mov	r1, r5
 801131a:	f7ee ffb5 	bl	8000288 <__aeabi_dsub>
 801131e:	4b44      	ldr	r3, [pc, #272]	@ (8011430 <atan+0x320>)
 8011320:	4606      	mov	r6, r0
 8011322:	460f      	mov	r7, r1
 8011324:	2200      	movs	r2, #0
 8011326:	4620      	mov	r0, r4
 8011328:	4629      	mov	r1, r5
 801132a:	f7ef f965 	bl	80005f8 <__aeabi_dmul>
 801132e:	4b3d      	ldr	r3, [pc, #244]	@ (8011424 <atan+0x314>)
 8011330:	2200      	movs	r2, #0
 8011332:	f7ee ffab 	bl	800028c <__adddf3>
 8011336:	4602      	mov	r2, r0
 8011338:	460b      	mov	r3, r1
 801133a:	4630      	mov	r0, r6
 801133c:	4639      	mov	r1, r7
 801133e:	f7ef fa85 	bl	800084c <__aeabi_ddiv>
 8011342:	f04f 0a02 	mov.w	sl, #2
 8011346:	4604      	mov	r4, r0
 8011348:	460d      	mov	r5, r1
 801134a:	e745      	b.n	80111d8 <atan+0xc8>
 801134c:	4622      	mov	r2, r4
 801134e:	462b      	mov	r3, r5
 8011350:	4938      	ldr	r1, [pc, #224]	@ (8011434 <atan+0x324>)
 8011352:	2000      	movs	r0, #0
 8011354:	f7ef fa7a 	bl	800084c <__aeabi_ddiv>
 8011358:	f04f 0a03 	mov.w	sl, #3
 801135c:	4604      	mov	r4, r0
 801135e:	460d      	mov	r5, r1
 8011360:	e73a      	b.n	80111d8 <atan+0xc8>
 8011362:	4b35      	ldr	r3, [pc, #212]	@ (8011438 <atan+0x328>)
 8011364:	4e35      	ldr	r6, [pc, #212]	@ (801143c <atan+0x32c>)
 8011366:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801136a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801136e:	f7ee ff8b 	bl	8000288 <__aeabi_dsub>
 8011372:	4622      	mov	r2, r4
 8011374:	462b      	mov	r3, r5
 8011376:	f7ee ff87 	bl	8000288 <__aeabi_dsub>
 801137a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801137e:	4602      	mov	r2, r0
 8011380:	460b      	mov	r3, r1
 8011382:	e9d6 0100 	ldrd	r0, r1, [r6]
 8011386:	f7ee ff7f 	bl	8000288 <__aeabi_dsub>
 801138a:	f1bb 0f00 	cmp.w	fp, #0
 801138e:	4604      	mov	r4, r0
 8011390:	460d      	mov	r5, r1
 8011392:	f6bf aedc 	bge.w	801114e <atan+0x3e>
 8011396:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801139a:	461d      	mov	r5, r3
 801139c:	e6d7      	b.n	801114e <atan+0x3e>
 801139e:	a51c      	add	r5, pc, #112	@ (adr r5, 8011410 <atan+0x300>)
 80113a0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80113a4:	e6d3      	b.n	801114e <atan+0x3e>
 80113a6:	bf00      	nop
 80113a8:	54442d18 	.word	0x54442d18
 80113ac:	3ff921fb 	.word	0x3ff921fb
 80113b0:	8800759c 	.word	0x8800759c
 80113b4:	7e37e43c 	.word	0x7e37e43c
 80113b8:	e322da11 	.word	0xe322da11
 80113bc:	3f90ad3a 	.word	0x3f90ad3a
 80113c0:	24760deb 	.word	0x24760deb
 80113c4:	3fa97b4b 	.word	0x3fa97b4b
 80113c8:	a0d03d51 	.word	0xa0d03d51
 80113cc:	3fb10d66 	.word	0x3fb10d66
 80113d0:	c54c206e 	.word	0xc54c206e
 80113d4:	3fb745cd 	.word	0x3fb745cd
 80113d8:	920083ff 	.word	0x920083ff
 80113dc:	3fc24924 	.word	0x3fc24924
 80113e0:	5555550d 	.word	0x5555550d
 80113e4:	3fd55555 	.word	0x3fd55555
 80113e8:	2c6a6c2f 	.word	0x2c6a6c2f
 80113ec:	bfa2b444 	.word	0xbfa2b444
 80113f0:	52defd9a 	.word	0x52defd9a
 80113f4:	3fadde2d 	.word	0x3fadde2d
 80113f8:	af749a6d 	.word	0xaf749a6d
 80113fc:	3fb3b0f2 	.word	0x3fb3b0f2
 8011400:	fe231671 	.word	0xfe231671
 8011404:	3fbc71c6 	.word	0x3fbc71c6
 8011408:	9998ebc4 	.word	0x9998ebc4
 801140c:	3fc99999 	.word	0x3fc99999
 8011410:	54442d18 	.word	0x54442d18
 8011414:	bff921fb 	.word	0xbff921fb
 8011418:	440fffff 	.word	0x440fffff
 801141c:	7ff00000 	.word	0x7ff00000
 8011420:	3fdbffff 	.word	0x3fdbffff
 8011424:	3ff00000 	.word	0x3ff00000
 8011428:	3ff2ffff 	.word	0x3ff2ffff
 801142c:	40038000 	.word	0x40038000
 8011430:	3ff80000 	.word	0x3ff80000
 8011434:	bff00000 	.word	0xbff00000
 8011438:	08011d68 	.word	0x08011d68
 801143c:	08011d88 	.word	0x08011d88

08011440 <__ieee754_sqrt>:
 8011440:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011444:	4a66      	ldr	r2, [pc, #408]	@ (80115e0 <__ieee754_sqrt+0x1a0>)
 8011446:	ec55 4b10 	vmov	r4, r5, d0
 801144a:	43aa      	bics	r2, r5
 801144c:	462b      	mov	r3, r5
 801144e:	4621      	mov	r1, r4
 8011450:	d110      	bne.n	8011474 <__ieee754_sqrt+0x34>
 8011452:	4622      	mov	r2, r4
 8011454:	4620      	mov	r0, r4
 8011456:	4629      	mov	r1, r5
 8011458:	f7ef f8ce 	bl	80005f8 <__aeabi_dmul>
 801145c:	4602      	mov	r2, r0
 801145e:	460b      	mov	r3, r1
 8011460:	4620      	mov	r0, r4
 8011462:	4629      	mov	r1, r5
 8011464:	f7ee ff12 	bl	800028c <__adddf3>
 8011468:	4604      	mov	r4, r0
 801146a:	460d      	mov	r5, r1
 801146c:	ec45 4b10 	vmov	d0, r4, r5
 8011470:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011474:	2d00      	cmp	r5, #0
 8011476:	dc0e      	bgt.n	8011496 <__ieee754_sqrt+0x56>
 8011478:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801147c:	4322      	orrs	r2, r4
 801147e:	d0f5      	beq.n	801146c <__ieee754_sqrt+0x2c>
 8011480:	b19d      	cbz	r5, 80114aa <__ieee754_sqrt+0x6a>
 8011482:	4622      	mov	r2, r4
 8011484:	4620      	mov	r0, r4
 8011486:	4629      	mov	r1, r5
 8011488:	f7ee fefe 	bl	8000288 <__aeabi_dsub>
 801148c:	4602      	mov	r2, r0
 801148e:	460b      	mov	r3, r1
 8011490:	f7ef f9dc 	bl	800084c <__aeabi_ddiv>
 8011494:	e7e8      	b.n	8011468 <__ieee754_sqrt+0x28>
 8011496:	152a      	asrs	r2, r5, #20
 8011498:	d115      	bne.n	80114c6 <__ieee754_sqrt+0x86>
 801149a:	2000      	movs	r0, #0
 801149c:	e009      	b.n	80114b2 <__ieee754_sqrt+0x72>
 801149e:	0acb      	lsrs	r3, r1, #11
 80114a0:	3a15      	subs	r2, #21
 80114a2:	0549      	lsls	r1, r1, #21
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d0fa      	beq.n	801149e <__ieee754_sqrt+0x5e>
 80114a8:	e7f7      	b.n	801149a <__ieee754_sqrt+0x5a>
 80114aa:	462a      	mov	r2, r5
 80114ac:	e7fa      	b.n	80114a4 <__ieee754_sqrt+0x64>
 80114ae:	005b      	lsls	r3, r3, #1
 80114b0:	3001      	adds	r0, #1
 80114b2:	02dc      	lsls	r4, r3, #11
 80114b4:	d5fb      	bpl.n	80114ae <__ieee754_sqrt+0x6e>
 80114b6:	1e44      	subs	r4, r0, #1
 80114b8:	1b12      	subs	r2, r2, r4
 80114ba:	f1c0 0420 	rsb	r4, r0, #32
 80114be:	fa21 f404 	lsr.w	r4, r1, r4
 80114c2:	4323      	orrs	r3, r4
 80114c4:	4081      	lsls	r1, r0
 80114c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80114ca:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80114ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80114d2:	07d2      	lsls	r2, r2, #31
 80114d4:	bf5c      	itt	pl
 80114d6:	005b      	lslpl	r3, r3, #1
 80114d8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80114dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80114e0:	bf58      	it	pl
 80114e2:	0049      	lslpl	r1, r1, #1
 80114e4:	2600      	movs	r6, #0
 80114e6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80114ea:	107f      	asrs	r7, r7, #1
 80114ec:	0049      	lsls	r1, r1, #1
 80114ee:	2016      	movs	r0, #22
 80114f0:	4632      	mov	r2, r6
 80114f2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80114f6:	1915      	adds	r5, r2, r4
 80114f8:	429d      	cmp	r5, r3
 80114fa:	bfde      	ittt	le
 80114fc:	192a      	addle	r2, r5, r4
 80114fe:	1b5b      	suble	r3, r3, r5
 8011500:	1936      	addle	r6, r6, r4
 8011502:	0fcd      	lsrs	r5, r1, #31
 8011504:	3801      	subs	r0, #1
 8011506:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801150a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801150e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011512:	d1f0      	bne.n	80114f6 <__ieee754_sqrt+0xb6>
 8011514:	4605      	mov	r5, r0
 8011516:	2420      	movs	r4, #32
 8011518:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801151c:	4293      	cmp	r3, r2
 801151e:	eb0c 0e00 	add.w	lr, ip, r0
 8011522:	dc02      	bgt.n	801152a <__ieee754_sqrt+0xea>
 8011524:	d113      	bne.n	801154e <__ieee754_sqrt+0x10e>
 8011526:	458e      	cmp	lr, r1
 8011528:	d811      	bhi.n	801154e <__ieee754_sqrt+0x10e>
 801152a:	f1be 0f00 	cmp.w	lr, #0
 801152e:	eb0e 000c 	add.w	r0, lr, ip
 8011532:	da3f      	bge.n	80115b4 <__ieee754_sqrt+0x174>
 8011534:	2800      	cmp	r0, #0
 8011536:	db3d      	blt.n	80115b4 <__ieee754_sqrt+0x174>
 8011538:	f102 0801 	add.w	r8, r2, #1
 801153c:	1a9b      	subs	r3, r3, r2
 801153e:	458e      	cmp	lr, r1
 8011540:	bf88      	it	hi
 8011542:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011546:	eba1 010e 	sub.w	r1, r1, lr
 801154a:	4465      	add	r5, ip
 801154c:	4642      	mov	r2, r8
 801154e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8011552:	3c01      	subs	r4, #1
 8011554:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8011558:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801155c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8011560:	d1dc      	bne.n	801151c <__ieee754_sqrt+0xdc>
 8011562:	4319      	orrs	r1, r3
 8011564:	d01b      	beq.n	801159e <__ieee754_sqrt+0x15e>
 8011566:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80115e4 <__ieee754_sqrt+0x1a4>
 801156a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80115e8 <__ieee754_sqrt+0x1a8>
 801156e:	e9da 0100 	ldrd	r0, r1, [sl]
 8011572:	e9db 2300 	ldrd	r2, r3, [fp]
 8011576:	f7ee fe87 	bl	8000288 <__aeabi_dsub>
 801157a:	e9da 8900 	ldrd	r8, r9, [sl]
 801157e:	4602      	mov	r2, r0
 8011580:	460b      	mov	r3, r1
 8011582:	4640      	mov	r0, r8
 8011584:	4649      	mov	r1, r9
 8011586:	f7ef fab3 	bl	8000af0 <__aeabi_dcmple>
 801158a:	b140      	cbz	r0, 801159e <__ieee754_sqrt+0x15e>
 801158c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8011590:	e9da 0100 	ldrd	r0, r1, [sl]
 8011594:	e9db 2300 	ldrd	r2, r3, [fp]
 8011598:	d10e      	bne.n	80115b8 <__ieee754_sqrt+0x178>
 801159a:	3601      	adds	r6, #1
 801159c:	4625      	mov	r5, r4
 801159e:	1073      	asrs	r3, r6, #1
 80115a0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80115a4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80115a8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80115ac:	086b      	lsrs	r3, r5, #1
 80115ae:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80115b2:	e759      	b.n	8011468 <__ieee754_sqrt+0x28>
 80115b4:	4690      	mov	r8, r2
 80115b6:	e7c1      	b.n	801153c <__ieee754_sqrt+0xfc>
 80115b8:	f7ee fe68 	bl	800028c <__adddf3>
 80115bc:	e9da 8900 	ldrd	r8, r9, [sl]
 80115c0:	4602      	mov	r2, r0
 80115c2:	460b      	mov	r3, r1
 80115c4:	4640      	mov	r0, r8
 80115c6:	4649      	mov	r1, r9
 80115c8:	f7ef fa88 	bl	8000adc <__aeabi_dcmplt>
 80115cc:	b120      	cbz	r0, 80115d8 <__ieee754_sqrt+0x198>
 80115ce:	1cab      	adds	r3, r5, #2
 80115d0:	bf08      	it	eq
 80115d2:	3601      	addeq	r6, #1
 80115d4:	3502      	adds	r5, #2
 80115d6:	e7e2      	b.n	801159e <__ieee754_sqrt+0x15e>
 80115d8:	1c6b      	adds	r3, r5, #1
 80115da:	f023 0501 	bic.w	r5, r3, #1
 80115de:	e7de      	b.n	801159e <__ieee754_sqrt+0x15e>
 80115e0:	7ff00000 	.word	0x7ff00000
 80115e4:	08011db0 	.word	0x08011db0
 80115e8:	08011da8 	.word	0x08011da8

080115ec <_init>:
 80115ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115ee:	bf00      	nop
 80115f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80115f2:	bc08      	pop	{r3}
 80115f4:	469e      	mov	lr, r3
 80115f6:	4770      	bx	lr

080115f8 <_fini>:
 80115f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115fa:	bf00      	nop
 80115fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80115fe:	bc08      	pop	{r3}
 8011600:	469e      	mov	lr, r3
 8011602:	4770      	bx	lr
