---
layout: post
title:  "High Level Design of FPGA"
date:   2018-05-13 07:41:22 +0000
categories: jekyll update
---

#### HIPACC
- C/C++ -> HLS
- http://hipacc-lang.org/


#### Halide-HLS
- Halide -> HLS
- https://github.com/jingpu/Halide-HLS


#### fpgaConvNet
- http://cas.ee.ic.ac.uk/people/sv1310/fpgaConvNet.html


#### dnnWeaver
- C/C++ -> HDL
- https://bitbucket.org/hsharma35/dnnweaver.public


#### Halide to FPGA (Beta)
- https://www.halide2fpga.com/


#### Rigel
- lua -> HDL
- http://graphics.stanford.edu/papers/rigel/rigel.pdf
- https://github.com/jameshegarty/rigel


#### hls4ml
- DL framework -> C/C++ for HLS
- https://github.com/hls-fpga-machine-learning


#### sPyC
- Python -> C/C++ for HLS
- https://github.com/ISI-RCG


***

[jekyll-docs]: https://jekyllrb.com/docs/home
[jekyll-gh]:   https://github.com/jekyll/jekyll
[jekyll-talk]: https://talk.jekyllrb.com/