Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,160
design__instance__area,3556.22
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0000015325801996368682
power__switching__total,0.0
power__leakage__total,0.0000015941013771225698
power__total,0.000003126681576759438
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12044446336757965
timing__setup__ws__corner:nom_fast_1p32V_m40C,19.33044889981891
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120444
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.330448
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6410104850575634
timing__setup__ws__corner:nom_slow_1p08V_125C,18.72616248403083
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.641010
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.726162
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30913095180865885
timing__setup__ws__corner:nom_typ_1p20V_25C,19.10992485011156
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.309131
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.109924
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25
timing__hold__ws,0.12044446336757965
timing__setup__ws,18.72616248403083
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120444
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.726162
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,160
design__instance__area__stdcell,3556.22
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.122876
design__instance__utilization__stdcell,0.122876
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:sequential_cell,57
design__instance__area__class:sequential_cell,2688.94
design__instance__count__class:multi_input_combinational_cell,87
design__instance__area__class:multi_input_combinational_cell,733.018
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,8
design__instance__area__class:timing_repair_buffer,76.2048
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2575.67
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,236
route__net__special,2
route__drc_errors__iter:0,19
route__wirelength__iter:0,2408
route__drc_errors__iter:1,1
route__wirelength__iter:1,2395
route__drc_errors__iter:2,0
route__wirelength__iter:2,2399
route__drc_errors,0
route__wirelength,2399
route__vias,719
route__vias__singlecut,719
route__vias__multicut,0
design__disconnected_pin__count,18
design__critical_disconnected_pin__count,0
route__wirelength__max,115.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,212
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,1
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,212
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,1
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,212
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,1
timing__unannotated_net__count,212
timing__unannotated_net_filtered__count,1
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,4.39733E-7
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,5.09321E-7
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,3.85106E-8
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,5.09321E-7
design_powergrid__voltage__worst,5.09321E-7
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,5.09321E-7
design_powergrid__drop__worst__net:VPWR,4.39733E-7
design_powergrid__voltage__worst__net:VGND,5.09321E-7
design_powergrid__drop__worst__net:VGND,5.09321E-7
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,3.780000000000000098939614639158290909648485467187128961086273193359375E-8
ir__drop__worst,4.400000000000000224408165661049707750862580724060535430908203125E-7
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
