Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date             : Sat Jun 07 13:16:30 2014
| Host             : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.311 |
| Dynamic (W)              | 0.149 |
| Device Static (W)        | 0.162 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        6 |       --- |             --- |
| Slice Logic              |     0.004 |     9621 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3898 |    203800 |            1.91 |
|   Register               |    <0.001 |     4017 |    407600 |            0.98 |
|   LUT as Distributed RAM |    <0.001 |      112 |     64000 |            0.17 |
|   CARRY4                 |    <0.001 |      109 |     50950 |            0.21 |
|   F7/F8 Muxes            |    <0.001 |       74 |    203800 |            0.03 |
|   LUT as Shift Register  |    <0.001 |       83 |     64000 |            0.12 |
|   Others                 |     0.000 |      529 |       --- |             --- |
| Signals                  |     0.005 |     7214 |       --- |             --- |
| Block RAM                |     0.005 |       35 |       445 |            7.86 |
| MMCM                     |     0.107 |        1 |        10 |           10.00 |
| I/O                      |     0.004 |       28 |       500 |            5.60 |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     0.311 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.109 |       0.040 |      0.069 |
| Vccaux    |       1.800 |     0.089 |       0.061 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------+-----------------------------------------------------+-----------------+
| Clock                                     | Domain                                              | Constraint (ns) |
+-------------------------------------------+-----------------------------------------------------+-----------------+
| sys_clk_pin                               | sys_diff_clock_clk_p                                |             5.0 |
| clk_out1_system_clk_wiz_1_0_1             | system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0 |            10.0 |
| clkfbout_system_clk_wiz_1_0_1             | system_i/clk_wiz_1/inst/clkfbout_system_clk_wiz_1_0 |             5.0 |
| clk_out2_system_clk_wiz_1_0_1             | system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0 |            20.0 |
| system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | system_i/mdm_1/U0/Ext_JTAG_UPDATE__0                |            33.3 |
| system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | system_i/mdm_1/U0/DRCK                              |            33.3 |
+-------------------------------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------+-----------+
| Name                                                                     | Power (W) |
+--------------------------------------------------------------------------+-----------+
| system_wrapper                                                           |     0.149 |
|   spi_0_io0_iobuf                                                        |    <0.001 |
|   spi_0_io1_iobuf                                                        |    <0.001 |
|   spi_0_io2_iobuf                                                        |    <0.001 |
|   spi_0_io3_iobuf                                                        |    <0.001 |
|   spi_0_ss_iobuf_0                                                       |    <0.001 |
|   system_i                                                               |     0.149 |
|     axi_bram_ctrl_0                                                      |     0.002 |
|       U0                                                                 |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                       |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                            |     0.002 |
|             I_RD_CHNL                                                    |     0.002 |
|               I_WRAP_BRST                                                |    <0.001 |
|             I_WR_CHNL                                                    |    <0.001 |
|               I_WRAP_BRST                                                |    <0.001 |
|     axi_bram_ctrl_0_bram                                                 |     0.005 |
|       U0                                                                 |     0.005 |
|         inst_blk_mem_gen                                                 |     0.005 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.005 |
|             valid.cstr                                                   |     0.005 |
|               ramloop[0].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[10].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[11].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[12].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[13].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[14].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[15].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[16].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[17].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[18].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[19].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[1].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[20].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[21].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[22].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[23].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[24].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[25].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[26].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[27].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[28].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[29].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[2].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[30].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[31].ram.r                                          |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[3].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[4].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[5].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[6].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[7].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[8].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|               ramloop[9].ram.r                                           |    <0.001 |
|                 prim_noinit.ram                                          |    <0.001 |
|     axi_gpio_0                                                           |    <0.001 |
|       U0                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|         gpio_core_1                                                      |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                    |    <0.001 |
|     axi_gpio_2                                                           |    <0.001 |
|       U0                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|         gpio_core_1                                                      |    <0.001 |
|     axi_gpio_3                                                           |    <0.001 |
|       U0                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|         gpio_core_1                                                      |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                    |    <0.001 |
|     axi_hwicap_0                                                         |     0.007 |
|       U0                                                                 |     0.007 |
|         HWICAP_CTRL_I                                                    |     0.006 |
|           GEN_BUS2ICAP_RESET                                             |    <0.001 |
|           IPIC_IF_I                                                      |     0.005 |
|             BUS2ICAP_SIZE_REGISTER_PROCESS                               |    <0.001 |
|             ICAP2BUS_STATUS_REGISTER_PROCESS                             |    <0.001 |
|             ICAP2PLB_SYNCH1                                              |    <0.001 |
|             ICAP2PLB_SYNCH2                                              |    <0.001 |
|             ICAP2PLB_SYNCH3                                              |    <0.001 |
|             ICAP2PLB_SYNCH4                                              |    <0.001 |
|             ICAP2PLB_SYNCH5                                              |    <0.001 |
|             PLB2ICAP_SYNCH1                                              |    <0.001 |
|             PLB2ICAP_SYNCH2                                              |    <0.001 |
|             PLB2ICAP_SYNCH3                                              |    <0.001 |
|             RD_FIFO.RDDATA_FIFO_I                                        |     0.002 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM             |     0.002 |
|                 inst_fifo_gen                                            |     0.002 |
|                   gconvfifo.rf                                           |     0.002 |
|                     grf.rf                                               |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                         |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                       |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                       |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                       |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                         gras.grdc1.rdc                                   |    <0.001 |
|                         gras.rsts                                        |    <0.001 |
|                         rpntr                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                         gwas.gwdc0.wdc                                   |    <0.001 |
|                         gwas.wsts                                        |    <0.001 |
|                         wpntr                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                              |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                         |    <0.001 |
|                           inst_blk_mem_gen                               |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                |    <0.001 |
|                               valid.cstr                                 |    <0.001 |
|                                 ramloop[0].ram.r                         |    <0.001 |
|                                   prim_noinit.ram                        |    <0.001 |
|                       rstblk                                             |    <0.001 |
|             RD_FIFO.RDFULL_SYNCH                                         |    <0.001 |
|             WRFIFO.WRDATA_FIFO_I                                         |     0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM             |     0.001 |
|                 inst_fifo_gen                                            |     0.001 |
|                   gconvfifo.rf                                           |     0.001 |
|                     grf.rf                                               |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                         |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                       |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                       |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                       |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                         gras.rsts                                        |    <0.001 |
|                         rpntr                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                         gwas.gwdc0.wdc                                   |    <0.001 |
|                         gwas.wsts                                        |    <0.001 |
|                         wpntr                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                              |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                         |    <0.001 |
|                           inst_blk_mem_gen                               |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                |    <0.001 |
|                               valid.cstr                                 |    <0.001 |
|                                 ramloop[0].ram.r                         |    <0.001 |
|                                   prim_noinit.ram                        |    <0.001 |
|                       rstblk                                             |    <0.001 |
|             WRFIFO.WREMPTY_SYNCH                                         |    <0.001 |
|           icap_statemachine_I1                                           |    <0.001 |
|         INTERRUPT_CONTROL_I                                              |    <0.001 |
|         XI4_LITE_I                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|     axi_quad_spi_0                                                       |     0.005 |
|       U0                                                                 |     0.005 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                         |     0.004 |
|           CONTROL_REG_I                                                  |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                                        |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                                   |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                                         |     0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM               |     0.001 |
|               inst_fifo_gen                                              |     0.001 |
|                 gconvfifo.rf                                             |     0.001 |
|                   grf.rf                                                 |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                           |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                       gr1.rfwft                                          |    <0.001 |
|                       gras.rsts                                          |    <0.001 |
|                       rpntr                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                       gwas.wsts                                          |    <0.001 |
|                       wpntr                                              |    <0.001 |
|                     gntv_or_sync_fifo.mem                                |    <0.001 |
|                       gdm.dm                                             |    <0.001 |
|                         RAM_reg_0_15_0_5                                 |    <0.001 |
|                         RAM_reg_0_15_6_7                                 |    <0.001 |
|                     rstblk                                               |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                               |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                                         |     0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM               |     0.001 |
|               inst_fifo_gen                                              |     0.001 |
|                 gconvfifo.rf                                             |     0.001 |
|                   grf.rf                                                 |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                           |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                       gr1.rfwft                                          |    <0.001 |
|                       gras.rsts                                          |    <0.001 |
|                       rpntr                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                       gwas.wsts                                          |    <0.001 |
|                       wpntr                                              |    <0.001 |
|                     gntv_or_sync_fifo.mem                                |    <0.001 |
|                       gdm.dm                                             |    <0.001 |
|                         RAM_reg_0_15_0_5                                 |    <0.001 |
|                         RAM_reg_0_15_6_7                                 |    <0.001 |
|                     rstblk                                               |    <0.001 |
|           INTERRUPT_CONTROL_I                                            |    <0.001 |
|           LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I |    <0.001 |
|           LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                     |    <0.001 |
|             QSPI_LOOK_UP_MODE_2_MEMORY_2.C_SPI_MODE_1_MIXED_ROM_I        |    <0.001 |
|               synth_options.dist_mem_inst                                |    <0.001 |
|                 gen_rom.rom_inst                                         |    <0.001 |
|           LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                   |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                                    |    <0.001 |
|           SOFT_RESET_I                                                   |    <0.001 |
|           STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                  |    <0.001 |
|     axi_timer_0                                                          |     0.001 |
|       U0                                                                 |     0.001 |
|         AXI4_LITE_I                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|         TC_CORE_I                                                        |    <0.001 |
|           COUNTER_0_I                                                    |    <0.001 |
|             COUNTER_I                                                    |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                   |    <0.001 |
|             COUNTER_I                                                    |    <0.001 |
|           READ_MUX_I                                                     |     0.000 |
|           TIMER_CONTROL_I                                                |    <0.001 |
|             INPUT_DOUBLE_REGS3                                           |    <0.001 |
|     axi_uart16550_0                                                      |     0.002 |
|       U0                                                                 |     0.002 |
|         AXI_LITE_IPIF_I                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|         XUART_I_1                                                        |     0.002 |
|           IPIC_IF_I_1                                                    |    <0.001 |
|           UART16550_I_1                                                  |     0.002 |
|             GENERATING_FIFOS.rx_fifo_block_1                             |    <0.001 |
|               rx_fifo_control_1                                          |    <0.001 |
|               srl_fifo_rbu_f_i1                                          |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                  |    <0.001 |
|                 DYNSHREG_F_I                                             |    <0.001 |
|             GENERATING_FIFOS.tx_fifo_block_1                             |    <0.001 |
|               srl_fifo_rbu_f_i1                                          |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                  |    <0.001 |
|                 DYNSHREG_F_I                                             |    <0.001 |
|             rx16550_1                                                    |    <0.001 |
|             tx16550_1                                                    |    <0.001 |
|             xuart_tx_load_sm_1                                           |    <0.001 |
|     clk_wiz_1                                                            |     0.113 |
|       inst                                                               |     0.113 |
|     mdm_1                                                                |     0.002 |
|       U0                                                                 |     0.002 |
|         MDM_Core_I1                                                      |     0.001 |
|           JTAG_CONTROL_I                                                 |    <0.001 |
|             Use_UART.RX_FIFO_I                                           |    <0.001 |
|             Use_UART.TX_FIFO_I                                           |    <0.001 |
|         Use_AXI_IPIF.AXI_LITE_IPIF_I                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|     microblaze_0                                                         |     0.009 |
|       U0                                                                 |     0.009 |
|         MicroBlaze_Core_I                                                |     0.009 |
|           Performance.Data_Flow_I                                        |     0.003 |
|             ALU_I                                                        |    <0.001 |
|               FPGA_Target.ALL_Bits[0].ALU_Bit_I1                         |    <0.001 |
|               FPGA_Target.ALL_Bits[10].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[11].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[12].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[13].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[14].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[15].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[16].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[17].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[18].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[19].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[1].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[20].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[21].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[22].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[23].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[24].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[25].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[26].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[27].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[28].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[29].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[2].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[30].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[31].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[3].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[4].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[5].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[6].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[7].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[8].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[9].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|             Barrel_Shifter_I                                             |    <0.001 |
|             Byte_Doublet_Handle_gti_I                                    |    <0.001 |
|             Data_Flow_Logic_I                                            |    <0.001 |
|             Operand_Select_I                                             |    <0.001 |
|             Register_File_I                                              |     0.001 |
|               Using_LUT6.All_RAM32M[0].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[10].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[11].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[12].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[13].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[14].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[15].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[1].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[2].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[3].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[4].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[5].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[6].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[7].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[8].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[9].ram32m_i                          |    <0.001 |
|             Shift_Logic_Module_I                                         |    <0.001 |
|             Zero_Detect_I                                                |    <0.001 |
|             exception_registers_I1                                       |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB  |    <0.001 |
|             msr_reg_i                                                    |    <0.001 |
|           Performance.Decode_I                                           |     0.003 |
|             PC_Module_I                                                  |    <0.001 |
|             PreFetch_Buffer_I1                                           |    <0.001 |
|             Use_MuxCy[10].OF_Piperun_Stage                               |    <0.001 |
|             Use_MuxCy[1].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[2].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[3].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[4].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[5].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[6].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[7].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[8].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[9].OF_Piperun_Stage                                |     0.000 |
|             Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1             |     0.000 |
|             if_pc_incr_carry_and_0                                       |     0.000 |
|             if_pc_incr_carry_and_3                                       |     0.000 |
|             jump_logic_I1                                                |    <0.001 |
|             mem_PipeRun_carry_and                                        |     0.000 |
|             mem_wait_on_ready_N_carry_or                                 |     0.000 |
|           Performance.Use_DBUS.DAXI_Interface_I1                         |    <0.001 |
|           Performance.Use_Debug_Logic.Master_Core.Debug_Perf             |     0.002 |
|             Use_SRL16.SRL16E_1                                           |    <0.001 |
|             Use_SRL16.SRL16E_2                                           |    <0.001 |
|             Use_SRL16.SRL16E_3                                           |    <0.001 |
|             Use_SRL16.SRL16E_4                                           |    <0.001 |
|             Use_SRL16.SRL16E_7                                           |    <0.001 |
|             Use_SRL16.SRL16E_8                                           |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I              |    <0.001 |
|             Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I            |    <0.001 |
|               Using_FPGA.Compare[0].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[1].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[2].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[3].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[4].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[5].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[6].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[7].SRLC16E_I                            |    <0.001 |
|           Performance.Use_IBUS.IAXI_Interface_I1                         |    <0.001 |
|           Performance.mem_databus_ready_sel_carry_or                     |     0.000 |
|     microblaze_0_axi_intc                                                |     0.002 |
|       U0                                                                 |     0.002 |
|         AXI_LITE_IPIF_I                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|         INTC_CORE_I                                                      |     0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I     |    <0.001 |
|             ram_reg_0_15_0_0                                             |    <0.001 |
|             ram_reg_0_15_10_10                                           |    <0.001 |
|             ram_reg_0_15_11_11                                           |    <0.001 |
|             ram_reg_0_15_12_12                                           |    <0.001 |
|             ram_reg_0_15_13_13                                           |    <0.001 |
|             ram_reg_0_15_14_14                                           |    <0.001 |
|             ram_reg_0_15_15_15                                           |    <0.001 |
|             ram_reg_0_15_16_16                                           |    <0.001 |
|             ram_reg_0_15_17_17                                           |    <0.001 |
|             ram_reg_0_15_18_18                                           |    <0.001 |
|             ram_reg_0_15_19_19                                           |    <0.001 |
|             ram_reg_0_15_1_1                                             |    <0.001 |
|             ram_reg_0_15_20_20                                           |    <0.001 |
|             ram_reg_0_15_21_21                                           |    <0.001 |
|             ram_reg_0_15_22_22                                           |    <0.001 |
|             ram_reg_0_15_23_23                                           |    <0.001 |
|             ram_reg_0_15_24_24                                           |    <0.001 |
|             ram_reg_0_15_25_25                                           |    <0.001 |
|             ram_reg_0_15_26_26                                           |    <0.001 |
|             ram_reg_0_15_27_27                                           |    <0.001 |
|             ram_reg_0_15_28_28                                           |    <0.001 |
|             ram_reg_0_15_29_29                                           |    <0.001 |
|             ram_reg_0_15_2_2                                             |    <0.001 |
|             ram_reg_0_15_30_30                                           |    <0.001 |
|             ram_reg_0_15_31_31                                           |    <0.001 |
|             ram_reg_0_15_3_3                                             |    <0.001 |
|             ram_reg_0_15_4_4                                             |    <0.001 |
|             ram_reg_0_15_5_5                                             |    <0.001 |
|             ram_reg_0_15_6_6                                             |    <0.001 |
|             ram_reg_0_15_7_7                                             |    <0.001 |
|             ram_reg_0_15_8_8                                             |    <0.001 |
|             ram_reg_0_15_9_9                                             |    <0.001 |
|     microblaze_0_axi_periph                                              |    <0.001 |
|       m02_couplers                                                       |     0.000 |
|         auto_pc                                                          |     0.000 |
|       xbar                                                               |    <0.001 |
|         inst                                                             |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                       |    <0.001 |
|             addr_arbiter_inst                                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                                 |    <0.001 |
|             reg_slice_r                                                  |    <0.001 |
|             splitter_ar                                                  |    <0.001 |
|             splitter_aw                                                  |    <0.001 |
|     microblaze_0_local_memory                                            |    <0.001 |
|       dlmb_bram_if_cntlr                                                 |    <0.001 |
|         U0                                                               |    <0.001 |
|       dlmb_v10                                                           |     0.000 |
|         U0                                                               |     0.000 |
|       ilmb_bram_if_cntlr                                                 |    <0.001 |
|         U0                                                               |    <0.001 |
|       ilmb_v10                                                           |     0.000 |
|         U0                                                               |     0.000 |
|       lmb_bram                                                           |    <0.001 |
|         U0                                                               |    <0.001 |
|           inst_blk_mem_gen                                               |    <0.001 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen               |    <0.001 |
|               valid.cstr                                                 |    <0.001 |
|                 ramloop[0].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[1].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|     microblaze_0_xlconcat                                                |     0.000 |
|     proc_sys_reset_1                                                     |    <0.001 |
|       U0                                                                 |    <0.001 |
|         EXT_LPF                                                          |    <0.001 |
|         SEQ                                                              |    <0.001 |
|           SEQ_COUNTER                                                    |    <0.001 |
|     xlconstant_1                                                         |     0.000 |
+--------------------------------------------------------------------------+-----------+


