Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 17:35:37 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UaRx_timing_summary_routed.rpt -pb UaRx_timing_summary_routed.pb -rpx UaRx_timing_summary_routed.rpx -warn_on_violation
| Design       : UaRx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.709        0.000                      0                   67        0.155        0.000                      0                   67        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.709        0.000                      0                   53        0.155        0.000                      0                   53        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.489        0.000                      0                   14        0.722        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 brCount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poByte_n_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.994ns (26.104%)  route 2.814ns (73.896%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.419     5.637 f  brCount_reg[13]/Q
                         net (fo=2, routed)           0.958     6.595    brCount_reg_n_0_[13]
    SLICE_X63Y102        LUT6 (Prop_lut6_I5_O)        0.299     6.894 r  FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.263     7.157    FSM_onehot_state[10]_i_5_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  FSM_onehot_state[10]_i_3/O
                         net (fo=24, routed)          1.021     8.303    FSM_onehot_state[10]_i_3_n_0
    SLICE_X64Y104        LUT3 (Prop_lut3_I0_O)        0.152     8.455 r  poByte_n[5]_i_1/O
                         net (fo=1, routed)           0.572     9.026    p_0_in[5]
    SLICE_X65Y104        FDRE                                         r  poByte_n_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X65Y104        FDRE                                         r  poByte_n_reg[5]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X65Y104        FDRE (Setup_fdre_C_CE)      -0.407    14.735    poByte_n_reg[5]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 brCount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poByte_n_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.966ns (25.915%)  route 2.762ns (74.085%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.419     5.637 f  brCount_reg[13]/Q
                         net (fo=2, routed)           0.958     6.595    brCount_reg_n_0_[13]
    SLICE_X63Y102        LUT6 (Prop_lut6_I5_O)        0.299     6.894 r  FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.263     7.157    FSM_onehot_state[10]_i_5_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  FSM_onehot_state[10]_i_3/O
                         net (fo=24, routed)          1.021     8.303    FSM_onehot_state[10]_i_3_n_0
    SLICE_X64Y104        LUT3 (Prop_lut3_I0_O)        0.124     8.427 r  poByte_n[4]_i_1/O
                         net (fo=1, routed)           0.519     8.946    p_0_in[4]
    SLICE_X64Y104        FDRE                                         r  poByte_n_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X64Y104        FDRE                                         r  poByte_n_reg[4]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X64Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.937    poByte_n_reg[4]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 brCount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poByte_n_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.992ns (29.711%)  route 2.347ns (70.289%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.419     5.637 f  brCount_reg[13]/Q
                         net (fo=2, routed)           0.958     6.595    brCount_reg_n_0_[13]
    SLICE_X63Y102        LUT6 (Prop_lut6_I5_O)        0.299     6.894 r  FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.263     7.157    FSM_onehot_state[10]_i_5_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  FSM_onehot_state[10]_i_3/O
                         net (fo=24, routed)          0.798     8.080    FSM_onehot_state[10]_i_3_n_0
    SLICE_X65Y104        LUT3 (Prop_lut3_I0_O)        0.150     8.230 r  poByte_n[6]_i_1/O
                         net (fo=1, routed)           0.328     8.557    p_0_in[6]
    SLICE_X67Y104        FDRE                                         r  poByte_n_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X67Y104        FDRE                                         r  poByte_n_reg[6]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X67Y104        FDRE (Setup_fdre_C_CE)      -0.407    14.735    poByte_n_reg[6]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.890ns (24.709%)  route 2.712ns (75.291%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.103     6.839    FSM_onehot_state_reg_n_0_[5]
    SLICE_X64Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.158     7.121    FSM_onehot_state[10]_i_4_n_0
    SLICE_X64Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.245 f  FSM_onehot_state[10]_i_2/O
                         net (fo=1, routed)           0.799     8.045    FSM_onehot_state[10]_i_2_n_0
    SLICE_X64Y103        LUT4 (Prop_lut4_I2_O)        0.124     8.169 r  FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.652     8.820    FSM_onehot_state[10]_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[4]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X62Y105        FDRE (Setup_fdre_C_CE)      -0.169    15.014    FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.890ns (24.709%)  route 2.712ns (75.291%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.103     6.839    FSM_onehot_state_reg_n_0_[5]
    SLICE_X64Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.158     7.121    FSM_onehot_state[10]_i_4_n_0
    SLICE_X64Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.245 f  FSM_onehot_state[10]_i_2/O
                         net (fo=1, routed)           0.799     8.045    FSM_onehot_state[10]_i_2_n_0
    SLICE_X64Y103        LUT4 (Prop_lut4_I2_O)        0.124     8.169 r  FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.652     8.820    FSM_onehot_state[10]_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X62Y105        FDRE (Setup_fdre_C_CE)      -0.169    15.014    FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 brCount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poByte_n_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.961ns (29.211%)  route 2.329ns (70.789%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.419     5.637 f  brCount_reg[13]/Q
                         net (fo=2, routed)           0.958     6.595    brCount_reg_n_0_[13]
    SLICE_X63Y102        LUT6 (Prop_lut6_I5_O)        0.299     6.894 r  FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.263     7.157    FSM_onehot_state[10]_i_5_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  FSM_onehot_state[10]_i_3/O
                         net (fo=24, routed)          0.630     7.912    FSM_onehot_state[10]_i_3_n_0
    SLICE_X65Y104        LUT3 (Prop_lut3_I0_O)        0.119     8.031 r  poByte_n[7]_i_1/O
                         net (fo=1, routed)           0.478     8.508    p_0_in[7]
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X65Y103        FDRE (Setup_fdre_C_CE)      -0.413    14.729    poByte_n_reg[7]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 brCount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poByte_n_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.960ns (29.130%)  route 2.336ns (70.870%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.419     5.637 f  brCount_reg[13]/Q
                         net (fo=2, routed)           0.958     6.595    brCount_reg_n_0_[13]
    SLICE_X63Y102        LUT6 (Prop_lut6_I5_O)        0.299     6.894 r  FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.263     7.157    FSM_onehot_state[10]_i_5_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  FSM_onehot_state[10]_i_3/O
                         net (fo=24, routed)          0.780     8.061    FSM_onehot_state[10]_i_3_n_0
    SLICE_X64Y105        LUT3 (Prop_lut3_I0_O)        0.118     8.179 r  poByte_n[3]_i_1/O
                         net (fo=1, routed)           0.335     8.514    p_0_in[3]
    SLICE_X64Y106        FDRE                                         r  poByte_n_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X64Y106        FDRE                                         r  poByte_n_reg[3]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X64Y106        FDRE (Setup_fdre_C_CE)      -0.407    14.735    poByte_n_reg[3]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 brCount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poByte_n_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.966ns (27.708%)  route 2.520ns (72.292%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.419     5.637 f  brCount_reg[13]/Q
                         net (fo=2, routed)           0.958     6.595    brCount_reg_n_0_[13]
    SLICE_X63Y102        LUT6 (Prop_lut6_I5_O)        0.299     6.894 r  FSM_onehot_state[10]_i_5/O
                         net (fo=1, routed)           0.263     7.157    FSM_onehot_state[10]_i_5_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  FSM_onehot_state[10]_i_3/O
                         net (fo=24, routed)          0.780     8.061    FSM_onehot_state[10]_i_3_n_0
    SLICE_X64Y105        LUT3 (Prop_lut3_I0_O)        0.124     8.185 r  poByte_n[1]_i_1/O
                         net (fo=1, routed)           0.519     8.705    p_0_in[1]
    SLICE_X64Y105        FDRE                                         r  poByte_n_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X64Y105        FDRE                                         r  poByte_n_reg[1]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X64Y105        FDRE (Setup_fdre_C_CE)      -0.205    14.937    poByte_n_reg[1]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.890ns (25.707%)  route 2.572ns (74.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.103     6.839    FSM_onehot_state_reg_n_0_[5]
    SLICE_X64Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.158     7.121    FSM_onehot_state[10]_i_4_n_0
    SLICE_X64Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.245 f  FSM_onehot_state[10]_i_2/O
                         net (fo=1, routed)           0.799     8.045    FSM_onehot_state[10]_i_2_n_0
    SLICE_X64Y103        LUT4 (Prop_lut4_I2_O)        0.124     8.169 r  FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.512     8.680    FSM_onehot_state[10]_i_1_n_0
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X63Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.953    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.890ns (25.707%)  route 2.572ns (74.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.103     6.839    FSM_onehot_state_reg_n_0_[5]
    SLICE_X64Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.158     7.121    FSM_onehot_state[10]_i_4_n_0
    SLICE_X64Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.245 f  FSM_onehot_state[10]_i_2/O
                         net (fo=1, routed)           0.799     8.045    FSM_onehot_state[10]_i_2_n_0
    SLICE_X64Y103        LUT4 (Prop_lut4_I2_O)        0.124     8.169 r  FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.512     8.680    FSM_onehot_state[10]_i_1_n_0
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[7]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X63Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.953    FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  6.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 r  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.089     1.711    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X64Y103        FDRE (Hold_fdre_C_D)         0.075     1.556    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poByte_n_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.112%)  route 0.109ns (36.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 r  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.109     1.731    FSM_onehot_state_reg_n_0_[0]
    SLICE_X65Y103        LUT3 (Prop_lut3_I2_O)        0.045     1.776 r  poByte_n[7]_i_2/O
                         net (fo=1, routed)           0.000     1.776    poByte_n[7]_i_2_n_0
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    piUaRxClk_IBUF_BUFG
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/C
                         clock pessimism             -0.504     1.494    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.091     1.585    poByte_n_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.192%)  route 0.185ns (56.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.185     1.808    FSM_onehot_state_reg_n_0_[2]
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y104        FDRE (Hold_fdre_C_D)         0.070     1.588    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.128     1.609 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.105     1.715    FSM_onehot_state_reg_n_0_[1]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.099     1.814 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    FSM_onehot_state[2]_i_1_n_0
    SLICE_X64Y103        FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDRE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X64Y103        FDRE (Hold_fdre_C_D)         0.092     1.573    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.150%)  route 0.106ns (31.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.128     1.609 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.106     1.716    FSM_onehot_state_reg_n_0_[1]
    SLICE_X64Y103        LUT3 (Prop_lut3_I1_O)        0.099     1.815 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    FSM_onehot_state[0]_i_1_n_0
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X64Y103        FDSE (Hold_fdse_C_D)         0.091     1.572    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.334%)  route 0.182ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X62Y104        FDRE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.182     1.828    FSM_onehot_state_reg_n_0_[6]
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.503     1.494    
    SLICE_X63Y104        FDRE (Hold_fdre_C_D)         0.066     1.560    FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 brCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.482    piUaRxClk_IBUF_BUFG
    SLICE_X64Y102        FDCE                                         r  brCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141     1.623 f  brCount_reg[0]/Q
                         net (fo=3, routed)           0.185     1.808    brCount_reg_n_0_[0]
    SLICE_X64Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  brCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    brCount[0]
    SLICE_X64Y102        FDCE                                         r  brCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    piUaRxClk_IBUF_BUFG
    SLICE_X64Y102        FDCE                                         r  brCount_reg[0]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.091     1.573    brCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.213     1.836    FSM_onehot_state_reg_n_0_[8]
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.516     1.481    
    SLICE_X63Y104        FDRE (Hold_fdre_C_D)         0.072     1.553    FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.753%)  route 0.253ns (64.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.253     1.876    FSM_onehot_state_reg_n_0_[9]
    SLICE_X62Y104        FDRE                                         r  FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X62Y104        FDRE                                         r  FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.503     1.494    
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.089     1.583    FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.465%)  route 0.246ns (63.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.246     1.868    FSM_onehot_state_reg_n_0_[7]
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.516     1.481    
    SLICE_X63Y104        FDRE (Hold_fdre_C_D)         0.070     1.551    FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { piUaRxClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  piUaRxClk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y103   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y104   FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y103   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y103   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y104   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y105   FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y105   FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y104   FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y104   FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y104   FSM_onehot_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y104   FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y104   FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y104   FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y104   FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y104   FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y103   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y104   FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y104   FSM_onehot_state_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.605ns (33.239%)  route 1.215ns (66.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.544     7.039    RstBR
    SLICE_X63Y102        FDCE                                         f  brCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X63Y102        FDCE                                         r  brCount_reg[1]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y102        FDCE (Recov_fdce_C_CLR)     -0.613    14.529    brCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.605ns (33.239%)  route 1.215ns (66.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.544     7.039    RstBR
    SLICE_X63Y102        FDCE                                         f  brCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X63Y102        FDCE                                         r  brCount_reg[2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y102        FDCE (Recov_fdce_C_CLR)     -0.613    14.529    brCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.605ns (33.539%)  route 1.199ns (66.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.528     7.023    RstBR
    SLICE_X63Y105        FDCE                                         f  brCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[11]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X63Y105        FDCE (Recov_fdce_C_CLR)     -0.613    14.528    brCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.605ns (33.539%)  route 1.199ns (66.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.528     7.023    RstBR
    SLICE_X63Y105        FDCE                                         f  brCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[13]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X63Y105        FDCE (Recov_fdce_C_CLR)     -0.613    14.528    brCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[4]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.605ns (33.239%)  route 1.215ns (66.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.544     7.039    RstBR
    SLICE_X63Y102        FDPE                                         f  brCount_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X63Y102        FDPE                                         r  brCount_reg[4]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y102        FDPE (Recov_fdpe_C_PRE)     -0.567    14.575    brCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[6]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.605ns (33.239%)  route 1.215ns (66.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.544     7.039    RstBR
    SLICE_X63Y102        FDPE                                         f  brCount_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496    14.918    piUaRxClk_IBUF_BUFG
    SLICE_X63Y102        FDPE                                         r  brCount_reg[6]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y102        FDPE (Recov_fdpe_C_PRE)     -0.567    14.575    brCount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.605ns (36.168%)  route 1.068ns (63.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.397     6.892    RstBR
    SLICE_X63Y103        FDCE                                         f  brCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDCE                                         r  brCount_reg[5]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X63Y103        FDCE (Recov_fdce_C_CLR)     -0.613    14.528    brCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.605ns (36.168%)  route 1.068ns (63.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.397     6.892    RstBR
    SLICE_X63Y103        FDCE                                         f  brCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDCE                                         r  brCount_reg[7]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X63Y103        FDCE (Recov_fdce_C_CLR)     -0.613    14.528    brCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.605ns (36.168%)  route 1.068ns (63.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.397     6.892    RstBR
    SLICE_X63Y103        FDCE                                         f  brCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDCE                                         r  brCount_reg[8]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X63Y103        FDCE (Recov_fdce_C_CLR)     -0.613    14.528    brCount_reg[8]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.605ns (36.168%)  route 1.068ns (63.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.671     6.346    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.149     6.495 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.397     6.892    RstBR
    SLICE_X63Y103        FDCE                                         f  brCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495    14.917    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDCE                                         r  brCount_reg[9]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X63Y103        FDCE (Recov_fdce_C_CLR)     -0.613    14.528    brCount_reg[9]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  7.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.183ns (30.512%)  route 0.417ns (69.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.170     2.081    RstBR
    SLICE_X63Y103        FDCE                                         f  brCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDCE                                         r  brCount_reg[5]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.159     1.359    brCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.183ns (30.512%)  route 0.417ns (69.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.170     2.081    RstBR
    SLICE_X63Y103        FDCE                                         f  brCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDCE                                         r  brCount_reg[7]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.159     1.359    brCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.183ns (30.512%)  route 0.417ns (69.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.170     2.081    RstBR
    SLICE_X63Y103        FDCE                                         f  brCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDCE                                         r  brCount_reg[8]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.159     1.359    brCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.183ns (30.512%)  route 0.417ns (69.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.170     2.081    RstBR
    SLICE_X63Y103        FDCE                                         f  brCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDCE                                         r  brCount_reg[9]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.159     1.359    brCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[10]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.183ns (30.512%)  route 0.417ns (69.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.170     2.081    RstBR
    SLICE_X63Y103        FDPE                                         f  brCount_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDPE                                         r  brCount_reg[10]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y103        FDPE (Remov_fdpe_C_PRE)     -0.162     1.356    brCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[12]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.183ns (30.512%)  route 0.417ns (69.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.170     2.081    RstBR
    SLICE_X63Y103        FDPE                                         f  brCount_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y103        FDPE                                         r  brCount_reg[12]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y103        FDPE (Remov_fdpe_C_PRE)     -0.162     1.356    brCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.183ns (31.134%)  route 0.405ns (68.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.158     2.069    RstBR
    SLICE_X64Y102        FDCE                                         f  brCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    piUaRxClk_IBUF_BUFG
    SLICE_X64Y102        FDCE                                         r  brCount_reg[0]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X64Y102        FDCE (Remov_fdce_C_CLR)     -0.159     1.339    brCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.183ns (31.134%)  route 0.405ns (68.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.158     2.069    RstBR
    SLICE_X64Y102        FDPE                                         f  brCount_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    piUaRxClk_IBUF_BUFG
    SLICE_X64Y102        FDPE                                         r  brCount_reg[3]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X64Y102        FDPE (Remov_fdpe_C_PRE)     -0.162     1.336    brCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.183ns (28.204%)  route 0.466ns (71.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.219     2.130    RstBR
    SLICE_X63Y105        FDCE                                         f  brCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[11]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y105        FDCE (Remov_fdce_C_CLR)     -0.159     1.359    brCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brCount_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.183ns (28.204%)  route 0.466ns (71.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y103        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDSE (Prop_fdse_C_Q)         0.141     1.622 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.247     1.869    FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.911 f  brCount[13]_i_2/O
                         net (fo=14, routed)          0.219     2.130    RstBR
    SLICE_X63Y105        FDCE                                         f  brCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  brCount_reg[13]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y105        FDCE (Remov_fdce_C_CLR)     -0.159     1.359    brCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.771    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 poByte_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.843ns  (logic 4.033ns (45.605%)  route 4.810ns (54.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y104        FDRE                                         r  poByte_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  poByte_n_reg[4]/Q
                         net (fo=1, routed)           4.810    10.486    poUaRxData_OBUF[4]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.063 r  poUaRxData_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.063    poUaRxData[4]
    T10                                                               r  poUaRxData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 4.030ns (45.852%)  route 4.760ns (54.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X65Y104        FDRE                                         r  poByte_n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  poByte_n_reg[5]/Q
                         net (fo=1, routed)           4.760    10.435    poUaRxData_OBUF[5]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.009 r  poUaRxData_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.009    poUaRxData[5]
    T9                                                                r  poUaRxData[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.738ns  (logic 4.083ns (46.721%)  route 4.656ns (53.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.218    piUaRxClk_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  poUaRxC_reg/Q
                         net (fo=1, routed)           4.656    10.392    poUaRxC_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.565    13.957 r  poUaRxC_OBUF_inst/O
                         net (fo=0)                   0.000    13.957    poUaRxC
    U11                                                               r  poUaRxC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.761ns  (logic 4.000ns (59.162%)  route 2.761ns (40.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y106        FDRE                                         r  poByte_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  poByte_n_reg[3]/Q
                         net (fo=1, routed)           2.761     8.436    poUaRxData_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.544    11.981 r  poUaRxData_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.981    poUaRxData[3]
    E1                                                                r  poUaRxData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 3.991ns (59.556%)  route 2.710ns (40.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  poByte_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  poByte_n_reg[2]/Q
                         net (fo=1, routed)           2.710     8.385    poUaRxData_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.535    11.920 r  poUaRxData_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.920    poUaRxData[2]
    G4                                                                r  poUaRxData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.664ns  (logic 3.986ns (59.810%)  route 2.678ns (40.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  poByte_n_reg[7]/Q
                         net (fo=1, routed)           2.678     8.354    poUaRxData_OBUF[7]
    H5                   OBUF (Prop_obuf_I_O)         3.530    11.883 r  poUaRxData_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.883    poUaRxData[7]
    H5                                                                r  poUaRxData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 3.971ns (59.744%)  route 2.676ns (40.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X64Y105        FDRE                                         r  poByte_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  poByte_n_reg[1]/Q
                         net (fo=1, routed)           2.676     8.351    poUaRxData_OBUF[1]
    H4                   OBUF (Prop_obuf_I_O)         3.515    11.867 r  poUaRxData_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.867    poUaRxData[1]
    H4                                                                r  poUaRxData[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.531ns  (logic 3.967ns (60.732%)  route 2.565ns (39.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X67Y104        FDRE                                         r  poByte_n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  poByte_n_reg[6]/Q
                         net (fo=1, routed)           2.565     8.240    poUaRxData_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         3.511    11.751 r  poUaRxData_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.751    poUaRxData[6]
    J5                                                                r  poUaRxData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.425ns  (logic 4.036ns (62.810%)  route 2.389ns (37.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.617     5.219    piUaRxClk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  poByte_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  poByte_n_reg[0]/Q
                         net (fo=1, routed)           2.389     8.127    poUaRxData_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.518    11.644 r  poUaRxData_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.644    poUaRxData[0]
    K2                                                                r  poUaRxData[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 poByte_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.383ns (65.960%)  route 0.713ns (34.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  poByte_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  poByte_n_reg[0]/Q
                         net (fo=1, routed)           0.713     2.359    poUaRxData_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.577 r  poUaRxData_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.577    poUaRxData[0]
    K2                                                                r  poUaRxData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.353ns (63.021%)  route 0.794ns (36.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X67Y104        FDRE                                         r  poByte_n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  poByte_n_reg[6]/Q
                         net (fo=1, routed)           0.794     2.416    poUaRxData_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.628 r  poUaRxData_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.628    poUaRxData[6]
    J5                                                                r  poUaRxData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.357ns (62.429%)  route 0.817ns (37.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y105        FDRE                                         r  poByte_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  poByte_n_reg[1]/Q
                         net (fo=1, routed)           0.817     2.439    poUaRxData_OBUF[1]
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.656 r  poUaRxData_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.656    poUaRxData[1]
    H4                                                                r  poUaRxData[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.372ns (62.863%)  route 0.810ns (37.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  poByte_n_reg[7]/Q
                         net (fo=1, routed)           0.810     2.433    poUaRxData_OBUF[7]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.663 r  poUaRxData_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.663    poUaRxData[7]
    H5                                                                r  poUaRxData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.377ns (61.740%)  route 0.853ns (38.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  poByte_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  poByte_n_reg[2]/Q
                         net (fo=1, routed)           0.853     2.475    poUaRxData_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         1.236     3.711 r  poUaRxData_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.711    poUaRxData[2]
    G4                                                                r  poUaRxData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.386ns (61.703%)  route 0.860ns (38.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y106        FDRE                                         r  poByte_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  poByte_n_reg[3]/Q
                         net (fo=1, routed)           0.860     2.483    poUaRxData_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.727 r  poUaRxData_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.727    poUaRxData[3]
    E1                                                                r  poUaRxData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.429ns (44.649%)  route 1.772ns (55.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  poUaRxC_reg/Q
                         net (fo=1, routed)           1.772     3.417    poUaRxC_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.265     4.682 r  poUaRxC_OBUF_inst/O
                         net (fo=0)                   0.000     4.682    poUaRxC
    U11                                                               r  poUaRxC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.416ns (43.438%)  route 1.844ns (56.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X65Y104        FDRE                                         r  poByte_n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  poByte_n_reg[5]/Q
                         net (fo=1, routed)           1.844     3.466    poUaRxData_OBUF[5]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.741 r  poUaRxData_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.741    poUaRxData[5]
    T9                                                                r  poUaRxData[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 poByte_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.274ns  (logic 1.418ns (43.326%)  route 1.855ns (56.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X64Y104        FDRE                                         r  poByte_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  poByte_n_reg[4]/Q
                         net (fo=1, routed)           1.855     3.478    poUaRxData_OBUF[4]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.755 r  poUaRxData_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.755    poUaRxData[4]
    T10                                                               r  poUaRxData[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            poByte_n_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.830ns  (logic 1.661ns (21.216%)  route 6.169ns (78.784%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          5.597     7.107    piUaRxRst_IBUF
    SLICE_X64Y104        LUT3 (Prop_lut3_I2_O)        0.152     7.259 r  poByte_n[5]_i_1/O
                         net (fo=1, routed)           0.572     7.830    p_0_in[5]
    SLICE_X65Y104        FDRE                                         r  poByte_n_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496     4.918    piUaRxClk_IBUF_BUFG
    SLICE_X65Y104        FDRE                                         r  poByte_n_reg[5]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            poByte_n_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.750ns  (logic 1.633ns (21.075%)  route 6.117ns (78.925%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          5.597     7.107    piUaRxRst_IBUF
    SLICE_X64Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.231 r  poByte_n[4]_i_1/O
                         net (fo=1, routed)           0.519     7.750    p_0_in[4]
    SLICE_X64Y104        FDRE                                         r  poByte_n_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496     4.918    piUaRxClk_IBUF_BUFG
    SLICE_X64Y104        FDRE                                         r  poByte_n_reg[4]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            poByte_n_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 1.661ns (21.439%)  route 6.088ns (78.561%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          5.610     7.119    piUaRxRst_IBUF
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.152     7.271 r  poByte_n[7]_i_1/O
                         net (fo=1, routed)           0.478     7.749    p_0_in[7]
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496     4.918    piUaRxClk_IBUF_BUFG
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            poByte_n_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.601ns  (logic 1.633ns (21.488%)  route 5.968ns (78.512%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          5.448     6.958    piUaRxRst_IBUF
    SLICE_X64Y105        LUT3 (Prop_lut3_I2_O)        0.124     7.082 r  poByte_n[1]_i_1/O
                         net (fo=1, routed)           0.519     7.601    p_0_in[1]
    SLICE_X64Y105        FDRE                                         r  poByte_n_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496     4.918    piUaRxClk_IBUF_BUFG
    SLICE_X64Y105        FDRE                                         r  poByte_n_reg[1]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            poByte_n_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.577ns  (logic 1.661ns (21.925%)  route 5.916ns (78.075%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          5.588     7.097    piUaRxRst_IBUF
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.152     7.249 r  poByte_n[6]_i_1/O
                         net (fo=1, routed)           0.328     7.577    p_0_in[6]
    SLICE_X67Y104        FDRE                                         r  poByte_n_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496     4.918    piUaRxClk_IBUF_BUFG
    SLICE_X67Y104        FDRE                                         r  poByte_n_reg[6]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            poByte_n_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.575ns  (logic 1.633ns (21.561%)  route 5.942ns (78.439%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          5.610     7.119    piUaRxRst_IBUF
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.243 r  poByte_n[2]_i_1/O
                         net (fo=1, routed)           0.332     7.575    p_0_in[2]
    SLICE_X65Y105        FDRE                                         r  poByte_n_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496     4.918    piUaRxClk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  poByte_n_reg[2]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            poByte_n_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.545ns  (logic 1.633ns (21.649%)  route 5.911ns (78.351%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          5.588     7.097    piUaRxRst_IBUF
    SLICE_X65Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.221 r  poByte_n[0]_i_1/O
                         net (fo=1, routed)           0.323     7.545    p_0_in[0]
    SLICE_X66Y104        FDRE                                         r  poByte_n_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496     4.918    piUaRxClk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  poByte_n_reg[0]/C

Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            poByte_n_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.536ns  (logic 1.680ns (22.298%)  route 5.856ns (77.702%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  piUaRxRx_IBUF_inst/O
                         net (fo=7, routed)           5.180     6.706    piUaRxRx_IBUF
    SLICE_X64Y103        LUT3 (Prop_lut3_I2_O)        0.154     6.860 r  poByte_n[6]_i_2/O
                         net (fo=7, routed)           0.676     7.536    poByte_n[6]_i_2_n_0
    SLICE_X64Y106        FDRE                                         r  poByte_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.496     4.918    piUaRxClk_IBUF_BUFG
    SLICE_X64Y106        FDRE                                         r  poByte_n_reg[3]/C

Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.650ns (22.055%)  route 5.833ns (77.945%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 f  piUaRxRx_IBUF_inst/O
                         net (fo=7, routed)           5.181     6.707    piUaRxRx_IBUF
    SLICE_X64Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.652     7.483    FSM_onehot_state[10]_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495     4.917    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.650ns (22.055%)  route 5.833ns (77.945%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 f  piUaRxRx_IBUF_inst/O
                         net (fo=7, routed)           5.181     6.707    piUaRxRx_IBUF
    SLICE_X64Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.652     7.483    FSM_onehot_state[10]_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.495     4.917    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.382ns  (logic 0.277ns (11.623%)  route 2.105ns (88.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          2.105     2.382    piUaRxRst_IBUF
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.382ns  (logic 0.277ns (11.623%)  route 2.105ns (88.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          2.105     2.382    piUaRxRst_IBUF
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.277ns (11.285%)  route 2.176ns (88.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          2.176     2.453    piUaRxRst_IBUF
    SLICE_X62Y104        FDRE                                         r  FSM_onehot_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X62Y104        FDRE                                         r  FSM_onehot_state_reg[10]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.277ns (11.285%)  route 2.176ns (88.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          2.176     2.453    piUaRxRst_IBUF
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.277ns (11.285%)  route 2.176ns (88.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          2.176     2.453    piUaRxRst_IBUF
    SLICE_X62Y104        FDRE                                         r  FSM_onehot_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X62Y104        FDRE                                         r  FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.277ns (11.285%)  route 2.176ns (88.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          2.176     2.453    piUaRxRst_IBUF
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.277ns (11.285%)  route 2.176ns (88.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          2.176     2.453    piUaRxRst_IBUF
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[8]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.277ns (11.285%)  route 2.176ns (88.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          2.176     2.453    piUaRxRst_IBUF
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  FSM_onehot_state_reg[9]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            poUaRxC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.500ns  (logic 0.277ns (11.076%)  route 2.223ns (88.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=20, routed)          2.223     2.500    piUaRxRst_IBUF
    SLICE_X62Y103        FDRE                                         r  poUaRxC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  poUaRxC_reg/C

Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            poByte_n_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.517ns  (logic 0.339ns (13.461%)  route 2.178ns (86.539%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  piUaRxRx_IBUF_inst/O
                         net (fo=7, routed)           2.178     2.472    piUaRxRx_IBUF
    SLICE_X65Y103        LUT3 (Prop_lut3_I0_O)        0.045     2.517 r  poByte_n[7]_i_2/O
                         net (fo=1, routed)           0.000     2.517    poByte_n[7]_i_2_n_0
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    piUaRxClk_IBUF_BUFG
    SLICE_X65Y103        FDRE                                         r  poByte_n_reg[7]/C





