
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -282.95

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.42

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.42

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mscratch_csr.rdata_q[16]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3577.47    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.11    0.91    1.35 ^ cs_registers_i.u_mscratch_csr.rdata_q[16]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_mscratch_csr.rdata_q[16]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.57    1.57   library removal time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                 -0.22   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.19    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.30    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mscratch_csr.rdata_q[16]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3577.47    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.11    0.91    1.35 ^ cs_registers_i.u_mscratch_csr.rdata_q[16]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.35   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mscratch_csr.rdata_q[16]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.21    1.99   library recovery time
                                  1.99   data required time
-----------------------------------------------------------------------------
                                  1.99   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.92    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   27.83    0.03    0.05    0.14 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.14 ^ _16562_/A (BUF_X1)
    10   33.79    0.08    0.10    0.24 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.08    0.00    0.24 ^ _16563_/A (BUF_X1)
    10   29.36    0.07    0.10    0.34 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.07    0.00    0.34 ^ _16574_/A (BUF_X1)
    10   31.70    0.07    0.10    0.44 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.07    0.00    0.45 ^ _18317_/A (BUF_X1)
    10   46.59    0.10    0.13    0.58 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.10    0.02    0.60 ^ _18441_/A (AOI221_X1)
     1    2.29    0.03    0.02    0.62 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.62 v _18442_/A3 (NOR3_X1)
     1    1.94    0.03    0.06    0.68 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.68 ^ _18453_/A2 (NOR3_X1)
     1    1.79    0.02    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.69 v _18471_/A (AOI21_X1)
     8   44.69    0.21    0.25    0.94 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.21    0.02    0.96 ^ _20600_/A (MUX2_X1)
     7   18.99    0.05    0.10    1.07 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    1.07 ^ _20998_/A (BUF_X1)
    10   21.97    0.05    0.08    1.15 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.15 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.17 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.17 v _30197_/B (FA_X1)
     1    4.26    0.02    0.13    1.30 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.30 ^ _30199_/A (FA_X1)
     1    3.75    0.02    0.09    1.39 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.39 v _30202_/B (FA_X1)
     1    4.17    0.02    0.13    1.52 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.52 ^ _30207_/A (FA_X1)
     1    4.75    0.02    0.09    1.62 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.62 v _30211_/A (FA_X1)
     1    4.09    0.02    0.12    1.74 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.74 ^ _30212_/A (FA_X1)
     1    1.91    0.02    0.09    1.82 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.82 v _21502_/A (INV_X1)
     1    3.28    0.01    0.02    1.84 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.84 ^ _30538_/A (HA_X1)
     1    1.15    0.02    0.04    1.89 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.89 ^ _23588_/A (BUF_X1)
     5    8.58    0.02    0.04    1.93 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.93 ^ _23632_/A2 (NAND3_X1)
     1    1.84    0.02    0.02    1.96 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.96 v _23633_/A3 (NOR3_X1)
     2    3.87    0.04    0.07    2.02 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    2.02 ^ _23682_/A2 (NOR2_X1)
     1    3.29    0.01    0.02    2.04 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.04 v _23683_/B2 (AOI21_X2)
     5   11.38    0.04    0.05    2.10 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.10 ^ _23908_/A3 (AND4_X1)
     2    3.83    0.02    0.07    2.17 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.17 ^ _23966_/A1 (NOR2_X1)
     1    3.27    0.01    0.01    2.18 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.18 v _23969_/B2 (AOI221_X2)
     2    4.60    0.05    0.08    2.26 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.26 ^ _23970_/B (XNOR2_X1)
     1    4.53    0.03    0.05    2.32 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.32 ^ _23971_/B (MUX2_X1)
     2    6.92    0.02    0.06    2.37 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.37 ^ _23972_/B2 (AOI221_X2)
     1    7.90    0.03    0.03    2.40 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.41 v _23981_/A1 (NOR4_X2)
     4   11.36    0.08    0.10    2.50 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.50 ^ _23982_/A (BUF_X2)
    10   19.99    0.03    0.05    2.55 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.56 ^ _24464_/B2 (OAI21_X1)
     1    1.31    0.01    0.02    2.57 v _24464_/ZN (OAI21_X1)
                                         _01523_ (net)
                  0.01    0.00    2.57 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.57   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mscratch_csr.rdata_q[16]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3577.47    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.11    0.91    1.35 ^ cs_registers_i.u_mscratch_csr.rdata_q[16]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.35   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mscratch_csr.rdata_q[16]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.21    1.99   library recovery time
                                  1.99   data required time
-----------------------------------------------------------------------------
                                  1.99   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.92    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   27.83    0.03    0.05    0.14 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.14 ^ _16562_/A (BUF_X1)
    10   33.79    0.08    0.10    0.24 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.08    0.00    0.24 ^ _16563_/A (BUF_X1)
    10   29.36    0.07    0.10    0.34 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.07    0.00    0.34 ^ _16574_/A (BUF_X1)
    10   31.70    0.07    0.10    0.44 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.07    0.00    0.45 ^ _18317_/A (BUF_X1)
    10   46.59    0.10    0.13    0.58 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.10    0.02    0.60 ^ _18441_/A (AOI221_X1)
     1    2.29    0.03    0.02    0.62 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.62 v _18442_/A3 (NOR3_X1)
     1    1.94    0.03    0.06    0.68 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.68 ^ _18453_/A2 (NOR3_X1)
     1    1.79    0.02    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.69 v _18471_/A (AOI21_X1)
     8   44.69    0.21    0.25    0.94 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.21    0.02    0.96 ^ _20600_/A (MUX2_X1)
     7   18.99    0.05    0.10    1.07 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    1.07 ^ _20998_/A (BUF_X1)
    10   21.97    0.05    0.08    1.15 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.15 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.17 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.17 v _30197_/B (FA_X1)
     1    4.26    0.02    0.13    1.30 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.30 ^ _30199_/A (FA_X1)
     1    3.75    0.02    0.09    1.39 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.39 v _30202_/B (FA_X1)
     1    4.17    0.02    0.13    1.52 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.52 ^ _30207_/A (FA_X1)
     1    4.75    0.02    0.09    1.62 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.62 v _30211_/A (FA_X1)
     1    4.09    0.02    0.12    1.74 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.74 ^ _30212_/A (FA_X1)
     1    1.91    0.02    0.09    1.82 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.82 v _21502_/A (INV_X1)
     1    3.28    0.01    0.02    1.84 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.84 ^ _30538_/A (HA_X1)
     1    1.15    0.02    0.04    1.89 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.89 ^ _23588_/A (BUF_X1)
     5    8.58    0.02    0.04    1.93 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.93 ^ _23632_/A2 (NAND3_X1)
     1    1.84    0.02    0.02    1.96 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.96 v _23633_/A3 (NOR3_X1)
     2    3.87    0.04    0.07    2.02 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    2.02 ^ _23682_/A2 (NOR2_X1)
     1    3.29    0.01    0.02    2.04 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.04 v _23683_/B2 (AOI21_X2)
     5   11.38    0.04    0.05    2.10 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.10 ^ _23908_/A3 (AND4_X1)
     2    3.83    0.02    0.07    2.17 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.17 ^ _23966_/A1 (NOR2_X1)
     1    3.27    0.01    0.01    2.18 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.18 v _23969_/B2 (AOI221_X2)
     2    4.60    0.05    0.08    2.26 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.26 ^ _23970_/B (XNOR2_X1)
     1    4.53    0.03    0.05    2.32 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.32 ^ _23971_/B (MUX2_X1)
     2    6.92    0.02    0.06    2.37 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.37 ^ _23972_/B2 (AOI221_X2)
     1    7.90    0.03    0.03    2.40 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.41 v _23981_/A1 (NOR4_X2)
     4   11.36    0.08    0.10    2.50 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.50 ^ _23982_/A (BUF_X2)
    10   19.99    0.03    0.05    2.55 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.56 ^ _24464_/B2 (OAI21_X1)
     1    1.31    0.01    0.02    2.57 v _24464_/ZN (OAI21_X1)
                                         _01523_ (net)
                  0.01    0.00    2.57 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.57   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.29   -0.10 (VIOLATED)
_22176_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_18471_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22217_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_27512_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_20147_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_18471_/ZN                             25.33   44.69  -19.36 (VIOLATED)
_20440_/ZN                             10.47   29.45  -18.98 (VIOLATED)
_22176_/ZN                             23.23   41.89  -18.66 (VIOLATED)
_22344_/ZN                             23.23   41.02  -17.78 (VIOLATED)
_27512_/ZN                             23.23   40.86  -17.63 (VIOLATED)
_22217_/ZN                             23.23   40.70  -17.47 (VIOLATED)
_18358_/ZN                             25.33   42.18  -16.85 (VIOLATED)
_18303_/ZN                             25.33   42.16  -16.83 (VIOLATED)
_22284_/ZN                             23.23   38.91  -15.68 (VIOLATED)
_22073_/ZN                             23.23   38.39  -15.16 (VIOLATED)
_22133_/ZN                             23.23   38.15  -14.92 (VIOLATED)
_27504_/ZN                             23.23   38.13  -14.90 (VIOLATED)
_22089_/ZN                             23.23   38.09  -14.86 (VIOLATED)
_19731_/ZN                             26.02   39.74  -13.72 (VIOLATED)
_17048_/Z                              25.33   38.45  -13.12 (VIOLATED)
_27522_/ZN                             23.23   35.72  -12.49 (VIOLATED)
_19924_/ZN                             25.33   37.76  -12.43 (VIOLATED)
_18225_/ZN                             26.02   37.64  -11.62 (VIOLATED)
_24776_/ZN                             16.02   27.64  -11.62 (VIOLATED)
_18429_/ZN                             26.02   37.62  -11.60 (VIOLATED)
_22052_/ZN                             23.23   34.81  -11.58 (VIOLATED)
_19370_/ZN                             26.02   37.41  -11.40 (VIOLATED)
_19183_/ZN                             26.70   38.05  -11.34 (VIOLATED)
_19863_/ZN                             25.33   36.42  -11.09 (VIOLATED)
_19553_/ZN                             26.02   36.96  -10.95 (VIOLATED)
_22363_/ZN                             26.05   36.90  -10.84 (VIOLATED)
_18215_/ZN                             26.02   36.60  -10.58 (VIOLATED)
_20319_/Z                              25.33   35.63  -10.30 (VIOLATED)
_20328_/ZN                             16.02   26.26  -10.24 (VIOLATED)
_22911_/ZN                             10.47   19.76   -9.29 (VIOLATED)
_20890_/ZN                             16.02   25.29   -9.27 (VIOLATED)
_20318_/Z                              25.33   34.41   -9.08 (VIOLATED)
_20147_/ZN                             10.47   19.22   -8.75 (VIOLATED)
_17534_/ZN                             13.81   22.55   -8.74 (VIOLATED)
_19965_/ZN                             25.33   33.91   -8.58 (VIOLATED)
_18977_/ZN                             26.02   34.48   -8.47 (VIOLATED)
_18028_/ZN                             26.02   34.09   -8.07 (VIOLATED)
_25831_/ZN                             10.47   18.37   -7.90 (VIOLATED)
_18615_/ZN                             28.99   36.53   -7.54 (VIOLATED)
_18055_/ZN                             28.99   36.33   -7.34 (VIOLATED)
_23322_/ZN                             10.47   17.70   -7.23 (VIOLATED)
_19781_/ZN                             25.33   32.30   -6.97 (VIOLATED)
_27336_/ZN                             25.33   31.63   -6.31 (VIOLATED)
_19681_/ZN                             25.33   31.46   -6.13 (VIOLATED)
_18417_/ZN                             26.02   31.94   -5.92 (VIOLATED)
_17872_/ZN                             25.33   31.03   -5.70 (VIOLATED)
_19421_/ZN                             25.33   31.02   -5.69 (VIOLATED)
_23513_/ZN                             13.81   19.01   -5.20 (VIOLATED)
_22301_/ZN                             10.47   15.62   -5.15 (VIOLATED)
_19384_/ZN                             26.70   31.68   -4.98 (VIOLATED)
_18603_/ZN                             26.02   30.71   -4.70 (VIOLATED)
_20148_/ZN                             10.47   14.85   -4.38 (VIOLATED)
_22195_/ZN                             16.02   20.14   -4.12 (VIOLATED)
_22868_/ZN                             10.47   14.34   -3.87 (VIOLATED)
_22360_/ZN                             10.47   14.00   -3.53 (VIOLATED)
_21844_/ZN                             10.47   13.95   -3.47 (VIOLATED)
_22831_/ZN                             10.47   13.82   -3.35 (VIOLATED)
_20352_/ZN                             16.02   19.14   -3.12 (VIOLATED)
_17917_/ZN                             25.33   28.22   -2.89 (VIOLATED)
_17229_/ZN                             16.02   18.39   -2.37 (VIOLATED)
_23147_/ZN                             25.33   26.29   -0.96 (VIOLATED)
_20360_/ZN                             20.90   21.79   -0.89 (VIOLATED)
_21836_/ZN                             10.47   11.17   -0.70 (VIOLATED)
_23367_/ZN                             16.02   16.72   -0.70 (VIOLATED)
_26639_/ZN                             16.02   16.68   -0.66 (VIOLATED)
_27768_/ZN                             25.33   25.69   -0.36 (VIOLATED)
_22883_/ZN                             16.02   16.30   -0.28 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.09506629407405853

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4788

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-19.364534378051758

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7645

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 9

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 67

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1220

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1335

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
   0.05    0.14 ^ _16533_/Z (BUF_X2)
   0.10    0.24 ^ _16562_/Z (BUF_X1)
   0.10    0.34 ^ _16563_/Z (BUF_X1)
   0.10    0.44 ^ _16574_/Z (BUF_X1)
   0.14    0.58 ^ _18317_/Z (BUF_X1)
   0.04    0.62 v _18441_/ZN (AOI221_X1)
   0.06    0.68 ^ _18442_/ZN (NOR3_X1)
   0.01    0.69 v _18453_/ZN (NOR3_X1)
   0.25    0.94 ^ _18471_/ZN (AOI21_X1)
   0.13    1.07 ^ _20600_/Z (MUX2_X1)
   0.08    1.15 ^ _20998_/Z (BUF_X1)
   0.03    1.17 v _21067_/ZN (NAND2_X1)
   0.13    1.30 ^ _30197_/S (FA_X1)
   0.09    1.39 v _30199_/S (FA_X1)
   0.13    1.52 ^ _30202_/S (FA_X1)
   0.09    1.62 v _30207_/S (FA_X1)
   0.12    1.74 ^ _30211_/S (FA_X1)
   0.09    1.82 v _30212_/S (FA_X1)
   0.02    1.84 ^ _21502_/ZN (INV_X1)
   0.04    1.89 ^ _30538_/S (HA_X1)
   0.04    1.93 ^ _23588_/Z (BUF_X1)
   0.02    1.96 v _23632_/ZN (NAND3_X1)
   0.07    2.02 ^ _23633_/ZN (NOR3_X1)
   0.02    2.04 v _23682_/ZN (NOR2_X1)
   0.05    2.10 ^ _23683_/ZN (AOI21_X2)
   0.07    2.17 ^ _23908_/ZN (AND4_X1)
   0.01    2.18 v _23966_/ZN (NOR2_X1)
   0.08    2.26 ^ _23969_/ZN (AOI221_X2)
   0.05    2.32 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.37 ^ _23971_/Z (MUX2_X1)
   0.03    2.40 v _23972_/ZN (AOI221_X2)
   0.10    2.50 ^ _23981_/ZN (NOR4_X2)
   0.05    2.55 ^ _23982_/Z (BUF_X2)
   0.02    2.57 v _24464_/ZN (OAI21_X1)
   0.00    2.57 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
           2.57   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.57   data arrival time
---------------------------------------------------------
          -0.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5748

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.4163

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.168246

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.46e-03   1.56e-04   1.28e-02  16.2%
Combinational          2.99e-02   3.55e-02   4.29e-04   6.58e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.73e-02   5.85e-04   7.90e-02 100.0%
                          52.0%      47.2%       0.7%
