Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep  5 15:18:36 2023
| Host         : TXAVM001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Comp_Mul_2bit_timing_summary_routed.rpt -pb Comp_Mul_2bit_timing_summary_routed.pb -rpx Comp_Mul_2bit_timing_summary_routed.rpx -warn_on_violation
| Design       : Comp_Mul_2bit
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.040ns  (logic 5.321ns (48.193%)  route 5.719ns (51.807%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.568     4.019    a_IBUF[1]
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.152     4.171 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.151     7.322    out_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.718    11.040 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.040    out[3]
    D18                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.883ns  (logic 5.060ns (46.498%)  route 5.822ns (53.502%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.568     4.019    a_IBUF[1]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.143 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.254     7.397    out_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    10.883 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.883    out[2]
    G14                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.576ns  (logic 5.336ns (55.723%)  route 4.240ns (44.277%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.566     4.017    a_IBUF[1]
    SLICE_X43Y53         LUT5 (Prop_lut5_I3_O)        0.152     4.169 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.843    out_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.733     9.576 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.576    out[0]
    M14                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.344ns  (logic 5.114ns (54.727%)  route 4.230ns (45.273%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           2.566     4.017    a_IBUF[1]
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124     4.141 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.805    out_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     9.344 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.344    out[1]
    M15                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.505ns (63.521%)  route 0.865ns (36.479%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.533     0.754    a_IBUF[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.045     0.799 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.130    out_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.370 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.370    out[1]
    M15                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.561ns (64.445%)  route 0.861ns (35.555%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.533     0.754    a_IBUF[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.046     0.800 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.127    out_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.294     2.421 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.421    out[0]
    M14                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.007ns  (logic 1.452ns (48.302%)  route 1.554ns (51.698%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.533     0.754    a_IBUF[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.799 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.021     1.820    out_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.007 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.007    out[2]
    G14                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.041ns  (logic 1.543ns (50.754%)  route 1.498ns (49.246%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.533     0.754    a_IBUF[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.045     0.799 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.964     1.763    out_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.278     3.041 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.041    out[3]
    D18                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





