.TH "s2n-master/libcrypto-build/openssl/crypto/sparc_arch.h" 3 "Fri Aug 19 2016" "s2n-doxygen-full" \" -*- nroff -*-
.ad l
.nh
.SH NAME
s2n-master/libcrypto-build/openssl/crypto/sparc_arch.h \- 
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBSPARCV9_TICK_PRIVILEGED\fP   (1<<0)"
.br
.ti -1c
.RI "#define \fBSPARCV9_PREFER_FPU\fP   (1<<1)"
.br
.ti -1c
.RI "#define \fBSPARCV9_VIS1\fP   (1<<2)"
.br
.ti -1c
.RI "#define \fBSPARCV9_VIS2\fP   (1<<3)/* reserved */"
.br
.ti -1c
.RI "#define \fBSPARCV9_FMADD\fP   (1<<4)/* reserved for SPARC64 V */"
.br
.ti -1c
.RI "#define \fBSPARCV9_BLK\fP   (1<<5)/* VIS1 block copy */"
.br
.ti -1c
.RI "#define \fBSPARCV9_VIS3\fP   (1<<6)"
.br
.ti -1c
.RI "#define \fBSPARCV9_RANDOM\fP   (1<<7)"
.br
.ti -1c
.RI "#define \fBSPARCV9_64BIT_STACK\fP   (1<<8)"
.br
.ti -1c
.RI "#define \fBCFR_AES\fP   0x00000001/* Supports AES opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_DES\fP   0x00000002/* Supports DES opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_KASUMI\fP   0x00000004/* Supports KASUMI opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_CAMELLIA\fP   0x00000008/* Supports CAMELLIA opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_MD5\fP   0x00000010/* Supports MD5 opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_SHA1\fP   0x00000020/* Supports SHA1 opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_SHA256\fP   0x00000040/* Supports SHA256 opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_SHA512\fP   0x00000080/* Supports SHA512 opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_MPMUL\fP   0x00000100/* Supports MPMUL opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_MONTMUL\fP   0x00000200/* Supports MONTMUL opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_MONTSQR\fP   0x00000400/* Supports MONTSQR opcodes */"
.br
.ti -1c
.RI "#define \fBCFR_CRC32C\fP   0x00000800/* Supports CRC32C opcodes */"
.br
.ti -1c
.RI "#define \fBSPARC_PIC_THUNK\fP(reg)    "
.br
.ti -1c
.RI "#define \fBSPARC_PIC_THUNK_CALL\fP(reg)                                          "
.br
.ti -1c
.RI "#define \fBSPARC_SETUP_GOT_REG\fP(reg)             \fBSPARC_PIC_THUNK_CALL\fP(reg)"
.br
.ti -1c
.RI "#define \fBSPARC_LOAD_ADDRESS\fP(SYM,  reg)     set     SYM, reg;"
.br
.ti -1c
.RI "#define \fBLDPTR\fP   ld"
.br
.ti -1c
.RI "#define \fBSIZE_T_CC\fP   %icc"
.br
.ti -1c
.RI "#define \fBSTACK_FRAME\fP   112"
.br
.ti -1c
.RI "#define \fBSTACK_BIAS\fP   0"
.br
.ti -1c
.RI "#define \fBSTACK_7thARG\fP   92"
.br
.ti -1c
.RI "#define \fBSPARC_LOAD_ADDRESS_LEAF\fP(SYM,  reg,  tmp)   \fBSPARC_LOAD_ADDRESS\fP(SYM,reg)"
.br
.in -1c
.SH "Macro Definition Documentation"
.PP 
.SS "#define SPARCV9_TICK_PRIVILEGED   (1<<0)"

.PP
Definition at line 4 of file sparc_arch\&.h\&.
.SS "#define SPARCV9_PREFER_FPU   (1<<1)"

.PP
Definition at line 5 of file sparc_arch\&.h\&.
.SS "#define SPARCV9_VIS1   (1<<2)"

.PP
Definition at line 6 of file sparc_arch\&.h\&.
.SS "#define SPARCV9_VIS2   (1<<3)/* reserved */"

.PP
Definition at line 7 of file sparc_arch\&.h\&.
.SS "#define SPARCV9_FMADD   (1<<4)/* reserved for SPARC64 V */"

.PP
Definition at line 8 of file sparc_arch\&.h\&.
.SS "#define SPARCV9_BLK   (1<<5)/* VIS1 block copy */"

.PP
Definition at line 9 of file sparc_arch\&.h\&.
.SS "#define SPARCV9_VIS3   (1<<6)"

.PP
Definition at line 10 of file sparc_arch\&.h\&.
.SS "#define SPARCV9_RANDOM   (1<<7)"

.PP
Definition at line 11 of file sparc_arch\&.h\&.
.SS "#define SPARCV9_64BIT_STACK   (1<<8)"

.PP
Definition at line 12 of file sparc_arch\&.h\&.
.SS "#define CFR_AES   0x00000001/* Supports AES opcodes */"

.PP
Definition at line 19 of file sparc_arch\&.h\&.
.SS "#define CFR_DES   0x00000002/* Supports DES opcodes */"

.PP
Definition at line 20 of file sparc_arch\&.h\&.
.SS "#define CFR_KASUMI   0x00000004/* Supports KASUMI opcodes */"

.PP
Definition at line 21 of file sparc_arch\&.h\&.
.SS "#define CFR_CAMELLIA   0x00000008/* Supports CAMELLIA opcodes */"

.PP
Definition at line 22 of file sparc_arch\&.h\&.
.SS "#define CFR_MD5   0x00000010/* Supports MD5 opcodes */"

.PP
Definition at line 23 of file sparc_arch\&.h\&.
.SS "#define CFR_SHA1   0x00000020/* Supports SHA1 opcodes */"

.PP
Definition at line 24 of file sparc_arch\&.h\&.
.SS "#define CFR_SHA256   0x00000040/* Supports SHA256 opcodes */"

.PP
Definition at line 25 of file sparc_arch\&.h\&.
.SS "#define CFR_SHA512   0x00000080/* Supports SHA512 opcodes */"

.PP
Definition at line 26 of file sparc_arch\&.h\&.
.SS "#define CFR_MPMUL   0x00000100/* Supports MPMUL opcodes */"

.PP
Definition at line 27 of file sparc_arch\&.h\&.
.SS "#define CFR_MONTMUL   0x00000200/* Supports MONTMUL opcodes */"

.PP
Definition at line 28 of file sparc_arch\&.h\&.
.SS "#define CFR_MONTSQR   0x00000400/* Supports MONTSQR opcodes */"

.PP
Definition at line 29 of file sparc_arch\&.h\&.
.SS "#define CFR_CRC32C   0x00000800/* Supports CRC32C opcodes */"

.PP
Definition at line 30 of file sparc_arch\&.h\&.
.SS "#define SPARC_PIC_THUNK(reg)"
\fBValue:\fP
.PP
.nf
\&.align  32;             \
\&.Lpic_thunk:                    \
        jmp     %o7 + 8;        \
         add    %o7, reg, reg;
.fi
.PP
Definition at line 40 of file sparc_arch\&.h\&.
.SS "#define SPARC_PIC_THUNK_CALL(reg)"
\fBValue:\fP
.PP
.nf
sethi   %hi(_GLOBAL_OFFSET_TABLE_-4), reg;      \
        call    \&.Lpic_thunk;                            \
         or     reg, %lo(_GLOBAL_OFFSET_TABLE_+4), reg;
.fi
.PP
Definition at line 46 of file sparc_arch\&.h\&.
.SS "#define SPARC_SETUP_GOT_REG(reg)   \fBSPARC_PIC_THUNK_CALL\fP(reg)"

.PP
Definition at line 52 of file sparc_arch\&.h\&.
.SS "#define SPARC_LOAD_ADDRESS(SYM, reg)   set     SYM, reg;"

.PP
Definition at line 73 of file sparc_arch\&.h\&.
.SS "#define LDPTR   ld"

.PP
Definition at line 75 of file sparc_arch\&.h\&.
.SS "#define SIZE_T_CC   %icc"

.PP
Definition at line 76 of file sparc_arch\&.h\&.
.SS "#define STACK_FRAME   112"

.PP
Definition at line 77 of file sparc_arch\&.h\&.
.SS "#define STACK_BIAS   0"

.PP
Definition at line 78 of file sparc_arch\&.h\&.
.SS "#define STACK_7thARG   92"

.PP
Definition at line 79 of file sparc_arch\&.h\&.
.SS "#define SPARC_LOAD_ADDRESS_LEAF(SYM, reg, tmp)   \fBSPARC_LOAD_ADDRESS\fP(SYM,reg)"

.PP
Definition at line 80 of file sparc_arch\&.h\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for s2n-doxygen-full from the source code\&.
