Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Oct  8 14:36:49 2022
| Host             : DESKTOP-89C8E5B running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.112        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.007        |
| Device Static (W)        | 0.104        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.003 |     2544 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1763 |     53200 |            3.31 |
|   CARRY4                 |    <0.001 |      105 |     13300 |            0.79 |
|   F7/F8 Muxes            |    <0.001 |      237 |     53200 |            0.45 |
|   LUT as Distributed RAM |    <0.001 |       80 |     17400 |            0.46 |
|   Register               |    <0.001 |      122 |    106400 |            0.11 |
|   Others                 |     0.000 |       16 |       --- |             --- |
| Signals                  |     0.004 |     1765 |       --- |             --- |
| I/O                      |    <0.001 |       35 |       200 |           17.50 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.112 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.015 |       0.007 |      0.007 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            55.2 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| top                              |     0.007 |
|   controller_inst                |    <0.001 |
|   datapath_inst                  |     0.007 |
|     RAM_A                        |    <0.001 |
|       ram_memory_reg_0_255_0_0   |    <0.001 |
|       ram_memory_reg_0_255_10_10 |    <0.001 |
|       ram_memory_reg_0_255_11_11 |    <0.001 |
|       ram_memory_reg_0_255_12_12 |    <0.001 |
|       ram_memory_reg_0_255_13_13 |    <0.001 |
|       ram_memory_reg_0_255_14_14 |    <0.001 |
|       ram_memory_reg_0_255_15_15 |    <0.001 |
|       ram_memory_reg_0_255_16_16 |    <0.001 |
|       ram_memory_reg_0_255_17_17 |    <0.001 |
|       ram_memory_reg_0_255_18_18 |    <0.001 |
|       ram_memory_reg_0_255_19_19 |    <0.001 |
|       ram_memory_reg_0_255_1_1   |    <0.001 |
|       ram_memory_reg_0_255_2_2   |    <0.001 |
|       ram_memory_reg_0_255_3_3   |    <0.001 |
|       ram_memory_reg_0_255_4_4   |    <0.001 |
|       ram_memory_reg_0_255_5_5   |    <0.001 |
|       ram_memory_reg_0_255_6_6   |    <0.001 |
|       ram_memory_reg_0_255_7_7   |    <0.001 |
|       ram_memory_reg_0_255_8_8   |    <0.001 |
|       ram_memory_reg_0_255_9_9   |    <0.001 |
|     ROM_Average_Loss             |     0.001 |
|     ROM_Average_gain             |     0.001 |
|     ROM_Loss                     |    <0.001 |
|     ROM_RSI                      |    <0.001 |
|     ROM_gain                     |    <0.001 |
|     couter_i                     |    <0.001 |
|     reg_EA                       |    <0.001 |
|     reg_EC                       |    <0.001 |
|     reg_ED                       |     0.002 |
|     reg_Ee                       |    <0.001 |
|     reg_Ef                       |    <0.001 |
|     reg_Gain                     |    <0.001 |
|     reg_Loss                     |    <0.001 |
|     reg_Previous_rsi             |    <0.001 |
+----------------------------------+-----------+


