Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 16 12:49:39 2019
| Host         : SET253-15C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stop_watch_core_timing_summary_routed.rpt -pb stop_watch_core_timing_summary_routed.pb -rpx stop_watch_core_timing_summary_routed.rpx -warn_on_violation
| Design       : stop_watch_core
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.355        0.000                      0                  107        0.249        0.000                      0                  107        3.000        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHz  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHz  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_5MHz      194.355        0.000                      0                  107        0.249        0.000                      0                  107       13.360        0.000                       0                    89  
  clkfbout_clk_5MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHz
  To Clock:  clk_out1_clk_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      194.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.355ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.957ns (54.638%)  route 2.455ns (45.362%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.646    -0.894    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  cnt_done_reg/Q
                         net (fo=62, routed)          2.455     2.017    cnt_done
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  count_1tenthsec[0]_i_5/O
                         net (fo=1, routed)           0.000     2.141    count_1tenthsec[0]_i_5_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.674 r  count_1tenthsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.674    count_1tenthsec_reg[0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.791 r  count_1tenthsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.791    count_1tenthsec_reg[4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.908 r  count_1tenthsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.908    count_1tenthsec_reg[8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.025 r  count_1tenthsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.025    count_1tenthsec_reg[12]_i_1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.142 r  count_1tenthsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.142    count_1tenthsec_reg[16]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.259 r  count_1tenthsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    count_1tenthsec_reg[20]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.376 r  count_1tenthsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    count_1tenthsec_reg[24]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.493 r  count_1tenthsec_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.493    count_1tenthsec_reg[28]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  count_1tenthsec_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.610    count_1tenthsec_reg[32]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  count_1tenthsec_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    count_1tenthsec_reg[36]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  count_1tenthsec_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.844    count_1tenthsec_reg[40]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  count_1tenthsec_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.961    count_1tenthsec_reg[44]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  count_1tenthsec_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.078    count_1tenthsec_reg[48]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  count_1tenthsec_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.195    count_1tenthsec_reg[52]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.518 r  count_1tenthsec_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.518    count_1tenthsec_reg[56]_i_1_n_6
    SLICE_X10Y94         FDCE                                         r  count_1tenthsec_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.527   198.507    clk_5MHz
    SLICE_X10Y94         FDCE                                         r  count_1tenthsec_reg[57]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109   198.874    count_1tenthsec_reg[57]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                194.355    

Slack (MET) :             194.363ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 2.949ns (54.571%)  route 2.455ns (45.429%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.646    -0.894    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  cnt_done_reg/Q
                         net (fo=62, routed)          2.455     2.017    cnt_done
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  count_1tenthsec[0]_i_5/O
                         net (fo=1, routed)           0.000     2.141    count_1tenthsec[0]_i_5_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.674 r  count_1tenthsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.674    count_1tenthsec_reg[0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.791 r  count_1tenthsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.791    count_1tenthsec_reg[4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.908 r  count_1tenthsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.908    count_1tenthsec_reg[8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.025 r  count_1tenthsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.025    count_1tenthsec_reg[12]_i_1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.142 r  count_1tenthsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.142    count_1tenthsec_reg[16]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.259 r  count_1tenthsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    count_1tenthsec_reg[20]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.376 r  count_1tenthsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    count_1tenthsec_reg[24]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.493 r  count_1tenthsec_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.493    count_1tenthsec_reg[28]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  count_1tenthsec_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.610    count_1tenthsec_reg[32]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  count_1tenthsec_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    count_1tenthsec_reg[36]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  count_1tenthsec_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.844    count_1tenthsec_reg[40]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  count_1tenthsec_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.961    count_1tenthsec_reg[44]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  count_1tenthsec_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.078    count_1tenthsec_reg[48]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  count_1tenthsec_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.195    count_1tenthsec_reg[52]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.510 r  count_1tenthsec_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.510    count_1tenthsec_reg[56]_i_1_n_4
    SLICE_X10Y94         FDCE                                         r  count_1tenthsec_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.527   198.507    clk_5MHz
    SLICE_X10Y94         FDCE                                         r  count_1tenthsec_reg[59]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109   198.874    count_1tenthsec_reg[59]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                194.363    

Slack (MET) :             194.439ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 2.873ns (53.923%)  route 2.455ns (46.077%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.646    -0.894    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  cnt_done_reg/Q
                         net (fo=62, routed)          2.455     2.017    cnt_done
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  count_1tenthsec[0]_i_5/O
                         net (fo=1, routed)           0.000     2.141    count_1tenthsec[0]_i_5_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.674 r  count_1tenthsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.674    count_1tenthsec_reg[0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.791 r  count_1tenthsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.791    count_1tenthsec_reg[4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.908 r  count_1tenthsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.908    count_1tenthsec_reg[8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.025 r  count_1tenthsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.025    count_1tenthsec_reg[12]_i_1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.142 r  count_1tenthsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.142    count_1tenthsec_reg[16]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.259 r  count_1tenthsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    count_1tenthsec_reg[20]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.376 r  count_1tenthsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    count_1tenthsec_reg[24]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.493 r  count_1tenthsec_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.493    count_1tenthsec_reg[28]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  count_1tenthsec_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.610    count_1tenthsec_reg[32]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  count_1tenthsec_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    count_1tenthsec_reg[36]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  count_1tenthsec_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.844    count_1tenthsec_reg[40]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  count_1tenthsec_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.961    count_1tenthsec_reg[44]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  count_1tenthsec_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.078    count_1tenthsec_reg[48]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  count_1tenthsec_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.195    count_1tenthsec_reg[52]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.434 r  count_1tenthsec_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.434    count_1tenthsec_reg[56]_i_1_n_5
    SLICE_X10Y94         FDCE                                         r  count_1tenthsec_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.527   198.507    clk_5MHz
    SLICE_X10Y94         FDCE                                         r  count_1tenthsec_reg[58]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109   198.874    count_1tenthsec_reg[58]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                194.439    

Slack (MET) :             194.459ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.853ns (53.749%)  route 2.455ns (46.251%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.646    -0.894    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  cnt_done_reg/Q
                         net (fo=62, routed)          2.455     2.017    cnt_done
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  count_1tenthsec[0]_i_5/O
                         net (fo=1, routed)           0.000     2.141    count_1tenthsec[0]_i_5_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.674 r  count_1tenthsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.674    count_1tenthsec_reg[0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.791 r  count_1tenthsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.791    count_1tenthsec_reg[4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.908 r  count_1tenthsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.908    count_1tenthsec_reg[8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.025 r  count_1tenthsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.025    count_1tenthsec_reg[12]_i_1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.142 r  count_1tenthsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.142    count_1tenthsec_reg[16]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.259 r  count_1tenthsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    count_1tenthsec_reg[20]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.376 r  count_1tenthsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    count_1tenthsec_reg[24]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.493 r  count_1tenthsec_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.493    count_1tenthsec_reg[28]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  count_1tenthsec_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.610    count_1tenthsec_reg[32]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  count_1tenthsec_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    count_1tenthsec_reg[36]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  count_1tenthsec_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.844    count_1tenthsec_reg[40]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  count_1tenthsec_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.961    count_1tenthsec_reg[44]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  count_1tenthsec_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.078    count_1tenthsec_reg[48]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.195 r  count_1tenthsec_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.195    count_1tenthsec_reg[52]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.414 r  count_1tenthsec_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.414    count_1tenthsec_reg[56]_i_1_n_7
    SLICE_X10Y94         FDCE                                         r  count_1tenthsec_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.527   198.507    clk_5MHz
    SLICE_X10Y94         FDCE                                         r  count_1tenthsec_reg[56]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109   198.874    count_1tenthsec_reg[56]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                194.459    

Slack (MET) :             194.472ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 2.840ns (53.636%)  route 2.455ns (46.364%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.646    -0.894    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  cnt_done_reg/Q
                         net (fo=62, routed)          2.455     2.017    cnt_done
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  count_1tenthsec[0]_i_5/O
                         net (fo=1, routed)           0.000     2.141    count_1tenthsec[0]_i_5_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.674 r  count_1tenthsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.674    count_1tenthsec_reg[0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.791 r  count_1tenthsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.791    count_1tenthsec_reg[4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.908 r  count_1tenthsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.908    count_1tenthsec_reg[8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.025 r  count_1tenthsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.025    count_1tenthsec_reg[12]_i_1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.142 r  count_1tenthsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.142    count_1tenthsec_reg[16]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.259 r  count_1tenthsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    count_1tenthsec_reg[20]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.376 r  count_1tenthsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    count_1tenthsec_reg[24]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.493 r  count_1tenthsec_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.493    count_1tenthsec_reg[28]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  count_1tenthsec_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.610    count_1tenthsec_reg[32]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  count_1tenthsec_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    count_1tenthsec_reg[36]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  count_1tenthsec_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.844    count_1tenthsec_reg[40]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  count_1tenthsec_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.961    count_1tenthsec_reg[44]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  count_1tenthsec_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.078    count_1tenthsec_reg[48]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.401 r  count_1tenthsec_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.401    count_1tenthsec_reg[52]_i_1_n_6
    SLICE_X10Y93         FDCE                                         r  count_1tenthsec_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.527   198.507    clk_5MHz
    SLICE_X10Y93         FDCE                                         r  count_1tenthsec_reg[53]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X10Y93         FDCE (Setup_fdce_C_D)        0.109   198.874    count_1tenthsec_reg[53]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                194.472    

Slack (MET) :             194.480ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 2.832ns (53.566%)  route 2.455ns (46.434%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.646    -0.894    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  cnt_done_reg/Q
                         net (fo=62, routed)          2.455     2.017    cnt_done
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  count_1tenthsec[0]_i_5/O
                         net (fo=1, routed)           0.000     2.141    count_1tenthsec[0]_i_5_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.674 r  count_1tenthsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.674    count_1tenthsec_reg[0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.791 r  count_1tenthsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.791    count_1tenthsec_reg[4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.908 r  count_1tenthsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.908    count_1tenthsec_reg[8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.025 r  count_1tenthsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.025    count_1tenthsec_reg[12]_i_1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.142 r  count_1tenthsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.142    count_1tenthsec_reg[16]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.259 r  count_1tenthsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    count_1tenthsec_reg[20]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.376 r  count_1tenthsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    count_1tenthsec_reg[24]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.493 r  count_1tenthsec_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.493    count_1tenthsec_reg[28]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  count_1tenthsec_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.610    count_1tenthsec_reg[32]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  count_1tenthsec_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    count_1tenthsec_reg[36]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  count_1tenthsec_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.844    count_1tenthsec_reg[40]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  count_1tenthsec_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.961    count_1tenthsec_reg[44]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  count_1tenthsec_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.078    count_1tenthsec_reg[48]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.393 r  count_1tenthsec_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.393    count_1tenthsec_reg[52]_i_1_n_4
    SLICE_X10Y93         FDCE                                         r  count_1tenthsec_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.527   198.507    clk_5MHz
    SLICE_X10Y93         FDCE                                         r  count_1tenthsec_reg[55]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X10Y93         FDCE (Setup_fdce_C_D)        0.109   198.874    count_1tenthsec_reg[55]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                194.480    

Slack (MET) :             194.556ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 2.756ns (52.888%)  route 2.455ns (47.112%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.646    -0.894    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  cnt_done_reg/Q
                         net (fo=62, routed)          2.455     2.017    cnt_done
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  count_1tenthsec[0]_i_5/O
                         net (fo=1, routed)           0.000     2.141    count_1tenthsec[0]_i_5_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.674 r  count_1tenthsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.674    count_1tenthsec_reg[0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.791 r  count_1tenthsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.791    count_1tenthsec_reg[4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.908 r  count_1tenthsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.908    count_1tenthsec_reg[8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.025 r  count_1tenthsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.025    count_1tenthsec_reg[12]_i_1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.142 r  count_1tenthsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.142    count_1tenthsec_reg[16]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.259 r  count_1tenthsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    count_1tenthsec_reg[20]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.376 r  count_1tenthsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    count_1tenthsec_reg[24]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.493 r  count_1tenthsec_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.493    count_1tenthsec_reg[28]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  count_1tenthsec_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.610    count_1tenthsec_reg[32]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  count_1tenthsec_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    count_1tenthsec_reg[36]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  count_1tenthsec_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.844    count_1tenthsec_reg[40]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  count_1tenthsec_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.961    count_1tenthsec_reg[44]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  count_1tenthsec_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.078    count_1tenthsec_reg[48]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.317 r  count_1tenthsec_reg[52]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.317    count_1tenthsec_reg[52]_i_1_n_5
    SLICE_X10Y93         FDCE                                         r  count_1tenthsec_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.527   198.507    clk_5MHz
    SLICE_X10Y93         FDCE                                         r  count_1tenthsec_reg[54]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X10Y93         FDCE (Setup_fdce_C_D)        0.109   198.874    count_1tenthsec_reg[54]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                194.556    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.558ns (19.228%)  route 2.344ns (80.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.726    -0.814    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434    -0.380 r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/P[3]
                         net (fo=19, routed)          1.743     1.363    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[3]
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.124     1.487 r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive_i_1/O
                         net (fo=3, routed)           0.601     2.088    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive_i_1_n_0
    DSP48_X0Y32          DSP48E1                                      r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.607   198.586    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.599   199.186    
                         clock uncertainty           -0.318   198.868    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -2.209   196.659    U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        196.659    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.576ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.736ns (52.707%)  route 2.455ns (47.293%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.646    -0.894    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  cnt_done_reg/Q
                         net (fo=62, routed)          2.455     2.017    cnt_done
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  count_1tenthsec[0]_i_5/O
                         net (fo=1, routed)           0.000     2.141    count_1tenthsec[0]_i_5_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.674 r  count_1tenthsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.674    count_1tenthsec_reg[0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.791 r  count_1tenthsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.791    count_1tenthsec_reg[4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.908 r  count_1tenthsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.908    count_1tenthsec_reg[8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.025 r  count_1tenthsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.025    count_1tenthsec_reg[12]_i_1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.142 r  count_1tenthsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.142    count_1tenthsec_reg[16]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.259 r  count_1tenthsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    count_1tenthsec_reg[20]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.376 r  count_1tenthsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    count_1tenthsec_reg[24]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.493 r  count_1tenthsec_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.493    count_1tenthsec_reg[28]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  count_1tenthsec_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.610    count_1tenthsec_reg[32]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  count_1tenthsec_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    count_1tenthsec_reg[36]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  count_1tenthsec_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.844    count_1tenthsec_reg[40]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  count_1tenthsec_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.961    count_1tenthsec_reg[44]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.078 r  count_1tenthsec_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.078    count_1tenthsec_reg[48]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.297 r  count_1tenthsec_reg[52]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.297    count_1tenthsec_reg[52]_i_1_n_7
    SLICE_X10Y93         FDCE                                         r  count_1tenthsec_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.527   198.507    clk_5MHz
    SLICE_X10Y93         FDCE                                         r  count_1tenthsec_reg[52]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X10Y93         FDCE (Setup_fdce_C_D)        0.109   198.874    count_1tenthsec_reg[52]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                194.576    

Slack (MET) :             194.588ns  (required time - arrival time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.723ns (52.588%)  route 2.455ns (47.412%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.646    -0.894    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  cnt_done_reg/Q
                         net (fo=62, routed)          2.455     2.017    cnt_done
    SLICE_X10Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  count_1tenthsec[0]_i_5/O
                         net (fo=1, routed)           0.000     2.141    count_1tenthsec[0]_i_5_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.674 r  count_1tenthsec_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.674    count_1tenthsec_reg[0]_i_1_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.791 r  count_1tenthsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.791    count_1tenthsec_reg[4]_i_1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.908 r  count_1tenthsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.908    count_1tenthsec_reg[8]_i_1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.025 r  count_1tenthsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.025    count_1tenthsec_reg[12]_i_1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.142 r  count_1tenthsec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.142    count_1tenthsec_reg[16]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.259 r  count_1tenthsec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    count_1tenthsec_reg[20]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.376 r  count_1tenthsec_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    count_1tenthsec_reg[24]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.493 r  count_1tenthsec_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.493    count_1tenthsec_reg[28]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.610 r  count_1tenthsec_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.610    count_1tenthsec_reg[32]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  count_1tenthsec_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    count_1tenthsec_reg[36]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.844 r  count_1tenthsec_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.844    count_1tenthsec_reg[40]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.961 r  count_1tenthsec_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.961    count_1tenthsec_reg[44]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.284 r  count_1tenthsec_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.284    count_1tenthsec_reg[48]_i_1_n_6
    SLICE_X10Y92         FDCE                                         r  count_1tenthsec_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          1.526   198.506    clk_5MHz
    SLICE_X10Y92         FDCE                                         r  count_1tenthsec_reg[49]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X10Y92         FDCE (Setup_fdce_C_D)        0.109   198.873    count_1tenthsec_reg[49]
  -------------------------------------------------------------------
                         required time                        198.873    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                194.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 R1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.208ns (54.689%)  route 0.172ns (45.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.563    -0.601    R1/clk_out1
    SLICE_X14Y76         FDCE                                         r  R1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.437 f  R1/count_reg[14]/Q
                         net (fo=18, routed)          0.172    -0.265    R1/p_0_in[2]
    SLICE_X14Y76         LUT4 (Prop_lut4_I2_O)        0.044    -0.221 r  R1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    R1/count[1]_i_1_n_0
    SLICE_X14Y76         FDCE                                         r  R1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.831    -0.842    R1/clk_out1
    SLICE_X14Y76         FDCE                                         r  R1/count_reg[1]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X14Y76         FDCE (Hold_fdce_C_D)         0.131    -0.470    R1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.252ns (62.892%)  route 0.149ns (37.108%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.574    -0.590    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  cnt_done_reg/Q
                         net (fo=62, routed)          0.149    -0.301    cnt_done
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  count_1tenthsec[44]_i_4/O
                         net (fo=1, routed)           0.000    -0.256    count_1tenthsec[44]_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.190 r  count_1tenthsec_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.190    count_1tenthsec_reg[44]_i_1_n_6
    SLICE_X10Y91         FDCE                                         r  count_1tenthsec_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.828    clk_5MHz
    SLICE_X10Y91         FDCE                                         r  count_1tenthsec_reg[45]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.134    -0.443    count_1tenthsec_reg[45]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.256ns (63.891%)  route 0.145ns (36.109%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.574    -0.590    clk_5MHz
    SLICE_X11Y91         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  cnt_done_reg/Q
                         net (fo=62, routed)          0.145    -0.305    cnt_done
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.260 r  count_1tenthsec[44]_i_5/O
                         net (fo=1, routed)           0.000    -0.260    count_1tenthsec[44]_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.190 r  count_1tenthsec_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.190    count_1tenthsec_reg[44]_i_1_n_7
    SLICE_X10Y91         FDCE                                         r  count_1tenthsec_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.828    clk_5MHz
    SLICE_X10Y91         FDCE                                         r  count_1tenthsec_reg[44]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.134    -0.443    count_1tenthsec_reg[44]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 R1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.807%)  route 0.172ns (45.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.563    -0.601    R1/clk_out1
    SLICE_X14Y76         FDCE                                         r  R1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.437 f  R1/count_reg[14]/Q
                         net (fo=18, routed)          0.172    -0.265    R1/p_0_in[2]
    SLICE_X14Y76         LUT4 (Prop_lut4_I2_O)        0.045    -0.220 r  R1/count[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    R1/count[14]_i_1_n_0
    SLICE_X14Y76         FDCE                                         r  R1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.831    -0.842    R1/clk_out1
    SLICE_X14Y76         FDCE                                         r  R1/count_reg[14]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X14Y76         FDCE (Hold_fdce_C_D)         0.121    -0.480    R1/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.562%)  route 0.196ns (48.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.563    -0.601    R1/clk_out1
    SLICE_X14Y76         FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.196    -0.241    R1/p_0_in[0]
    SLICE_X14Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.196 r  R1/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    R1/count[5]_i_1_n_0
    SLICE_X14Y77         FDCE                                         r  R1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.833    -0.840    R1/clk_out1
    SLICE_X14Y77         FDCE                                         r  R1/count_reg[5]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X14Y77         FDCE (Hold_fdce_C_D)         0.120    -0.466    R1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_1tenthsec_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.570    -0.594    clk_5MHz
    SLICE_X10Y83         FDCE                                         r  count_1tenthsec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  count_1tenthsec_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.282    count_1tenthsec_reg[15]
    SLICE_X10Y83         LUT2 (Prop_lut2_I0_O)        0.045    -0.237 r  count_1tenthsec[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.237    count_1tenthsec[12]_i_2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.173 r  count_1tenthsec_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    count_1tenthsec_reg[12]_i_1_n_4
    SLICE_X10Y83         FDCE                                         r  count_1tenthsec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.839    -0.834    clk_5MHz
    SLICE_X10Y83         FDCE                                         r  count_1tenthsec_reg[15]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X10Y83         FDCE (Hold_fdce_C_D)         0.134    -0.460    count_1tenthsec_reg[15]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_1tenthsec_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.571    -0.593    clk_5MHz
    SLICE_X10Y85         FDCE                                         r  count_1tenthsec_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  count_1tenthsec_reg[23]/Q
                         net (fo=2, routed)           0.148    -0.281    count_1tenthsec_reg[23]
    SLICE_X10Y85         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  count_1tenthsec[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    count_1tenthsec[20]_i_2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.172 r  count_1tenthsec_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    count_1tenthsec_reg[20]_i_1_n_4
    SLICE_X10Y85         FDCE                                         r  count_1tenthsec_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.841    -0.832    clk_5MHz
    SLICE_X10Y85         FDCE                                         r  count_1tenthsec_reg[23]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y85         FDCE (Hold_fdce_C_D)         0.134    -0.459    count_1tenthsec_reg[23]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_1tenthsec_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.571    -0.593    clk_5MHz
    SLICE_X10Y86         FDCE                                         r  count_1tenthsec_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  count_1tenthsec_reg[27]/Q
                         net (fo=2, routed)           0.148    -0.281    count_1tenthsec_reg[27]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  count_1tenthsec[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    count_1tenthsec[24]_i_2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.172 r  count_1tenthsec_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    count_1tenthsec_reg[24]_i_1_n_4
    SLICE_X10Y86         FDCE                                         r  count_1tenthsec_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.841    -0.832    clk_5MHz
    SLICE_X10Y86         FDCE                                         r  count_1tenthsec_reg[27]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDCE (Hold_fdce_C_D)         0.134    -0.459    count_1tenthsec_reg[27]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_1tenthsec_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.573    -0.591    clk_5MHz
    SLICE_X10Y88         FDCE                                         r  count_1tenthsec_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  count_1tenthsec_reg[35]/Q
                         net (fo=2, routed)           0.148    -0.279    count_1tenthsec_reg[35]
    SLICE_X10Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  count_1tenthsec[32]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    count_1tenthsec[32]_i_2_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.170 r  count_1tenthsec_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    count_1tenthsec_reg[32]_i_1_n_4
    SLICE_X10Y88         FDCE                                         r  count_1tenthsec_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.844    -0.829    clk_5MHz
    SLICE_X10Y88         FDCE                                         r  count_1tenthsec_reg[35]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.134    -0.457    count_1tenthsec_reg[35]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_1tenthsec_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1tenthsec_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.573    -0.591    clk_5MHz
    SLICE_X10Y89         FDCE                                         r  count_1tenthsec_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  count_1tenthsec_reg[39]/Q
                         net (fo=2, routed)           0.148    -0.279    count_1tenthsec_reg[39]
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  count_1tenthsec[36]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    count_1tenthsec[36]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.170 r  count_1tenthsec_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    count_1tenthsec_reg[36]_i_1_n_4
    SLICE_X10Y89         FDCE                                         r  count_1tenthsec_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=87, routed)          0.844    -0.829    clk_5MHz
    SLICE_X10Y89         FDCE                                         r  count_1tenthsec_reg[39]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X10Y89         FDCE (Hold_fdce_C_D)         0.134    -0.457    count_1tenthsec_reg[39]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y32      U3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y33      U4/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y34      U2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X11Y80     R1/an_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X11Y80     R1/an_reg[0]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X11Y80     R1/an_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X11Y80     R1/an_reg[1]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X12Y78     R1/an_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y82     count_1tenthsec_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y82     count_1tenthsec_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y85     count_1tenthsec_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y85     count_1tenthsec_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y85     count_1tenthsec_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y85     count_1tenthsec_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     count_1tenthsec_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     count_1tenthsec_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     count_1tenthsec_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     count_1tenthsec_reg[27]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X11Y80     R1/an_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X11Y80     R1/an_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X11Y80     R1/an_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X11Y80     R1/an_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X12Y80     R1/an_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X12Y80     R1/an_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X12Y80     R1/an_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X12Y80     R1/an_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y91     cnt_done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y77     R1/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHz
  To Clock:  clkfbout_clk_5MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



