
// Generated by Cadence Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1

// Verification Directory fv/credit_card_payment_fsm 

module credit_card_payment_fsm(clk, reset, process_init,
     visa_choice_in, mastercard_choice_in, amex_choice_in,
     pymt_amt_conf, pymt_amt_denied, pin_fail, pin_success,
     transaction_fail, transaction_success, light_bit, card_choice,
     pymt_amt_print, pin_process_init, pymt_process_init,
     process_abort);
  input clk, reset, process_init, visa_choice_in, mastercard_choice_in,
       amex_choice_in, pymt_amt_conf, pymt_amt_denied, pin_fail,
       pin_success, transaction_fail, transaction_success;
  output light_bit, pymt_amt_print, pin_process_init,
       pymt_process_init, process_abort;
  output [1:0] card_choice;
  wire clk, reset, process_init, visa_choice_in, mastercard_choice_in,
       amex_choice_in, pymt_amt_conf, pymt_amt_denied, pin_fail,
       pin_success, transaction_fail, transaction_success;
  wire light_bit, pymt_amt_print, pin_process_init, pymt_process_init,
       process_abort;
  wire [1:0] card_choice;
  wire [10:0] state;
  wire [1:0] fail_counter;
  wire n_2, n_4, n_6, n_8, n_11, n_12, n_14, n_15;
  wire n_16, n_17, n_18, n_20, n_21, n_22, n_24, n_25;
  wire n_26, n_27, n_28, n_29, n_30, n_31, n_32, n_33;
  wire n_34, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire n_68, n_69, n_70, n_71, n_72, n_73, n_74, n_75;
  wire n_76, n_77, n_78, n_79, n_80, n_81, n_82, n_83;
  wire n_84, n_85, n_86, n_87, n_88, n_89, n_90, n_92;
  wire n_93, n_94, n_95, n_96, n_97, n_98, n_99, n_112;
  wire n_113, n_114;
  DFFHQX1 \state_reg[7] (.CK (clk), .D (n_99), .Q (state[7]));
  DFFHQX1 \state_reg[9] (.CK (clk), .D (n_98), .Q (state[9]));
  NAND3BXL g2972(.AN (n_81), .B (n_68), .C (n_94), .Y (n_99));
  DFFHQX1 \state_reg[6] (.CK (clk), .D (n_97), .Q (state[6]));
  DFFHQX1 \state_reg[8] (.CK (clk), .D (n_96), .Q (state[8]));
  OR2XL g2983(.A (n_95), .B (n_93), .Y (n_98));
  NAND3BXL g2973(.AN (n_46), .B (n_76), .C (n_89), .Y (n_97));
  OR4X1 g2976(.A (n_45), .B (n_95), .C (n_84), .D (n_86), .Y (n_96));
  NOR4X1 g2975(.A (n_67), .B (n_61), .C (n_88), .D (n_114), .Y (n_94));
  DFFHQX1 \state_reg[0] (.CK (clk), .D (n_87), .Q (state[0]));
  DFFHQX1 \fail_counter_reg[0] (.CK (clk), .D (n_90), .Q
       (fail_counter[0]));
  OAI211X1 g2991(.A0 (n_4), .A1 (n_56), .B0 (n_92), .C0 (n_71), .Y
       (n_93));
  DFFQXL \fail_counter_reg[1] (.CK (clk), .D (n_83), .Q
       (fail_counter[1]));
  INVX1 g2995(.A (n_114), .Y (n_92));
  NOR2BX1 g2986(.AN (n_80), .B (reset), .Y (n_90));
  NOR4X1 g2977(.A (n_40), .B (n_64), .C (n_88), .D (n_95), .Y (n_89));
  DFFHQX1 \state_reg[10] (.CK (clk), .D (n_77), .Q (state[10]));
  DFFHQX1 \state_reg[2] (.CK (clk), .D (n_79), .Q (state[2]));
  OAI2BB1X1 g2989(.A0N (pymt_amt_denied), .A1N (n_70), .B0 (n_82), .Y
       (n_87));
  OAI22X1 g2990(.A0 (n_65), .A1 (n_55), .B0 (pymt_amt_denied), .B1
       (n_85), .Y (n_86));
  OAI21X1 g2997(.A0 (transaction_fail), .A1 (n_60), .B0 (n_48), .Y
       (n_84));
  NOR2X1 g2987(.A (reset), .B (n_75), .Y (n_83));
  DFFHQX1 \state_reg[5] (.CK (clk), .D (n_72), .Q (state[5]));
  DFFHQX1 \state_reg[4] (.CK (clk), .D (n_69), .Q (state[4]));
  AOI22X1 g2998(.A0 (transaction_fail), .A1 (n_81), .B0 (n_78), .B1
       (n_57), .Y (n_82));
  OAI31X1 g2999(.A0 (n_74), .A1 (fail_counter[0]), .A2 (n_51), .B0
       (n_62), .Y (n_80));
  OAI2BB1X1 g3000(.A0N (n_54), .A1N (n_78), .B0 (n_63), .Y (n_79));
  OAI211X1 g2988(.A0 (n_6), .A1 (n_76), .B0 (n_53), .C0 (n_73), .Y
       (n_77));
  DFFHQX1 \state_reg[1] (.CK (clk), .D (n_59), .Q (state[1]));
  MXI2XL g3001(.A (n_52), .B (fail_counter[1]), .S0 (n_74), .Y (n_75));
  OAI31X1 g2985(.A0 (reset), .A1 (n_44), .A2 (state[7]), .B0 (n_73), .Y
       (n_88));
  INVX1 g3003(.A (n_71), .Y (n_72));
  INVX1 g3006(.A (n_70), .Y (n_85));
  INVX1 g3011(.A (n_68), .Y (n_69));
  OR2X1 g2994(.A (n_66), .B (n_67), .Y (n_95));
  DFFHQX1 \state_reg[3] (.CK (clk), .D (n_66), .Q (state[3]));
  NAND2X1 g3004(.A (n_65), .B (n_64), .Y (n_71));
  NOR2X1 g3007(.A (pymt_amt_conf), .B (n_76), .Y (n_70));
  NAND2BX1 g3009(.AN (n_76), .B (pymt_amt_conf), .Y (n_63));
  NAND2XL g3010(.A (n_74), .B (fail_counter[0]), .Y (n_62));
  OAI21X1 g3012(.A0 (visa_choice_in), .A1 (n_2), .B0 (n_64), .Y (n_68));
  NOR3BX1 g3013(.AN (n_78), .B (pin_fail), .C (pin_success), .Y (n_61));
  INVX1 g3015(.A (n_81), .Y (n_60));
  NOR2BX1 g3017(.AN (n_78), .B (n_31), .Y (n_59));
  NOR2X1 g3016(.A (transaction_success), .B (n_56), .Y (n_81));
  INVX1 g3020(.A (n_64), .Y (n_55));
  AOI32X1 g3025(.A0 (state[10]), .A1 (n_49), .A2 (n_29), .B0 (n_54),
       .B1 (n_41), .Y (n_74));
  NOR2BX1 g3027(.AN (n_47), .B (n_42), .Y (n_66));
  NOR2X1 g3028(.A (n_53), .B (state[8]), .Y (n_78));
  NOR2X1 g3029(.A (n_11), .B (n_51), .Y (n_52));
  NOR3X1 g3021(.A (n_50), .B (state[7]), .C (n_43), .Y (n_64));
  NAND3BXL g3022(.AN (n_50), .B (state[7]), .C (n_49), .Y (n_76));
  OAI211X1 g3023(.A0 (n_32), .A1 (n_47), .B0 (n_39), .C0 (n_26), .Y
       (n_48));
  NAND2X1 g3026(.A (n_46), .B (state[8]), .Y (n_56));
  NOR4BBX1 g3005(.AN (n_34), .BN (state[3]), .C (state[1]), .D
       (state[10]), .Y (n_67));
  NOR2X1 g3008(.A (n_112), .B (n_45), .Y (n_73));
  OR4X1 g3019(.A (n_30), .B (state[6]), .C (state[10]), .D (n_43), .Y
       (n_44));
  NAND2X1 g3031(.A (n_47), .B (state[8]), .Y (n_50));
  AOI33XL g3032(.A0 (state[9]), .A1 (state[5]), .A2 (n_24), .B0
       (state[7]), .B1 (state[8]), .B2 (n_17), .Y (n_42));
  INVX1 g3033(.A (n_46), .Y (n_53));
  INVX1 g3036(.A (n_41), .Y (n_51));
  NOR3X1 g3034(.A (n_38), .B (n_37), .C (n_36), .Y (n_46));
  NOR3BX1 g3035(.AN (n_39), .B (n_38), .C (n_43), .Y (n_40));
  NOR4X1 g3037(.A (n_21), .B (n_37), .C (n_28), .D (n_36), .Y (n_41));
  NOR4BX1 g3024(.AN (state[1]), .B (n_33), .C (state[3]), .D (n_36), .Y
       (n_45));
  NOR2BX1 g3030(.AN (n_49), .B (n_33), .Y (n_34));
  NOR2X1 g3038(.A (n_38), .B (state[10]), .Y (n_47));
  NOR2X1 g3039(.A (n_31), .B (n_38), .Y (n_32));
  NAND3BXL g3040(.AN (state[0]), .B (process_init), .C (n_25), .Y
       (n_30));
  NOR2X1 g3043(.A (n_22), .B (n_28), .Y (n_29));
  NAND3X1 g3041(.A (n_27), .B (state[8]), .C (n_37), .Y (n_33));
  NAND2X1 g3044(.A (n_27), .B (n_14), .Y (n_38));
  NAND2X1 g3047(.A (state[10]), .B (n_26), .Y (n_36));
  INVX1 g3048(.A (n_25), .Y (n_28));
  OAI31X1 g3052(.A0 (state[4]), .A1 (state[8]), .A2 (state[7]), .B0
       (n_20), .Y (n_24));
  NOR2X1 g3049(.A (state[2]), .B (n_113), .Y (n_25));
  AOI31X1 g3050(.A0 (state[6]), .A1 (state[0]), .A2 (state[7]), .B0
       (n_18), .Y (n_22));
  NOR3BX1 g3046(.AN (pin_fail), .B (pin_success), .C (n_57), .Y (n_54));
  NOR3X1 g3051(.A (reset), .B (state[2]), .C (n_21), .Y (n_27));
  INVX1 g3053(.A (n_43), .Y (n_26));
  NAND2X1 g3056(.A (state[4]), .B (n_39), .Y (n_20));
  NOR2X1 g3060(.A (state[7]), .B (n_21), .Y (n_18));
  NAND2BX1 g3045(.AN (n_57), .B (pin_success), .Y (n_31));
  NAND2X1 g3054(.A (n_15), .B (n_16), .Y (n_43));
  NOR2BX1 g3055(.AN (n_16), .B (n_15), .Y (n_17));
  INVXL g3071(.A (n_12), .Y (pin_process_init));
  NOR3BX1 g3061(.AN (state[9]), .B (state[4]), .C (state[5]), .Y
       (n_49));
  XNOR2X1 g3062(.A (fail_counter[0]), .B (fail_counter[1]), .Y (n_11));
  NAND2X1 g3072(.A (n_8), .B (state[2]), .Y (n_12));
  NOR2X1 g3077(.A (state[8]), .B (n_37), .Y (n_39));
  NOR2XL g3076(.A (reset), .B (n_15), .Y (card_choice[0]));
  AOI2BB1XL g3058(.A0N (amex_choice_in), .A1N (mastercard_choice_in),
       .B0 (visa_choice_in), .Y (n_65));
  AND2XL g3074(.A (n_8), .B (state[0]), .Y (process_abort));
  AND2XL g3073(.A (n_8), .B (state[3]), .Y (pymt_amt_print));
  NOR2XL g3069(.A (pymt_amt_denied), .B (pymt_amt_conf), .Y (n_6));
  NAND2BX1 g3075(.AN (state[0]), .B (state[6]), .Y (n_21));
  NOR2BX1 g3066(.AN (state[6]), .B (reset), .Y (light_bit));
  NOR2X1 g3068(.A (state[1]), .B (state[3]), .Y (n_14));
  NOR2X1 g3067(.A (state[9]), .B (state[5]), .Y (n_16));
  NOR2XL g3063(.A (transaction_success), .B (transaction_fail), .Y
       (n_4));
  NOR2BX1 g3065(.AN (state[1]), .B (reset), .Y (pymt_process_init));
  NOR2BX1 g3070(.AN (amex_choice_in), .B (mastercard_choice_in), .Y
       (n_2));
  AND2X1 g3078(.A (fail_counter[1]), .B (fail_counter[0]), .Y (n_57));
  NOR2BX1 g3064(.AN (state[5]), .B (reset), .Y (card_choice[1]));
  INVX1 g3082(.A (state[7]), .Y (n_37));
  INVX1 g3079(.A (state[4]), .Y (n_15));
  INVXL g3081(.A (reset), .Y (n_8));
  NOR4BX1 g2(.AN (n_18), .B (n_12), .C (n_113), .D (n_36), .Y (n_112));
  NAND2BX1 g3096(.AN (state[8]), .B (n_14), .Y (n_113));
  OAI2BB1X1 g3097(.A0N (n_78), .A1N (n_57), .B0 (n_85), .Y (n_114));
endmodule

