

================================================================
== Vivado HLS Report for 'product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s'
================================================================
* Date:           Fri Aug  5 17:06:34 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.753 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.75>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%w_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %w_V)" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 3 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a_V)" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 4 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %a_V_read to i21" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 5 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i6 %w_V_read to i21" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 6 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.75ns) (root node of the DSP)   --->   "%r_V = mul i21 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 3.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.75> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %r_V, i32 5, i32 20)" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 8 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "ret i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_resource.h:291]   --->   Operation 9 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_V_read    (read      ) [ 000]
a_V_read    (read      ) [ 000]
sext_ln1116 (sext      ) [ 000]
sext_ln1118 (sext      ) [ 000]
r_V         (mul       ) [ 011]
trunc_ln    (partselect) [ 000]
ret_ln291   (ret       ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="w_V_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="6" slack="0"/>
<pin id="16" dir="0" index="1" bw="6" slack="0"/>
<pin id="17" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_V_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="a_V_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="16" slack="0"/>
<pin id="22" dir="0" index="1" bw="16" slack="0"/>
<pin id="23" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="sext_ln1116_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="16" slack="0"/>
<pin id="28" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="sext_ln1118_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="6" slack="0"/>
<pin id="32" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="trunc_ln_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="21" slack="1"/>
<pin id="37" dir="0" index="2" bw="4" slack="0"/>
<pin id="38" dir="0" index="3" bw="6" slack="0"/>
<pin id="39" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="43" class="1007" name="r_V_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="16" slack="0"/>
<pin id="45" dir="0" index="1" bw="6" slack="0"/>
<pin id="46" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="49" class="1005" name="r_V_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="21" slack="1"/>
<pin id="51" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="29"><net_src comp="20" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="14" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="47"><net_src comp="26" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="48"><net_src comp="30" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="52"><net_src comp="43" pin="2"/><net_sink comp="49" pin=0"/></net>

<net id="53"><net_src comp="49" pin="1"/><net_sink comp="34" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>> : a_V | {1 }
	Port: product_dense<ap_fixed,ap_fixed,ap_fixed<16,4,5,3,0>> : w_V | {1 }
  - Chain level:
	State 1
		r_V : 1
	State 2
		ret_ln291 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|
| Operation|   Functional Unit   |  DSP48E |
|----------|---------------------|---------|
|    mul   |      r_V_fu_43      |    1    |
|----------|---------------------|---------|
|   read   | w_V_read_read_fu_14 |    0    |
|          | a_V_read_read_fu_20 |    0    |
|----------|---------------------|---------|
|   sext   |  sext_ln1116_fu_26  |    0    |
|          |  sext_ln1118_fu_30  |    0    |
|----------|---------------------|---------|
|partselect|    trunc_ln_fu_34   |    0    |
|----------|---------------------|---------|
|   Total  |                     |    1    |
|----------|---------------------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|r_V_reg_49|   21   |
+----------+--------+
|   Total  |   21   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           | DSP48E |   FF   |
+-----------+--------+--------+
|  Function |    1   |    -   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |   21   |
+-----------+--------+--------+
|   Total   |    1   |   21   |
+-----------+--------+--------+
