Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct  6 15:41:06 2020
| Host         : LAPTOP-7KFHSKA6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGAInterface_timing_summary_routed.rpt -pb VGAInterface_timing_summary_routed.pb -rpx VGAInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAInterface
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (20)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (20)
-------------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.207        0.000                      0                   50        0.103        0.000                      0                   50        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
Clk100MHz                    {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard    {0.000 19.861}     39.722          25.175          
  clkfbout_ClockingWizard    {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard_1  {0.000 19.861}     39.722          25.175          
  clkfbout_ClockingWizard_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                                      3.000        0.000                       0                     1  
  PixelClk_ClockingWizard         36.207        0.000                      0                   50        0.201        0.000                      0                   50       19.361        0.000                       0                    22  
  clkfbout_ClockingWizard                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard_1       36.210        0.000                      0                   50        0.201        0.000                      0                   50       19.361        0.000                       0                    22  
  clkfbout_ClockingWizard_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PixelClk_ClockingWizard_1  PixelClk_ClockingWizard         36.207        0.000                      0                   50        0.103        0.000                      0                   50  
PixelClk_ClockingWizard    PixelClk_ClockingWizard_1       36.207        0.000                      0                   50        0.103        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       36.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[2]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.212ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.704ns (23.804%)  route 2.253ns (76.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.551     2.126    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X1Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                 36.212    

Slack (MET) :             36.214ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.812%)  route 2.252ns (76.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.550     2.125    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.214    

Slack (MET) :             36.214ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.812%)  route 2.252ns (76.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.550     2.125    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[1]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.157%)  route 0.131ns (40.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.295    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.049    -0.246 r  verticalTimings/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    verticalTimings/p_0_in[9]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.107    -0.447    verticalTimings/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.284    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.048    -0.236 r  verticalTimings/VCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    verticalTimings/p_0_in[4]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107    -0.446    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.295    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  verticalTimings/VCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    verticalTimings/p_0_in[8]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.092    -0.462    verticalTimings/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.130    -0.296    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.045    -0.251 r  verticalTimings/VCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    verticalTimings/p_0_in[7]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091    -0.463    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.283    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  verticalTimings/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    verticalTimings/p_0_in[5]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.461    verticalTimings/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.284    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.045    -0.239 r  verticalTimings/VCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    verticalTimings/p_0_in[3]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.091    -0.462    verticalTimings/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.815%)  route 0.153ns (45.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.153    -0.272    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X3Y142         LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  verticalTimings/horizontalTimings/addrb0_i_6/O
                         net (fo=1, routed)           0.000    -0.227    verticalTimings/horizontalTimings/D[5]
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.092    -0.459    verticalTimings/horizontalTimings/pixelCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.146%)  route 0.200ns (51.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/horizontalTimings/CLK
    SLICE_X4Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/Q
                         net (fo=9, routed)           0.200    -0.226    verticalTimings/horizontalTimings/pixelCounter_reg[0]
    SLICE_X3Y143         LUT3 (Prop_lut3_I1_O)        0.045    -0.181 r  verticalTimings/horizontalTimings/addrb0_i_9/O
                         net (fo=1, routed)           0.000    -0.181    verticalTimings/horizontalTimings/D[2]
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[2]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.435    verticalTimings/horizontalTimings/pixelCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.391%)  route 0.206ns (52.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    verticalTimings/horizontalTimings/CLK
    SLICE_X4Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  verticalTimings/horizontalTimings/pixelCounter_reg[7]/Q
                         net (fo=7, routed)           0.206    -0.221    verticalTimings/horizontalTimings/pixelCounter_reg[7]
    SLICE_X3Y142         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  verticalTimings/horizontalTimings/addrb0_i_2/O
                         net (fo=1, routed)           0.000    -0.176    verticalTimings/horizontalTimings/D[9]
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.091    -0.437    verticalTimings/horizontalTimings/pixelCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/Q
                         net (fo=6, routed)           0.170    -0.255    verticalTimings/horizontalTimings/pixelCounter_reg[4]
    SLICE_X3Y143         LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  verticalTimings/horizontalTimings/addrb0_i_7/O
                         net (fo=1, routed)           0.000    -0.210    verticalTimings/horizontalTimings/D[4]
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.474    verticalTimings/horizontalTimings/pixelCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clockmap/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y16   clockmap/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X1Y143     verticalTimings/VCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X1Y143     verticalTimings/VCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y143     verticalTimings/VCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y143     verticalTimings/VCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y143     verticalTimings/VCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y143     verticalTimings/VCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X1Y142     verticalTimings/VCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y142     verticalTimings/VCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y142     verticalTimings/VCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y142     verticalTimings/VCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y142     verticalTimings/VCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y142     verticalTimings/VCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y143     verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y142     verticalTimings/horizontalTimings/pixelCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y142     verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y143     verticalTimings/VCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y143     verticalTimings/VCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y143     verticalTimings/VCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y143     verticalTimings/VCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y143     verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y143     verticalTimings/horizontalTimings/pixelCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y143     verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y143     verticalTimings/horizontalTimings/pixelCounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmap/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockmap/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard_1
  To Clock:  PixelClk_ClockingWizard_1

Setup :            0  Failing Endpoints,  Worst Slack       36.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.210ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.095    38.770    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.341    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.210    

Slack (MET) :             36.210ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.095    38.770    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.341    verticalTimings/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.210    

Slack (MET) :             36.210ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.095    38.770    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.341    verticalTimings/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.210    

Slack (MET) :             36.212ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[2]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.095    38.771    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.342    verticalTimings/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.212    

Slack (MET) :             36.212ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.095    38.771    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.342    verticalTimings/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.212    

Slack (MET) :             36.212ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.095    38.771    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.342    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.212    

Slack (MET) :             36.212ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.095    38.771    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.342    verticalTimings/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.212    

Slack (MET) :             36.215ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.704ns (23.804%)  route 2.253ns (76.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.551     2.126    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.095    38.770    
    SLICE_X1Y142         FDRE (Setup_fdre_C_R)       -0.429    38.341    verticalTimings/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                 36.215    

Slack (MET) :             36.217ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.812%)  route 2.252ns (76.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.550     2.125    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.095    38.771    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.429    38.342    verticalTimings/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.217    

Slack (MET) :             36.217ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.812%)  route 2.252ns (76.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.550     2.125    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[1]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.095    38.771    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.429    38.342    verticalTimings/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.157%)  route 0.131ns (40.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.295    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.049    -0.246 r  verticalTimings/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    verticalTimings/p_0_in[9]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.107    -0.447    verticalTimings/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.284    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.048    -0.236 r  verticalTimings/VCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    verticalTimings/p_0_in[4]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107    -0.446    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.295    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  verticalTimings/VCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    verticalTimings/p_0_in[8]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.092    -0.462    verticalTimings/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.130    -0.296    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.045    -0.251 r  verticalTimings/VCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    verticalTimings/p_0_in[7]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091    -0.463    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.283    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  verticalTimings/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    verticalTimings/p_0_in[5]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.461    verticalTimings/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.284    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.045    -0.239 r  verticalTimings/VCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    verticalTimings/p_0_in[3]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.091    -0.462    verticalTimings/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.815%)  route 0.153ns (45.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.153    -0.272    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X3Y142         LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  verticalTimings/horizontalTimings/addrb0_i_6/O
                         net (fo=1, routed)           0.000    -0.227    verticalTimings/horizontalTimings/D[5]
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.092    -0.459    verticalTimings/horizontalTimings/pixelCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.146%)  route 0.200ns (51.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/horizontalTimings/CLK
    SLICE_X4Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/Q
                         net (fo=9, routed)           0.200    -0.226    verticalTimings/horizontalTimings/pixelCounter_reg[0]
    SLICE_X3Y143         LUT3 (Prop_lut3_I1_O)        0.045    -0.181 r  verticalTimings/horizontalTimings/addrb0_i_9/O
                         net (fo=1, routed)           0.000    -0.181    verticalTimings/horizontalTimings/D[2]
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[2]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.435    verticalTimings/horizontalTimings/pixelCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.391%)  route 0.206ns (52.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    verticalTimings/horizontalTimings/CLK
    SLICE_X4Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  verticalTimings/horizontalTimings/pixelCounter_reg[7]/Q
                         net (fo=7, routed)           0.206    -0.221    verticalTimings/horizontalTimings/pixelCounter_reg[7]
    SLICE_X3Y142         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  verticalTimings/horizontalTimings/addrb0_i_2/O
                         net (fo=1, routed)           0.000    -0.176    verticalTimings/horizontalTimings/D[9]
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.091    -0.437    verticalTimings/horizontalTimings/pixelCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/Q
                         net (fo=6, routed)           0.170    -0.255    verticalTimings/horizontalTimings/pixelCounter_reg[4]
    SLICE_X3Y143         LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  verticalTimings/horizontalTimings/addrb0_i_7/O
                         net (fo=1, routed)           0.000    -0.210    verticalTimings/horizontalTimings/D[4]
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.474    verticalTimings/horizontalTimings/pixelCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard_1
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clockmap/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y16   clockmap/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X1Y143     verticalTimings/VCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X1Y143     verticalTimings/VCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y143     verticalTimings/VCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y143     verticalTimings/VCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y143     verticalTimings/VCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y143     verticalTimings/VCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X1Y142     verticalTimings/VCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X0Y142     verticalTimings/VCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y142     verticalTimings/VCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y142     verticalTimings/VCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y142     verticalTimings/VCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y142     verticalTimings/VCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y143     verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y142     verticalTimings/horizontalTimings/pixelCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y142     verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y143     verticalTimings/VCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y143     verticalTimings/VCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y143     verticalTimings/VCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y143     verticalTimings/VCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X0Y143     verticalTimings/VCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y143     verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y143     verticalTimings/horizontalTimings/pixelCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y143     verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y143     verticalTimings/horizontalTimings/pixelCounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard_1
  To Clock:  clkfbout_ClockingWizard_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmap/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockmap/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard_1
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       36.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[2]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.212ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.704ns (23.804%)  route 2.253ns (76.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.551     2.126    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X1Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                 36.212    

Slack (MET) :             36.214ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.812%)  route 2.252ns (76.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.550     2.125    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.214    

Slack (MET) :             36.214ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.812%)  route 2.252ns (76.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.550     2.125    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[1]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.157%)  route 0.131ns (40.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.295    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.049    -0.246 r  verticalTimings/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    verticalTimings/p_0_in[9]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.098    -0.456    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.107    -0.349    verticalTimings/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.284    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.048    -0.236 r  verticalTimings/VCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    verticalTimings/p_0_in[4]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.098    -0.455    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107    -0.348    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.295    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  verticalTimings/VCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    verticalTimings/p_0_in[8]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.098    -0.456    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.092    -0.364    verticalTimings/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.130    -0.296    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.045    -0.251 r  verticalTimings/VCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    verticalTimings/p_0_in[7]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.098    -0.456    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091    -0.365    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.283    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  verticalTimings/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    verticalTimings/p_0_in[5]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.098    -0.455    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.363    verticalTimings/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.284    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.045    -0.239 r  verticalTimings/VCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    verticalTimings/p_0_in[3]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.098    -0.455    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.091    -0.364    verticalTimings/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.815%)  route 0.153ns (45.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.153    -0.272    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X3Y142         LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  verticalTimings/horizontalTimings/addrb0_i_6/O
                         net (fo=1, routed)           0.000    -0.227    verticalTimings/horizontalTimings/D[5]
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[5]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.092    -0.361    verticalTimings/horizontalTimings/pixelCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.146%)  route 0.200ns (51.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/horizontalTimings/CLK
    SLICE_X4Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/Q
                         net (fo=9, routed)           0.200    -0.226    verticalTimings/horizontalTimings/pixelCounter_reg[0]
    SLICE_X3Y143         LUT3 (Prop_lut3_I1_O)        0.045    -0.181 r  verticalTimings/horizontalTimings/addrb0_i_9/O
                         net (fo=1, routed)           0.000    -0.181    verticalTimings/horizontalTimings/D[2]
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[2]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.098    -0.429    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.337    verticalTimings/horizontalTimings/pixelCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.391%)  route 0.206ns (52.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    verticalTimings/horizontalTimings/CLK
    SLICE_X4Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  verticalTimings/horizontalTimings/pixelCounter_reg[7]/Q
                         net (fo=7, routed)           0.206    -0.221    verticalTimings/horizontalTimings/pixelCounter_reg[7]
    SLICE_X3Y142         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  verticalTimings/horizontalTimings/addrb0_i_2/O
                         net (fo=1, routed)           0.000    -0.176    verticalTimings/horizontalTimings/D[9]
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.098    -0.430    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.091    -0.339    verticalTimings/horizontalTimings/pixelCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/Q
                         net (fo=6, routed)           0.170    -0.255    verticalTimings/horizontalTimings/pixelCounter_reg[4]
    SLICE_X3Y143         LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  verticalTimings/horizontalTimings/addrb0_i_7/O
                         net (fo=1, routed)           0.000    -0.210    verticalTimings/horizontalTimings/D[4]
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.098    -0.468    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.376    verticalTimings/horizontalTimings/pixelCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard_1

Setup :            0  Failing Endpoints,  Worst Slack       36.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.704ns (23.769%)  route 2.258ns (76.231%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.555     2.131    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[2]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.209ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.777%)  route 2.257ns (76.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.554     2.130    verticalTimings/horizontalTimings_n_12
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 36.209    

Slack (MET) :             36.212ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.704ns (23.804%)  route 2.253ns (76.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.289 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.551     2.126    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.289    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.098    38.767    
    SLICE_X1Y142         FDRE (Setup_fdre_C_R)       -0.429    38.338    verticalTimings/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                 36.212    

Slack (MET) :             36.214ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.812%)  route 2.252ns (76.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.550     2.125    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.214    

Slack (MET) :             36.214ns  (required time - arrival time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.812%)  route 2.252ns (76.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.290 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.709    -0.831    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.899     0.524    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.124     0.648 r  verticalTimings/horizontalTimings/VCounter[9]_i_6/O
                         net (fo=1, routed)           0.804     1.452    verticalTimings/horizontalTimings/VCounter[9]_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  verticalTimings/horizontalTimings/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.550     2.125    verticalTimings/horizontalTimings_n_12
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.290    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[1]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.098    38.768    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.429    38.339    verticalTimings/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 36.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.157%)  route 0.131ns (40.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.295    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.049    -0.246 r  verticalTimings/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    verticalTimings/p_0_in[9]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[9]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.098    -0.456    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.107    -0.349    verticalTimings/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.284    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.048    -0.236 r  verticalTimings/VCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    verticalTimings/p_0_in[4]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.098    -0.455    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107    -0.348    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.131    -0.295    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  verticalTimings/VCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    verticalTimings/p_0_in[8]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[8]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.098    -0.456    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.092    -0.364    verticalTimings/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/CLK
    SLICE_X1Y142         FDRE                                         r  verticalTimings/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/VCounter_reg[6]/Q
                         net (fo=6, routed)           0.130    -0.296    verticalTimings/VCounter_reg[6]
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.045    -0.251 r  verticalTimings/VCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    verticalTimings/p_0_in[7]
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/CLK
    SLICE_X0Y142         FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.098    -0.456    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091    -0.365    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.283    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  verticalTimings/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    verticalTimings/p_0_in[5]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[5]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.098    -0.455    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.363    verticalTimings/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/CLK
    SLICE_X1Y143         FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.284    verticalTimings/VCounter_reg_n_0_[0]
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.045    -0.239 r  verticalTimings/VCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    verticalTimings/p_0_in[3]
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/CLK
    SLICE_X0Y143         FDRE                                         r  verticalTimings/VCounter_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.098    -0.455    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.091    -0.364    verticalTimings/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.815%)  route 0.153ns (45.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/horizontalTimings/pixelCounter_reg[3]/Q
                         net (fo=6, routed)           0.153    -0.272    verticalTimings/horizontalTimings/pixelCounter_reg[3]
    SLICE_X3Y142         LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  verticalTimings/horizontalTimings/addrb0_i_6/O
                         net (fo=1, routed)           0.000    -0.227    verticalTimings/horizontalTimings/D[5]
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[5]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.098    -0.453    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.092    -0.361    verticalTimings/horizontalTimings/pixelCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.146%)  route 0.200ns (51.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    verticalTimings/horizontalTimings/CLK
    SLICE_X4Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/Q
                         net (fo=9, routed)           0.200    -0.226    verticalTimings/horizontalTimings/pixelCounter_reg[0]
    SLICE_X3Y143         LUT3 (Prop_lut3_I1_O)        0.045    -0.181 r  verticalTimings/horizontalTimings/addrb0_i_9/O
                         net (fo=1, routed)           0.000    -0.181    verticalTimings/horizontalTimings/D[2]
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[2]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.098    -0.429    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.337    verticalTimings/horizontalTimings/pixelCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.391%)  route 0.206ns (52.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    verticalTimings/horizontalTimings/CLK
    SLICE_X4Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  verticalTimings/horizontalTimings/pixelCounter_reg[7]/Q
                         net (fo=7, routed)           0.206    -0.221    verticalTimings/horizontalTimings/pixelCounter_reg[7]
    SLICE_X3Y142         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  verticalTimings/horizontalTimings/addrb0_i_2/O
                         net (fo=1, routed)           0.000    -0.176    verticalTimings/horizontalTimings/D[9]
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y142         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.098    -0.430    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.091    -0.339    verticalTimings/horizontalTimings/pixelCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/Q
                         net (fo=6, routed)           0.170    -0.255    verticalTimings/horizontalTimings/pixelCounter_reg[4]
    SLICE_X3Y143         LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  verticalTimings/horizontalTimings/addrb0_i_7/O
                         net (fo=1, routed)           0.000    -0.210    verticalTimings/horizontalTimings/D[4]
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    verticalTimings/horizontalTimings/CLK
    SLICE_X3Y143         FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.098    -0.468    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.376    verticalTimings/horizontalTimings/pixelCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.166    





