-- generated by newgenasym Fri Oct 17 06:38:04 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity viper_asic is
    port (    
	BCLK_DN:   IN     STD_LOGIC;    
	BCLK_DP:   IN     STD_LOGIC;    
	BCLK_ITP_DN: OUT    STD_LOGIC;    
	BCLK_ITP_DP: OUT    STD_LOGIC;    
	BPM_M:     INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	\cat_err*\: INOUT  STD_LOGIC;    
	COMP0:     IN     STD_LOGIC;    
	\dbr*\:    IN     STD_LOGIC;    
	DDR0_BA:   OUT    STD_LOGIC_VECTOR (2 DOWNTO 0);    
	\ddr0_cas*\: OUT    STD_LOGIC;    
	DDR0_CKE:  OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DDR0_CLK_M: OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DDR0_CLK_P: OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DDR0_CS_M: OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DDR0_DQ:   INOUT  STD_LOGIC_VECTOR (63 DOWNTO 0);    
	DDR0_DQS_M: INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	DDR0_DQS_P: INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	DDR0_MA:   OUT    STD_LOGIC_VECTOR (15 DOWNTO 0);    
	DDR0_ODT:  OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	\ddr0_ras*\: OUT    STD_LOGIC;    
	\ddr0_reset*\: OUT    STD_LOGIC;    
	\ddr0_we*\: OUT    STD_LOGIC;    
	DDR1_BA:   OUT    STD_LOGIC_VECTOR (2 DOWNTO 0);    
	\ddr1_cas*\: OUT    STD_LOGIC;    
	DDR1_CKE:  OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DDR1_CLK_M: OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DDR1_CLK_P: OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DDR1_CS_M: OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DDR1_DQ:   INOUT  STD_LOGIC_VECTOR (63 DOWNTO 0);    
	DDR1_DQS_M: INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	DDR1_DQS_P: INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	DDR1_MA:   OUT    STD_LOGIC_VECTOR (15 DOWNTO 0);    
	DDR1_ODT:  OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	\ddr1_ras*\: OUT    STD_LOGIC;    
	\ddr1_reset*\: OUT    STD_LOGIC;    
	\ddr1_we*\: OUT    STD_LOGIC;    
	DDR_COMP:  IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	DDR_VREF:  IN     STD_LOGIC;    
	DVI_A_GND_RTN: OUT    STD_LOGIC;    
	DVI_A_HORZ_SYNC: OUT    STD_LOGIC;    
	DVI_ANALOG_BLUE: OUT    STD_LOGIC;    
	DVI_ANALOG_GRN: OUT    STD_LOGIC;    
	DVI_ANALOG_RED: OUT    STD_LOGIC;    
	DVI_DDC_CLK: OUT    STD_LOGIC;    
	DVI_DDC_DATA: OUT    STD_LOGIC;    
	DVI_TDMS_CLK_SHLD: OUT    STD_LOGIC;    
	DVI_TDMS_CLKN: OUT    STD_LOGIC;    
	DVI_TDMS_CLKP: OUT    STD_LOGIC;    
	DVI_TDMS_DN: OUT    STD_LOGIC_VECTOR (5 DOWNTO 0);    
	DVI_TDMS_DP: OUT    STD_LOGIC_VECTOR (5 DOWNTO 0);    
	DVI_TDMS_SHLD05: OUT    STD_LOGIC;    
	DVI_TDMS_SHLD13: OUT    STD_LOGIC;    
	DVI_TDMS_SHLD24: OUT    STD_LOGIC;    
	DVI_VSYNC: OUT    STD_LOGIC;    
	FC_AH5:    INOUT  STD_LOGIC;    
	FPGA_PPC_ALE_A: IN     STD_LOGIC;    
	FPGA_PPC_ALE_B: IN     STD_LOGIC;    
	FPGA_PPC_AS: IN     STD_LOGIC;    
	FPGA_PPC_BADDR28: IN     STD_LOGIC;    
	FPGA_PPC_BADDR29: IN     STD_LOGIC;    
	FPGA_PPC_BADDR30: IN     STD_LOGIC;    
	FPGA_PPC_BB: IN     STD_LOGIC;    
	FPGA_PPC_BG: IN     STD_LOGIC;    
	FPGA_PPC_BI: IN     STD_LOGIC;    
	FPGA_PPC_BR: IN     STD_LOGIC;    
	FPGA_PPC_BS_A0: IN     STD_LOGIC;    
	FPGA_PPC_BS_A1: IN     STD_LOGIC;    
	FPGA_PPC_BS_A2: IN     STD_LOGIC;    
	FPGA_PPC_BS_A3: IN     STD_LOGIC;    
	FPGA_PPC_BURST: IN     STD_LOGIC;    
	FPGA_PPC_CLKOUT: IN     STD_LOGIC;    
	FPGA_PPC_CR_IRQ3: IN     STD_LOGIC;    
	FPGA_PPC_CS2: IN     STD_LOGIC;    
	FPGA_PPC_DATA: INOUT  STD_LOGIC_VECTOR (31 DOWNTO 0);    
	FPGA_PPC_RD_WR: IN     STD_LOGIC;    
	GPIO0:     INOUT  STD_LOGIC;    
	GPIO1:     INOUT  STD_LOGIC;    
	GPIO10:    INOUT  STD_LOGIC;    
	GPIO11:    INOUT  STD_LOGIC;    
	GPIO12:    INOUT  STD_LOGIC;    
	GPIO13:    INOUT  STD_LOGIC;    
	GPIO14:    INOUT  STD_LOGIC;    
	GPIO15:    INOUT  STD_LOGIC;    
	GPIO16:    INOUT  STD_LOGIC;    
	GPIO17:    INOUT  STD_LOGIC;    
	GPIO18:    INOUT  STD_LOGIC;    
	GPIO19:    INOUT  STD_LOGIC;    
	GPIO2:     INOUT  STD_LOGIC;    
	GPIO20:    INOUT  STD_LOGIC;    
	GPIO21:    INOUT  STD_LOGIC;    
	GPIO22:    INOUT  STD_LOGIC;    
	GPIO23:    INOUT  STD_LOGIC;    
	GPIO24:    INOUT  STD_LOGIC;    
	GPIO25:    INOUT  STD_LOGIC;    
	GPIO26:    INOUT  STD_LOGIC;    
	GPIO27:    INOUT  STD_LOGIC;    
	GPIO28:    INOUT  STD_LOGIC;    
	GPIO29:    INOUT  STD_LOGIC;    
	GPIO3:     INOUT  STD_LOGIC;    
	GPIO30:    INOUT  STD_LOGIC;    
	GPIO31:    INOUT  STD_LOGIC;    
	GPIO32:    INOUT  STD_LOGIC;    
	GPIO33:    INOUT  STD_LOGIC;    
	GPIO34:    INOUT  STD_LOGIC;    
	GPIO35:    INOUT  STD_LOGIC;    
	GPIO36:    INOUT  STD_LOGIC;    
	GPIO37:    INOUT  STD_LOGIC;    
	GPIO38:    INOUT  STD_LOGIC;    
	GPIO39:    INOUT  STD_LOGIC;    
	GPIO4:     INOUT  STD_LOGIC;    
	GPIO40:    INOUT  STD_LOGIC;    
	GPIO5:     INOUT  STD_LOGIC;    
	GPIO6:     INOUT  STD_LOGIC;    
	GPIO7:     INOUT  STD_LOGIC;    
	GPIO8:     INOUT  STD_LOGIC;    
	GPIO9:     INOUT  STD_LOGIC;    
	HDMI_CEC:  IN     STD_LOGIC;    
	HDMI_DDC_CLK: IN     STD_LOGIC;    
	HDMI_DDC_DATA: IN     STD_LOGIC;    
	HDMI_HPDTCT: IN     STD_LOGIC;    
	HDMI_TDMS_CLKN: IN     STD_LOGIC;    
	HDMI_TDMS_CLKP: IN     STD_LOGIC;    
	HDMI_TDMS_CLKSHLD: IN     STD_LOGIC;    
	HDMI_TDMS_DN: IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	HDMI_TDMS_DP: IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	HDMI_TDMS_SHLD0: IN     STD_LOGIC;    
	HDMI_TDMS_SHLD1: IN     STD_LOGIC;    
	HDMI_TDMS_SHLD2: IN     STD_LOGIC;    
	ISENSE:    IN     STD_LOGIC;    
	PCIE_RXN:  IN     STD_LOGIC_VECTOR (7 DOWNTO 0);    
	PCIE_RXP:  IN     STD_LOGIC_VECTOR (7 DOWNTO 0);    
	PCIE_TXN:  OUT    STD_LOGIC_VECTOR (7 DOWNTO 0);    
	PCIE_TXP:  OUT    STD_LOGIC_VECTOR (7 DOWNTO 0);    
	PECI:      INOUT  STD_LOGIC;    
	PPC_BDIP_GPL_B5: IN     STD_LOGIC;    
	\prdy*\:   OUT    STD_LOGIC;    
	\preq*\:   IN     STD_LOGIC;    
	\prochot*\: INOUT  STD_LOGIC;    
	\psi*\:    OUT    STD_LOGIC;    
	\reset*\:  IN     STD_LOGIC;    
	SATA3_COMPI: INOUT  STD_LOGIC;    
	SATA3_COMPO: INOUT  STD_LOGIC;    
	SATA_BIAS: INOUT  STD_LOGIC;    
	SATA_CLK:  INOUT  STD_LOGIC;    
	SATA_COMPI: INOUT  STD_LOGIC;    
	SATA_COMPO: INOUT  STD_LOGIC;    
	\sata_led*\: INOUT  STD_LOGIC;    
	SATA_RXN:  IN     STD_LOGIC_VECTOR (5 DOWNTO 0);    
	SATA_RXP:  IN     STD_LOGIC_VECTOR (5 DOWNTO 0);    
	SATA_TXN:  OUT    STD_LOGIC_VECTOR (5 DOWNTO 0);    
	SATA_TXP:  OUT    STD_LOGIC_VECTOR (5 DOWNTO 0);    
	SDATAOUT0: INOUT  STD_LOGIC;    
	SDATAOUT1: INOUT  STD_LOGIC;    
	\sktocc*\: OUT    STD_LOGIC;    
	SLOAD:     INOUT  STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TDO:       OUT    STD_LOGIC;    
	\thermtrip*\: OUT    STD_LOGIC;    
	TMS:       IN     STD_LOGIC;    
	\trst*\:   IN     STD_LOGIC;    
	USB3_RXN:  IN     STD_LOGIC_VECTOR (3 DOWNTO 0);    
	USB3_RXP:  IN     STD_LOGIC_VECTOR (3 DOWNTO 0);    
	USB3_TXN:  OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	USB3_TXP:  OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	VCC_SENSE: OUT    STD_LOGIC;    
	VCCPWRGOOD: IN     STD_LOGIC;    
	VDDPWRGOOD: IN     STD_LOGIC;    
	VGA_BGND:  OUT    STD_LOGIC;    
	VGA_BVID:  OUT    STD_LOGIC;    
	VGA_GGND:  OUT    STD_LOGIC;    
	VGA_GVID:  OUT    STD_LOGIC;    
	VGA_HSYNC: OUT    STD_LOGIC;    
	VGA_ID0:   OUT    STD_LOGIC;    
	VGA_ID1:   OUT    STD_LOGIC;    
	VGA_ID2:   OUT    STD_LOGIC;    
	VGA_ID3:   OUT    STD_LOGIC;    
	VGA_RGND:  OUT    STD_LOGIC;    
	VGA_RVID:  OUT    STD_LOGIC;    
	VGA_SGND:  OUT    STD_LOGIC;    
	VGA_VSYNC: OUT    STD_LOGIC;    
	VID:       INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	VSS_SENSE: OUT    STD_LOGIC;    
	VSS_SENSE_VTT: OUT    STD_LOGIC;    
	VTT_SENSE: OUT    STD_LOGIC;    
	VTT_VID2:  OUT    STD_LOGIC;    
	VTT_VID3:  OUT    STD_LOGIC;    
	VTT_VID4:  OUT    STD_LOGIC;    
	VTTPWRGOOD: IN     STD_LOGIC);
end viper_asic;
