// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_mat_418_dout,
        in_mat_418_empty_n,
        in_mat_418_read,
        out_mat_419_din,
        out_mat_419_full_n,
        out_mat_419_write,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_pp0_stage0 = 18'd2;
parameter    ap_ST_fsm_state4 = 18'd4;
parameter    ap_ST_fsm_state5 = 18'd8;
parameter    ap_ST_fsm_state6 = 18'd16;
parameter    ap_ST_fsm_state7 = 18'd32;
parameter    ap_ST_fsm_state8 = 18'd64;
parameter    ap_ST_fsm_state9 = 18'd128;
parameter    ap_ST_fsm_state10 = 18'd256;
parameter    ap_ST_fsm_state11 = 18'd512;
parameter    ap_ST_fsm_state12 = 18'd1024;
parameter    ap_ST_fsm_state13 = 18'd2048;
parameter    ap_ST_fsm_state14 = 18'd4096;
parameter    ap_ST_fsm_state15 = 18'd8192;
parameter    ap_ST_fsm_state16 = 18'd16384;
parameter    ap_ST_fsm_state17 = 18'd32768;
parameter    ap_ST_fsm_pp1_stage0 = 18'd65536;
parameter    ap_ST_fsm_state36 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_mat_418_dout;
input   in_mat_418_empty_n;
output   in_mat_418_read;
output  [7:0] out_mat_419_din;
input   out_mat_419_full_n;
output   out_mat_419_write;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_mat_418_read;
reg out_mat_419_write;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_mat_418_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln332_reg_1713;
reg    ap_enable_reg_pp1_iter7;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln389_reg_1943;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter6_reg;
reg   [0:0] cmp89_reg_1874;
reg   [0:0] and_ln406_reg_1947;
reg   [0:0] and_ln406_reg_1947_pp1_iter6_reg;
reg    out_mat_419_blk_n;
reg    ap_enable_reg_pp1_iter17;
reg   [0:0] slt_reg_1869;
reg   [0:0] and_ln487_reg_1977;
reg   [0:0] and_ln487_reg_1977_pp1_iter16_reg;
reg   [0:0] icmp_ln489_reg_1951;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter16_reg;
reg   [0:0] and_ln486_reg_1981;
reg   [0:0] and_ln486_reg_1981_pp1_iter16_reg;
reg   [32:0] indvar_flatten_reg_371;
reg   [1:0] i_reg_382;
reg   [31:0] j_reg_393;
reg   [63:0] j_1_reg_451;
reg   [63:0] j_1_reg_451_pp1_iter1_reg;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state18_pp1_stage0_iter0;
wire    ap_block_state19_pp1_stage0_iter1;
wire    ap_block_state20_pp1_stage0_iter2;
wire    ap_block_state21_pp1_stage0_iter3;
wire    ap_block_state22_pp1_stage0_iter4;
wire    ap_block_state23_pp1_stage0_iter5;
wire    ap_block_state24_pp1_stage0_iter6;
reg    ap_predicate_op197_read_state25;
reg    ap_block_state25_pp1_stage0_iter7;
wire    ap_block_state26_pp1_stage0_iter8;
wire    ap_block_state27_pp1_stage0_iter9;
wire    ap_block_state28_pp1_stage0_iter10;
wire    ap_block_state29_pp1_stage0_iter11;
wire    ap_block_state30_pp1_stage0_iter12;
wire    ap_block_state31_pp1_stage0_iter13;
wire    ap_block_state32_pp1_stage0_iter14;
wire    ap_block_state33_pp1_stage0_iter15;
wire    ap_block_state34_pp1_stage0_iter16;
reg    ap_predicate_op339_write_state35;
reg    ap_block_state35_pp1_stage0_iter17;
reg    ap_block_pp1_stage0_11001;
reg   [63:0] j_1_reg_451_pp1_iter2_reg;
reg   [63:0] j_1_reg_451_pp1_iter3_reg;
reg   [63:0] j_1_reg_451_pp1_iter4_reg;
reg   [63:0] j_1_reg_451_pp1_iter5_reg;
reg   [63:0] j_1_reg_451_pp1_iter6_reg;
reg   [63:0] j_1_reg_451_pp1_iter7_reg;
reg   [16:0] conv_i_i202_i_phi_reg_466;
reg   [0:0] flag_write_reg_478;
reg   [0:0] flag_write_reg_478_pp1_iter9_reg;
wire   [41:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;
reg  signed [41:0] reg_606;
wire    ap_CS_fsm_state15;
wire   [7:0] line_buffer_V_1_0_q2;
reg    ap_enable_reg_pp1_iter10;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter9_reg;
reg   [31:0] first_row_index_5_reg_415;
reg   [0:0] icmp_ln870_2_reg_1971;
reg   [0:0] icmp_ln870_2_reg_1971_pp1_iter9_reg;
wire   [7:0] line_buffer_V_1_0_q1;
wire   [7:0] line_buffer_V_2_0_q2;
wire   [7:0] line_buffer_V_2_0_q1;
wire   [7:0] line_buffer_V_0_0_q2;
wire   [7:0] line_buffer_V_0_0_q1;
wire   [32:0] tmp_fu_658_p3;
reg   [32:0] tmp_reg_1703;
wire   [32:0] add_ln332_fu_666_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln332_fu_672_p2;
wire   [31:0] select_ln332_fu_682_p3;
reg   [31:0] select_ln332_reg_1717;
wire   [1:0] select_ln332_1_fu_696_p3;
reg   [1:0] select_ln332_1_reg_1722;
wire   [0:0] trunc_ln332_fu_704_p1;
reg   [0:0] trunc_ln332_reg_1727;
wire   [31:0] add_ln337_fu_708_p2;
wire   [15:0] trunc_ln300_fu_719_p1;
reg   [15:0] trunc_ln300_reg_1756;
wire    ap_CS_fsm_state4;
wire   [63:0] xnew_fu_723_p3;
reg   [63:0] xnew_reg_1761;
wire   [15:0] trunc_ln301_fu_741_p1;
reg   [15:0] trunc_ln301_reg_1766;
wire    ap_CS_fsm_state5;
wire   [47:0] scalex_V_fu_745_p1;
reg   [47:0] scalex_V_reg_1771;
wire   [63:0] ynew_fu_749_p3;
reg   [63:0] ynew_reg_1776;
wire   [47:0] trunc_ln703_1_fu_757_p1;
reg   [47:0] trunc_ln703_1_reg_1781;
wire    ap_CS_fsm_state6;
reg   [21:0] conv_i_i_i322_i_cast_reg_1786;
reg   [37:0] rhs_reg_1791;
wire  signed [63:0] sext_ln293_fu_781_p1;
reg  signed [63:0] sext_ln293_reg_1796;
wire    ap_CS_fsm_state7;
wire   [31:0] loop_row_count_fu_788_p3;
reg   [31:0] loop_row_count_reg_1801;
wire   [31:0] sub272_fu_804_p2;
reg   [31:0] sub272_reg_1806;
wire   [31:0] tmp_V_fu_809_p2;
reg   [31:0] tmp_V_reg_1811;
wire   [0:0] cmp7515_fu_814_p2;
reg   [0:0] cmp7515_reg_1816;
wire   [42:0] rhs_cast_fu_820_p1;
reg   [42:0] rhs_cast_reg_1820;
wire   [53:0] shl_i_i_i_i233_i_fu_828_p3;
reg   [53:0] shl_i_i_i_i233_i_reg_1825;
wire   [53:0] shl_i_i_i_i_i_fu_836_p3;
reg   [53:0] shl_i_i_i_i_i_reg_1830;
wire   [41:0] indexx_pre_V_1_fu_848_p3;
reg   [41:0] indexx_pre_V_1_reg_1835;
wire   [41:0] shl_i_i_i216_i_fu_860_p3;
reg   [41:0] shl_i_i_i216_i_reg_1840;
wire  signed [63:0] sext_ln382_fu_868_p1;
reg  signed [63:0] sext_ln382_reg_1845;
wire  signed [63:0] smax_cast_fu_881_p1;
reg  signed [63:0] smax_cast_reg_1850;
wire   [21:0] sub_ln851_fu_885_p2;
reg   [21:0] sub_ln851_reg_1855;
wire   [31:0] i_2_fu_890_p2;
reg   [31:0] i_2_reg_1860;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln382_fu_896_p2;
reg   [0:0] icmp_ln382_reg_1865;
wire   [0:0] slt_fu_901_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] cmp89_fu_910_p2;
wire   [31:0] op2_assign_fu_915_p2;
reg   [31:0] op2_assign_reg_1881;
wire   [0:0] cmp277_fu_921_p2;
reg   [0:0] cmp277_reg_1889;
wire   [31:0] op2_assign_1_fu_926_p2;
reg   [31:0] op2_assign_1_reg_1895;
wire   [0:0] cmp_i_i235_i_fu_936_p2;
reg   [0:0] cmp_i_i235_i_reg_1901;
wire   [0:0] icmp_ln851_fu_941_p2;
reg   [0:0] icmp_ln851_reg_1906;
wire   [41:0] indexy_pre_V_fu_993_p3;
reg   [41:0] indexy_pre_V_reg_1911;
wire    ap_CS_fsm_state16;
reg   [0:0] p_Result_s_reg_1917;
wire   [23:0] trunc_ln389_fu_1009_p1;
reg   [23:0] trunc_ln389_reg_1922;
wire   [16:0] ret_V_15_fu_1020_p3;
reg   [16:0] ret_V_15_reg_1927;
wire   [0:0] xor_ln882_fu_1036_p2;
reg   [0:0] xor_ln882_reg_1933;
wire    ap_CS_fsm_state17;
wire   [63:0] add_ln389_fu_1042_p2;
reg   [63:0] add_ln389_reg_1938;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln389_fu_1048_p2;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter1_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter2_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter3_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter4_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter5_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter7_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter8_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter10_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter11_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter12_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter13_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter14_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter15_reg;
reg   [0:0] icmp_ln389_reg_1943_pp1_iter16_reg;
wire   [0:0] and_ln406_fu_1058_p2;
reg   [0:0] and_ln406_reg_1947_pp1_iter1_reg;
reg   [0:0] and_ln406_reg_1947_pp1_iter2_reg;
reg   [0:0] and_ln406_reg_1947_pp1_iter3_reg;
reg   [0:0] and_ln406_reg_1947_pp1_iter4_reg;
reg   [0:0] and_ln406_reg_1947_pp1_iter5_reg;
wire   [0:0] icmp_ln489_fu_1063_p2;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter1_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter2_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter3_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter4_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter5_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter6_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter7_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter8_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter9_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter10_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter11_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter12_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter13_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter14_reg;
reg   [0:0] icmp_ln489_reg_1951_pp1_iter15_reg;
wire   [31:0] zext_ln395_fu_1072_p1;
wire   [16:0] ret_V_16_fu_1109_p3;
reg   [16:0] ret_V_16_reg_1961;
reg    ap_enable_reg_pp1_iter1;
reg   [16:0] ret_V_16_reg_1961_pp1_iter2_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter3_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter4_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter5_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter6_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter7_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter8_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter9_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter10_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter11_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter12_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter13_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter14_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter15_reg;
reg   [16:0] ret_V_16_reg_1961_pp1_iter16_reg;
wire   [1:0] trunc_ln728_fu_1116_p1;
reg   [1:0] trunc_ln728_reg_1966;
reg   [1:0] trunc_ln728_reg_1966_pp1_iter2_reg;
reg   [1:0] trunc_ln728_reg_1966_pp1_iter3_reg;
reg   [1:0] trunc_ln728_reg_1966_pp1_iter4_reg;
reg   [1:0] trunc_ln728_reg_1966_pp1_iter5_reg;
reg   [1:0] trunc_ln728_reg_1966_pp1_iter6_reg;
reg   [1:0] trunc_ln728_reg_1966_pp1_iter7_reg;
reg   [1:0] trunc_ln728_reg_1966_pp1_iter8_reg;
reg   [1:0] trunc_ln728_reg_1966_pp1_iter9_reg;
wire   [0:0] icmp_ln870_2_fu_1124_p2;
reg   [0:0] icmp_ln870_2_reg_1971_pp1_iter2_reg;
reg   [0:0] icmp_ln870_2_reg_1971_pp1_iter3_reg;
reg   [0:0] icmp_ln870_2_reg_1971_pp1_iter4_reg;
reg   [0:0] icmp_ln870_2_reg_1971_pp1_iter5_reg;
reg   [0:0] icmp_ln870_2_reg_1971_pp1_iter6_reg;
reg   [0:0] icmp_ln870_2_reg_1971_pp1_iter7_reg;
reg   [0:0] icmp_ln870_2_reg_1971_pp1_iter8_reg;
reg   [0:0] icmp_ln870_2_reg_1971_pp1_iter10_reg;
wire   [0:0] and_ln487_fu_1129_p2;
reg   [0:0] and_ln487_reg_1977_pp1_iter2_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter3_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter4_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter5_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter6_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter7_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter8_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter9_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter10_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter11_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter12_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter13_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter14_reg;
reg   [0:0] and_ln487_reg_1977_pp1_iter15_reg;
wire   [0:0] and_ln486_fu_1139_p2;
reg   [0:0] and_ln486_reg_1981_pp1_iter2_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter3_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter4_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter5_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter6_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter7_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter8_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter9_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter10_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter11_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter12_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter13_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter14_reg;
reg   [0:0] and_ln486_reg_1981_pp1_iter15_reg;
wire   [0:0] icmp_ln1494_fu_1148_p2;
reg   [0:0] icmp_ln1494_reg_1985;
wire   [16:0] ret_V_17_fu_1222_p3;
reg   [16:0] ret_V_17_reg_1990;
wire   [0:0] not_cmp_i_i176_fu_1256_p2;
reg   [0:0] not_cmp_i_i176_reg_1996;
reg   [11:0] Wx_V_reg_2001;
reg   [11:0] Wx_V_reg_2001_pp1_iter9_reg;
reg   [11:0] Wx_V_reg_2001_pp1_iter10_reg;
reg   [11:0] Wx_V_reg_2001_pp1_iter11_reg;
wire   [6:0] line_buffer_V_1_0_addr_1_gep_fu_329_p3;
wire   [6:0] line_buffer_V_1_0_addr_2_gep_fu_336_p3;
wire   [6:0] line_buffer_V_2_0_addr_gep_fu_343_p3;
wire   [6:0] line_buffer_V_2_0_addr_1_gep_fu_350_p3;
wire   [6:0] line_buffer_V_0_0_addr_1_gep_fu_357_p3;
wire   [6:0] line_buffer_V_0_0_addr_2_gep_fu_364_p3;
wire   [11:0] Wy_V_fu_1314_p4;
reg   [11:0] Wy_V_reg_2067;
wire   [7:0] p_Val2_s_fu_1338_p3;
reg   [7:0] p_Val2_s_reg_2082;
reg   [7:0] p_Val2_s_reg_2082_pp1_iter12_reg;
reg   [7:0] p_Val2_s_reg_2082_pp1_iter13_reg;
reg   [7:0] p_Val2_s_reg_2082_pp1_iter14_reg;
reg   [7:0] p_Val2_s_reg_2082_pp1_iter15_reg;
wire   [9:0] ret_9_fu_1381_p2;
reg   [9:0] ret_9_reg_2087;
reg  signed [9:0] ret_9_reg_2087_pp1_iter12_reg;
wire   [8:0] ret_10_fu_1393_p2;
reg  signed [8:0] ret_10_reg_2092;
wire   [23:0] ret_V_11_fu_1448_p2;
reg   [23:0] ret_V_11_reg_2137;
reg   [7:0] trunc_ln831_2_reg_2142;
wire   [0:0] icmp_ln851_3_fu_1468_p2;
reg   [0:0] icmp_ln851_3_reg_2149;
wire   [31:0] output_rows_count_1_fu_1554_p3;
wire    ap_CS_fsm_state36;
wire   [31:0] read_rows_count_2_fu_1607_p3;
wire   [31:0] first_row_index_4_fu_1622_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state18;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
reg    ap_enable_reg_pp1_iter15;
reg    ap_enable_reg_pp1_iter16;
reg   [6:0] line_buffer_V_0_0_address0;
reg    line_buffer_V_0_0_ce0;
reg    line_buffer_V_0_0_we0;
reg   [7:0] line_buffer_V_0_0_d0;
reg   [6:0] line_buffer_V_0_0_address1;
reg    line_buffer_V_0_0_ce1;
reg   [6:0] line_buffer_V_0_0_address2;
reg    line_buffer_V_0_0_ce2;
reg   [6:0] line_buffer_V_1_0_address0;
reg    line_buffer_V_1_0_ce0;
reg    line_buffer_V_1_0_we0;
reg   [7:0] line_buffer_V_1_0_d0;
reg   [6:0] line_buffer_V_1_0_address1;
reg    line_buffer_V_1_0_ce1;
reg   [6:0] line_buffer_V_1_0_address2;
reg    line_buffer_V_1_0_ce2;
wire   [6:0] line_buffer_V_2_0_address0;
reg    line_buffer_V_2_0_ce0;
reg    line_buffer_V_2_0_we0;
reg   [6:0] line_buffer_V_2_0_address1;
reg    line_buffer_V_2_0_ce1;
reg   [6:0] line_buffer_V_2_0_address2;
reg    line_buffer_V_2_0_ce2;
wire    grp_xfUDivResize_fu_563_ap_start;
wire    grp_xfUDivResize_fu_563_ap_done;
wire    grp_xfUDivResize_fu_563_ap_idle;
wire    grp_xfUDivResize_fu_563_ap_ready;
reg   [63:0] grp_xfUDivResize_fu_563_in_n;
reg   [15:0] grp_xfUDivResize_fu_563_in_d;
wire   [63:0] grp_xfUDivResize_fu_563_ap_return;
reg   [31:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex;
reg   [47:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale;
reg    grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_block_state18_pp1_stage0_iter0_ignore_call5;
wire    ap_block_state19_pp1_stage0_iter1_ignore_call5;
wire    ap_block_state20_pp1_stage0_iter2_ignore_call5;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call5;
wire    ap_block_state22_pp1_stage0_iter4_ignore_call5;
wire    ap_block_state23_pp1_stage0_iter5_ignore_call5;
wire    ap_block_state24_pp1_stage0_iter6_ignore_call5;
reg    ap_block_state25_pp1_stage0_iter7_ignore_call5;
wire    ap_block_state26_pp1_stage0_iter8_ignore_call5;
wire    ap_block_state27_pp1_stage0_iter9_ignore_call5;
wire    ap_block_state28_pp1_stage0_iter10_ignore_call5;
wire    ap_block_state29_pp1_stage0_iter11_ignore_call5;
wire    ap_block_state30_pp1_stage0_iter12_ignore_call5;
wire    ap_block_state31_pp1_stage0_iter13_ignore_call5;
wire    ap_block_state32_pp1_stage0_iter14_ignore_call5;
wire    ap_block_state33_pp1_stage0_iter15_ignore_call5;
wire    ap_block_state34_pp1_stage0_iter16_ignore_call5;
reg    ap_block_state35_pp1_stage0_iter17_ignore_call5;
reg    ap_block_pp1_stage0_11001_ignoreCallOp170;
reg   [1:0] ap_phi_mux_i_phi_fu_386_p4;
reg   [31:0] i_1_reg_404;
reg   [31:0] output_rows_count_reg_427;
reg   [31:0] read_rows_count_reg_439;
reg   [63:0] ap_phi_mux_j_1_phi_fu_458_p4;
wire   [0:0] ap_phi_mux_flag_write_phi_fu_483_p6;
wire   [0:0] ap_phi_reg_pp1_iter0_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter1_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter2_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter3_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter4_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter5_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter6_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter7_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter8_flag_write_reg_478;
wire   [7:0] ap_phi_reg_pp1_iter0_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter1_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter2_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter3_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter4_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter5_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter6_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter7_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter9_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter10_P0Buf_V_0_4_reg_495;
reg   [7:0] ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495;
wire   [7:0] ap_phi_reg_pp1_iter0_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter1_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter2_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter3_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter4_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter5_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter6_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter7_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter9_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter10_P0Buf_V_1_0_reg_512;
reg   [7:0] ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512;
wire   [7:0] ap_phi_reg_pp1_iter0_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter1_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter2_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter3_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter4_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter5_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter6_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter7_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter9_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter10_P0Buf_V_0_0_reg_529;
reg   [7:0] ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529;
wire   [7:0] ap_phi_reg_pp1_iter0_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter1_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter2_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter3_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter4_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter5_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter6_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter7_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter9_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter10_P0Buf_V_1_4_reg_546;
reg   [7:0] ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546;
reg    grp_xfUDivResize_fu_563_ap_start_reg;
wire   [63:0] zext_ln337_fu_714_p1;
wire   [63:0] zext_ln430_fu_1283_p1;
wire   [63:0] zext_ln431_fu_1292_p1;
reg   [7:0] read_pixel_fu_162;
reg   [16:0] nextYScale_V_fu_166;
reg   [16:0] ap_sig_allocacmp_nextYScale_V_2;
reg   [16:0] indexy_V_fu_170;
reg   [16:0] ap_sig_allocacmp_indexy_V_2;
reg    ap_block_pp1_stage0_01001;
wire  signed [31:0] tmp_fu_658_p1;
wire  signed [31:0] icmp_ln337_fu_677_p1;
wire   [0:0] icmp_ln337_fu_677_p2;
wire   [1:0] add_ln332_1_fu_690_p2;
wire  signed [31:0] trunc_ln300_fu_719_p0;
wire  signed [31:0] xnew_fu_723_p1;
wire  signed [31:0] sext_ln293_fu_781_p0;
wire   [0:0] icmp_ln354_fu_784_p2;
wire  signed [31:0] icmp_ln356_fu_794_p0;
wire  signed [31:0] icmp_ln356_fu_794_p1;
wire   [0:0] icmp_ln356_fu_794_p2;
wire  signed [31:0] loop_col_count_fu_798_p1;
wire  signed [31:0] loop_col_count_fu_798_p2;
wire  signed [31:0] tmp_V_fu_809_p0;
wire   [31:0] loop_col_count_fu_798_p3;
wire   [31:0] i_op_assign_fu_823_p2;
wire   [19:0] empty_fu_844_p1;
wire   [19:0] empty_60_fu_856_p1;
wire  signed [31:0] sext_ln382_fu_868_p0;
wire  signed [31:0] empty_61_fu_871_p0;
wire  signed [31:0] empty_61_fu_871_p1;
wire   [0:0] empty_61_fu_871_p2;
wire  signed [31:0] smax_fu_875_p1;
wire  signed [31:0] smax_fu_875_p2;
wire   [31:0] smax_fu_875_p3;
wire  signed [41:0] trunc_ln387_fu_906_p0;
wire  signed [41:0] conv_i_i255_i_fu_932_p0;
wire  signed [53:0] conv_i_i255_i_fu_932_p1;
wire   [21:0] trunc_ln387_fu_906_p1;
wire  signed [42:0] lhs_fu_946_p1;
wire   [42:0] ret_V_14_fu_950_p2;
wire   [16:0] ret_V_cast_fu_955_p4;
wire   [0:0] tmp_2_fu_973_p3;
wire   [41:0] spec_select78_fu_987_p3;
wire   [16:0] add_i_i_i_i_i286_i_fu_981_p2;
wire   [0:0] tmp_1_fu_965_p3;
wire   [16:0] select_ln850_fu_1013_p3;
wire   [31:0] zext_ln882_1_fu_1028_p1;
wire   [0:0] icmp_ln882_1_fu_1031_p2;
wire   [0:0] icmp_ln408_fu_1053_p2;
wire   [19:0] trunc_ln395_fu_1068_p1;
wire   [21:0] trunc_ln851_fu_1086_p1;
wire   [16:0] trunc_ln_fu_1077_p4;
wire   [0:0] icmp_ln851_1_fu_1089_p2;
wire   [16:0] ret_V_fu_1095_p2;
wire   [16:0] select_ln850_1_fu_1101_p3;
wire   [31:0] zext_ln870_1_fu_1120_p1;
wire   [0:0] icmp_ln870_3_fu_1134_p2;
wire  signed [41:0] sext_ln1495_fu_1144_p0;
wire  signed [53:0] sext_ln1495_fu_1144_p1;
wire   [0:0] tmp_5_fu_1158_p3;
wire   [41:0] select_ln257_fu_1166_p3;
wire   [41:0] indexx_pre_V_fu_1172_p3;
wire   [21:0] trunc_ln851_1_fu_1198_p1;
wire   [16:0] trunc_ln831_1_fu_1180_p4;
wire   [0:0] icmp_ln851_2_fu_1202_p2;
wire   [16:0] ret_V_7_fu_1208_p2;
wire   [0:0] p_Result_1_fu_1190_p3;
wire   [16:0] select_ln850_2_fu_1214_p3;
wire   [1:0] trunc_ln728_1_fu_1230_p1;
wire   [23:0] trunc_ln703_2_fu_1242_p1;
wire   [23:0] rhs_2_fu_1234_p3;
wire   [31:0] idx_fu_1252_p1;
wire   [23:0] ret_V_9_fu_1246_p2;
wire   [6:0] empty_62_fu_1271_p1;
wire   [6:0] zext_ln428_fu_1274_p1;
wire   [6:0] idx_nxt_fu_1277_p2;
wire   [23:0] rhs_1_fu_1302_p3;
wire   [23:0] ret_V_6_fu_1309_p2;
wire   [8:0] zext_ln215_1_fu_1349_p1;
wire   [8:0] zext_ln215_fu_1345_p1;
wire   [7:0] p_Val2_4_fu_1331_p3;
wire   [8:0] zext_ln215_3_fu_1363_p1;
wire   [8:0] zext_ln215_2_fu_1359_p1;
wire   [8:0] ret_fu_1353_p2;
wire   [8:0] ret_8_fu_1367_p2;
wire   [9:0] zext_ln215_4_fu_1373_p1;
wire   [9:0] zext_ln215_5_fu_1377_p1;
wire  signed [8:0] ret_6_fu_1387_p2;
wire   [23:0] grp_fu_1630_p2;
wire   [11:0] Wxy_V_fu_1412_p4;
wire  signed [20:0] grp_fu_1637_p2;
wire  signed [21:0] grp_fu_1644_p3;
wire  signed [22:0] grp_fu_1653_p3;
wire   [17:0] P4_V_fu_1434_p3;
wire  signed [23:0] sext_ln1192_3_fu_1441_p1;
wire   [23:0] zext_ln1192_fu_1444_p1;
wire   [9:0] trunc_ln851_2_fu_1464_p1;
wire   [7:0] ret_V_12_fu_1481_p2;
wire   [0:0] p_Result_6_fu_1474_p3;
wire   [7:0] select_ln850_3_fu_1486_p3;
wire   [31:0] zext_ln870_fu_1515_p1;
wire   [0:0] icmp_ln870_fu_1519_p2;
wire   [0:0] and_ln509_fu_1524_p2;
wire   [0:0] icmp_ln870_1_fu_1529_p2;
wire   [0:0] or_ln509_fu_1534_p2;
wire   [31:0] add_ln511_fu_1540_p2;
wire   [31:0] select_ln509_fu_1546_p3;
wire   [31:0] zext_ln882_fu_1561_p1;
wire   [31:0] first_row_index_fu_1570_p2;
wire   [0:0] icmp_ln522_fu_1576_p2;
wire   [31:0] read_rows_count_1_fu_1590_p2;
wire   [0:0] icmp_ln882_fu_1565_p2;
wire   [0:0] and_ln882_fu_1602_p2;
wire   [31:0] sel_tmp1_fu_1596_p3;
wire   [31:0] first_row_index_2_fu_1582_p3;
wire   [31:0] first_row_index_3_fu_1615_p3;
wire   [11:0] grp_fu_1630_p0;
wire   [11:0] grp_fu_1630_p1;
wire   [11:0] grp_fu_1637_p0;
wire   [11:0] grp_fu_1644_p0;
wire   [11:0] grp_fu_1653_p0;
reg    grp_fu_1630_ce;
reg    grp_fu_1637_ce;
reg    grp_fu_1644_ce;
reg    grp_fu_1653_ce;
reg   [17:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [23:0] grp_fu_1630_p00;
wire   [23:0] grp_fu_1630_p10;
wire   [20:0] grp_fu_1637_p00;
wire   [20:0] grp_fu_1644_p00;
wire   [21:0] grp_fu_1653_p00;
reg    ap_condition_999;
reg    ap_condition_386;
reg    ap_condition_457;
reg    ap_condition_84;
reg    ap_condition_1932;
reg    ap_condition_1938;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 grp_xfUDivResize_fu_563_ap_start_reg = 1'b0;
end

resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
line_buffer_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_0_0_address0),
    .ce0(line_buffer_V_0_0_ce0),
    .we0(line_buffer_V_0_0_we0),
    .d0(line_buffer_V_0_0_d0),
    .address1(line_buffer_V_0_0_address1),
    .ce1(line_buffer_V_0_0_ce1),
    .q1(line_buffer_V_0_0_q1),
    .address2(line_buffer_V_0_0_address2),
    .ce2(line_buffer_V_0_0_ce2),
    .q2(line_buffer_V_0_0_q2)
);

resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
line_buffer_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_1_0_address0),
    .ce0(line_buffer_V_1_0_ce0),
    .we0(line_buffer_V_1_0_we0),
    .d0(line_buffer_V_1_0_d0),
    .address1(line_buffer_V_1_0_address1),
    .ce1(line_buffer_V_1_0_ce1),
    .q1(line_buffer_V_1_0_q1),
    .address2(line_buffer_V_1_0_address2),
    .ce2(line_buffer_V_1_0_ce2),
    .q2(line_buffer_V_1_0_q2)
);

resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
line_buffer_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_2_0_address0),
    .ce0(line_buffer_V_2_0_ce0),
    .we0(line_buffer_V_2_0_we0),
    .d0(read_pixel_fu_162),
    .address1(line_buffer_V_2_0_address1),
    .ce1(line_buffer_V_2_0_ce1),
    .q1(line_buffer_V_2_0_q1),
    .address2(line_buffer_V_2_0_address2),
    .ce2(line_buffer_V_2_0_ce2),
    .q2(line_buffer_V_2_0_q2)
);

resize_accel_xfUDivResize grp_xfUDivResize_fu_563(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfUDivResize_fu_563_ap_start),
    .ap_done(grp_xfUDivResize_fu_563_ap_done),
    .ap_idle(grp_xfUDivResize_fu_563_ap_idle),
    .ap_ready(grp_xfUDivResize_fu_563_ap_ready),
    .in_n(grp_xfUDivResize_fu_563_in_n),
    .in_d(grp_xfUDivResize_fu_563_in_d),
    .ap_return(grp_xfUDivResize_fu_563_ap_return)
);

resize_accel_scaleCompute_17_42_20_48_16_1_s grp_scaleCompute_17_42_20_48_16_1_s_fu_580(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .currindex(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex),
    .inscale(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale),
    .ap_return(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return),
    .ap_ce(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce)
);

resize_accel_mul_mul_12ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_mul_12ns_12ns_24_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1630_p0),
    .din1(grp_fu_1630_p1),
    .ce(grp_fu_1630_ce),
    .dout(grp_fu_1630_p2)
);

resize_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1637_p0),
    .din1(ret_6_fu_1387_p2),
    .ce(grp_fu_1637_ce),
    .dout(grp_fu_1637_p2)
);

resize_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1644_p0),
    .din1(ret_10_reg_2092),
    .din2(grp_fu_1637_p2),
    .ce(grp_fu_1644_ce),
    .dout(grp_fu_1644_p3)
);

resize_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1653_p0),
    .din1(ret_9_reg_2087_pp1_iter12_reg),
    .din2(grp_fu_1644_p3),
    .ce(grp_fu_1653_ce),
    .dout(grp_fu_1653_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state18)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state18);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp1_iter17 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfUDivResize_fu_563_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) | ((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
            grp_xfUDivResize_fu_563_ap_start_reg <= 1'b1;
        end else if ((grp_xfUDivResize_fu_563_ap_ready == 1'b1)) begin
            grp_xfUDivResize_fu_563_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529 <= line_buffer_V_0_0_q2;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529 <= line_buffer_V_1_0_q2;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529 <= line_buffer_V_2_0_q2;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter10_P0Buf_V_0_0_reg_529;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495 <= line_buffer_V_1_0_q2;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495 <= line_buffer_V_2_0_q2;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495 <= line_buffer_V_0_0_q2;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter10_P0Buf_V_0_4_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512 <= line_buffer_V_0_0_q1;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512 <= line_buffer_V_1_0_q1;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512 <= line_buffer_V_2_0_q1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter10_P0Buf_V_1_0_reg_512;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546 <= line_buffer_V_1_0_q1;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546 <= line_buffer_V_2_0_q1;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1) & (flag_write_reg_478_pp1_iter9_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546 <= line_buffer_V_0_0_q1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter10_P0Buf_V_1_4_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((1'b1 == ap_condition_999)) begin
            ap_phi_reg_pp1_iter1_flag_write_reg_478 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_flag_write_reg_478 <= ap_phi_reg_pp1_iter0_flag_write_reg_478;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_457)) begin
        if (((cmp89_reg_1874 == 1'd0) & (icmp_ln389_reg_1943 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_flag_write_reg_478 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_flag_write_reg_478 <= ap_phi_reg_pp1_iter1_flag_write_reg_478;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_84)) begin
            ap_phi_reg_pp1_iter8_flag_write_reg_478 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter8_flag_write_reg_478 <= ap_phi_reg_pp1_iter7_flag_write_reg_478;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        first_row_index_5_reg_415 <= first_row_index_4_fu_1622_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        first_row_index_5_reg_415 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        i_1_reg_404 <= i_2_reg_1860;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_1_reg_404 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln332_reg_1713 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_382 <= select_ln332_1_reg_1722;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_382 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indexy_V_fu_170 <= 17'd0;
    end else if (((cmp7515_reg_1816 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        indexy_V_fu_170 <= conv_i_i202_i_phi_reg_466;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln332_fu_672_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_371 <= add_ln332_fu_666_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_371 <= 33'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_reg_1943 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_1_reg_451 <= add_ln389_reg_1938;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        j_1_reg_451 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln332_fu_672_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_393 <= add_ln337_fu_708_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_393 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        nextYScale_V_fu_166 <= 17'd0;
    end else if (((cmp7515_reg_1816 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        nextYScale_V_fu_166 <= ret_V_15_reg_1927;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        output_rows_count_reg_427 <= output_rows_count_1_fu_1554_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        output_rows_count_reg_427 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        read_rows_count_reg_439 <= read_rows_count_2_fu_1607_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        read_rows_count_reg_439 <= 32'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_1869 == 1'd0) & (1'd1 == and_ln486_reg_1981_pp1_iter7_reg) & (1'd0 == and_ln487_reg_1977_pp1_iter7_reg)) | ((slt_reg_1869 == 1'd0) & (1'd1 == and_ln487_reg_1977_pp1_iter7_reg) & (icmp_ln489_reg_1951_pp1_iter7_reg == 1'd1))))) begin
        Wx_V_reg_2001 <= {{ret_V_9_fu_1246_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        Wx_V_reg_2001_pp1_iter10_reg <= Wx_V_reg_2001_pp1_iter9_reg;
        Wx_V_reg_2001_pp1_iter11_reg <= Wx_V_reg_2001_pp1_iter10_reg;
        Wx_V_reg_2001_pp1_iter9_reg <= Wx_V_reg_2001;
        and_ln406_reg_1947_pp1_iter2_reg <= and_ln406_reg_1947_pp1_iter1_reg;
        and_ln406_reg_1947_pp1_iter3_reg <= and_ln406_reg_1947_pp1_iter2_reg;
        and_ln406_reg_1947_pp1_iter4_reg <= and_ln406_reg_1947_pp1_iter3_reg;
        and_ln406_reg_1947_pp1_iter5_reg <= and_ln406_reg_1947_pp1_iter4_reg;
        and_ln406_reg_1947_pp1_iter6_reg <= and_ln406_reg_1947_pp1_iter5_reg;
        and_ln486_reg_1981_pp1_iter10_reg <= and_ln486_reg_1981_pp1_iter9_reg;
        and_ln486_reg_1981_pp1_iter11_reg <= and_ln486_reg_1981_pp1_iter10_reg;
        and_ln486_reg_1981_pp1_iter12_reg <= and_ln486_reg_1981_pp1_iter11_reg;
        and_ln486_reg_1981_pp1_iter13_reg <= and_ln486_reg_1981_pp1_iter12_reg;
        and_ln486_reg_1981_pp1_iter14_reg <= and_ln486_reg_1981_pp1_iter13_reg;
        and_ln486_reg_1981_pp1_iter15_reg <= and_ln486_reg_1981_pp1_iter14_reg;
        and_ln486_reg_1981_pp1_iter16_reg <= and_ln486_reg_1981_pp1_iter15_reg;
        and_ln486_reg_1981_pp1_iter2_reg <= and_ln486_reg_1981;
        and_ln486_reg_1981_pp1_iter3_reg <= and_ln486_reg_1981_pp1_iter2_reg;
        and_ln486_reg_1981_pp1_iter4_reg <= and_ln486_reg_1981_pp1_iter3_reg;
        and_ln486_reg_1981_pp1_iter5_reg <= and_ln486_reg_1981_pp1_iter4_reg;
        and_ln486_reg_1981_pp1_iter6_reg <= and_ln486_reg_1981_pp1_iter5_reg;
        and_ln486_reg_1981_pp1_iter7_reg <= and_ln486_reg_1981_pp1_iter6_reg;
        and_ln486_reg_1981_pp1_iter8_reg <= and_ln486_reg_1981_pp1_iter7_reg;
        and_ln486_reg_1981_pp1_iter9_reg <= and_ln486_reg_1981_pp1_iter8_reg;
        and_ln487_reg_1977_pp1_iter10_reg <= and_ln487_reg_1977_pp1_iter9_reg;
        and_ln487_reg_1977_pp1_iter11_reg <= and_ln487_reg_1977_pp1_iter10_reg;
        and_ln487_reg_1977_pp1_iter12_reg <= and_ln487_reg_1977_pp1_iter11_reg;
        and_ln487_reg_1977_pp1_iter13_reg <= and_ln487_reg_1977_pp1_iter12_reg;
        and_ln487_reg_1977_pp1_iter14_reg <= and_ln487_reg_1977_pp1_iter13_reg;
        and_ln487_reg_1977_pp1_iter15_reg <= and_ln487_reg_1977_pp1_iter14_reg;
        and_ln487_reg_1977_pp1_iter16_reg <= and_ln487_reg_1977_pp1_iter15_reg;
        and_ln487_reg_1977_pp1_iter2_reg <= and_ln487_reg_1977;
        and_ln487_reg_1977_pp1_iter3_reg <= and_ln487_reg_1977_pp1_iter2_reg;
        and_ln487_reg_1977_pp1_iter4_reg <= and_ln487_reg_1977_pp1_iter3_reg;
        and_ln487_reg_1977_pp1_iter5_reg <= and_ln487_reg_1977_pp1_iter4_reg;
        and_ln487_reg_1977_pp1_iter6_reg <= and_ln487_reg_1977_pp1_iter5_reg;
        and_ln487_reg_1977_pp1_iter7_reg <= and_ln487_reg_1977_pp1_iter6_reg;
        and_ln487_reg_1977_pp1_iter8_reg <= and_ln487_reg_1977_pp1_iter7_reg;
        and_ln487_reg_1977_pp1_iter9_reg <= and_ln487_reg_1977_pp1_iter8_reg;
        flag_write_reg_478_pp1_iter9_reg <= flag_write_reg_478;
        icmp_ln389_reg_1943_pp1_iter10_reg <= icmp_ln389_reg_1943_pp1_iter9_reg;
        icmp_ln389_reg_1943_pp1_iter11_reg <= icmp_ln389_reg_1943_pp1_iter10_reg;
        icmp_ln389_reg_1943_pp1_iter12_reg <= icmp_ln389_reg_1943_pp1_iter11_reg;
        icmp_ln389_reg_1943_pp1_iter13_reg <= icmp_ln389_reg_1943_pp1_iter12_reg;
        icmp_ln389_reg_1943_pp1_iter14_reg <= icmp_ln389_reg_1943_pp1_iter13_reg;
        icmp_ln389_reg_1943_pp1_iter15_reg <= icmp_ln389_reg_1943_pp1_iter14_reg;
        icmp_ln389_reg_1943_pp1_iter16_reg <= icmp_ln389_reg_1943_pp1_iter15_reg;
        icmp_ln389_reg_1943_pp1_iter2_reg <= icmp_ln389_reg_1943_pp1_iter1_reg;
        icmp_ln389_reg_1943_pp1_iter3_reg <= icmp_ln389_reg_1943_pp1_iter2_reg;
        icmp_ln389_reg_1943_pp1_iter4_reg <= icmp_ln389_reg_1943_pp1_iter3_reg;
        icmp_ln389_reg_1943_pp1_iter5_reg <= icmp_ln389_reg_1943_pp1_iter4_reg;
        icmp_ln389_reg_1943_pp1_iter6_reg <= icmp_ln389_reg_1943_pp1_iter5_reg;
        icmp_ln389_reg_1943_pp1_iter7_reg <= icmp_ln389_reg_1943_pp1_iter6_reg;
        icmp_ln389_reg_1943_pp1_iter8_reg <= icmp_ln389_reg_1943_pp1_iter7_reg;
        icmp_ln389_reg_1943_pp1_iter9_reg <= icmp_ln389_reg_1943_pp1_iter8_reg;
        icmp_ln489_reg_1951_pp1_iter10_reg <= icmp_ln489_reg_1951_pp1_iter9_reg;
        icmp_ln489_reg_1951_pp1_iter11_reg <= icmp_ln489_reg_1951_pp1_iter10_reg;
        icmp_ln489_reg_1951_pp1_iter12_reg <= icmp_ln489_reg_1951_pp1_iter11_reg;
        icmp_ln489_reg_1951_pp1_iter13_reg <= icmp_ln489_reg_1951_pp1_iter12_reg;
        icmp_ln489_reg_1951_pp1_iter14_reg <= icmp_ln489_reg_1951_pp1_iter13_reg;
        icmp_ln489_reg_1951_pp1_iter15_reg <= icmp_ln489_reg_1951_pp1_iter14_reg;
        icmp_ln489_reg_1951_pp1_iter16_reg <= icmp_ln489_reg_1951_pp1_iter15_reg;
        icmp_ln489_reg_1951_pp1_iter2_reg <= icmp_ln489_reg_1951_pp1_iter1_reg;
        icmp_ln489_reg_1951_pp1_iter3_reg <= icmp_ln489_reg_1951_pp1_iter2_reg;
        icmp_ln489_reg_1951_pp1_iter4_reg <= icmp_ln489_reg_1951_pp1_iter3_reg;
        icmp_ln489_reg_1951_pp1_iter5_reg <= icmp_ln489_reg_1951_pp1_iter4_reg;
        icmp_ln489_reg_1951_pp1_iter6_reg <= icmp_ln489_reg_1951_pp1_iter5_reg;
        icmp_ln489_reg_1951_pp1_iter7_reg <= icmp_ln489_reg_1951_pp1_iter6_reg;
        icmp_ln489_reg_1951_pp1_iter8_reg <= icmp_ln489_reg_1951_pp1_iter7_reg;
        icmp_ln489_reg_1951_pp1_iter9_reg <= icmp_ln489_reg_1951_pp1_iter8_reg;
        icmp_ln870_2_reg_1971_pp1_iter10_reg <= icmp_ln870_2_reg_1971_pp1_iter9_reg;
        icmp_ln870_2_reg_1971_pp1_iter2_reg <= icmp_ln870_2_reg_1971;
        icmp_ln870_2_reg_1971_pp1_iter3_reg <= icmp_ln870_2_reg_1971_pp1_iter2_reg;
        icmp_ln870_2_reg_1971_pp1_iter4_reg <= icmp_ln870_2_reg_1971_pp1_iter3_reg;
        icmp_ln870_2_reg_1971_pp1_iter5_reg <= icmp_ln870_2_reg_1971_pp1_iter4_reg;
        icmp_ln870_2_reg_1971_pp1_iter6_reg <= icmp_ln870_2_reg_1971_pp1_iter5_reg;
        icmp_ln870_2_reg_1971_pp1_iter7_reg <= icmp_ln870_2_reg_1971_pp1_iter6_reg;
        icmp_ln870_2_reg_1971_pp1_iter8_reg <= icmp_ln870_2_reg_1971_pp1_iter7_reg;
        icmp_ln870_2_reg_1971_pp1_iter9_reg <= icmp_ln870_2_reg_1971_pp1_iter8_reg;
        j_1_reg_451_pp1_iter2_reg <= j_1_reg_451_pp1_iter1_reg;
        j_1_reg_451_pp1_iter3_reg <= j_1_reg_451_pp1_iter2_reg;
        j_1_reg_451_pp1_iter4_reg <= j_1_reg_451_pp1_iter3_reg;
        j_1_reg_451_pp1_iter5_reg <= j_1_reg_451_pp1_iter4_reg;
        j_1_reg_451_pp1_iter6_reg <= j_1_reg_451_pp1_iter5_reg;
        j_1_reg_451_pp1_iter7_reg <= j_1_reg_451_pp1_iter6_reg;
        p_Val2_s_reg_2082_pp1_iter12_reg <= p_Val2_s_reg_2082;
        p_Val2_s_reg_2082_pp1_iter13_reg <= p_Val2_s_reg_2082_pp1_iter12_reg;
        p_Val2_s_reg_2082_pp1_iter14_reg <= p_Val2_s_reg_2082_pp1_iter13_reg;
        p_Val2_s_reg_2082_pp1_iter15_reg <= p_Val2_s_reg_2082_pp1_iter14_reg;
        ret_9_reg_2087_pp1_iter12_reg <= ret_9_reg_2087;
        ret_V_16_reg_1961_pp1_iter10_reg <= ret_V_16_reg_1961_pp1_iter9_reg;
        ret_V_16_reg_1961_pp1_iter11_reg <= ret_V_16_reg_1961_pp1_iter10_reg;
        ret_V_16_reg_1961_pp1_iter12_reg <= ret_V_16_reg_1961_pp1_iter11_reg;
        ret_V_16_reg_1961_pp1_iter13_reg <= ret_V_16_reg_1961_pp1_iter12_reg;
        ret_V_16_reg_1961_pp1_iter14_reg <= ret_V_16_reg_1961_pp1_iter13_reg;
        ret_V_16_reg_1961_pp1_iter15_reg <= ret_V_16_reg_1961_pp1_iter14_reg;
        ret_V_16_reg_1961_pp1_iter16_reg <= ret_V_16_reg_1961_pp1_iter15_reg;
        ret_V_16_reg_1961_pp1_iter2_reg <= ret_V_16_reg_1961;
        ret_V_16_reg_1961_pp1_iter3_reg <= ret_V_16_reg_1961_pp1_iter2_reg;
        ret_V_16_reg_1961_pp1_iter4_reg <= ret_V_16_reg_1961_pp1_iter3_reg;
        ret_V_16_reg_1961_pp1_iter5_reg <= ret_V_16_reg_1961_pp1_iter4_reg;
        ret_V_16_reg_1961_pp1_iter6_reg <= ret_V_16_reg_1961_pp1_iter5_reg;
        ret_V_16_reg_1961_pp1_iter7_reg <= ret_V_16_reg_1961_pp1_iter6_reg;
        ret_V_16_reg_1961_pp1_iter8_reg <= ret_V_16_reg_1961_pp1_iter7_reg;
        ret_V_16_reg_1961_pp1_iter9_reg <= ret_V_16_reg_1961_pp1_iter8_reg;
        trunc_ln728_reg_1966_pp1_iter2_reg <= trunc_ln728_reg_1966;
        trunc_ln728_reg_1966_pp1_iter3_reg <= trunc_ln728_reg_1966_pp1_iter2_reg;
        trunc_ln728_reg_1966_pp1_iter4_reg <= trunc_ln728_reg_1966_pp1_iter3_reg;
        trunc_ln728_reg_1966_pp1_iter5_reg <= trunc_ln728_reg_1966_pp1_iter4_reg;
        trunc_ln728_reg_1966_pp1_iter6_reg <= trunc_ln728_reg_1966_pp1_iter5_reg;
        trunc_ln728_reg_1966_pp1_iter7_reg <= trunc_ln728_reg_1966_pp1_iter6_reg;
        trunc_ln728_reg_1966_pp1_iter8_reg <= trunc_ln728_reg_1966_pp1_iter7_reg;
        trunc_ln728_reg_1966_pp1_iter9_reg <= trunc_ln728_reg_1966_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_1869 == 1'd0) & (1'd1 == and_ln486_reg_1981_pp1_iter9_reg) & (1'd0 == and_ln487_reg_1977_pp1_iter9_reg)) | ((slt_reg_1869 == 1'd0) & (1'd1 == and_ln487_reg_1977_pp1_iter9_reg) & (icmp_ln489_reg_1951_pp1_iter9_reg == 1'd1))))) begin
        Wy_V_reg_2067 <= {{ret_V_6_fu_1309_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln389_reg_1938 <= add_ln389_fu_1042_p2;
        ap_phi_reg_pp1_iter1_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter0_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter1_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter0_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter1_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter0_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter1_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter0_P0Buf_V_1_4_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp89_reg_1874 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1048_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln406_reg_1947 <= and_ln406_fu_1058_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln406_reg_1947_pp1_iter1_reg <= and_ln406_reg_1947;
        icmp_ln389_reg_1943 <= icmp_ln389_fu_1048_p2;
        icmp_ln389_reg_1943_pp1_iter1_reg <= icmp_ln389_reg_1943;
        icmp_ln489_reg_1951_pp1_iter1_reg <= icmp_ln489_reg_1951;
        j_1_reg_451_pp1_iter1_reg <= j_1_reg_451;
    end
end

always @ (posedge ap_clk) begin
    if (((slt_reg_1869 == 1'd0) & (1'd0 == and_ln487_fu_1129_p2) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln486_reg_1981 <= and_ln486_fu_1139_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((slt_reg_1869 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln487_reg_1977 <= and_ln487_fu_1129_p2;
        icmp_ln870_2_reg_1971 <= icmp_ln870_2_fu_1124_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter10_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter9_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter10_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter9_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter10_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter9_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter10_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter9_P0Buf_V_1_4_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter2_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter1_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter2_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter1_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter2_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter1_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter2_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter1_P0Buf_V_1_4_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter3_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter2_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter3_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter2_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter3_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter2_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter3_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter2_P0Buf_V_1_4_reg_546;
        ap_phi_reg_pp1_iter3_flag_write_reg_478 <= ap_phi_reg_pp1_iter2_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter4_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter3_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter4_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter3_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter4_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter3_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter4_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter3_P0Buf_V_1_4_reg_546;
        ap_phi_reg_pp1_iter4_flag_write_reg_478 <= ap_phi_reg_pp1_iter3_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter5_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter4_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter5_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter4_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter5_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter4_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter5_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter4_P0Buf_V_1_4_reg_546;
        ap_phi_reg_pp1_iter5_flag_write_reg_478 <= ap_phi_reg_pp1_iter4_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter6_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter5_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter6_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter5_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter6_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter5_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter6_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter5_P0Buf_V_1_4_reg_546;
        ap_phi_reg_pp1_iter6_flag_write_reg_478 <= ap_phi_reg_pp1_iter5_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter7_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter6_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter7_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter6_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter7_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter6_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter7_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter6_P0Buf_V_1_4_reg_546;
        ap_phi_reg_pp1_iter7_flag_write_reg_478 <= ap_phi_reg_pp1_iter6_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter7_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter7_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter7_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter7_P0Buf_V_1_4_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter9_P0Buf_V_0_0_reg_529 <= ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_529;
        ap_phi_reg_pp1_iter9_P0Buf_V_0_4_reg_495 <= ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_495;
        ap_phi_reg_pp1_iter9_P0Buf_V_1_0_reg_512 <= ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_512;
        ap_phi_reg_pp1_iter9_P0Buf_V_1_4_reg_546 <= ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_546;
        flag_write_reg_478 <= ap_phi_reg_pp1_iter8_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        cmp277_reg_1889 <= cmp277_fu_921_p2;
        cmp89_reg_1874 <= cmp89_fu_910_p2;
        op2_assign_1_reg_1895 <= op2_assign_1_fu_926_p2;
        op2_assign_reg_1881 <= op2_assign_fu_915_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        cmp7515_reg_1816 <= cmp7515_fu_814_p2;
        indexx_pre_V_1_reg_1835[41 : 22] <= indexx_pre_V_1_fu_848_p3[41 : 22];
        loop_row_count_reg_1801 <= loop_row_count_fu_788_p3;
        rhs_cast_reg_1820[37 : 0] <= rhs_cast_fu_820_p1[37 : 0];
        sext_ln293_reg_1796 <= sext_ln293_fu_781_p1;
        sext_ln382_reg_1845 <= sext_ln382_fu_868_p1;
        shl_i_i_i216_i_reg_1840[41 : 22] <= shl_i_i_i216_i_fu_860_p3[41 : 22];
        shl_i_i_i_i233_i_reg_1825[53 : 22] <= shl_i_i_i_i233_i_fu_828_p3[53 : 22];
        shl_i_i_i_i_i_reg_1830[53 : 22] <= shl_i_i_i_i_i_fu_836_p3[53 : 22];
        smax_cast_reg_1850 <= smax_cast_fu_881_p1;
        sub272_reg_1806 <= sub272_fu_804_p2;
        sub_ln851_reg_1855 <= sub_ln851_fu_885_p2;
        tmp_V_reg_1811 <= tmp_V_fu_809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp7515_reg_1816 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        cmp_i_i235_i_reg_1901 <= cmp_i_i235_i_fu_936_p2;
        icmp_ln851_reg_1906 <= icmp_ln851_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter16_reg == 1'd0))) begin
        conv_i_i202_i_phi_reg_466 <= ret_V_16_reg_1961_pp1_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_i_i_i322_i_cast_reg_1786 <= {{grp_xfUDivResize_fu_563_ap_return[31:10]}};
        rhs_reg_1791 <= {{grp_xfUDivResize_fu_563_ap_return[47:10]}};
        trunc_ln703_1_reg_1781 <= trunc_ln703_1_fu_757_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_2_reg_1860 <= i_2_fu_890_p2;
        icmp_ln382_reg_1865 <= icmp_ln382_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_reg_1943_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln1494_reg_1985 <= icmp_ln1494_fu_1148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln332_reg_1713 <= icmp_ln332_fu_672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((slt_reg_1869 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1048_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln489_reg_1951 <= icmp_ln489_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_1869 == 1'd0) & (1'd1 == and_ln486_reg_1981_pp1_iter15_reg) & (1'd0 == and_ln487_reg_1977_pp1_iter15_reg)) | ((slt_reg_1869 == 1'd0) & (1'd1 == and_ln487_reg_1977_pp1_iter15_reg) & (icmp_ln489_reg_1951_pp1_iter15_reg == 1'd1))))) begin
        icmp_ln851_3_reg_2149 <= icmp_ln851_3_fu_1468_p2;
        ret_V_11_reg_2137 <= ret_V_11_fu_1448_p2;
        trunc_ln831_2_reg_2142 <= {{ret_V_11_fu_1448_p2[17:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        indexy_pre_V_reg_1911 <= indexy_pre_V_fu_993_p3;
        p_Result_s_reg_1917 <= indexy_pre_V_fu_993_p3[32'd41];
        ret_V_15_reg_1927 <= ret_V_15_fu_1020_p3;
        trunc_ln389_reg_1922 <= trunc_ln389_fu_1009_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter7_reg == 1'd0))) begin
        not_cmp_i_i176_reg_1996 <= not_cmp_i_i176_fu_1256_p2;
        ret_V_17_reg_1990 <= ret_V_17_fu_1222_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_1869 == 1'd0) & (1'd1 == and_ln486_reg_1981_pp1_iter10_reg) & (1'd0 == and_ln487_reg_1977_pp1_iter10_reg)) | ((slt_reg_1869 == 1'd0) & (1'd1 == and_ln487_reg_1977_pp1_iter10_reg) & (icmp_ln489_reg_1951_pp1_iter10_reg == 1'd1))))) begin
        p_Val2_s_reg_2082 <= p_Val2_s_fu_1338_p3;
        ret_10_reg_2092 <= ret_10_fu_1393_p2;
        ret_9_reg_2087 <= ret_9_fu_1381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln406_reg_1947_pp1_iter6_reg) & (cmp89_reg_1874 == 1'd1) & (icmp_ln389_reg_1943_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        read_pixel_fu_162 <= in_mat_418_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((icmp_ln389_reg_1943_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        reg_606 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_reg_1943 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ret_V_16_reg_1961 <= ret_V_16_fu_1109_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        scalex_V_reg_1771 <= scalex_V_fu_745_p1;
        trunc_ln301_reg_1766 <= trunc_ln301_fu_741_p1;
        ynew_reg_1776[63 : 32] <= ynew_fu_749_p3[63 : 32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln332_fu_672_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln332_1_reg_1722 <= select_ln332_1_fu_696_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln332_fu_672_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln332_reg_1717 <= select_ln332_fu_682_p3;
        trunc_ln332_reg_1727 <= trunc_ln332_fu_704_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln382_reg_1865 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        slt_reg_1869 <= slt_fu_901_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_reg_1703[32 : 1] <= tmp_fu_658_p3[32 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        trunc_ln300_reg_1756 <= trunc_ln300_fu_719_p1;
        xnew_reg_1761[63 : 32] <= xnew_fu_723_p3[63 : 32];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_reg_1943 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        trunc_ln728_reg_1966 <= trunc_ln728_fu_1116_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        xor_ln882_reg_1933 <= xor_ln882_fu_1036_p2;
    end
end

always @ (*) begin
    if ((icmp_ln332_fu_672_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln389_fu_1048_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln382_reg_1865 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln332_reg_1713 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_386_p4 = select_ln332_1_reg_1722;
    end else begin
        ap_phi_mux_i_phi_fu_386_p4 = i_reg_382;
    end
end

always @ (*) begin
    if (((icmp_ln389_reg_1943 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_j_1_phi_fu_458_p4 = add_ln389_reg_1938;
    end else begin
        ap_phi_mux_j_1_phi_fu_458_p4 = j_1_reg_451;
    end
end

always @ (*) begin
    if (((icmp_ln382_reg_1865 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((cmp7515_reg_1816 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        ap_sig_allocacmp_indexy_V_2 = conv_i_i202_i_phi_reg_466;
    end else begin
        ap_sig_allocacmp_indexy_V_2 = indexy_V_fu_170;
    end
end

always @ (*) begin
    if (((cmp7515_reg_1816 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        ap_sig_allocacmp_nextYScale_V_2 = ret_V_15_reg_1927;
    end else begin
        ap_sig_allocacmp_nextYScale_V_2 = nextYScale_V_fu_166;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1630_ce = 1'b1;
    end else begin
        grp_fu_1630_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1637_ce = 1'b1;
    end else begin
        grp_fu_1637_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1644_ce = 1'b1;
    end else begin
        grp_fu_1644_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1653_ce = 1'b1;
    end else begin
        grp_fu_1653_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state15) | ((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp170) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce = 1'b1;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln389_reg_1943 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex = zext_ln395_fu_1072_p1;
    end else if (((icmp_ln382_reg_1865 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex = output_rows_count_reg_427;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln389_reg_1943 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale = scalex_V_reg_1771;
    end else if (((icmp_ln382_reg_1865 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale = trunc_ln703_1_reg_1781;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xfUDivResize_fu_563_in_d = trunc_ln301_reg_1766;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_xfUDivResize_fu_563_in_d = trunc_ln300_reg_1756;
    end else begin
        grp_xfUDivResize_fu_563_in_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xfUDivResize_fu_563_in_n = ynew_reg_1776;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_xfUDivResize_fu_563_in_n = xnew_reg_1761;
    end else begin
        grp_xfUDivResize_fu_563_in_n = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln406_reg_1947_pp1_iter6_reg) & (cmp89_reg_1874 == 1'd1) & (icmp_ln389_reg_1943_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln332_reg_1713 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_mat_418_blk_n = in_mat_418_empty_n;
    end else begin
        in_mat_418_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op197_read_state25 == 1'b1)) | ((icmp_ln332_reg_1713 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_mat_418_read = 1'b1;
    end else begin
        in_mat_418_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        line_buffer_V_0_0_address0 = j_1_reg_451_pp1_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_0_address0 = zext_ln337_fu_714_p1;
    end else begin
        line_buffer_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1))) begin
            line_buffer_V_0_0_address1 = line_buffer_V_0_0_addr_2_gep_fu_364_p3;
        end else if (((icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
            line_buffer_V_0_0_address1 = zext_ln431_fu_1292_p1;
        end else begin
            line_buffer_V_0_0_address1 = 'bx;
        end
    end else begin
        line_buffer_V_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1))) begin
            line_buffer_V_0_0_address2 = line_buffer_V_0_0_addr_1_gep_fu_357_p3;
        end else if (((icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
            line_buffer_V_0_0_address2 = zext_ln430_fu_1283_p1;
        end else begin
            line_buffer_V_0_0_address2 = 'bx;
        end
    end else begin
        line_buffer_V_0_0_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        line_buffer_V_0_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0)))) begin
        line_buffer_V_0_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0)))) begin
        line_buffer_V_0_0_ce2 = 1'b1;
    end else begin
        line_buffer_V_0_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        line_buffer_V_0_0_d0 = read_pixel_fu_162;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_0_d0 = in_mat_418_dout;
    end else begin
        line_buffer_V_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln332_reg_1727 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter7_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)))) begin
        line_buffer_V_0_0_we0 = 1'b1;
    end else begin
        line_buffer_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        line_buffer_V_1_0_address0 = j_1_reg_451_pp1_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_1_0_address0 = zext_ln337_fu_714_p1;
    end else begin
        line_buffer_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((first_row_index_5_reg_415 == 32'd0)) begin
            line_buffer_V_1_0_address1 = line_buffer_V_1_0_addr_2_gep_fu_336_p3;
        end else if (((icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1))) begin
            line_buffer_V_1_0_address1 = zext_ln431_fu_1292_p1;
        end else begin
            line_buffer_V_1_0_address1 = 'bx;
        end
    end else begin
        line_buffer_V_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((first_row_index_5_reg_415 == 32'd0)) begin
            line_buffer_V_1_0_address2 = line_buffer_V_1_0_addr_1_gep_fu_329_p3;
        end else if (((icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1))) begin
            line_buffer_V_1_0_address2 = zext_ln430_fu_1283_p1;
        end else begin
            line_buffer_V_1_0_address2 = 'bx;
        end
    end else begin
        line_buffer_V_1_0_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        line_buffer_V_1_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0)))) begin
        line_buffer_V_1_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0)))) begin
        line_buffer_V_1_0_ce2 = 1'b1;
    end else begin
        line_buffer_V_1_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        line_buffer_V_1_0_d0 = read_pixel_fu_162;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_1_0_d0 = in_mat_418_dout;
    end else begin
        line_buffer_V_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln332_reg_1727 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter7_reg == 1'd0)))) begin
        line_buffer_V_1_0_we0 = 1'b1;
    end else begin
        line_buffer_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((1'b1 == ap_condition_1938)) begin
            line_buffer_V_2_0_address1 = line_buffer_V_2_0_addr_1_gep_fu_350_p3;
        end else if ((first_row_index_5_reg_415 == 32'd1)) begin
            line_buffer_V_2_0_address1 = zext_ln431_fu_1292_p1;
        end else begin
            line_buffer_V_2_0_address1 = 'bx;
        end
    end else begin
        line_buffer_V_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1932)) begin
        if ((1'b1 == ap_condition_1938)) begin
            line_buffer_V_2_0_address2 = line_buffer_V_2_0_addr_gep_fu_343_p3;
        end else if ((first_row_index_5_reg_415 == 32'd1)) begin
            line_buffer_V_2_0_address2 = zext_ln430_fu_1283_p1;
        end else begin
            line_buffer_V_2_0_address2 = 'bx;
        end
    end else begin
        line_buffer_V_2_0_address2 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        line_buffer_V_2_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)))) begin
        line_buffer_V_2_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)))) begin
        line_buffer_V_2_0_ce2 = 1'b1;
    end else begin
        line_buffer_V_2_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_1943_pp1_iter7_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
        line_buffer_V_2_0_we0 = 1'b1;
    end else begin
        line_buffer_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (((icmp_ln489_reg_1951_pp1_iter16_reg == 1'd1) & (slt_reg_1869 == 1'd0) & (1'd1 == and_ln487_reg_1977_pp1_iter16_reg)) | ((slt_reg_1869 == 1'd0) & (1'd1 == and_ln486_reg_1981_pp1_iter16_reg) & (1'd0 == and_ln487_reg_1977_pp1_iter16_reg))))) begin
        out_mat_419_blk_n = out_mat_419_full_n;
    end else begin
        out_mat_419_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op339_write_state35 == 1'b1))) begin
        out_mat_419_write = 1'b1;
    end else begin
        out_mat_419_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln332_fu_672_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln332_fu_672_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln382_reg_1865 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((cmp7515_reg_1816 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln389_fu_1048_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter17 == 1'b1) & (ap_enable_reg_pp1_iter16 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter17 == 1'b1) & (ap_enable_reg_pp1_iter16 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln389_fu_1048_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign P4_V_fu_1434_p3 = {{p_Val2_s_reg_2082_pp1_iter15_reg}, {10'd0}};

assign Wxy_V_fu_1412_p4 = {{grp_fu_1630_p2[21:10]}};

assign Wy_V_fu_1314_p4 = {{ret_V_6_fu_1309_p2[23:12]}};

assign add_i_i_i_i_i286_i_fu_981_p2 = (ret_V_cast_fu_955_p4 + 17'd1);

assign add_ln332_1_fu_690_p2 = (ap_phi_mux_i_phi_fu_386_p4 + 2'd1);

assign add_ln332_fu_666_p2 = (indvar_flatten_reg_371 + 33'd1);

assign add_ln337_fu_708_p2 = (select_ln332_fu_682_p3 + 32'd1);

assign add_ln389_fu_1042_p2 = (ap_phi_mux_j_1_phi_fu_458_p4 + 64'd1);

assign add_ln511_fu_1540_p2 = (output_rows_count_reg_427 + 32'd1);

assign and_ln406_fu_1058_p2 = (xor_ln882_reg_1933 & icmp_ln408_fu_1053_p2);

assign and_ln486_fu_1139_p2 = (icmp_ln870_3_fu_1134_p2 & icmp_ln489_reg_1951);

assign and_ln487_fu_1129_p2 = (icmp_ln870_2_fu_1124_p2 & cmp277_reg_1889);

assign and_ln509_fu_1524_p2 = (icmp_ln870_fu_1519_p2 & cmp277_reg_1889);

assign and_ln882_fu_1602_p2 = (icmp_ln882_fu_1565_p2 & cmp89_reg_1874);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln332_reg_1713 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (in_mat_418_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln332_reg_1713 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (in_mat_418_empty_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter17 == 1'b1) & (out_mat_419_full_n == 1'b0) & (ap_predicate_op339_write_state35 == 1'b1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (in_mat_418_empty_n == 1'b0) & (ap_predicate_op197_read_state25 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter17 == 1'b1) & (out_mat_419_full_n == 1'b0) & (ap_predicate_op339_write_state35 == 1'b1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (in_mat_418_empty_n == 1'b0) & (ap_predicate_op197_read_state25 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp170 = (((ap_enable_reg_pp1_iter17 == 1'b1) & (out_mat_419_full_n == 1'b0) & (ap_predicate_op339_write_state35 == 1'b1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (in_mat_418_empty_n == 1'b0) & (ap_predicate_op197_read_state25 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter17 == 1'b1) & (out_mat_419_full_n == 1'b0) & (ap_predicate_op339_write_state35 == 1'b1)) | ((ap_enable_reg_pp1_iter7 == 1'b1) & (in_mat_418_empty_n == 1'b0) & (ap_predicate_op197_read_state25 == 1'b1)));
end

assign ap_block_state18_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp1_stage0_iter7 = ((in_mat_418_empty_n == 1'b0) & (ap_predicate_op197_read_state25 == 1'b1));
end

always @ (*) begin
    ap_block_state25_pp1_stage0_iter7_ignore_call5 = ((in_mat_418_empty_n == 1'b0) & (ap_predicate_op197_read_state25 == 1'b1));
end

assign ap_block_state26_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter14_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter15_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter16_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state35_pp1_stage0_iter17 = ((out_mat_419_full_n == 1'b0) & (ap_predicate_op339_write_state35 == 1'b1));
end

always @ (*) begin
    ap_block_state35_pp1_stage0_iter17_ignore_call5 = ((out_mat_419_full_n == 1'b0) & (ap_predicate_op339_write_state35 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln332_reg_1713 == 1'd0) & (in_mat_418_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_1932 = ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_1943_pp1_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1938 = (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (icmp_ln870_2_reg_1971_pp1_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_386 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_457 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_84 = ((1'd1 == and_ln406_reg_1947_pp1_iter6_reg) & (cmp89_reg_1874 == 1'd1) & (icmp_ln389_reg_1943_pp1_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_999 = ((cmp89_reg_1874 == 1'd1) & (1'd0 == and_ln406_fu_1058_p2) & (icmp_ln389_fu_1048_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_flag_write_phi_fu_483_p6 = ap_phi_reg_pp1_iter8_flag_write_reg_478;

assign ap_phi_reg_pp1_iter0_P0Buf_V_0_0_reg_529 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_0_4_reg_495 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_1_0_reg_512 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_1_4_reg_546 = 'bx;

assign ap_phi_reg_pp1_iter0_flag_write_reg_478 = 'bx;

always @ (*) begin
    ap_predicate_op197_read_state25 = ((1'd1 == and_ln406_reg_1947_pp1_iter6_reg) & (cmp89_reg_1874 == 1'd1) & (icmp_ln389_reg_1943_pp1_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op339_write_state35 = (((icmp_ln489_reg_1951_pp1_iter16_reg == 1'd1) & (slt_reg_1869 == 1'd0) & (1'd1 == and_ln487_reg_1977_pp1_iter16_reg)) | ((slt_reg_1869 == 1'd0) & (1'd1 == and_ln486_reg_1981_pp1_iter16_reg) & (1'd0 == and_ln487_reg_1977_pp1_iter16_reg)));
end

assign cmp277_fu_921_p2 = ((read_rows_count_reg_439 == p_read) ? 1'b1 : 1'b0);

assign cmp7515_fu_814_p2 = (($signed(loop_col_count_fu_798_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cmp89_fu_910_p2 = ((read_rows_count_reg_439 != p_read) ? 1'b1 : 1'b0);

assign cmp_i_i235_i_fu_936_p2 = (($signed(conv_i_i255_i_fu_932_p1) > $signed(shl_i_i_i_i233_i_reg_1825)) ? 1'b1 : 1'b0);

assign conv_i_i255_i_fu_932_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign conv_i_i255_i_fu_932_p1 = conv_i_i255_i_fu_932_p0;

assign empty_60_fu_856_p1 = i_op_assign_fu_823_p2[19:0];

assign empty_61_fu_871_p0 = p_read1;

assign empty_61_fu_871_p1 = p_read3;

assign empty_61_fu_871_p2 = (($signed(empty_61_fu_871_p0) > $signed(empty_61_fu_871_p1)) ? 1'b1 : 1'b0);

assign empty_62_fu_1271_p1 = ret_V_17_reg_1990[6:0];

assign empty_fu_844_p1 = tmp_V_fu_809_p2[19:0];

assign first_row_index_2_fu_1582_p3 = ((icmp_ln522_fu_1576_p2[0:0] == 1'b1) ? 32'd0 : first_row_index_fu_1570_p2);

assign first_row_index_3_fu_1615_p3 = ((cmp89_reg_1874[0:0] == 1'b1) ? first_row_index_2_fu_1582_p3 : first_row_index_5_reg_415);

assign first_row_index_4_fu_1622_p3 = ((and_ln882_fu_1602_p2[0:0] == 1'b1) ? first_row_index_5_reg_415 : first_row_index_3_fu_1615_p3);

assign first_row_index_fu_1570_p2 = (first_row_index_5_reg_415 + 32'd1);

assign grp_fu_1630_p0 = grp_fu_1630_p00;

assign grp_fu_1630_p00 = Wx_V_reg_2001_pp1_iter9_reg;

assign grp_fu_1630_p1 = grp_fu_1630_p10;

assign grp_fu_1630_p10 = Wy_V_fu_1314_p4;

assign grp_fu_1637_p0 = grp_fu_1637_p00;

assign grp_fu_1637_p00 = Wy_V_reg_2067;

assign grp_fu_1644_p0 = grp_fu_1644_p00;

assign grp_fu_1644_p00 = Wx_V_reg_2001_pp1_iter11_reg;

assign grp_fu_1653_p0 = grp_fu_1653_p00;

assign grp_fu_1653_p00 = Wxy_V_fu_1412_p4;

assign grp_xfUDivResize_fu_563_ap_start = grp_xfUDivResize_fu_563_ap_start_reg;

assign i_2_fu_890_p2 = (i_1_reg_404 + 32'd1);

assign i_op_assign_fu_823_p2 = ($signed(p_read) + $signed(32'd4294967295));

assign icmp_ln1494_fu_1148_p2 = (($signed(sext_ln1495_fu_1144_p1) > $signed(shl_i_i_i_i_i_reg_1830)) ? 1'b1 : 1'b0);

assign icmp_ln332_fu_672_p2 = ((indvar_flatten_reg_371 == tmp_reg_1703) ? 1'b1 : 1'b0);

assign icmp_ln337_fu_677_p1 = p_read1;

assign icmp_ln337_fu_677_p2 = ((j_reg_393 == icmp_ln337_fu_677_p1) ? 1'b1 : 1'b0);

assign icmp_ln354_fu_784_p2 = (($signed(p_read2) > $signed(p_read)) ? 1'b1 : 1'b0);

assign icmp_ln356_fu_794_p0 = p_read3;

assign icmp_ln356_fu_794_p1 = p_read1;

assign icmp_ln356_fu_794_p2 = (($signed(icmp_ln356_fu_794_p0) > $signed(icmp_ln356_fu_794_p1)) ? 1'b1 : 1'b0);

assign icmp_ln382_fu_896_p2 = (($signed(i_1_reg_404) < $signed(loop_row_count_reg_1801)) ? 1'b1 : 1'b0);

assign icmp_ln389_fu_1048_p2 = ((ap_phi_mux_j_1_phi_fu_458_p4 == smax_cast_reg_1850) ? 1'b1 : 1'b0);

assign icmp_ln408_fu_1053_p2 = (($signed(ap_phi_mux_j_1_phi_fu_458_p4) < $signed(sext_ln293_reg_1796)) ? 1'b1 : 1'b0);

assign icmp_ln489_fu_1063_p2 = (($signed(ap_phi_mux_j_1_phi_fu_458_p4) < $signed(sext_ln382_reg_1845)) ? 1'b1 : 1'b0);

assign icmp_ln522_fu_1576_p2 = ((first_row_index_fu_1570_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_1089_p2 = ((trunc_ln851_fu_1086_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_1202_p2 = ((trunc_ln851_1_fu_1198_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_1468_p2 = ((trunc_ln851_2_fu_1464_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_941_p2 = ((trunc_ln387_fu_906_p1 != sub_ln851_reg_1855) ? 1'b1 : 1'b0);

assign icmp_ln870_1_fu_1529_p2 = ((zext_ln870_fu_1515_p1 == op2_assign_1_reg_1895) ? 1'b1 : 1'b0);

assign icmp_ln870_2_fu_1124_p2 = ((zext_ln870_1_fu_1120_p1 == op2_assign_reg_1881) ? 1'b1 : 1'b0);

assign icmp_ln870_3_fu_1134_p2 = ((zext_ln870_1_fu_1120_p1 == op2_assign_1_reg_1895) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_1519_p2 = ((zext_ln870_fu_1515_p1 == op2_assign_reg_1881) ? 1'b1 : 1'b0);

assign icmp_ln882_1_fu_1031_p2 = (($signed(zext_ln882_1_fu_1028_p1) < $signed(op2_assign_reg_1881)) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_1565_p2 = (($signed(zext_ln882_fu_1561_p1) < $signed(op2_assign_reg_1881)) ? 1'b1 : 1'b0);

assign idx_fu_1252_p1 = ret_V_17_fu_1222_p3;

assign idx_nxt_fu_1277_p2 = (empty_62_fu_1271_p1 + zext_ln428_fu_1274_p1);

assign indexx_pre_V_1_fu_848_p3 = {{empty_fu_844_p1}, {22'd0}};

assign indexx_pre_V_fu_1172_p3 = ((tmp_5_fu_1158_p3[0:0] == 1'b1) ? 42'd0 : select_ln257_fu_1166_p3);

assign indexy_pre_V_fu_993_p3 = ((tmp_2_fu_973_p3[0:0] == 1'b1) ? 42'd0 : spec_select78_fu_987_p3);

assign lhs_fu_946_p1 = reg_606;

assign line_buffer_V_0_0_addr_1_gep_fu_357_p3 = zext_ln430_fu_1283_p1;

assign line_buffer_V_0_0_addr_2_gep_fu_364_p3 = zext_ln431_fu_1292_p1;

assign line_buffer_V_1_0_addr_1_gep_fu_329_p3 = zext_ln430_fu_1283_p1;

assign line_buffer_V_1_0_addr_2_gep_fu_336_p3 = zext_ln431_fu_1292_p1;

assign line_buffer_V_2_0_addr_1_gep_fu_350_p3 = zext_ln431_fu_1292_p1;

assign line_buffer_V_2_0_addr_gep_fu_343_p3 = zext_ln430_fu_1283_p1;

assign line_buffer_V_2_0_address0 = j_1_reg_451_pp1_iter7_reg;

assign loop_col_count_fu_798_p1 = p_read3;

assign loop_col_count_fu_798_p2 = p_read1;

assign loop_col_count_fu_798_p3 = ((icmp_ln356_fu_794_p2[0:0] == 1'b1) ? loop_col_count_fu_798_p1 : loop_col_count_fu_798_p2);

assign loop_row_count_fu_788_p3 = ((icmp_ln354_fu_784_p2[0:0] == 1'b1) ? p_read2 : p_read);

assign not_cmp_i_i176_fu_1256_p2 = ((idx_fu_1252_p1 != tmp_V_reg_1811) ? 1'b1 : 1'b0);

assign op2_assign_1_fu_926_p2 = ($signed(read_rows_count_reg_439) + $signed(32'd4294967294));

assign op2_assign_fu_915_p2 = ($signed(read_rows_count_reg_439) + $signed(32'd4294967295));

assign or_ln509_fu_1534_p2 = (icmp_ln870_1_fu_1529_p2 | and_ln509_fu_1524_p2);

assign out_mat_419_din = ((p_Result_6_fu_1474_p3[0:0] == 1'b1) ? select_ln850_3_fu_1486_p3 : trunc_ln831_2_reg_2142);

assign output_rows_count_1_fu_1554_p3 = ((slt_reg_1869[0:0] == 1'b1) ? output_rows_count_reg_427 : select_ln509_fu_1546_p3);

assign p_Result_1_fu_1190_p3 = indexx_pre_V_fu_1172_p3[32'd41];

assign p_Result_6_fu_1474_p3 = ret_V_11_reg_2137[32'd23];

assign p_Val2_4_fu_1331_p3 = ((icmp_ln870_2_reg_1971_pp1_iter10_reg[0:0] == 1'b1) ? ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546 : ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512);

assign p_Val2_s_fu_1338_p3 = ((icmp_ln870_2_reg_1971_pp1_iter10_reg[0:0] == 1'b1) ? ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495 : ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529);

assign read_rows_count_1_fu_1590_p2 = (read_rows_count_reg_439 + 32'd1);

assign read_rows_count_2_fu_1607_p3 = ((and_ln882_fu_1602_p2[0:0] == 1'b1) ? read_rows_count_reg_439 : sel_tmp1_fu_1596_p3);

assign ret_10_fu_1393_p2 = (zext_ln215_3_fu_1363_p1 - zext_ln215_fu_1345_p1);

assign ret_6_fu_1387_p2 = (zext_ln215_2_fu_1359_p1 - zext_ln215_fu_1345_p1);

assign ret_8_fu_1367_p2 = (zext_ln215_3_fu_1363_p1 + zext_ln215_2_fu_1359_p1);

assign ret_9_fu_1381_p2 = (zext_ln215_4_fu_1373_p1 - zext_ln215_5_fu_1377_p1);

assign ret_V_11_fu_1448_p2 = ($signed(sext_ln1192_3_fu_1441_p1) + $signed(zext_ln1192_fu_1444_p1));

assign ret_V_12_fu_1481_p2 = (trunc_ln831_2_reg_2142 + 8'd1);

assign ret_V_14_fu_950_p2 = ($signed(lhs_fu_946_p1) + $signed(rhs_cast_reg_1820));

assign ret_V_15_fu_1020_p3 = ((tmp_1_fu_965_p3[0:0] == 1'b1) ? select_ln850_fu_1013_p3 : ret_V_cast_fu_955_p4);

assign ret_V_16_fu_1109_p3 = ((p_Result_s_reg_1917[0:0] == 1'b1) ? select_ln850_1_fu_1101_p3 : trunc_ln_fu_1077_p4);

assign ret_V_17_fu_1222_p3 = ((p_Result_1_fu_1190_p3[0:0] == 1'b1) ? select_ln850_2_fu_1214_p3 : trunc_ln831_1_fu_1180_p4);

assign ret_V_6_fu_1309_p2 = (trunc_ln389_reg_1922 - rhs_1_fu_1302_p3);

assign ret_V_7_fu_1208_p2 = (trunc_ln831_1_fu_1180_p4 + 17'd1);

assign ret_V_9_fu_1246_p2 = (trunc_ln703_2_fu_1242_p1 - rhs_2_fu_1234_p3);

assign ret_V_cast_fu_955_p4 = {{ret_V_14_fu_950_p2[38:22]}};

assign ret_V_fu_1095_p2 = (trunc_ln_fu_1077_p4 + 17'd1);

assign ret_fu_1353_p2 = (zext_ln215_1_fu_1349_p1 + zext_ln215_fu_1345_p1);

assign rhs_1_fu_1302_p3 = {{trunc_ln728_reg_1966_pp1_iter9_reg}, {22'd0}};

assign rhs_2_fu_1234_p3 = {{trunc_ln728_1_fu_1230_p1}, {22'd0}};

assign rhs_cast_fu_820_p1 = rhs_reg_1791;

assign scalex_V_fu_745_p1 = grp_xfUDivResize_fu_563_ap_return[47:0];

assign sel_tmp1_fu_1596_p3 = ((cmp89_reg_1874[0:0] == 1'b1) ? read_rows_count_1_fu_1590_p2 : p_read);

assign select_ln257_fu_1166_p3 = ((icmp_ln1494_reg_1985[0:0] == 1'b1) ? indexx_pre_V_1_reg_1835 : reg_606);

assign select_ln332_1_fu_696_p3 = ((icmp_ln337_fu_677_p2[0:0] == 1'b1) ? add_ln332_1_fu_690_p2 : ap_phi_mux_i_phi_fu_386_p4);

assign select_ln332_fu_682_p3 = ((icmp_ln337_fu_677_p2[0:0] == 1'b1) ? 32'd0 : j_reg_393);

assign select_ln509_fu_1546_p3 = ((or_ln509_fu_1534_p2[0:0] == 1'b1) ? add_ln511_fu_1540_p2 : output_rows_count_reg_427);

assign select_ln850_1_fu_1101_p3 = ((icmp_ln851_1_fu_1089_p2[0:0] == 1'b1) ? trunc_ln_fu_1077_p4 : ret_V_fu_1095_p2);

assign select_ln850_2_fu_1214_p3 = ((icmp_ln851_2_fu_1202_p2[0:0] == 1'b1) ? trunc_ln831_1_fu_1180_p4 : ret_V_7_fu_1208_p2);

assign select_ln850_3_fu_1486_p3 = ((icmp_ln851_3_reg_2149[0:0] == 1'b1) ? trunc_ln831_2_reg_2142 : ret_V_12_fu_1481_p2);

assign select_ln850_fu_1013_p3 = ((icmp_ln851_reg_1906[0:0] == 1'b1) ? add_i_i_i_i_i286_i_fu_981_p2 : ret_V_cast_fu_955_p4);

assign sext_ln1192_3_fu_1441_p1 = grp_fu_1653_p3;

assign sext_ln1495_fu_1144_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign sext_ln1495_fu_1144_p1 = sext_ln1495_fu_1144_p0;

assign sext_ln293_fu_781_p0 = p_read1;

assign sext_ln293_fu_781_p1 = sext_ln293_fu_781_p0;

assign sext_ln382_fu_868_p0 = p_read3;

assign sext_ln382_fu_868_p1 = sext_ln382_fu_868_p0;

assign shl_i_i_i216_i_fu_860_p3 = {{empty_60_fu_856_p1}, {22'd0}};

assign shl_i_i_i_i233_i_fu_828_p3 = {{i_op_assign_fu_823_p2}, {22'd0}};

assign shl_i_i_i_i_i_fu_836_p3 = {{tmp_V_fu_809_p2}, {22'd0}};

assign slt_fu_901_p2 = (($signed(sub272_reg_1806) < $signed(output_rows_count_reg_427)) ? 1'b1 : 1'b0);

assign smax_cast_fu_881_p1 = $signed(smax_fu_875_p3);

assign smax_fu_875_p1 = p_read1;

assign smax_fu_875_p2 = p_read3;

assign smax_fu_875_p3 = ((empty_61_fu_871_p2[0:0] == 1'b1) ? smax_fu_875_p1 : smax_fu_875_p2);

assign spec_select78_fu_987_p3 = ((cmp_i_i235_i_reg_1901[0:0] == 1'b1) ? shl_i_i_i216_i_reg_1840 : reg_606);

assign sub272_fu_804_p2 = ($signed(p_read2) + $signed(32'd4294967295));

assign sub_ln851_fu_885_p2 = (22'd0 - conv_i_i_i322_i_cast_reg_1786);

assign tmp_1_fu_965_p3 = ret_V_14_fu_950_p2[32'd42];

assign tmp_2_fu_973_p3 = reg_606[32'd41];

assign tmp_5_fu_1158_p3 = reg_606[32'd41];

assign tmp_V_fu_809_p0 = p_read1;

assign tmp_V_fu_809_p2 = ($signed(tmp_V_fu_809_p0) + $signed(32'd4294967295));

assign tmp_fu_658_p1 = p_read1;

assign tmp_fu_658_p3 = {{tmp_fu_658_p1}, {1'd0}};

assign trunc_ln300_fu_719_p0 = p_read3;

assign trunc_ln300_fu_719_p1 = trunc_ln300_fu_719_p0[15:0];

assign trunc_ln301_fu_741_p1 = p_read2[15:0];

assign trunc_ln332_fu_704_p1 = select_ln332_1_fu_696_p3[0:0];

assign trunc_ln387_fu_906_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign trunc_ln387_fu_906_p1 = trunc_ln387_fu_906_p0[21:0];

assign trunc_ln389_fu_1009_p1 = indexy_pre_V_fu_993_p3[23:0];

assign trunc_ln395_fu_1068_p1 = j_1_reg_451[19:0];

assign trunc_ln703_1_fu_757_p1 = grp_xfUDivResize_fu_563_ap_return[47:0];

assign trunc_ln703_2_fu_1242_p1 = indexx_pre_V_fu_1172_p3[23:0];

assign trunc_ln728_1_fu_1230_p1 = ret_V_17_fu_1222_p3[1:0];

assign trunc_ln728_fu_1116_p1 = ret_V_16_fu_1109_p3[1:0];

assign trunc_ln831_1_fu_1180_p4 = {{indexx_pre_V_fu_1172_p3[38:22]}};

assign trunc_ln851_1_fu_1198_p1 = indexx_pre_V_fu_1172_p3[21:0];

assign trunc_ln851_2_fu_1464_p1 = ret_V_11_fu_1448_p2[9:0];

assign trunc_ln851_fu_1086_p1 = indexy_pre_V_reg_1911[21:0];

assign trunc_ln_fu_1077_p4 = {{indexy_pre_V_reg_1911[38:22]}};

assign xnew_fu_723_p1 = p_read1;

assign xnew_fu_723_p3 = {{xnew_fu_723_p1}, {32'd0}};

assign xor_ln882_fu_1036_p2 = (icmp_ln882_1_fu_1031_p2 ^ 1'd1);

assign ynew_fu_749_p3 = {{p_read}, {32'd0}};

assign zext_ln1192_fu_1444_p1 = P4_V_fu_1434_p3;

assign zext_ln215_1_fu_1349_p1 = ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546;

assign zext_ln215_2_fu_1359_p1 = ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495;

assign zext_ln215_3_fu_1363_p1 = p_Val2_4_fu_1331_p3;

assign zext_ln215_4_fu_1373_p1 = ret_fu_1353_p2;

assign zext_ln215_5_fu_1377_p1 = ret_8_fu_1367_p2;

assign zext_ln215_fu_1345_p1 = p_Val2_s_fu_1338_p3;

assign zext_ln337_fu_714_p1 = select_ln332_reg_1717;

assign zext_ln395_fu_1072_p1 = trunc_ln395_fu_1068_p1;

assign zext_ln428_fu_1274_p1 = not_cmp_i_i176_reg_1996;

assign zext_ln430_fu_1283_p1 = ret_V_17_reg_1990;

assign zext_ln431_fu_1292_p1 = idx_nxt_fu_1277_p2;

assign zext_ln870_1_fu_1120_p1 = ret_V_16_fu_1109_p3;

assign zext_ln870_fu_1515_p1 = ap_sig_allocacmp_indexy_V_2;

assign zext_ln882_1_fu_1028_p1 = ret_V_15_reg_1927;

assign zext_ln882_fu_1561_p1 = ap_sig_allocacmp_nextYScale_V_2;

always @ (posedge ap_clk) begin
    tmp_reg_1703[0] <= 1'b0;
    xnew_reg_1761[31:0] <= 32'b00000000000000000000000000000000;
    ynew_reg_1776[31:0] <= 32'b00000000000000000000000000000000;
    rhs_cast_reg_1820[42:38] <= 5'b00000;
    shl_i_i_i_i233_i_reg_1825[21:0] <= 22'b0000000000000000000000;
    shl_i_i_i_i_i_reg_1830[21:0] <= 22'b0000000000000000000000;
    indexx_pre_V_1_reg_1835[21:0] <= 22'b0000000000000000000000;
    shl_i_i_i216_i_reg_1840[21:0] <= 22'b0000000000000000000000;
end

endmodule //resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s
