#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jun 17 16:35:03 2023
# Process ID: 168713
# Current directory: /home/weigao/PHY-Project
# Command line: vivado
# Log file: /home/weigao/PHY-Project/vivado.log
# Journal file: /home/weigao/PHY-Project/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 1199.982 MHz, CPU Physical cores: 24, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
open_project /home/weigao/project_JUNE/project_JUNE.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/weigao/project_JUNE/project_JUNE.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 7473.461 ; gain = 289.406 ; free physical = 173175 ; free virtual = 231877
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/weigao/PHY-Project/IPG_TB/test_eth_phy.v
update_compile_order -fileset sim_1
set_property top test_eth_phy [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
ERROR: [VRFC 10-2989] 'clk' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:100]
ERROR: [VRFC 10-2989] 'qempty' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:104]
ERROR: [VRFC 10-2989] 'qfull' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:105]
ERROR: [VRFC 10-2989] 'qreset' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:113]
ERROR: [VRFC 10-2989] 'qwrite' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:115]
ERROR: [VRFC 10-2989] 'clk' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:117]
ERROR: [VRFC 10-2989] 'qwrite' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:137]
ERROR: [VRFC 10-2989] 'qreset' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:138]
ERROR: [VRFC 10-2989] 'mem_en' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:204]
ERROR: [VRFC 10-8530] module 'eth_phy_10g' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
ERROR: [VRFC 10-2989] 'clk' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:100]
ERROR: [VRFC 10-2989] 'qempty' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:104]
ERROR: [VRFC 10-2989] 'qfull' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:105]
ERROR: [VRFC 10-2989] 'qreset' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:113]
ERROR: [VRFC 10-2989] 'qwrite' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:115]
ERROR: [VRFC 10-2989] 'clk' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:117]
ERROR: [VRFC 10-2989] 'qwrite' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:137]
ERROR: [VRFC 10-2989] 'qreset' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:138]
ERROR: [VRFC 10-2989] 'mem_en' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:204]
ERROR: [VRFC 10-8530] module 'eth_phy_10g' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse -scan_for_includes /home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v
WARNING: [filemgmt 56-12] File '/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
ERROR: [VRFC 10-2989] 'qwrite' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:137]
ERROR: [VRFC 10-2989] 'qreset' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:138]
ERROR: [VRFC 10-2989] 'mem_en' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:204]
ERROR: [VRFC 10-8530] module 'debug_eth_phy_10g' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
ERROR: [VRFC 10-2989] 'mem_en' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:204]
ERROR: [VRFC 10-8530] module 'debug_eth_phy_10g' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ipg_reply' on this module [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:143]
ERROR: [VRFC 10-3180] cannot find port 'ipg_en' on this module [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:92]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ipg_reply' on this module [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:143]
ERROR: [VRFC 10-3180] cannot find port 'proced_encoded_tx_data_next' on this module [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:95]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'proced_encoded_tx_data_next' on this module [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:95]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 520 for port 'data_in' [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:95]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 520 for port 'ipg_reply' [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:143]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:128]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.debug_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7955.195 ; gain = 0.000 ; free physical = 173238 ; free virtual = 231945
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_eth_phy_behav -key {Behavioral:sim_1:Functional:test_eth_phy} -tclbatch {test_eth_phy.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
WARNING: Simulation object /test_buf/clk was not found in the design.
WARNING: Simulation object /test_buf/ipg_en was not found in the design.
WARNING: Simulation object /test_buf/tuser was not found in the design.
WARNING: Simulation object /test_buf/memq_read was not found in the design.
WARNING: Simulation object /test_buf/netq_read was not found in the design.
WARNING: Simulation object /test_buf/memq_write was not found in the design.
WARNING: Simulation object /test_buf/netq_write was not found in the design.
WARNING: Simulation object /test_buf/memq_reset was not found in the design.
WARNING: Simulation object /test_buf/netq_reset was not found in the design.
WARNING: Simulation object /test_buf/memq_space was not found in the design.
WARNING: Simulation object /test_buf/netq_space was not found in the design.
WARNING: Simulation object /test_buf/memq_empty was not found in the design.
WARNING: Simulation object /test_buf/netq_empty was not found in the design.
WARNING: Simulation object /test_buf/memq_full was not found in the design.
WARNING: Simulation object /test_buf/netq_full was not found in the design.
WARNING: Simulation object /test_buf/xgmii_txd was not found in the design.
WARNING: Simulation object /test_buf/xgmii_txc was not found in the design.
WARNING: Simulation object /test_buf/netq_xgmii_txd was not found in the design.
WARNING: Simulation object /test_buf/netq_xgmii_txc was not found in the design.
WARNING: Simulation object /test_buf/tx_ipg_data was not found in the design.
WARNING: Simulation object /test_buf/ipg_reply was not found in the design.
source test_eth_phy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_eth_phy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 8016.418 ; gain = 61.223 ; free physical = 173205 ; free virtual = 231912
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_eth_phy/clk}} {{/test_eth_phy/xgmii_txd}} {{/test_eth_phy/xgmii_txc}} {{/test_eth_phy/serdes_tx_data}} {{/test_eth_phy/serdes_tx_hdr}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 520 for port 'data_in' [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:95]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 520 for port 'ipg_reply' [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:143]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:128]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.debug_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8018.551 ; gain = 0.000 ; free physical = 173224 ; free virtual = 231930
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8018.551 ; gain = 0.000 ; free physical = 173224 ; free virtual = 231930
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 8018.551 ; gain = 0.000 ; free physical = 173207 ; free virtual = 231914
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 520 for port 'ipg_reply' [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.debug_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8018.551 ; gain = 0.000 ; free physical = 173065 ; free virtual = 231771
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8018.551 ; gain = 0.000 ; free physical = 173065 ; free virtual = 231771
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8018.551 ; gain = 0.000 ; free physical = 173065 ; free virtual = 231772
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
