Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: data_memory_simulation.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "data_memory_simulation.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "data_memory_simulation"
Output Format                      : NGC
Target Device                      : xc5vlx20t-2-ff323

---- Source Options
Top Module Name                    : data_memory_simulation
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/waseemh/Xilinx_Proj/CPU-2016/untested_src/data_memory_simulation.vhd" in Library work.
Entity <data_memory_simulation> compiled.
Entity <data_memory_simulation> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <data_memory_simulation> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <data_memory_simulation> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "/home/waseemh/Xilinx_Proj/CPU-2016/untested_src/data_memory_simulation.vhd" line 51: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/waseemh/Xilinx_Proj/CPU-2016/untested_src/data_memory_simulation.vhd" line 53: Index value(s) does not match array range, simulation mismatch.
Entity <data_memory_simulation> analyzed. Unit <data_memory_simulation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <data_memory_simulation>.
    Related source file is "/home/waseemh/Xilinx_Proj/CPU-2016/untested_src/data_memory_simulation.vhd".
    Found 1025x16-bit single-port RAM <Mram_mem_cell> for signal <mem_cell>.
WARNING:Xst:2110 - Clock of register <data_out> seems to be also used in the data or control logic of that element.
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <data_memory_simulation> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1025x16-bit single-port RAM                           : 1
# Registers                                            : 1
 16-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <data_memory_simulation>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_cell> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1025-word x 16-bit                  |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <mem_write_0>   | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <data_memory_simulation> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1025x16-bit single-port distributed RAM               : 1
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <data_memory_simulation> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block data_memory_simulation, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : data_memory_simulation.ngr
Top Level Output File Name         : data_memory_simulation
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 46

Cell Usage :
# BELS                             : 55
#      INV                         : 1
#      LUT1                        : 16
#      LUT2                        : 1
#      LUT6                        : 21
#      MUXF7                       : 16
# FlipFlops/Latches                : 16
#      FDE_1                       : 16
# RAMS                             : 80
#      RAM256X1S                   : 64
#      RAM32X1S                    : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 46
#      IBUF                        : 30
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx20tff323-2 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  12480     0%  
 Number of Slice LUTs:                  311  out of  12480     2%  
    Number used as Logic:                39  out of  12480     0%  
    Number used as Memory:              272  out of   3360     8%  
       Number used as RAM:              272

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    311
   Number with an unused Flip Flop:     295  out of    311    94%  
   Number with an unused LUT:             0  out of    311     0%  
   Number of fully used LUT-FF pairs:    16  out of    311     5%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    172    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 96    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.526ns (Maximum Frequency: 395.945MHz)
   Minimum input arrival time before clock: 2.536ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.526ns (frequency: 395.945MHz)
  Total number of paths / destination ports: 80 / 16
-------------------------------------------------------------------------
Delay:               2.526ns (Levels of Logic = 2)
  Source:            Mram_mem_cell2 (RAM)
  Destination:       data_out_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: Mram_mem_cell2 to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM256X1S:WCLK->O     1   1.565   0.662  Mram_mem_cell2 (N9)
     LUT6:I2->O            1   0.086   0.000  inst_LPM_MUX41_F (N160)
     MUXF7:I0->O           1   0.213   0.000  inst_LPM_MUX41 (_varindex0000<0>)
     FDE_1:D                  -0.022          data_out_0
    ----------------------------------------
    Total                      2.526ns (1.864ns logic, 0.662ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1312 / 784
-------------------------------------------------------------------------
Offset:              2.536ns (Levels of Logic = 2)
  Source:            address<10> (PAD)
  Destination:       Mram_mem_cell1 (RAM)
  Destination Clock: clk falling

  Data Path: address<10> to Mram_mem_cell1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.694   0.992  address_10_IBUF (address_10_IBUF)
     LUT6:I0->O           16   0.086   0.355  write_ctrl (write_ctrl)
     RAM256X1S:WE              0.408          Mram_mem_cell1
    ----------------------------------------
    Total                      2.536ns (1.188ns logic, 1.348ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            data_out_15 (FF)
  Destination:       data_out<15> (PAD)
  Source Clock:      clk falling

  Data Path: data_out_15 to data_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.396   0.286  data_out_15 (data_out_15)
     OBUF:I->O                 2.144          data_out_15_OBUF (data_out<15>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.95 secs
 
--> 


Total memory usage is 585272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

