# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\yoonj\Desktop\wonjongbot\git\Intel-FPGA-Academy\lab1\sw_and_led.csv
# Generated on: Thu Jul 21 14:05:43 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
LEDR[9],Output,,,,PIN_AB9,,,,,,
LEDR[8],Output,,,,PIN_W15,,,,,,
LEDR[7],Output,,,,PIN_D6,,,,,,
LEDR[6],Output,,,,PIN_T5,,,,,,
LEDR[5],Output,PIN_C13,7,B7_N0,PIN_M18,,,,,,
LEDR[4],Output,PIN_D13,7,B7_N0,PIN_R13,,,,,,
LEDR[3],Output,PIN_B10,7,B7_N0,PIN_U22,,,,,,
LEDR[2],Output,PIN_A10,7,B7_N0,PIN_L9,,,,,,
LEDR[1],Output,PIN_A9,7,B7_N0,PIN_J20,,,,,,
LEDR[0],Output,PIN_A8,7,B7_N0,PIN_J8,,,,,,
SW[9],Input,PIN_F15,7,B7_N0,PIN_AA9,,,,,,
SW[8],Input,PIN_B14,7,B7_N0,PIN_Y16,,,,,,
SW[7],Input,PIN_A14,7,B7_N0,PIN_B2,,,,,,
SW[6],Input,PIN_A13,7,B7_N0,PIN_R1,,,,,,
SW[5],Input,PIN_B12,7,B7_N0,PIN_L19,,,,,,
SW[4],Input,PIN_A12,7,B7_N0,PIN_W14,,,,,,
SW[3],Input,PIN_C12,7,B7_N0,PIN_R22,,,,,,
SW[2],Input,PIN_D12,7,B7_N0,PIN_E1,,,,,,
SW[1],Input,PIN_C11,7,B7_N0,PIN_H20,,,,,,
SW[0],Input,PIN_C10,7,B7_N0,PIN_J9,,,,,,
