0.7
2020.2
Oct 14 2022
05:07:14
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sim_1/new/ClauseModule_tb.sv,1685500503,systemVerilog,,,,ClauseModule_tb,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv,1685500757,systemVerilog,,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sim_1/new/ClauseModule_tb.sv,,ClauseModule,,uvm,,,,,,
