

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1'
================================================================
* Date:           Fri Mar 10 17:35:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.448 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      322|      322|  16.100 us|  16.100 us|  322|  322|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_854_1  |      320|      320|         6|          5|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %a_offset"   --->   Operation 10 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_30 = load i7 %i" [dilithium2/poly.c:855]   --->   Operation 13 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%icmp_ln854 = icmp_eq  i7 %i_30, i7 64" [dilithium2/poly.c:854]   --->   Operation 15 'icmp' 'icmp_ln854' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "%add_ln854 = add i7 %i_30, i7 1" [dilithium2/poly.c:854]   --->   Operation 17 'add' 'add_ln854' <Predicate = true> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln854 = br i1 %icmp_ln854, void %for.inc.i.split, void %pqcrystals_dilithium2_ref_polyz_unpack.exit.exitStub" [dilithium2/poly.c:854]   --->   Operation 18 'br' 'br_ln854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_62_cast1 = zext i7 %i_30" [dilithium2/poly.c:855]   --->   Operation 19 'zext' 'i_62_cast1' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln855 = trunc i7 %i_30" [dilithium2/poly.c:855]   --->   Operation 20 'trunc' 'trunc_ln855' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln855_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln855, i3 0" [dilithium2/poly.c:855]   --->   Operation 21 'bitconcatenate' 'shl_ln855_1' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln855 = zext i9 %shl_ln855_1" [dilithium2/poly.c:855]   --->   Operation 22 'zext' 'zext_ln855' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln855 = add i10 %zext_ln855, i10 %i_62_cast1" [dilithium2/poly.c:855]   --->   Operation 23 'add' 'add_ln855' <Predicate = (!icmp_ln854)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln855_1 = zext i10 %add_ln855" [dilithium2/poly.c:855]   --->   Operation 24 'zext' 'zext_ln855_1' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln855_1" [dilithium2/poly.c:855]   --->   Operation 25 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:855]   --->   Operation 26 'load' 'buf_load' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_1 : Operation 27 [1/1] (1.74ns)   --->   "%add_ln856 = add i10 %add_ln855, i10 1" [dilithium2/poly.c:856]   --->   Operation 27 'add' 'add_ln856' <Predicate = (!icmp_ln854)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln856 = zext i10 %add_ln856" [dilithium2/poly.c:856]   --->   Operation 28 'zext' 'zext_ln856' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln856" [dilithium2/poly.c:856]   --->   Operation 29 'getelementptr' 'buf_addr_1' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.77ns)   --->   "%buf_load_1 = load i10 %buf_addr_1" [dilithium2/poly.c:856]   --->   Operation 30 'load' 'buf_load_1' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_1 : Operation 31 [1/1] (1.32ns)   --->   "%store_ln854 = store i7 %add_ln854, i7 %i" [dilithium2/poly.c:854]   --->   Operation 31 'store' 'store_ln854' <Predicate = (!icmp_ln854)> <Delay = 1.32>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln854)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 32 [1/2] (2.77ns)   --->   "%buf_load = load i10 %buf_addr" [dilithium2/poly.c:855]   --->   Operation 32 'load' 'buf_load' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_2 : Operation 33 [1/2] (2.77ns)   --->   "%buf_load_1 = load i10 %buf_addr_1" [dilithium2/poly.c:856]   --->   Operation 33 'load' 'buf_load_1' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_2 : Operation 34 [1/1] (1.74ns)   --->   "%add_ln857 = add i10 %add_ln855, i10 2" [dilithium2/poly.c:857]   --->   Operation 34 'add' 'add_ln857' <Predicate = (!icmp_ln854)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln857 = zext i10 %add_ln857" [dilithium2/poly.c:857]   --->   Operation 35 'zext' 'zext_ln857' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln857" [dilithium2/poly.c:857]   --->   Operation 36 'getelementptr' 'buf_addr_2' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.77ns)   --->   "%buf_load_2 = load i10 %buf_addr_2" [dilithium2/poly.c:857]   --->   Operation 37 'load' 'buf_load_2' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_2 : Operation 38 [1/1] (1.74ns)   --->   "%add_ln861 = add i10 %add_ln855, i10 3" [dilithium2/poly.c:861]   --->   Operation 38 'add' 'add_ln861' <Predicate = (!icmp_ln854)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln861 = zext i10 %add_ln861" [dilithium2/poly.c:861]   --->   Operation 39 'zext' 'zext_ln861' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln861" [dilithium2/poly.c:861]   --->   Operation 40 'getelementptr' 'buf_addr_3' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%buf_load_3 = load i10 %buf_addr_3" [dilithium2/poly.c:861]   --->   Operation 41 'load' 'buf_load_3' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>

State 3 <SV = 2> <Delay = 7.44>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_387 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i6.i2, i2 %a_offset_read, i6 %trunc_ln855, i2 0" [dilithium2/poly.c:855]   --->   Operation 42 'bitconcatenate' 'tmp_387' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln855_2 = zext i10 %tmp_387" [dilithium2/poly.c:855]   --->   Operation 43 'zext' 'zext_ln855_2' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i19 %a, i64 0, i64 %zext_ln855_2" [dilithium2/poly.c:855]   --->   Operation 44 'getelementptr' 'a_addr' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (2.77ns)   --->   "%buf_load_2 = load i10 %buf_addr_2" [dilithium2/poly.c:857]   --->   Operation 45 'load' 'buf_load_2' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln858 = trunc i8 %buf_load_2" [dilithium2/poly.c:858]   --->   Operation 46 'trunc' 'trunc_ln858' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i8.i8, i2 %trunc_ln858, i8 %buf_load_1, i8 %buf_load" [dilithium2/poly.c:858]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln860 = zext i18 %tmp_s" [dilithium2/poly.c:860]   --->   Operation 48 'zext' 'zext_ln860' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (2.77ns)   --->   "%buf_load_3 = load i10 %buf_addr_3" [dilithium2/poly.c:861]   --->   Operation 49 'load' 'buf_load_3' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_3 : Operation 50 [1/1] (1.74ns)   --->   "%add_ln862 = add i10 %add_ln855, i10 4" [dilithium2/poly.c:862]   --->   Operation 50 'add' 'add_ln862' <Predicate = (!icmp_ln854)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln862 = zext i10 %add_ln862" [dilithium2/poly.c:862]   --->   Operation 51 'zext' 'zext_ln862' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln862" [dilithium2/poly.c:862]   --->   Operation 52 'getelementptr' 'buf_addr_4' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.77ns)   --->   "%buf_load_4 = load i10 %buf_addr_4" [dilithium2/poly.c:862]   --->   Operation 53 'load' 'buf_load_4' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_3 : Operation 54 [1/1] (1.74ns)   --->   "%add_ln866 = add i10 %add_ln855, i10 5" [dilithium2/poly.c:866]   --->   Operation 54 'add' 'add_ln866' <Predicate = (!icmp_ln854)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln866 = zext i10 %add_ln866" [dilithium2/poly.c:866]   --->   Operation 55 'zext' 'zext_ln866' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln866" [dilithium2/poly.c:866]   --->   Operation 56 'getelementptr' 'buf_addr_5' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.77ns)   --->   "%buf_load_5 = load i10 %buf_addr_5" [dilithium2/poly.c:866]   --->   Operation 57 'load' 'buf_load_5' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_3 : Operation 58 [1/1] (1.90ns)   --->   "%sub_ln875 = sub i19 131072, i19 %zext_ln860" [dilithium2/poly.c:875]   --->   Operation 58 'sub' 'sub_ln875' <Predicate = (!icmp_ln854)> <Delay = 1.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.77ns)   --->   "%store_ln875 = store i19 %sub_ln875, i10 %a_addr" [dilithium2/poly.c:875]   --->   Operation 59 'store' 'store_ln875' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.44>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln855, i2 0" [dilithium2/poly.c:855]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %buf_load_2, i32 2, i32 7" [dilithium2/poly.c:860]   --->   Operation 61 'partselect' 'lshr_ln' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%zext_ln860_1 = zext i6 %lshr_ln" [dilithium2/poly.c:860]   --->   Operation 62 'zext' 'zext_ln860_1' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln860 = or i8 %shl_ln, i8 1" [dilithium2/poly.c:860]   --->   Operation 63 'or' 'or_ln860' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_388 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %a_offset_read, i8 %or_ln860" [dilithium2/poly.c:860]   --->   Operation 64 'bitconcatenate' 'tmp_388' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln860_2 = zext i10 %tmp_388" [dilithium2/poly.c:860]   --->   Operation 65 'zext' 'zext_ln860_2' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i19 %a, i64 0, i64 %zext_ln860_2" [dilithium2/poly.c:860]   --->   Operation 66 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%trunc_ln861 = trunc i8 %buf_load_3" [dilithium2/poly.c:861]   --->   Operation 67 'trunc' 'trunc_ln861' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (2.77ns)   --->   "%buf_load_4 = load i10 %buf_addr_4" [dilithium2/poly.c:862]   --->   Operation 68 'load' 'buf_load_4' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%trunc_ln863 = trunc i8 %buf_load_4" [dilithium2/poly.c:863]   --->   Operation 69 'trunc' 'trunc_ln863' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%tmp_389 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln860_1" [dilithium2/poly.c:863]   --->   Operation 70 'bitconcatenate' 'tmp_389' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln861, i6 0" [dilithium2/poly.c:863]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%or_ln863 = or i9 %tmp, i9 %tmp_389" [dilithium2/poly.c:863]   --->   Operation 72 'or' 'or_ln863' <Predicate = (!icmp_ln854)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%tmp_421 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %buf_load_3, i32 3, i32 7" [dilithium2/poly.c:863]   --->   Operation 73 'partselect' 'tmp_421' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%or_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i5.i9, i4 %trunc_ln863, i5 %tmp_421, i9 %or_ln863" [dilithium2/poly.c:863]   --->   Operation 74 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%zext_ln865 = zext i18 %or_ln" [dilithium2/poly.c:865]   --->   Operation 75 'zext' 'zext_ln865' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (2.77ns)   --->   "%buf_load_5 = load i10 %buf_addr_5" [dilithium2/poly.c:866]   --->   Operation 76 'load' 'buf_load_5' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_4 : Operation 77 [1/1] (1.74ns)   --->   "%add_ln867 = add i10 %add_ln855, i10 6" [dilithium2/poly.c:867]   --->   Operation 77 'add' 'add_ln867' <Predicate = (!icmp_ln854)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln867 = zext i10 %add_ln867" [dilithium2/poly.c:867]   --->   Operation 78 'zext' 'zext_ln867' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln867" [dilithium2/poly.c:867]   --->   Operation 79 'getelementptr' 'buf_addr_6' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.77ns)   --->   "%buf_load_6 = load i10 %buf_addr_6" [dilithium2/poly.c:867]   --->   Operation 80 'load' 'buf_load_6' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_4 : Operation 81 [1/1] (1.74ns)   --->   "%add_ln871 = add i10 %add_ln855, i10 7" [dilithium2/poly.c:871]   --->   Operation 81 'add' 'add_ln871' <Predicate = (!icmp_ln854)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln871 = zext i10 %add_ln871" [dilithium2/poly.c:871]   --->   Operation 82 'zext' 'zext_ln871' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln871" [dilithium2/poly.c:871]   --->   Operation 83 'getelementptr' 'buf_addr_7' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (2.77ns)   --->   "%buf_load_7 = load i10 %buf_addr_7" [dilithium2/poly.c:871]   --->   Operation 84 'load' 'buf_load_7' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_4 : Operation 85 [1/1] (1.90ns) (out node of the LUT)   --->   "%sub_ln876 = sub i19 131072, i19 %zext_ln865" [dilithium2/poly.c:876]   --->   Operation 85 'sub' 'sub_ln876' <Predicate = (!icmp_ln854)> <Delay = 1.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (2.77ns)   --->   "%store_ln876 = store i19 %sub_ln876, i10 %a_addr_1" [dilithium2/poly.c:876]   --->   Operation 86 'store' 'store_ln876' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 7.44>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%lshr_ln7 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %buf_load_4, i32 4, i32 7" [dilithium2/poly.c:865]   --->   Operation 87 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%zext_ln865_1 = zext i4 %lshr_ln7" [dilithium2/poly.c:865]   --->   Operation 88 'zext' 'zext_ln865_1' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln865 = or i8 %shl_ln, i8 2" [dilithium2/poly.c:865]   --->   Operation 89 'or' 'or_ln865' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_390 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %a_offset_read, i8 %or_ln865" [dilithium2/poly.c:865]   --->   Operation 90 'bitconcatenate' 'tmp_390' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln865_2 = zext i10 %tmp_390" [dilithium2/poly.c:865]   --->   Operation 91 'zext' 'zext_ln865_2' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i19 %a, i64 0, i64 %zext_ln865_2" [dilithium2/poly.c:865]   --->   Operation 92 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%trunc_ln866 = trunc i8 %buf_load_5" [dilithium2/poly.c:866]   --->   Operation 93 'trunc' 'trunc_ln866' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (2.77ns)   --->   "%buf_load_6 = load i10 %buf_addr_6" [dilithium2/poly.c:867]   --->   Operation 94 'load' 'buf_load_6' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%trunc_ln868 = trunc i8 %buf_load_6" [dilithium2/poly.c:868]   --->   Operation 95 'trunc' 'trunc_ln868' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%tmp_391 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln865_1" [dilithium2/poly.c:868]   --->   Operation 96 'bitconcatenate' 'tmp_391' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%tmp_422 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln866, i4 0" [dilithium2/poly.c:868]   --->   Operation 97 'bitconcatenate' 'tmp_422' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%or_ln868 = or i9 %tmp_422, i9 %tmp_391" [dilithium2/poly.c:868]   --->   Operation 98 'or' 'or_ln868' <Predicate = (!icmp_ln854)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%tmp_423 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %buf_load_5, i32 5, i32 7" [dilithium2/poly.c:868]   --->   Operation 99 'partselect' 'tmp_423' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%or_ln8 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i6.i3.i9, i6 %trunc_ln868, i3 %tmp_423, i9 %or_ln868" [dilithium2/poly.c:868]   --->   Operation 100 'bitconcatenate' 'or_ln8' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%zext_ln870 = zext i18 %or_ln8" [dilithium2/poly.c:870]   --->   Operation 101 'zext' 'zext_ln870' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 102 [1/2] (2.77ns)   --->   "%buf_load_7 = load i10 %buf_addr_7" [dilithium2/poly.c:871]   --->   Operation 102 'load' 'buf_load_7' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_5 : Operation 103 [1/1] (1.74ns)   --->   "%add_ln872 = add i10 %add_ln855, i10 8" [dilithium2/poly.c:872]   --->   Operation 103 'add' 'add_ln872' <Predicate = (!icmp_ln854)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln872 = zext i10 %add_ln872" [dilithium2/poly.c:872]   --->   Operation 104 'zext' 'zext_ln872' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln872" [dilithium2/poly.c:872]   --->   Operation 105 'getelementptr' 'buf_addr_8' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (2.77ns)   --->   "%buf_load_8 = load i10 %buf_addr_8" [dilithium2/poly.c:872]   --->   Operation 106 'load' 'buf_load_8' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_5 : Operation 107 [1/1] (1.90ns) (out node of the LUT)   --->   "%sub_ln877 = sub i19 131072, i19 %zext_ln870" [dilithium2/poly.c:877]   --->   Operation 107 'sub' 'sub_ln877' <Predicate = (!icmp_ln854)> <Delay = 1.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.77ns)   --->   "%store_ln877 = store i19 %sub_ln877, i10 %a_addr_2" [dilithium2/poly.c:877]   --->   Operation 108 'store' 'store_ln877' <Predicate = (!icmp_ln854)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.44>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln850 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [dilithium2/poly.c:850]   --->   Operation 109 'specloopname' 'specloopname_ln850' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%lshr_ln8 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %buf_load_6, i32 6, i32 7" [dilithium2/poly.c:870]   --->   Operation 110 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%zext_ln870_1 = zext i2 %lshr_ln8" [dilithium2/poly.c:870]   --->   Operation 111 'zext' 'zext_ln870_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln870 = or i8 %shl_ln, i8 3" [dilithium2/poly.c:870]   --->   Operation 112 'or' 'or_ln870' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_392 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %a_offset_read, i8 %or_ln870" [dilithium2/poly.c:870]   --->   Operation 113 'bitconcatenate' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln870_2 = zext i10 %tmp_392" [dilithium2/poly.c:870]   --->   Operation 114 'zext' 'zext_ln870_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i19 %a, i64 0, i64 %zext_ln870_2" [dilithium2/poly.c:870]   --->   Operation 115 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%trunc_ln871 = trunc i8 %buf_load_7" [dilithium2/poly.c:871]   --->   Operation 116 'trunc' 'trunc_ln871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (2.77ns)   --->   "%buf_load_8 = load i10 %buf_addr_8" [dilithium2/poly.c:872]   --->   Operation 117 'load' 'buf_load_8' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 680> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%tmp_393 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln870_1" [dilithium2/poly.c:872]   --->   Operation 118 'bitconcatenate' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%tmp_424 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln871, i2 0" [dilithium2/poly.c:872]   --->   Operation 119 'bitconcatenate' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%or_ln872 = or i9 %tmp_424, i9 %tmp_393" [dilithium2/poly.c:872]   --->   Operation 120 'or' 'or_ln872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %buf_load_7, i32 7" [dilithium2/poly.c:872]   --->   Operation 121 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%or_ln9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i1.i9, i8 %buf_load_8, i1 %tmp_425, i9 %or_ln872" [dilithium2/poly.c:872]   --->   Operation 122 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%zext_ln875 = zext i18 %or_ln9" [dilithium2/poly.c:875]   --->   Operation 123 'zext' 'zext_ln875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.90ns) (out node of the LUT)   --->   "%sub_ln878 = sub i19 131072, i19 %zext_ln875" [dilithium2/poly.c:878]   --->   Operation 124 'sub' 'sub_ln878' <Predicate = true> <Delay = 1.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (2.77ns)   --->   "%store_ln878 = store i19 %sub_ln878, i10 %a_addr_3" [dilithium2/poly.c:878]   --->   Operation 125 'store' 'store_ln878' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln854 = br void %for.inc.i" [dilithium2/poly.c:854]   --->   Operation 126 'br' 'br_ln854' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 6.26ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', dilithium2/poly.c:855) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln855', dilithium2/poly.c:855) [21]  (1.73 ns)
	'add' operation ('add_ln856', dilithium2/poly.c:856) [29]  (1.75 ns)
	'getelementptr' operation ('buf_addr_1', dilithium2/poly.c:856) [31]  (0 ns)
	'load' operation ('buf_load_1', dilithium2/poly.c:856) on array 'buf_r' [32]  (2.77 ns)

 <State 2>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln857', dilithium2/poly.c:857) [33]  (1.75 ns)
	'getelementptr' operation ('buf_addr_2', dilithium2/poly.c:857) [35]  (0 ns)
	'load' operation ('buf_load_2', dilithium2/poly.c:857) on array 'buf_r' [36]  (2.77 ns)

 <State 3>: 7.45ns
The critical path consists of the following:
	'load' operation ('buf_load_2', dilithium2/poly.c:857) on array 'buf_r' [36]  (2.77 ns)
	'sub' operation ('sub_ln875', dilithium2/poly.c:875) [105]  (1.9 ns)
	'store' operation ('store_ln875', dilithium2/poly.c:875) of variable 'sub_ln875', dilithium2/poly.c:875 on array 'a' [106]  (2.77 ns)

 <State 4>: 7.45ns
The critical path consists of the following:
	'load' operation ('buf_load_4', dilithium2/poly.c:862) on array 'buf_r' [54]  (2.77 ns)
	'sub' operation ('sub_ln876', dilithium2/poly.c:876) [107]  (1.9 ns)
	'store' operation ('store_ln876', dilithium2/poly.c:876) of variable 'sub_ln876', dilithium2/poly.c:876 on array 'a' [108]  (2.77 ns)

 <State 5>: 7.45ns
The critical path consists of the following:
	'load' operation ('buf_load_6', dilithium2/poly.c:867) on array 'buf_r' [76]  (2.77 ns)
	'sub' operation ('sub_ln877', dilithium2/poly.c:877) [109]  (1.9 ns)
	'store' operation ('store_ln877', dilithium2/poly.c:877) of variable 'sub_ln877', dilithium2/poly.c:877 on array 'a' [110]  (2.77 ns)

 <State 6>: 7.45ns
The critical path consists of the following:
	'load' operation ('buf_load_8', dilithium2/poly.c:872) on array 'buf_r' [98]  (2.77 ns)
	'sub' operation ('sub_ln878', dilithium2/poly.c:878) [111]  (1.9 ns)
	'store' operation ('store_ln878', dilithium2/poly.c:878) of variable 'sub_ln878', dilithium2/poly.c:878 on array 'a' [112]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
