<stg><name>main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %yy = alloca i32 1

]]></Node>
<StgValue><ssdm name="yy"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i17 0, i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %store_ln56 = store i9 0, i9 %yy

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln67 = store i9 0, i9 %x_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_flatten_load = load i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:2 %icmp_ln56 = icmp_eq  i17 %indvar_flatten_load, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:3 %add_ln56 = add i17 %indvar_flatten_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln56 = br i1 %icmp_ln56, void %for.inc30, void %for.inc56.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc30:0 %x_1_load = load i9 %x_1

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc30:1 %yy_load = load i9 %yy

]]></Node>
<StgValue><ssdm name="yy_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc30:4 %icmp_ln67 = icmp_eq  i9 %x_1_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc30:5 %or_ln56 = or i1 %icmp_ln67, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc30:6 %select_ln56 = select i1 %icmp_ln67, i9 0, i9 %x_1_load

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc30:7 %add_ln56_1 = add i9 %yy_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc30:8 %select_ln56_1 = select i1 %icmp_ln67, i9 %add_ln56_1, i9 %yy_load

]]></Node>
<StgValue><ssdm name="select_ln56_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc30:20 %br_ln67 = br i1 %or_ln56, void %for.inc.split, void %for.first.iter.for.inc

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
for.inc56.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_1_VITIS_LOOP_67_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc30:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="9">
<![CDATA[
for.inc30:9 %zext_ln56 = zext i9 %select_ln56_1

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:10 %u1_addr = getelementptr i32 %u1, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="u1_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:11 %v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="v1_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:12 %u2_addr = getelementptr i32 %u2, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="u2_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:13 %v2_addr = getelementptr i32 %v2, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="v2_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:14 %w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:15 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:16 %w_addr_8 = getelementptr i32 %w_s, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="w_addr_8"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:17 %x_addr_9 = getelementptr i32 %x_s, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="x_addr_9"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:18 %y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:19 %z_addr = getelementptr i32 %z, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="z_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:0 %store_ln57 = store i32 0.1, i8 %u1_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:1 %store_ln58 = store i32 0.1, i8 %v1_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:2 %store_ln59 = store i32 0.1, i8 %u2_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:3 %store_ln60 = store i32 0.1, i8 %v2_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:4 %store_ln61 = store i32 0.1, i8 %w_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:5 %store_ln62 = store i32 0.1, i8 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:6 %store_ln63 = store i32 0.1, i8 %w_addr_8

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:7 %store_ln64 = store i32 0.1, i8 %x_addr_9

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:8 %store_ln65 = store i32 0.1, i8 %y_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.first.iter.for.inc:9 %store_ln66 = store i32 0.1, i8 %z_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="or_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc:10 %br_ln67 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="9">
<![CDATA[
for.inc.split:0 %empty = trunc i9 %select_ln56_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split:1 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="9">
<![CDATA[
for.inc.split:2 %zext_ln67 = zext i9 %select_ln56

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:4 %add_ln68 = add i16 %zext_ln67, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:10 %add_ln67 = add i9 %select_ln56, i9 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %store_ln56 = store i17 %add_ln56, i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln56 = store i9 %select_ln56_1, i9 %yy

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:13 %store_ln67 = store i9 %add_ln67, i9 %x_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:14 %br_ln67 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln67"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:5 %zext_ln68 = zext i16 %add_ln68

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc.split:7 %store_ln68 = store i32 0.2, i16 %A_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %A_addr_7 = getelementptr i32 %A_s, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc.split:9 %store_ln69 = store i32 0.2, i16 %A_addr_7

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="A" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="A_s" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="u1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="u1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="v1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="u2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="u2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="v2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="w" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="x" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="w_s" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="x_s" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="y" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="z" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="93" from="StgValue_92" to="x_1" fromId="92" toId="6">
</dataflow>
<dataflow id="94" from="StgValue_92" to="yy" fromId="92" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_92" to="indvar_flatten" fromId="92" toId="8">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="98" from="indvar_flatten" to="store_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln56" fromId="99" toId="10">
</dataflow>
<dataflow id="101" from="yy" to="store_ln56" fromId="7" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_99" to="store_ln67" fromId="99" toId="11">
</dataflow>
<dataflow id="103" from="x_1" to="store_ln67" fromId="6" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_104" to="first_iter_0" fromId="104" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln0" to="first_iter_0" fromId="12" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_107" to="first_iter_0" fromId="107" toId="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln67" to="first_iter_0" fromId="58" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="110" from="indvar_flatten" to="indvar_flatten_load" fromId="8" toId="14">
</dataflow>
<dataflow id="111" from="indvar_flatten_load" to="icmp_ln56" fromId="14" toId="15">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln56" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="indvar_flatten_load" to="add_ln56" fromId="14" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_115" to="add_ln56" fromId="115" toId="16">
</dataflow>
<dataflow id="117" from="icmp_ln56" to="br_ln56" fromId="15" toId="17">
</dataflow>
<dataflow id="118" from="x_1" to="x_1_load" fromId="6" toId="18">
</dataflow>
<dataflow id="119" from="yy" to="yy_load" fromId="7" toId="19">
</dataflow>
<dataflow id="120" from="x_1_load" to="icmp_ln67" fromId="18" toId="20">
</dataflow>
<dataflow id="122" from="StgValue_121" to="icmp_ln67" fromId="121" toId="20">
</dataflow>
<dataflow id="123" from="icmp_ln67" to="or_ln56" fromId="20" toId="21">
</dataflow>
<dataflow id="124" from="first_iter_0" to="or_ln56" fromId="13" toId="21">
</dataflow>
<dataflow id="125" from="icmp_ln67" to="select_ln56" fromId="20" toId="22">
</dataflow>
<dataflow id="126" from="StgValue_99" to="select_ln56" fromId="99" toId="22">
</dataflow>
<dataflow id="127" from="x_1_load" to="select_ln56" fromId="18" toId="22">
</dataflow>
<dataflow id="128" from="yy_load" to="add_ln56_1" fromId="19" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_129" to="add_ln56_1" fromId="129" toId="23">
</dataflow>
<dataflow id="131" from="icmp_ln67" to="select_ln56_1" fromId="20" toId="24">
</dataflow>
<dataflow id="132" from="add_ln56_1" to="select_ln56_1" fromId="23" toId="24">
</dataflow>
<dataflow id="133" from="yy_load" to="select_ln56_1" fromId="19" toId="24">
</dataflow>
<dataflow id="134" from="or_ln56" to="br_ln67" fromId="21" toId="25">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="138" from="VITIS_LOOP_56_1_VITIS_LOOP_67_2_str" to="specloopname_ln0" fromId="137" toId="26">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="139" toId="27">
</dataflow>
<dataflow id="142" from="StgValue_141" to="speclooptripcount_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_141" to="speclooptripcount_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="144" from="StgValue_141" to="speclooptripcount_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="145" from="select_ln56_1" to="zext_ln56" fromId="24" toId="28">
</dataflow>
<dataflow id="146" from="u1" to="u1_addr" fromId="82" toId="29">
</dataflow>
<dataflow id="148" from="StgValue_147" to="u1_addr" fromId="147" toId="29">
</dataflow>
<dataflow id="149" from="zext_ln56" to="u1_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="150" from="v1" to="v1_addr" fromId="83" toId="30">
</dataflow>
<dataflow id="151" from="StgValue_147" to="v1_addr" fromId="147" toId="30">
</dataflow>
<dataflow id="152" from="zext_ln56" to="v1_addr" fromId="28" toId="30">
</dataflow>
<dataflow id="153" from="u2" to="u2_addr" fromId="84" toId="31">
</dataflow>
<dataflow id="154" from="StgValue_147" to="u2_addr" fromId="147" toId="31">
</dataflow>
<dataflow id="155" from="zext_ln56" to="u2_addr" fromId="28" toId="31">
</dataflow>
<dataflow id="156" from="v2" to="v2_addr" fromId="85" toId="32">
</dataflow>
<dataflow id="157" from="StgValue_147" to="v2_addr" fromId="147" toId="32">
</dataflow>
<dataflow id="158" from="zext_ln56" to="v2_addr" fromId="28" toId="32">
</dataflow>
<dataflow id="159" from="w" to="w_addr" fromId="86" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_147" to="w_addr" fromId="147" toId="33">
</dataflow>
<dataflow id="161" from="zext_ln56" to="w_addr" fromId="28" toId="33">
</dataflow>
<dataflow id="162" from="x" to="x_addr" fromId="87" toId="34">
</dataflow>
<dataflow id="163" from="StgValue_147" to="x_addr" fromId="147" toId="34">
</dataflow>
<dataflow id="164" from="zext_ln56" to="x_addr" fromId="28" toId="34">
</dataflow>
<dataflow id="165" from="w_s" to="w_addr_8" fromId="88" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_147" to="w_addr_8" fromId="147" toId="35">
</dataflow>
<dataflow id="167" from="zext_ln56" to="w_addr_8" fromId="28" toId="35">
</dataflow>
<dataflow id="168" from="x_s" to="x_addr_9" fromId="89" toId="36">
</dataflow>
<dataflow id="169" from="StgValue_147" to="x_addr_9" fromId="147" toId="36">
</dataflow>
<dataflow id="170" from="zext_ln56" to="x_addr_9" fromId="28" toId="36">
</dataflow>
<dataflow id="171" from="y" to="y_addr" fromId="90" toId="37">
</dataflow>
<dataflow id="172" from="StgValue_147" to="y_addr" fromId="147" toId="37">
</dataflow>
<dataflow id="173" from="zext_ln56" to="y_addr" fromId="28" toId="37">
</dataflow>
<dataflow id="174" from="z" to="z_addr" fromId="91" toId="38">
</dataflow>
<dataflow id="175" from="StgValue_147" to="z_addr" fromId="147" toId="38">
</dataflow>
<dataflow id="176" from="zext_ln56" to="z_addr" fromId="28" toId="38">
</dataflow>
<dataflow id="178" from="StgValue_177" to="store_ln57" fromId="177" toId="39">
</dataflow>
<dataflow id="179" from="u1_addr" to="store_ln57" fromId="29" toId="39">
</dataflow>
<dataflow id="180" from="StgValue_177" to="store_ln58" fromId="177" toId="40">
</dataflow>
<dataflow id="181" from="v1_addr" to="store_ln58" fromId="30" toId="40">
</dataflow>
<dataflow id="182" from="StgValue_177" to="store_ln59" fromId="177" toId="41">
</dataflow>
<dataflow id="183" from="u2_addr" to="store_ln59" fromId="31" toId="41">
</dataflow>
<dataflow id="184" from="StgValue_177" to="store_ln60" fromId="177" toId="42">
</dataflow>
<dataflow id="185" from="v2_addr" to="store_ln60" fromId="32" toId="42">
</dataflow>
<dataflow id="186" from="StgValue_177" to="store_ln61" fromId="177" toId="43">
</dataflow>
<dataflow id="187" from="w_addr" to="store_ln61" fromId="33" toId="43">
</dataflow>
<dataflow id="188" from="StgValue_177" to="store_ln62" fromId="177" toId="44">
</dataflow>
<dataflow id="189" from="x_addr" to="store_ln62" fromId="34" toId="44">
</dataflow>
<dataflow id="190" from="StgValue_177" to="store_ln63" fromId="177" toId="45">
</dataflow>
<dataflow id="191" from="w_addr_8" to="store_ln63" fromId="35" toId="45">
</dataflow>
<dataflow id="192" from="StgValue_177" to="store_ln64" fromId="177" toId="46">
</dataflow>
<dataflow id="193" from="x_addr_9" to="store_ln64" fromId="36" toId="46">
</dataflow>
<dataflow id="194" from="StgValue_177" to="store_ln65" fromId="177" toId="47">
</dataflow>
<dataflow id="195" from="y_addr" to="store_ln65" fromId="37" toId="47">
</dataflow>
<dataflow id="196" from="StgValue_177" to="store_ln66" fromId="177" toId="48">
</dataflow>
<dataflow id="197" from="z_addr" to="store_ln66" fromId="38" toId="48">
</dataflow>
<dataflow id="198" from="select_ln56_1" to="empty" fromId="24" toId="50">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_s" fromId="199" toId="51">
</dataflow>
<dataflow id="201" from="empty" to="tmp_s" fromId="50" toId="51">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp_s" fromId="202" toId="51">
</dataflow>
<dataflow id="204" from="select_ln56" to="zext_ln67" fromId="22" toId="52">
</dataflow>
<dataflow id="205" from="zext_ln67" to="add_ln68" fromId="52" toId="53">
</dataflow>
<dataflow id="206" from="tmp_s" to="add_ln68" fromId="51" toId="53">
</dataflow>
<dataflow id="207" from="select_ln56" to="add_ln67" fromId="22" toId="54">
</dataflow>
<dataflow id="208" from="StgValue_129" to="add_ln67" fromId="129" toId="54">
</dataflow>
<dataflow id="209" from="add_ln56" to="store_ln56" fromId="16" toId="55">
</dataflow>
<dataflow id="210" from="indvar_flatten" to="store_ln56" fromId="8" toId="55">
</dataflow>
<dataflow id="211" from="select_ln56_1" to="store_ln56" fromId="24" toId="56">
</dataflow>
<dataflow id="212" from="yy" to="store_ln56" fromId="7" toId="56">
</dataflow>
<dataflow id="213" from="add_ln67" to="store_ln67" fromId="54" toId="57">
</dataflow>
<dataflow id="214" from="x_1" to="store_ln67" fromId="6" toId="57">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecPipeline" to="specpipeline_ln67" fromId="215" toId="59">
</dataflow>
<dataflow id="218" from="StgValue_217" to="specpipeline_ln67" fromId="217" toId="59">
</dataflow>
<dataflow id="220" from="StgValue_219" to="specpipeline_ln67" fromId="219" toId="59">
</dataflow>
<dataflow id="221" from="StgValue_219" to="specpipeline_ln67" fromId="219" toId="59">
</dataflow>
<dataflow id="222" from="StgValue_219" to="specpipeline_ln67" fromId="219" toId="59">
</dataflow>
<dataflow id="224" from="empty" to="specpipeline_ln67" fromId="223" toId="59">
</dataflow>
<dataflow id="225" from="add_ln68" to="zext_ln68" fromId="53" toId="60">
</dataflow>
<dataflow id="226" from="A" to="A_addr" fromId="80" toId="61">
</dataflow>
<dataflow id="227" from="StgValue_147" to="A_addr" fromId="147" toId="61">
</dataflow>
<dataflow id="228" from="zext_ln68" to="A_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="230" from="StgValue_229" to="store_ln68" fromId="229" toId="62">
</dataflow>
<dataflow id="231" from="A_addr" to="store_ln68" fromId="61" toId="62">
</dataflow>
<dataflow id="232" from="A_s" to="A_addr_7" fromId="81" toId="63">
</dataflow>
<dataflow id="233" from="StgValue_147" to="A_addr_7" fromId="147" toId="63">
</dataflow>
<dataflow id="234" from="zext_ln68" to="A_addr_7" fromId="60" toId="63">
</dataflow>
<dataflow id="235" from="StgValue_229" to="store_ln69" fromId="229" toId="64">
</dataflow>
<dataflow id="236" from="A_addr_7" to="store_ln69" fromId="63" toId="64">
</dataflow>
<dataflow id="237" from="icmp_ln56" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="238" from="icmp_ln56" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="239" from="or_ln56" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="240" from="icmp_ln56" to="StgValue_4" fromId="15" toId="4">
</dataflow>
</dataflows>


</stg>
