// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
// Date        : Fri Mar  9 17:58:33 2018
// Host        : drsatya-OptiPlex-990 running 64-bit Ubuntu 12.04.4 LTS
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_simple_0_0_stub.v
// Design      : design_1_simple_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcku035-ffva1156-3-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "simple,Vivado 2017.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(c_0_ap_vld, c_1_ap_vld, c_2_ap_vld, c_3_ap_vld, 
  c_4_ap_vld, c_5_ap_vld, c_6_ap_vld, c_7_ap_vld, ap_clk, ap_rst, ap_start, ap_done, ap_idle, 
  ap_ready, ap_return, a_0, a_1, a_2, a_3, a_4, a_5, a_6, a_7, b_0, b_1, b_2, b_3, b_4, b_5, b_6, b_7, c_0, c_1, c_2, c_3, c_4, 
  c_5, c_6, c_7)
/* synthesis syn_black_box black_box_pad_pin="c_0_ap_vld,c_1_ap_vld,c_2_ap_vld,c_3_ap_vld,c_4_ap_vld,c_5_ap_vld,c_6_ap_vld,c_7_ap_vld,ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,ap_return[31:0],a_0[31:0],a_1[31:0],a_2[31:0],a_3[31:0],a_4[31:0],a_5[31:0],a_6[31:0],a_7[31:0],b_0[31:0],b_1[31:0],b_2[31:0],b_3[31:0],b_4[31:0],b_5[31:0],b_6[31:0],b_7[31:0],c_0[31:0],c_1[31:0],c_2[31:0],c_3[31:0],c_4[31:0],c_5[31:0],c_6[31:0],c_7[31:0]" */;
  output c_0_ap_vld;
  output c_1_ap_vld;
  output c_2_ap_vld;
  output c_3_ap_vld;
  output c_4_ap_vld;
  output c_5_ap_vld;
  output c_6_ap_vld;
  output c_7_ap_vld;
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [31:0]ap_return;
  input [31:0]a_0;
  input [31:0]a_1;
  input [31:0]a_2;
  input [31:0]a_3;
  input [31:0]a_4;
  input [31:0]a_5;
  input [31:0]a_6;
  input [31:0]a_7;
  input [31:0]b_0;
  input [31:0]b_1;
  input [31:0]b_2;
  input [31:0]b_3;
  input [31:0]b_4;
  input [31:0]b_5;
  input [31:0]b_6;
  input [31:0]b_7;
  output [31:0]c_0;
  output [31:0]c_1;
  output [31:0]c_2;
  output [31:0]c_3;
  output [31:0]c_4;
  output [31:0]c_5;
  output [31:0]c_6;
  output [31:0]c_7;
endmodule
