git clone --depth 1 --no-tags https://github.com/dadaozhijian22/TeQuan_Code.git f:/verilog_sva_gh_scraper/data/full_repos/499446432
git clone --depth 1 --no-tags https://github.com/sigeryang/hdlbits-solutions.git f:/verilog_sva_gh_scraper/data/full_repos/500258175
git clone --depth 1 --no-tags https://github.com/LabIVUFBA/TesteMemoVGA.git f:/verilog_sva_gh_scraper/data/full_repos/500126814
git clone --depth 1 --no-tags https://github.com/Rexllnia/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/504167966
git clone --depth 1 --no-tags https://github.com/tarush-g/alternating-step-generator.git f:/verilog_sva_gh_scraper/data/full_repos/505653621
git clone --depth 1 --no-tags https://github.com/2017250297-choi/2022.spring.COSE221-02team20.git f:/verilog_sva_gh_scraper/data/full_repos/506147099
git clone --depth 1 --no-tags https://github.com/GiddaZhang/CPU_single-multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/505163312
git clone --depth 1 --no-tags https://github.com/luckyjp6/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/505900661
git clone --depth 1 --no-tags https://github.com/shyam2672/Basys3_AlarmClock.git f:/verilog_sva_gh_scraper/data/full_repos/505900916
git clone --depth 1 --no-tags https://github.com/jalaxy/Nexys-4-DDR-app.git f:/verilog_sva_gh_scraper/data/full_repos/504478691
git clone --depth 1 --no-tags https://github.com/Cherrywoood/func_circuitry_3.git f:/verilog_sva_gh_scraper/data/full_repos/505239302
git clone --depth 1 --no-tags https://github.com/htmos6/HDL-Bits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/500603971
git clone --depth 1 --no-tags https://github.com/superhaks/1x3-Router.git f:/verilog_sva_gh_scraper/data/full_repos/498506399
git clone --depth 1 --no-tags https://github.com/Rayilam/Computer-architecture_ucas.git f:/verilog_sva_gh_scraper/data/full_repos/494295421
git clone --depth 1 --no-tags https://github.com/zenit-abh/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/494310716
git clone --depth 1 --no-tags https://github.com/s1410932049/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/494300423
git clone --depth 1 --no-tags https://github.com/lonk151/lonk.git f:/verilog_sva_gh_scraper/data/full_repos/497061832
git clone --depth 1 --no-tags https://github.com/Yash-Goklani/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/497571993
git clone --depth 1 --no-tags https://github.com/KaiLongHu/54-work-support.git f:/verilog_sva_gh_scraper/data/full_repos/497965399
git clone --depth 1 --no-tags https://github.com/leducanhanhlc/SAPA_01.git f:/verilog_sva_gh_scraper/data/full_repos/496920882
git clone --depth 1 --no-tags https://github.com/xych3/LED_Switch.git f:/verilog_sva_gh_scraper/data/full_repos/498263024
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/FPU_half_precision_dummy13ns.git f:/verilog_sva_gh_scraper/data/full_repos/498410874
git clone --depth 1 --no-tags https://github.com/S-Sankara/Finalyear_project.git f:/verilog_sva_gh_scraper/data/full_repos/501115231
git clone --depth 1 --no-tags https://github.com/RavenSpear/CoreSight-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/501057686
git clone --depth 1 --no-tags https://github.com/farhan-tallman/5.1_uart_basic.git f:/verilog_sva_gh_scraper/data/full_repos/499056536
git clone --depth 1 --no-tags https://github.com/rishabhparihar99/Verilog-Dual-Port-Ram-with-Self-Verifying-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/503904312
git clone --depth 1 --no-tags https://github.com/zero1777/VLSI-Physical-Design-Automation.git f:/verilog_sva_gh_scraper/data/full_repos/505045484
git clone --depth 1 --no-tags https://github.com/Ziad-cyber/UART.git f:/verilog_sva_gh_scraper/data/full_repos/505355986
git clone --depth 1 --no-tags https://github.com/ctllmp/Very-Simple-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/502194696
git clone --depth 1 --no-tags https://github.com/rd2606/Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/502213715
git clone --depth 1 --no-tags https://github.com/rd2606/Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/502215346
git clone --depth 1 --no-tags https://github.com/KOmar48/UART-Communication.git f:/verilog_sva_gh_scraper/data/full_repos/501882668
git clone --depth 1 --no-tags https://github.com/MfCrizz/caravel_demonstration.git f:/verilog_sva_gh_scraper/data/full_repos/505898990
git clone --depth 1 --no-tags https://github.com/jihunmoon/bnn.git f:/verilog_sva_gh_scraper/data/full_repos/494365612
git clone --depth 1 --no-tags https://github.com/OishyS11/Design-of-a-Four-Bit-Computer-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/494941595
git clone --depth 1 --no-tags https://github.com/rahulrbharadwaj/finallyp.git f:/verilog_sva_gh_scraper/data/full_repos/495235205
git clone --depth 1 --no-tags https://github.com/Bojorge/Diseno-logico.git f:/verilog_sva_gh_scraper/data/full_repos/494862107
git clone --depth 1 --no-tags https://github.com/JumpBOOM/DP.git f:/verilog_sva_gh_scraper/data/full_repos/506405848
git clone --depth 1 --no-tags https://github.com/amiq-eda/uvm_ref_flow_x30.git f:/verilog_sva_gh_scraper/data/full_repos/501708316
git clone --depth 1 --no-tags https://github.com/secworks/timer.git f:/verilog_sva_gh_scraper/data/full_repos/501625904
git clone --depth 1 --no-tags https://github.com/Shankar18204/RISC-V-processors.git f:/verilog_sva_gh_scraper/data/full_repos/502008872
git clone --depth 1 --no-tags https://github.com/luijacky/replacee.git f:/verilog_sva_gh_scraper/data/full_repos/500365989
git clone --depth 1 --no-tags https://github.com/The10thDoc/Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/499572823
git clone --depth 1 --no-tags https://github.com/ConstantPark/esocv.git f:/verilog_sva_gh_scraper/data/full_repos/502381602
git clone --depth 1 --no-tags https://github.com/iniasdb/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/503443795
git clone --depth 1 --no-tags https://github.com/eric070021/2018-Spring-Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/503687835
git clone --depth 1 --no-tags https://github.com/visionvlsi/mini_projects.git f:/verilog_sva_gh_scraper/data/full_repos/504348788
git clone --depth 1 --no-tags https://github.com/aakash-n-gupta/chisel-fun.git f:/verilog_sva_gh_scraper/data/full_repos/504113791
git clone --depth 1 --no-tags https://github.com/Binh20182382/traffic_light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/503996648
git clone --depth 1 --no-tags https://github.com/GeorgeWu1204/EOY-Project-Group10.git f:/verilog_sva_gh_scraper/data/full_repos/495470317
git clone --depth 1 --no-tags https://github.com/sereen-ba/Pulse-Width-Modulation-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/495937950
git clone --depth 1 --no-tags https://github.com/kalptechs/swaroopiot.git f:/verilog_sva_gh_scraper/data/full_repos/506341163
git clone --depth 1 --no-tags https://github.com/Charlie059/ECE550Project.git f:/verilog_sva_gh_scraper/data/full_repos/499137621
git clone --depth 1 --no-tags https://github.com/J-CharanSai/RISC-processor.git f:/verilog_sva_gh_scraper/data/full_repos/504113147
git clone --depth 1 --no-tags https://github.com/kmakhno/adf4159.git f:/verilog_sva_gh_scraper/data/full_repos/495372115
git clone --depth 1 --no-tags https://github.com/Shwetapatil05/verilog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/495292322
git clone --depth 1 --no-tags https://github.com/hsagnik/Testing.git f:/verilog_sva_gh_scraper/data/full_repos/496101820
git clone --depth 1 --no-tags https://github.com/kcami/Multiplicador-Shift-Add.git f:/verilog_sva_gh_scraper/data/full_repos/495605214
git clone --depth 1 --no-tags https://github.com/veshalin/Group17_YodaProject.git f:/verilog_sva_gh_scraper/data/full_repos/495578463
git clone --depth 1 --no-tags https://github.com/recepgunay/mpw6_hyperram.git f:/verilog_sva_gh_scraper/data/full_repos/496295266
git clone --depth 1 --no-tags https://github.com/AllanRegush/fpga_7segment_display.git f:/verilog_sva_gh_scraper/data/full_repos/496451054
git clone --depth 1 --no-tags https://github.com/KaneD985/thunderbird.git f:/verilog_sva_gh_scraper/data/full_repos/496452455
git clone --depth 1 --no-tags https://github.com/asmaasameh99/32-Point-FFT-using-the-cooley-Tucky-algorith-Verilog_Design.git f:/verilog_sva_gh_scraper/data/full_repos/496638297
git clone --depth 1 --no-tags https://github.com/leonardochd/Multiplicador-Shift-Add.git f:/verilog_sva_gh_scraper/data/full_repos/496776320
git clone --depth 1 --no-tags https://github.com/ureydata/Y86_csapp.git f:/verilog_sva_gh_scraper/data/full_repos/496612619
git clone --depth 1 --no-tags https://github.com/ZEEN-JI/fpga_learningpath.git f:/verilog_sva_gh_scraper/data/full_repos/495140300
git clone --depth 1 --no-tags https://github.com/kenny-wq/computer-organization-lab5.git f:/verilog_sva_gh_scraper/data/full_repos/494960954
git clone --depth 1 --no-tags https://github.com/hevertonreis-hsrn/LAB-I-A.git f:/verilog_sva_gh_scraper/data/full_repos/495620652
git clone --depth 1 --no-tags https://github.com/NCKMAT001/FPGA-YODA-GROUP-7.git f:/verilog_sva_gh_scraper/data/full_repos/495192730
git clone --depth 1 --no-tags https://github.com/Yogesh0211/Traffic_light_contoller_using_verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/497493746
git clone --depth 1 --no-tags https://github.com/JunqiPi/CPU-simple-data-path-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/498683386
git clone --depth 1 --no-tags https://github.com/Lucian07N/Gray-Code-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/499589245
git clone --depth 1 --no-tags https://github.com/Lucas-Lu-coder/CA_2022spring_Project.git f:/verilog_sva_gh_scraper/data/full_repos/499806528
git clone --depth 1 --no-tags https://github.com/yuoyuoyan/Q100.git f:/verilog_sva_gh_scraper/data/full_repos/499889586
git clone --depth 1 --no-tags https://github.com/Wodsk/Computer_Oraganization_Code_BUAA.git f:/verilog_sva_gh_scraper/data/full_repos/502832413
git clone --depth 1 --no-tags https://github.com/ngochai99/-u-gen-gia-ta.git f:/verilog_sva_gh_scraper/data/full_repos/503652700
git clone --depth 1 --no-tags https://github.com/gagana-05/SerialAdder.git f:/verilog_sva_gh_scraper/data/full_repos/503745180
git clone --depth 1 --no-tags https://github.com/rajat-gattani/UnderTheHood.git f:/verilog_sva_gh_scraper/data/full_repos/502998566
git clone --depth 1 --no-tags https://github.com/ewt3/ECE385-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/503114679
git clone --depth 1 --no-tags https://github.com/tanvirarafin/msu_submission_1.git f:/verilog_sva_gh_scraper/data/full_repos/503089970
git clone --depth 1 --no-tags https://github.com/srijeet2310/Multi-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/498253764
git clone --depth 1 --no-tags https://github.com/jonadmark/felix.git f:/verilog_sva_gh_scraper/data/full_repos/498471995
git clone --depth 1 --no-tags https://github.com/zhangziqing/Lac_tracer.git f:/verilog_sva_gh_scraper/data/full_repos/505526867
git clone --depth 1 --no-tags https://github.com/rustemos/hdl4nn.git f:/verilog_sva_gh_scraper/data/full_repos/505376079
git clone --depth 1 --no-tags https://github.com/agonbor11/cosim_zynq-7000.git f:/verilog_sva_gh_scraper/data/full_repos/504596352
git clone --depth 1 --no-tags https://github.com/thangND157/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/503230778
git clone --depth 1 --no-tags https://github.com/LostInArgand/pynq_3bit_multiplier_xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/504267186
git clone --depth 1 --no-tags https://github.com/pseudo-aloha/IC-Design-Final.git f:/verilog_sva_gh_scraper/data/full_repos/504407114
git clone --depth 1 --no-tags https://github.com/Sajuuk121/Verilog-8led-flash.git f:/verilog_sva_gh_scraper/data/full_repos/502636352
git clone --depth 1 --no-tags https://github.com/rishabhparihar99/Router_1_3_Project.git f:/verilog_sva_gh_scraper/data/full_repos/501648934
git clone --depth 1 --no-tags https://github.com/211hunter166/FPGA-assignment3.git f:/verilog_sva_gh_scraper/data/full_repos/502533677
git clone --depth 1 --no-tags https://github.com/htmos6/Verilog-System-Design-Questions.git f:/verilog_sva_gh_scraper/data/full_repos/501803804
git clone --depth 1 --no-tags https://github.com/minggfan/32Bit_Ripple_Carry_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/501666995
git clone --depth 1 --no-tags https://github.com/Neginashi/UART_FPGA_v2.git f:/verilog_sva_gh_scraper/data/full_repos/501605940
git clone --depth 1 --no-tags https://github.com/crlarsen/cmpadd.git f:/verilog_sva_gh_scraper/data/full_repos/501829349
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/FPU_half_precision_dummy.git f:/verilog_sva_gh_scraper/data/full_repos/498080630
git clone --depth 1 --no-tags https://github.com/BlingDan/EDA-Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/499335206
git clone --depth 1 --no-tags https://github.com/smgl9/muise_2022.git f:/verilog_sva_gh_scraper/data/full_repos/500605593
git clone --depth 1 --no-tags https://github.com/rd2606/SIPO_Register.git f:/verilog_sva_gh_scraper/data/full_repos/502221766
git clone --depth 1 --no-tags https://github.com/alfred-leong/EE2026-Digital-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/500117168
