verilog xil_defaultlib --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/a9f8/hdl" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/cd1e/hdl/dclkgen" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../display2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/a9f8/hdl" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/cd1e/hdl/dclkgen" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../display2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/a9f8/hdl" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/cd1e/hdl/dclkgen" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../display2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../display2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_display_0_0/src/fifo_48in24out_1024depth/sim/fifo_48in24out_1024depth.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/disp_buffer.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/disp_regctrl.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/disp_vramctrl.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/syncgen.v" \
"../../../bd/design_1/ipshared/a9f8/hdl/display.v" \
"../../../bd/design_1/ip/design_1_display_0_0/sim/design_1_display_0_0.v" \
"../../../bd/design_1/ipshared/cd1e/hdl/dclkgen/dclkgen.v" \
"../../../bd/design_1/ipshared/cd1e/hdl/dispsub.v" \
"../../../bd/design_1/ipshared/cd1e/hdl/dclkgen/mmcme2_drp.v" \
"../../../bd/design_1/ipshared/cd1e/hdl/dclkgen/top_mmcme2.v" \
"../../../bd/design_1/ip/design_1_dispsub_0_0/sim/design_1_dispsub_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/3c77/hdl/regbus_v2_0.v" \
"../../../bd/design_1/ipshared/3c77/hdl/regbus_v2_0_S00_AXI.v" \
"../../../bd/design_1/ip/design_1_regbus_0_0/sim/design_1_regbus_0_0.v" \
"../../../bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
