{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462508642409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462508642411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 21:24:01 2016 " "Processing started: Thu May 05 21:24:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462508642411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462508642411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462508642411 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462508643931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/330 projects/lab1/part6/myfrequencydivider/myfrequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file /330 projects/lab1/part6/myfrequencydivider/myfrequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyFrequencyDivider " "Found entity 1: MyFrequencyDivider" {  } { { "../../Lab1/part6/MyFrequencyDivider/MyFrequencyDivider.v" "" { Text "C:/330 Projects/Lab1/part6/MyFrequencyDivider/MyFrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/330 projects/lab1/part6/mycustomcounter/mycustomcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /330 projects/lab1/part6/mycustomcounter/mycustomcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyCustomCounter " "Found entity 1: MyCustomCounter" {  } { { "../../Lab1/part6/MyCustomCounter/MyCustomCounter.v" "" { Text "C:/330 Projects/Lab1/part6/MyCustomCounter/MyCustomCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_Counter " "Found entity 1: Altera_Counter" {  } { { "Altera_Counter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Altera_Counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcyclecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file clockcyclecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCycleCounter " "Found entity 1: ClockCycleCounter" {  } { { "ClockCycleCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/ClockCycleCounter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWMCounter " "Found entity 1: PWMCounter" {  } { { "PWMCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/PWMCounter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycounter.v 0 0 " "Found 0 design units, including 0 entities, in source file mycounter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myanothercount.v 1 1 " "Found 1 design units, including 1 entities, in source file myanothercount.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyAnotherCount " "Found entity 1: MyAnotherCount" {  } { { "MyAnotherCount.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/MyAnotherCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644258 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinalCounter.v(104) " "Verilog HDL syntax warning at FinalCounter.v(104): extra block comment delimiter characters /* within block comment" {  } { { "FinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/FinalCounter.v" 104 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalCounter " "Found entity 1: FinalCounter" {  } { { "FinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/FinalCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644275 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(195) " "Verilog HDL syntax warning at FinishedCounter.v(195): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 195 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644293 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(210) " "Verilog HDL syntax warning at FinishedCounter.v(210): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 210 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644294 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(231) " "Verilog HDL syntax warning at FinishedCounter.v(231): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 231 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644294 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(244) " "Verilog HDL syntax warning at FinishedCounter.v(244): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 244 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644294 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(323) " "Verilog HDL syntax warning at FinishedCounter.v(323): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 323 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644295 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(328) " "Verilog HDL syntax warning at FinishedCounter.v(328): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 328 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/finishedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/finishedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinishedCounter " "Found entity 1: FinishedCounter" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altercounter.v 1 1 " "Found 1 design units, including 1 entities, in source file altercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlterCounter " "Found entity 1: AlterCounter" {  } { { "AlterCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/AlterCounter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644312 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(189) " "Verilog HDL syntax warning at MyFinalCounter.v(189): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 189 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644329 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(204) " "Verilog HDL syntax warning at MyFinalCounter.v(204): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 204 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644329 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(225) " "Verilog HDL syntax warning at MyFinalCounter.v(225): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 225 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644329 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(238) " "Verilog HDL syntax warning at MyFinalCounter.v(238): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 238 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644330 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(317) " "Verilog HDL syntax warning at MyFinalCounter.v(317): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 317 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644330 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(322) " "Verilog HDL syntax warning at MyFinalCounter.v(322): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 322 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/myfinalcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/myfinalcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyFinalCounter " "Found entity 1: MyFinalCounter" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644332 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(226) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(226): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 226 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644347 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(241) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(241): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 241 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644348 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(262) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(262): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 262 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644348 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(275) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(275): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 275 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644348 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(354) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(354): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 354 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644349 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(359) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(359): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 359 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/finishedcompletecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/finishedcompletecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinishedCompleteCounter " "Found entity 1: FinishedCompleteCounter" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644352 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SignalDetector.v(223) " "Verilog HDL syntax warning at SignalDetector.v(223): extra block comment delimiter characters /* within block comment" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 223 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644366 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SignalDetector.v(238) " "Verilog HDL syntax warning at SignalDetector.v(238): extra block comment delimiter characters /* within block comment" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 238 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644367 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SignalDetector.v(259) " "Verilog HDL syntax warning at SignalDetector.v(259): extra block comment delimiter characters /* within block comment" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 259 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644367 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SignalDetector.v(272) " "Verilog HDL syntax warning at SignalDetector.v(272): extra block comment delimiter characters /* within block comment" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 272 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644368 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SignalDetector.v(351) " "Verilog HDL syntax warning at SignalDetector.v(351): extra block comment delimiter characters /* within block comment" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 351 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644368 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SignalDetector.v(356) " "Verilog HDL syntax warning at SignalDetector.v(356): extra block comment delimiter characters /* within block comment" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 356 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462508644368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/signaldetector.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/signaldetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalDetector " "Found entity 1: SignalDetector" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Switch " "Found entity 1: UART_Switch" {  } { { "UART_Switch.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/UART_Switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462508644380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462508644380 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "S Part5.v(40) " "Verilog HDL Module Declaration error at Part5.v(40): port \"S\" is not declared as port" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 40 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1462508644383 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "SELECT Part5.v(97) " "Verilog HDL Module Declaration error at Part5.v(97): top module port \"SELECT\" is not found in the port list" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 97 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1462508644384 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462508644823 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 05 21:24:04 2016 " "Processing ended: Thu May 05 21:24:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462508644823 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462508644823 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462508644823 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462508644823 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462508645570 ""}
