
---------- Begin Simulation Statistics ----------
final_tick                               1499633769500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177701                       # Simulator instruction rate (inst/s)
host_mem_usage                                4501540                       # Number of bytes of host memory used
host_op_rate                                   275887                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8441.15                       # Real time elapsed on the host
host_tick_rate                               50949537                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2328807785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.430073                       # Number of seconds simulated
sim_ticks                                430072900500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3495228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6990479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      8240640                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       373804                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      8641323                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2200681                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      8240640                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      6039959                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9048900                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          199175                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       296551                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          52090770                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         35303860                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       373804                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8833774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26461370                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4772748                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      767694187                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    821366397                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.934655                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.947651                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    582958097     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     89191471     10.86%     81.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     30135836      3.67%     85.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     27096597      3.30%     88.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     29473782      3.59%     92.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16496177      2.01%     94.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11997190      1.46%     95.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7555877      0.92%     96.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26461370      3.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    821366397                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts          698559296                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       198704                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         237825453                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             134565501                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           21      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    235954012     30.74%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     84772741     11.04%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu     24802932      3.23%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       754186      0.10%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    117779714     15.34%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      5624045      0.73%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2786974      0.36%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    120554459     15.70%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       148336      0.02%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4983029      0.65%     77.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1595594      0.21%     78.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    129582472     16.88%     95.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     38355671      5.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    767694186                       # Class of committed instruction
system.switch_cpus.commit.refs              174516766                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             767694186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.720292                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.720292                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     128022596                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      773239252                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        578049287                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         114372288                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389303                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1325237                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           135074339                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   926                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            40064700                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  5740                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9048900                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          48255830                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             245858681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        364617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          291                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              503443851                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           89                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778606                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010520                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    575910399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2399856                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.585301                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    822158793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.940848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.466294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        705589269     85.82%     85.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          6525022      0.79%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6696050      0.81%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4879669      0.59%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2947136      0.36%     88.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5656185      0.69%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5905721      0.72%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8211654      1.00%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         75748087      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    822158793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads        1173135161                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        655570771                       # number of floating regfile writes
system.switch_cpus.idleCycles                37987008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       411288                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8932454                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.900917                       # Inst execution rate
system.switch_cpus.iew.exec_refs            179252363                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           40064700                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          888455                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     135148637                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         6243                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     40175856                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    772464866                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     139187663                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       314528                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     774920358                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          44881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      55363770                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389303                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      55413170                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       372213                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     12675724                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        21752                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        18043                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       583136                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       224591                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        18043                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       355622                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        55666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         809851799                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             770526728                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.613329                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         496705810                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.895809                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              770623986                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        415409558                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        60309772                       # number of integer regfile writes
system.switch_cpus.ipc                       0.581297                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.581297                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        90653      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     237739277     30.67%     30.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     30.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     30.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     85108101     10.98%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu     24948902      3.22%     44.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     44.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     44.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       755350      0.10%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    118030368     15.23%     60.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      5635121      0.73%     60.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2786979      0.36%     61.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    120653876     15.56%     76.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       148336      0.02%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5011628      0.65%     77.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1623470      0.21%     77.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    134228499     17.31%     95.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     38474327      4.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      775234887                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       706771260                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads   1411683288                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    700309717                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    705473072                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1971718                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002543                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          197869     10.04%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         189078      9.59%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        32111      1.63%     21.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          640      0.03%     21.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv           22      0.00%     21.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       277405     14.07%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             54      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            30      0.00%     35.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1203394     61.03%     96.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        71115      3.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       70344692                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    962922372                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     70217011                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     71778652                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          772458623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         775234887                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         6243                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4770665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5376                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6243                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5098815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    822158793                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.942926                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.817480                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    576955211     70.18%     70.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     69012262      8.39%     78.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     47727660      5.81%     84.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     33135857      4.03%     88.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     29971286      3.65%     92.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     25409122      3.09%     95.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     22238657      2.70%     97.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     10672866      1.30%     99.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7035872      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    822158793                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.901283                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            48255852                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    37                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      8442708                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       876594                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    135148637                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     40175856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       212818707                       # number of misc regfile reads
system.switch_cpus.numCycles                860145801                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        56481660                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     748425764                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         281865                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        578612341                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1093178                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2074                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    1846858441                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      773018121                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    753458855                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         115114769                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       69829619                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389303                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      71536497                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5033077                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups   1177038470                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    408111468                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        24141                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6440                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8670315                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2471                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1567371962                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1545726666                       # The number of ROB writes
system.switch_cpus.timesIdled                12423320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26460908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       224570                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52921817                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         224570                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             544294                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2956710                       # Transaction distribution
system.membus.trans_dist::CleanEvict           538518                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2950957                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2950957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        544294                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10485730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10485730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10485730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    412925504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    412925504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               412925504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3495251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3495251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3495251                       # Request fanout histogram
system.membus.reqLayer2.occupancy         20031055000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17905536000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1499633769500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23506520                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5935258                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22999830                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1231822                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2954388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2954388                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22999831                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       506690                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     68999491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10383234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              79382725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2943978240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    412136064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3356114304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3706002                       # Total snoops (count)
system.tol2bus.snoopTraffic                 189229440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30166911                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007444                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085958                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29942341     99.26%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 224570      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30166911                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52439286500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5250395208                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34499796397                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     22884915                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        80743                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22965658                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     22884915                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        80743                       # number of overall hits
system.l2.overall_hits::total                22965658                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst       114916                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3380335                       # number of demand (read+write) misses
system.l2.demand_misses::total                3495251                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst       114916                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3380335                       # number of overall misses
system.l2.overall_misses::total               3495251                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  10216369000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 184289536000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     194505905000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  10216369000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 184289536000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    194505905000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     22999831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3461078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26460909                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     22999831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3461078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26460909                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.004996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.976671                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132091                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.004996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.976671                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132091                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88902.929096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 54518.127937                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55648.622946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88902.929096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 54518.127937                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55648.622946                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2956710                       # number of writebacks
system.l2.writebacks::total                   2956710                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst       114916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3380335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3495251                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       114916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3380335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3495251                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   9067209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 150486186000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 159553395000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   9067209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 150486186000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 159553395000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.004996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.976671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132091                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.004996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.976671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132091                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78902.929096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 44518.127937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45648.622946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78902.929096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 44518.127937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45648.622946                       # average overall mshr miss latency
system.l2.replacements                        3706002                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2978548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2978548                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2978548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2978548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22999830                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22999830                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22999830                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22999830                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        13796                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13796                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3431                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3431                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      2950957                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2950957                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 146292663000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  146292663000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2954388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2954388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.998839                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998839                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 49574.650867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 49574.650867                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      2950957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2950957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 116783093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116783093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.998839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 39574.650867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39574.650867                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     22884915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22884915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst       114916                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           114916                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  10216369000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10216369000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     22999831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22999831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.004996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88902.929096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88902.929096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       114916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   9067209000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9067209000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.004996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78902.929096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78902.929096                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        77312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             77312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       429378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          429378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  37996873000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  37996873000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       506690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        506690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.847418                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847418                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88492.826833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88492.826833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       429378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       429378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33703093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33703093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.847418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78492.826833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78492.826833                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    52909630                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3706002                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.276741                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     251.412395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.708042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.789806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   217.347301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   552.742456                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.245520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.212253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.539788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          666                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 427080538                       # Number of tag accesses
system.l2.tags.data_accesses                427080538                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      7354624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    216341440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          223696064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      7354624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7354624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    189229440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       189229440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       114916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3380335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3495251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2956710                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2956710                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     17100878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    503034345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             520135223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     17100878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17100878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      439993870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            439993870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      439993870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     17100878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    503034345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            960129093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    668365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    114916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    947788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289215750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        38799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        38799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5099052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             630355                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3495251                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2956710                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3495251                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2956710                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2432547                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2288345                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             58420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             61593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             76800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             61896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            72590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            57437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            63712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            60412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41203                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19797271750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5313520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             39722971750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18629.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37379.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380176                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  450287                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3495251                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2956710                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  778373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  143059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  133375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       900574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.017080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.741444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    66.905415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       395141     43.88%     43.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       433668     48.15%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        67734      7.52%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3153      0.35%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          607      0.07%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          154      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           68      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       900574                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.389391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.442399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.050003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              18      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            831      2.14%      2.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          7752     19.98%     22.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          8344     21.51%     43.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          2372      6.11%     49.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          1452      3.74%     53.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1908      4.92%     58.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          4314     11.12%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39          4776     12.31%     81.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43          2840      7.32%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47          1559      4.02%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51           870      2.24%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55           615      1.59%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59           447      1.15%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63           329      0.85%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67           239      0.62%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71           108      0.28%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75            20      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.225624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.153304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.623460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22660     58.40%     58.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              663      1.71%     60.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5446     14.04%     74.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6461     16.65%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1980      5.10%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              953      2.46%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              545      1.40%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               74      0.19%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68013056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               155683008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42773568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               223696064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            189229440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    520.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    439.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  430071026500                       # Total gap between requests
system.mem_ctrls.avgGap                      66657.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      7354624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     60658432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42773568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 17100877.529017895460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 141042209.191694915295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99456552.482780754566                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       114916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3380335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2956710                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   4321147000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  35401824750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11201190496500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37602.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     10472.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3788396.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2992666740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1590628710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3527345640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1731103380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33949025760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     162190793070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28565829600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       234547392900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.366594                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  72881893500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14360840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 342830167000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3437460180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1827049620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4060360920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1757615760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33949025760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     169450418520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22452427200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       236934357960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.916735                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56924940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14360840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 358787120500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1069560869000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   430072900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1538162780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     25196577                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1563359357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1538162780                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     25196577                       # number of overall hits
system.cpu.icache.overall_hits::total      1563359357                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     39852231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     23059253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       62911484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     39852231                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     23059253                       # number of overall misses
system.cpu.icache.overall_misses::total      62911484                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 309563320999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 309563320999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 309563320999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 309563320999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1578015011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     48255830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1626270841                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1578015011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     48255830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1626270841                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025255                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.477854                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038685                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025255                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.477854                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038685                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13424.689906                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4920.617053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13424.689906                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4920.617053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1985                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               179                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.089385                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     62851805                       # number of writebacks
system.cpu.icache.writebacks::total          62851805                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        59422                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        59422                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        59422                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        59422                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     22999831                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     22999831                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     22999831                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     22999831                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 286022463499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 286022463499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 286022463499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 286022463499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.476623                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014143                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.476623                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014143                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12435.850659                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12435.850659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12435.850659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12435.850659                       # average overall mshr miss latency
system.cpu.icache.replacements               62851805                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1538162780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     25196577                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1563359357                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     39852231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     23059253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      62911484                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 309563320999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 309563320999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1578015011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     48255830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1626270841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.477854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13424.689906                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4920.617053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        59422                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        59422                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     22999831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     22999831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 286022463499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 286022463499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.476623                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014143                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12435.850659                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12435.850659                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.998816                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1626191415                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          62851805                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.873424                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   182.615913                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    73.382903                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.713343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.286652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3315393743                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3315393743                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    347848790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    158822579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        506671369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    347853499                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    158822579                       # number of overall hits
system.cpu.dcache.overall_hits::total       506676078                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10341406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3527293                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13868699                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10342059                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3527293                       # number of overall misses
system.cpu.dcache.overall_misses::total      13869352                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 198452896276                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 198452896276                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 198452896276                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 198452896276                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    358190196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    162349872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    520540068                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    358195558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    162349872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    520545430                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026644                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56262.095685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14309.409720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56262.095685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14308.736001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     18737348                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            374329                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.055828                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12178019                       # number of writebacks
system.cpu.dcache.writebacks::total          12178019                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        66215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        66215                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66215                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3461078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3461078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3461078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3461078                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 191888211276                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 191888211276                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 191888211276                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 191888211276                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006649                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021319                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006649                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55441.747131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55441.747131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55441.747131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55441.747131                       # average overall mshr miss latency
system.cpu.dcache.replacements               13802881                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    272510042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    121825724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       394335766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2588984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       572883                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3161867                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  43345562000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  43345562000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    275099026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    122398607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    397497633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75662.154402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13708.850499                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        66193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       506690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       506690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  39735936500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39735936500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78422.578894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78422.578894                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     75338748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     36996855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      112335603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      7752422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2954410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10706832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 155107334276                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 155107334276                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     83091170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     39951265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    123042435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.073950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.087017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 52500.273921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14486.762683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2954388                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2954388                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 152152274776                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 152152274776                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.073950                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51500.437578                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51500.437578                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4709                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4709                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.121783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.121783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1499633769500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           520128548                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13802881                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.682608                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   182.832104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    73.165992                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.714188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.285805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1054893997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1054893997                       # Number of data accesses

---------- End Simulation Statistics   ----------
