{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602227482240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602227482245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 10:11:22 2020 " "Processing started: Fri Oct 09 10:11:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602227482245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602227482245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602227482245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602227482648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602227482648 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Test.v(82) " "Verilog HDL syntax warning at Test.v(82): extra block comment delimiter characters /* within block comment" {  } { { "Test.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Test.v" 82 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1602227490013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 2 2 " "Found 2 design units, including 2 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602227490015 ""} { "Info" "ISGN_ENTITY_NAME" "2 blink " "Found entity 2: blink" {  } { { "Test.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Test.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602227490015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602227490015 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "counter Test.v(25) " "Verilog HDL error at Test.v(25): value must not be assigned to nonvariable \"counter\"" {  } { { "Test.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Test.v" 25 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602227490015 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "counter Test.v(29) " "Verilog HDL error at Test.v(29): value must not be assigned to nonvariable \"counter\"" {  } { { "Test.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Test.v" 29 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602227490015 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "counter Test.v(31) " "Verilog HDL error at Test.v(31): value must not be assigned to nonvariable \"counter\"" {  } { { "Test.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Test.v" 31 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602227490015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602227490093 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 09 10:11:30 2020 " "Processing ended: Fri Oct 09 10:11:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602227490093 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602227490093 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602227490093 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602227490093 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602227490687 ""}
