#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026d607f9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000026d60a5d250_0 .net "PC", 31 0, L_0000026d60adebd0;  1 drivers
v0000026d60a5eb50_0 .net "cycles_consumed", 31 0, v0000026d60a5f410_0;  1 drivers
v0000026d60a5e470_0 .var "input_clk", 0 0;
v0000026d60a5d430_0 .var "rst", 0 0;
S_0000026d609dcea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000026d607f9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000026d609a2020 .functor NOR 1, v0000026d60a5e470_0, v0000026d60a4ade0_0, C4<0>, C4<0>;
L_0000026d609a1370 .functor AND 1, v0000026d60a355a0_0, v0000026d60a34a60_0, C4<1>, C4<1>;
L_0000026d609a21e0 .functor AND 1, L_0000026d609a1370, L_0000026d60a5d750, C4<1>, C4<1>;
L_0000026d609a13e0 .functor AND 1, v0000026d60a24140_0, v0000026d60a23f60_0, C4<1>, C4<1>;
L_0000026d609a18b0 .functor AND 1, L_0000026d609a13e0, L_0000026d60a5d570, C4<1>, C4<1>;
L_0000026d609a1b50 .functor AND 1, v0000026d60a4bce0_0, v0000026d60a4b920_0, C4<1>, C4<1>;
L_0000026d609a1920 .functor AND 1, L_0000026d609a1b50, L_0000026d60a5e830, C4<1>, C4<1>;
L_0000026d609a14c0 .functor AND 1, v0000026d60a355a0_0, v0000026d60a34a60_0, C4<1>, C4<1>;
L_0000026d609a09d0 .functor AND 1, L_0000026d609a14c0, L_0000026d60a5e970, C4<1>, C4<1>;
L_0000026d609a1530 .functor AND 1, v0000026d60a24140_0, v0000026d60a23f60_0, C4<1>, C4<1>;
L_0000026d609a23a0 .functor AND 1, L_0000026d609a1530, L_0000026d60a5d610, C4<1>, C4<1>;
L_0000026d609a1990 .functor AND 1, v0000026d60a4bce0_0, v0000026d60a4b920_0, C4<1>, C4<1>;
L_0000026d609a0960 .functor AND 1, L_0000026d609a1990, L_0000026d60a5ebf0, C4<1>, C4<1>;
L_0000026d60a65150 .functor NOT 1, L_0000026d609a2020, C4<0>, C4<0>, C4<0>;
L_0000026d60a659a0 .functor NOT 1, L_0000026d609a2020, C4<0>, C4<0>, C4<0>;
L_0000026d60aca510 .functor NOT 1, L_0000026d609a2020, C4<0>, C4<0>, C4<0>;
L_0000026d60acbd20 .functor NOT 1, L_0000026d609a2020, C4<0>, C4<0>, C4<0>;
L_0000026d60acbd90 .functor NOT 1, L_0000026d609a2020, C4<0>, C4<0>, C4<0>;
L_0000026d60adebd0 .functor BUFZ 32, v0000026d60a502e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026d60a4cd20_0 .net "EX1_ALU_OPER1", 31 0, L_0000026d60a66f80;  1 drivers
v0000026d60a4c960_0 .net "EX1_ALU_OPER2", 31 0, L_0000026d60aca190;  1 drivers
v0000026d60a4b880_0 .net "EX1_PC", 31 0, v0000026d60a33480_0;  1 drivers
v0000026d60a4cf00_0 .net "EX1_PFC", 31 0, v0000026d60a32c60_0;  1 drivers
v0000026d60a4cfa0_0 .net "EX1_PFC_to_IF", 31 0, L_0000026d60a62070;  1 drivers
v0000026d60a4b560_0 .net "EX1_forward_to_B", 31 0, v0000026d60a31ea0_0;  1 drivers
v0000026d60a4bb00_0 .net "EX1_is_beq", 0 0, v0000026d60a33660_0;  1 drivers
v0000026d60a4bc40_0 .net "EX1_is_bne", 0 0, v0000026d60a33700_0;  1 drivers
v0000026d60a4f160_0 .net "EX1_is_jal", 0 0, v0000026d60a330c0_0;  1 drivers
v0000026d60a4d4a0_0 .net "EX1_is_jr", 0 0, v0000026d60a33020_0;  1 drivers
v0000026d60a4e1c0_0 .net "EX1_is_oper2_immed", 0 0, v0000026d60a332a0_0;  1 drivers
v0000026d60a4eee0_0 .net "EX1_memread", 0 0, v0000026d60a32080_0;  1 drivers
v0000026d60a4f5c0_0 .net "EX1_memwrite", 0 0, v0000026d60a31e00_0;  1 drivers
v0000026d60a4f660_0 .net "EX1_opcode", 11 0, v0000026d60a32f80_0;  1 drivers
v0000026d60a4e940_0 .net "EX1_predicted", 0 0, v0000026d60a33200_0;  1 drivers
v0000026d60a4f2a0_0 .net "EX1_rd_ind", 4 0, v0000026d60a33340_0;  1 drivers
v0000026d60a4f340_0 .net "EX1_rd_indzero", 0 0, v0000026d60a32120_0;  1 drivers
v0000026d60a4e4e0_0 .net "EX1_regwrite", 0 0, v0000026d60a33a20_0;  1 drivers
v0000026d60a4f480_0 .net "EX1_rs1", 31 0, v0000026d60a31f40_0;  1 drivers
v0000026d60a4e580_0 .net "EX1_rs1_ind", 4 0, v0000026d60a31ae0_0;  1 drivers
v0000026d60a4d5e0_0 .net "EX1_rs2", 31 0, v0000026d60a33f20_0;  1 drivers
v0000026d60a4ebc0_0 .net "EX1_rs2_ind", 4 0, v0000026d60a33840_0;  1 drivers
v0000026d60a4d900_0 .net "EX1_rs2_out", 31 0, L_0000026d60aca350;  1 drivers
v0000026d60a4d7c0_0 .net "EX2_ALU_OPER1", 31 0, v0000026d60a34600_0;  1 drivers
v0000026d60a4f980_0 .net "EX2_ALU_OPER2", 31 0, v0000026d60a346a0_0;  1 drivers
v0000026d60a4e620_0 .net "EX2_ALU_OUT", 31 0, L_0000026d60a62c50;  1 drivers
v0000026d60a4e3a0_0 .net "EX2_PC", 31 0, v0000026d60a35140_0;  1 drivers
v0000026d60a4e440_0 .net "EX2_PFC_to_IF", 31 0, v0000026d60a35780_0;  1 drivers
v0000026d60a4d680_0 .net "EX2_forward_to_B", 31 0, v0000026d60a34ec0_0;  1 drivers
v0000026d60a4f3e0_0 .net "EX2_is_beq", 0 0, v0000026d60a351e0_0;  1 drivers
v0000026d60a4d720_0 .net "EX2_is_bne", 0 0, v0000026d60a34740_0;  1 drivers
v0000026d60a4dea0_0 .net "EX2_is_jal", 0 0, v0000026d60a35460_0;  1 drivers
v0000026d60a4d860_0 .net "EX2_is_jr", 0 0, v0000026d60a34920_0;  1 drivers
v0000026d60a4e9e0_0 .net "EX2_is_oper2_immed", 0 0, v0000026d60a34ce0_0;  1 drivers
v0000026d60a4df40_0 .net "EX2_memread", 0 0, v0000026d60a34e20_0;  1 drivers
v0000026d60a4f700_0 .net "EX2_memwrite", 0 0, v0000026d60a35280_0;  1 drivers
v0000026d60a4f520_0 .net "EX2_opcode", 11 0, v0000026d60a349c0_0;  1 drivers
v0000026d60a4ed00_0 .net "EX2_predicted", 0 0, v0000026d60a356e0_0;  1 drivers
v0000026d60a4d360_0 .net "EX2_rd_ind", 4 0, v0000026d60a34100_0;  1 drivers
v0000026d60a4d9a0_0 .net "EX2_rd_indzero", 0 0, v0000026d60a34a60_0;  1 drivers
v0000026d60a4f7a0_0 .net "EX2_regwrite", 0 0, v0000026d60a355a0_0;  1 drivers
v0000026d60a4d400_0 .net "EX2_rs1", 31 0, v0000026d60a34ba0_0;  1 drivers
v0000026d60a4da40_0 .net "EX2_rs1_ind", 4 0, v0000026d60a35640_0;  1 drivers
v0000026d60a4ec60_0 .net "EX2_rs2_ind", 4 0, v0000026d60a34c40_0;  1 drivers
v0000026d60a4dae0_0 .net "EX2_rs2_out", 31 0, v0000026d60a34d80_0;  1 drivers
v0000026d60a4ea80_0 .net "ID_INST", 31 0, v0000026d60a36410_0;  1 drivers
v0000026d60a4ee40_0 .net "ID_PC", 31 0, v0000026d60a38990_0;  1 drivers
v0000026d60a4eda0_0 .net "ID_PFC_to_EX", 31 0, L_0000026d60a60130;  1 drivers
v0000026d60a4d540_0 .net "ID_PFC_to_IF", 31 0, L_0000026d60a5fff0;  1 drivers
v0000026d60a4db80_0 .net "ID_forward_to_B", 31 0, L_0000026d60a5ff50;  1 drivers
v0000026d60a4e080_0 .net "ID_is_beq", 0 0, L_0000026d60a61490;  1 drivers
v0000026d60a4dc20_0 .net "ID_is_bne", 0 0, L_0000026d60a61670;  1 drivers
v0000026d60a4ef80_0 .net "ID_is_j", 0 0, L_0000026d60a627f0;  1 drivers
v0000026d60a4f020_0 .net "ID_is_jal", 0 0, L_0000026d60a64730;  1 drivers
v0000026d60a4fa20_0 .net "ID_is_jr", 0 0, L_0000026d60a617b0;  1 drivers
v0000026d60a4e760_0 .net "ID_is_oper2_immed", 0 0, L_0000026d60a669d0;  1 drivers
v0000026d60a4eb20_0 .net "ID_memread", 0 0, L_0000026d60a62250;  1 drivers
v0000026d60a4f0c0_0 .net "ID_memwrite", 0 0, L_0000026d60a62ed0;  1 drivers
v0000026d60a4f200_0 .net "ID_opcode", 11 0, v0000026d60a50c40_0;  1 drivers
v0000026d60a4f840_0 .net "ID_predicted", 0 0, v0000026d60a3a150_0;  1 drivers
v0000026d60a4e6c0_0 .net "ID_rd_ind", 4 0, v0000026d60a509c0_0;  1 drivers
v0000026d60a4e120_0 .net "ID_regwrite", 0 0, L_0000026d60a63650;  1 drivers
v0000026d60a4f8e0_0 .net "ID_rs1", 31 0, v0000026d60a3dcb0_0;  1 drivers
v0000026d60a4d2c0_0 .net "ID_rs1_ind", 4 0, v0000026d60a51dc0_0;  1 drivers
v0000026d60a4dcc0_0 .net "ID_rs2", 31 0, v0000026d60a3ddf0_0;  1 drivers
v0000026d60a4dd60_0 .net "ID_rs2_ind", 4 0, v0000026d60a504c0_0;  1 drivers
v0000026d60a4de00_0 .net "IF_INST", 31 0, L_0000026d60a650e0;  1 drivers
v0000026d60a4e800_0 .net "IF_pc", 31 0, v0000026d60a502e0_0;  1 drivers
v0000026d60a4dfe0_0 .net "MEM_ALU_OUT", 31 0, v0000026d60a22ac0_0;  1 drivers
v0000026d60a4e260_0 .net "MEM_Data_mem_out", 31 0, v0000026d60a4c140_0;  1 drivers
v0000026d60a4e300_0 .net "MEM_memread", 0 0, v0000026d60a22de0_0;  1 drivers
v0000026d60a4e8a0_0 .net "MEM_memwrite", 0 0, v0000026d60a21d00_0;  1 drivers
v0000026d60a5f0f0_0 .net "MEM_opcode", 11 0, v0000026d60a21c60_0;  1 drivers
v0000026d60a5f190_0 .net "MEM_rd_ind", 4 0, v0000026d60a22f20_0;  1 drivers
v0000026d60a5de30_0 .net "MEM_rd_indzero", 0 0, v0000026d60a23f60_0;  1 drivers
v0000026d60a5ed30_0 .net "MEM_regwrite", 0 0, v0000026d60a24140_0;  1 drivers
v0000026d60a5d930_0 .net "MEM_rs2", 31 0, v0000026d60a21da0_0;  1 drivers
v0000026d60a5edd0_0 .net "PC", 31 0, L_0000026d60adebd0;  alias, 1 drivers
v0000026d60a5f690_0 .net "STALL_ID1_FLUSH", 0 0, v0000026d60a3b190_0;  1 drivers
v0000026d60a5d7f0_0 .net "STALL_ID2_FLUSH", 0 0, v0000026d60a39d90_0;  1 drivers
v0000026d60a5f5f0_0 .net "STALL_IF_FLUSH", 0 0, v0000026d60a3d030_0;  1 drivers
v0000026d60a5d9d0_0 .net "WB_ALU_OUT", 31 0, v0000026d60a4c780_0;  1 drivers
v0000026d60a5da70_0 .net "WB_Data_mem_out", 31 0, v0000026d60a4cdc0_0;  1 drivers
v0000026d60a5f370_0 .net "WB_memread", 0 0, v0000026d60a4bba0_0;  1 drivers
v0000026d60a5e150_0 .net "WB_rd_ind", 4 0, v0000026d60a4c320_0;  1 drivers
v0000026d60a5e1f0_0 .net "WB_rd_indzero", 0 0, v0000026d60a4b920_0;  1 drivers
v0000026d60a5d390_0 .net "WB_regwrite", 0 0, v0000026d60a4bce0_0;  1 drivers
v0000026d60a5f230_0 .net "Wrong_prediction", 0 0, L_0000026d60acbcb0;  1 drivers
v0000026d60a5e290_0 .net *"_ivl_1", 0 0, L_0000026d609a1370;  1 drivers
v0000026d60a5e5b0_0 .net *"_ivl_13", 0 0, L_0000026d609a1b50;  1 drivers
v0000026d60a5d890_0 .net *"_ivl_14", 0 0, L_0000026d60a5e830;  1 drivers
v0000026d60a5dbb0_0 .net *"_ivl_19", 0 0, L_0000026d609a14c0;  1 drivers
v0000026d60a5efb0_0 .net *"_ivl_2", 0 0, L_0000026d60a5d750;  1 drivers
v0000026d60a5dc50_0 .net *"_ivl_20", 0 0, L_0000026d60a5e970;  1 drivers
v0000026d60a5f4b0_0 .net *"_ivl_25", 0 0, L_0000026d609a1530;  1 drivers
v0000026d60a5d6b0_0 .net *"_ivl_26", 0 0, L_0000026d60a5d610;  1 drivers
v0000026d60a5ef10_0 .net *"_ivl_31", 0 0, L_0000026d609a1990;  1 drivers
v0000026d60a5d4d0_0 .net *"_ivl_32", 0 0, L_0000026d60a5ebf0;  1 drivers
v0000026d60a5d1b0_0 .net *"_ivl_40", 31 0, L_0000026d60a622f0;  1 drivers
L_0000026d60a80c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a5d2f0_0 .net *"_ivl_43", 26 0, L_0000026d60a80c58;  1 drivers
L_0000026d60a80ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a5db10_0 .net/2u *"_ivl_44", 31 0, L_0000026d60a80ca0;  1 drivers
v0000026d60a5ec90_0 .net *"_ivl_52", 31 0, L_0000026d60ad2130;  1 drivers
L_0000026d60a80d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a5f7d0_0 .net *"_ivl_55", 26 0, L_0000026d60a80d30;  1 drivers
L_0000026d60a80d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a5e8d0_0 .net/2u *"_ivl_56", 31 0, L_0000026d60a80d78;  1 drivers
v0000026d60a5ea10_0 .net *"_ivl_7", 0 0, L_0000026d609a13e0;  1 drivers
v0000026d60a5dcf0_0 .net *"_ivl_8", 0 0, L_0000026d60a5d570;  1 drivers
v0000026d60a5f2d0_0 .net "alu_selA", 1 0, L_0000026d60a5e510;  1 drivers
v0000026d60a5ded0_0 .net "alu_selB", 1 0, L_0000026d60a604f0;  1 drivers
v0000026d60a5e650_0 .net "clk", 0 0, L_0000026d609a2020;  1 drivers
v0000026d60a5f410_0 .var "cycles_consumed", 31 0;
v0000026d60a5e6f0_0 .net "exhaz", 0 0, L_0000026d609a18b0;  1 drivers
v0000026d60a5dd90_0 .net "exhaz2", 0 0, L_0000026d609a23a0;  1 drivers
v0000026d60a5df70_0 .net "hlt", 0 0, v0000026d60a4ade0_0;  1 drivers
v0000026d60a5e010_0 .net "idhaz", 0 0, L_0000026d609a21e0;  1 drivers
v0000026d60a5ee70_0 .net "idhaz2", 0 0, L_0000026d609a09d0;  1 drivers
v0000026d60a5e0b0_0 .net "if_id_write", 0 0, v0000026d60a3cf90_0;  1 drivers
v0000026d60a5eab0_0 .net "input_clk", 0 0, v0000026d60a5e470_0;  1 drivers
v0000026d60a5e330_0 .net "is_branch_and_taken", 0 0, L_0000026d60a65460;  1 drivers
v0000026d60a5f550_0 .net "memhaz", 0 0, L_0000026d609a1920;  1 drivers
v0000026d60a5e790_0 .net "memhaz2", 0 0, L_0000026d609a0960;  1 drivers
v0000026d60a5f730_0 .net "pc_src", 2 0, L_0000026d60a60b30;  1 drivers
v0000026d60a5d070_0 .net "pc_write", 0 0, v0000026d60a3da30_0;  1 drivers
v0000026d60a5d110_0 .net "rst", 0 0, v0000026d60a5d430_0;  1 drivers
v0000026d60a5e3d0_0 .net "store_rs2_forward", 1 0, L_0000026d60a5fe10;  1 drivers
v0000026d60a5f050_0 .net "wdata_to_reg_file", 31 0, L_0000026d60acbb60;  1 drivers
E_0000026d609ba980/0 .event negedge, v0000026d60a3ab50_0;
E_0000026d609ba980/1 .event posedge, v0000026d60a23e20_0;
E_0000026d609ba980 .event/or E_0000026d609ba980/0, E_0000026d609ba980/1;
L_0000026d60a5d750 .cmp/eq 5, v0000026d60a34100_0, v0000026d60a31ae0_0;
L_0000026d60a5d570 .cmp/eq 5, v0000026d60a22f20_0, v0000026d60a31ae0_0;
L_0000026d60a5e830 .cmp/eq 5, v0000026d60a4c320_0, v0000026d60a31ae0_0;
L_0000026d60a5e970 .cmp/eq 5, v0000026d60a34100_0, v0000026d60a33840_0;
L_0000026d60a5d610 .cmp/eq 5, v0000026d60a22f20_0, v0000026d60a33840_0;
L_0000026d60a5ebf0 .cmp/eq 5, v0000026d60a4c320_0, v0000026d60a33840_0;
L_0000026d60a622f0 .concat [ 5 27 0 0], v0000026d60a509c0_0, L_0000026d60a80c58;
L_0000026d60a62d90 .cmp/ne 32, L_0000026d60a622f0, L_0000026d60a80ca0;
L_0000026d60ad2130 .concat [ 5 27 0 0], v0000026d60a34100_0, L_0000026d60a80d30;
L_0000026d60ad1e10 .cmp/ne 32, L_0000026d60ad2130, L_0000026d60a80d78;
S_0000026d609dd030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000026d609a1450 .functor NOT 1, L_0000026d609a18b0, C4<0>, C4<0>, C4<0>;
L_0000026d609a1e60 .functor AND 1, L_0000026d609a1920, L_0000026d609a1450, C4<1>, C4<1>;
L_0000026d609a2170 .functor OR 1, L_0000026d609a21e0, L_0000026d609a1e60, C4<0>, C4<0>;
L_0000026d609a22c0 .functor OR 1, L_0000026d609a21e0, L_0000026d609a18b0, C4<0>, C4<0>;
v0000026d609c8450_0 .net *"_ivl_12", 0 0, L_0000026d609a22c0;  1 drivers
v0000026d609c6c90_0 .net *"_ivl_2", 0 0, L_0000026d609a1450;  1 drivers
v0000026d609c83b0_0 .net *"_ivl_5", 0 0, L_0000026d609a1e60;  1 drivers
v0000026d609c7b90_0 .net *"_ivl_7", 0 0, L_0000026d609a2170;  1 drivers
v0000026d609c6fb0_0 .net "alu_selA", 1 0, L_0000026d60a5e510;  alias, 1 drivers
v0000026d609c68d0_0 .net "exhaz", 0 0, L_0000026d609a18b0;  alias, 1 drivers
v0000026d609c7870_0 .net "idhaz", 0 0, L_0000026d609a21e0;  alias, 1 drivers
v0000026d609c6f10_0 .net "memhaz", 0 0, L_0000026d609a1920;  alias, 1 drivers
L_0000026d60a5e510 .concat8 [ 1 1 0 0], L_0000026d609a2170, L_0000026d609a22c0;
S_0000026d607c6030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000026d609a1a00 .functor NOT 1, L_0000026d609a23a0, C4<0>, C4<0>, C4<0>;
L_0000026d609a1a70 .functor AND 1, L_0000026d609a0960, L_0000026d609a1a00, C4<1>, C4<1>;
L_0000026d609a1bc0 .functor OR 1, L_0000026d609a09d0, L_0000026d609a1a70, C4<0>, C4<0>;
L_0000026d609a1c30 .functor NOT 1, v0000026d60a332a0_0, C4<0>, C4<0>, C4<0>;
L_0000026d609a1ca0 .functor AND 1, L_0000026d609a1bc0, L_0000026d609a1c30, C4<1>, C4<1>;
L_0000026d609a1d10 .functor OR 1, L_0000026d609a09d0, L_0000026d609a23a0, C4<0>, C4<0>;
L_0000026d609a1d80 .functor NOT 1, v0000026d60a332a0_0, C4<0>, C4<0>, C4<0>;
L_0000026d609a1df0 .functor AND 1, L_0000026d609a1d10, L_0000026d609a1d80, C4<1>, C4<1>;
v0000026d609c7c30_0 .net "EX1_is_oper2_immed", 0 0, v0000026d60a332a0_0;  alias, 1 drivers
v0000026d609c70f0_0 .net *"_ivl_11", 0 0, L_0000026d609a1ca0;  1 drivers
v0000026d609c84f0_0 .net *"_ivl_16", 0 0, L_0000026d609a1d10;  1 drivers
v0000026d609c6d30_0 .net *"_ivl_17", 0 0, L_0000026d609a1d80;  1 drivers
v0000026d609c75f0_0 .net *"_ivl_2", 0 0, L_0000026d609a1a00;  1 drivers
v0000026d609c6dd0_0 .net *"_ivl_20", 0 0, L_0000026d609a1df0;  1 drivers
v0000026d609c7190_0 .net *"_ivl_5", 0 0, L_0000026d609a1a70;  1 drivers
v0000026d609c7f50_0 .net *"_ivl_7", 0 0, L_0000026d609a1bc0;  1 drivers
v0000026d609c8590_0 .net *"_ivl_8", 0 0, L_0000026d609a1c30;  1 drivers
v0000026d609c8630_0 .net "alu_selB", 1 0, L_0000026d60a604f0;  alias, 1 drivers
v0000026d609c7690_0 .net "exhaz", 0 0, L_0000026d609a23a0;  alias, 1 drivers
v0000026d609c79b0_0 .net "idhaz", 0 0, L_0000026d609a09d0;  alias, 1 drivers
v0000026d609c7230_0 .net "memhaz", 0 0, L_0000026d609a0960;  alias, 1 drivers
L_0000026d60a604f0 .concat8 [ 1 1 0 0], L_0000026d609a1ca0, L_0000026d609a1df0;
S_0000026d607c61c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000026d609a2720 .functor NOT 1, L_0000026d609a23a0, C4<0>, C4<0>, C4<0>;
L_0000026d609a24f0 .functor AND 1, L_0000026d609a0960, L_0000026d609a2720, C4<1>, C4<1>;
L_0000026d609a2560 .functor OR 1, L_0000026d609a09d0, L_0000026d609a24f0, C4<0>, C4<0>;
L_0000026d609a25d0 .functor OR 1, L_0000026d609a09d0, L_0000026d609a23a0, C4<0>, C4<0>;
v0000026d609c77d0_0 .net *"_ivl_12", 0 0, L_0000026d609a25d0;  1 drivers
v0000026d609c72d0_0 .net *"_ivl_2", 0 0, L_0000026d609a2720;  1 drivers
v0000026d609c7370_0 .net *"_ivl_5", 0 0, L_0000026d609a24f0;  1 drivers
v0000026d609c7cd0_0 .net *"_ivl_7", 0 0, L_0000026d609a2560;  1 drivers
v0000026d609c7e10_0 .net "exhaz", 0 0, L_0000026d609a23a0;  alias, 1 drivers
v0000026d609c7eb0_0 .net "idhaz", 0 0, L_0000026d609a09d0;  alias, 1 drivers
v0000026d60945c20_0 .net "memhaz", 0 0, L_0000026d609a0960;  alias, 1 drivers
v0000026d60945860_0 .net "store_rs2_forward", 1 0, L_0000026d60a5fe10;  alias, 1 drivers
L_0000026d60a5fe10 .concat8 [ 1 1 0 0], L_0000026d609a2560, L_0000026d609a25d0;
S_0000026d607769c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000026d60944a00_0 .net "EX_ALU_OUT", 31 0, L_0000026d60a62c50;  alias, 1 drivers
v0000026d60944e60_0 .net "EX_memread", 0 0, v0000026d60a34e20_0;  alias, 1 drivers
v0000026d6092dda0_0 .net "EX_memwrite", 0 0, v0000026d60a35280_0;  alias, 1 drivers
v0000026d6092de40_0 .net "EX_opcode", 11 0, v0000026d60a349c0_0;  alias, 1 drivers
v0000026d60a22b60_0 .net "EX_rd_ind", 4 0, v0000026d60a34100_0;  alias, 1 drivers
v0000026d60a22e80_0 .net "EX_rd_indzero", 0 0, L_0000026d60ad1e10;  1 drivers
v0000026d60a23420_0 .net "EX_regwrite", 0 0, v0000026d60a355a0_0;  alias, 1 drivers
v0000026d60a228e0_0 .net "EX_rs2_out", 31 0, v0000026d60a34d80_0;  alias, 1 drivers
v0000026d60a22ac0_0 .var "MEM_ALU_OUT", 31 0;
v0000026d60a22de0_0 .var "MEM_memread", 0 0;
v0000026d60a21d00_0 .var "MEM_memwrite", 0 0;
v0000026d60a21c60_0 .var "MEM_opcode", 11 0;
v0000026d60a22f20_0 .var "MEM_rd_ind", 4 0;
v0000026d60a23f60_0 .var "MEM_rd_indzero", 0 0;
v0000026d60a24140_0 .var "MEM_regwrite", 0 0;
v0000026d60a21da0_0 .var "MEM_rs2", 31 0;
v0000026d60a237e0_0 .net "clk", 0 0, L_0000026d60acbd20;  1 drivers
v0000026d60a23e20_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
E_0000026d609baf40 .event posedge, v0000026d60a23e20_0, v0000026d60a237e0_0;
S_0000026d60776b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000026d607d1490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d607d14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d607d1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d607d1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d607d1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d607d15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d607d15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d607d1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d607d1650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d607d1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d607d16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d607d16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d607d1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d607d1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d607d17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d607d17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d607d1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d607d1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d607d1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d607d18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d607d18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d607d1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d607d1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d607d1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d607d19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026d60acacf0 .functor XOR 1, L_0000026d60acac80, v0000026d60a356e0_0, C4<0>, C4<0>;
L_0000026d60acad60 .functor NOT 1, L_0000026d60acacf0, C4<0>, C4<0>, C4<0>;
L_0000026d60acbbd0 .functor OR 1, v0000026d60a5d430_0, L_0000026d60acad60, C4<0>, C4<0>;
L_0000026d60acbcb0 .functor NOT 1, L_0000026d60acbbd0, C4<0>, C4<0>, C4<0>;
v0000026d60a280b0_0 .net "ALU_OP", 3 0, v0000026d60a26ad0_0;  1 drivers
v0000026d60a28b50_0 .net "BranchDecision", 0 0, L_0000026d60acac80;  1 drivers
v0000026d60a29370_0 .net "CF", 0 0, v0000026d60a279d0_0;  1 drivers
v0000026d60a28470_0 .net "EX_opcode", 11 0, v0000026d60a349c0_0;  alias, 1 drivers
v0000026d60a294b0_0 .net "Wrong_prediction", 0 0, L_0000026d60acbcb0;  alias, 1 drivers
v0000026d60a28510_0 .net "ZF", 0 0, L_0000026d60acb1c0;  1 drivers
L_0000026d60a80ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026d60a285b0_0 .net/2u *"_ivl_0", 31 0, L_0000026d60a80ce8;  1 drivers
v0000026d60a29690_0 .net *"_ivl_11", 0 0, L_0000026d60acbbd0;  1 drivers
v0000026d60a28f10_0 .net *"_ivl_2", 31 0, L_0000026d60a62bb0;  1 drivers
v0000026d60a28dd0_0 .net *"_ivl_6", 0 0, L_0000026d60acacf0;  1 drivers
v0000026d60a283d0_0 .net *"_ivl_8", 0 0, L_0000026d60acad60;  1 drivers
v0000026d60a28e70_0 .net "alu_out", 31 0, L_0000026d60a62c50;  alias, 1 drivers
v0000026d60a297d0_0 .net "alu_outw", 31 0, v0000026d60a27b10_0;  1 drivers
v0000026d60a28330_0 .net "is_beq", 0 0, v0000026d60a351e0_0;  alias, 1 drivers
v0000026d60a28fb0_0 .net "is_bne", 0 0, v0000026d60a34740_0;  alias, 1 drivers
v0000026d60a29730_0 .net "is_jal", 0 0, v0000026d60a35460_0;  alias, 1 drivers
v0000026d60a29230_0 .net "oper1", 31 0, v0000026d60a34600_0;  alias, 1 drivers
v0000026d60a28bf0_0 .net "oper2", 31 0, v0000026d60a346a0_0;  alias, 1 drivers
v0000026d60a295f0_0 .net "pc", 31 0, v0000026d60a35140_0;  alias, 1 drivers
v0000026d60a28650_0 .net "predicted", 0 0, v0000026d60a356e0_0;  alias, 1 drivers
v0000026d60a29050_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
L_0000026d60a62bb0 .arith/sum 32, v0000026d60a35140_0, L_0000026d60a80ce8;
L_0000026d60a62c50 .functor MUXZ 32, v0000026d60a27b10_0, L_0000026d60a62bb0, v0000026d60a35460_0, C4<>;
S_0000026d607e9aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000026d60776b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000026d60aca740 .functor AND 1, v0000026d60a351e0_0, L_0000026d60aca6d0, C4<1>, C4<1>;
L_0000026d60acaac0 .functor NOT 1, L_0000026d60aca6d0, C4<0>, C4<0>, C4<0>;
L_0000026d60acac10 .functor AND 1, v0000026d60a34740_0, L_0000026d60acaac0, C4<1>, C4<1>;
L_0000026d60acac80 .functor OR 1, L_0000026d60aca740, L_0000026d60acac10, C4<0>, C4<0>;
v0000026d60a27750_0 .net "BranchDecision", 0 0, L_0000026d60acac80;  alias, 1 drivers
v0000026d60a26850_0 .net *"_ivl_2", 0 0, L_0000026d60acaac0;  1 drivers
v0000026d60a27d90_0 .net "is_beq", 0 0, v0000026d60a351e0_0;  alias, 1 drivers
v0000026d60a26f30_0 .net "is_beq_taken", 0 0, L_0000026d60aca740;  1 drivers
v0000026d60a27890_0 .net "is_bne", 0 0, v0000026d60a34740_0;  alias, 1 drivers
v0000026d60a27f70_0 .net "is_bne_taken", 0 0, L_0000026d60acac10;  1 drivers
v0000026d60a263f0_0 .net "is_eq", 0 0, L_0000026d60aca6d0;  1 drivers
v0000026d60a26490_0 .net "oper1", 31 0, v0000026d60a34600_0;  alias, 1 drivers
v0000026d60a26710_0 .net "oper2", 31 0, v0000026d60a346a0_0;  alias, 1 drivers
S_0000026d607e9c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000026d607e9aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000026d60acaeb0 .functor XOR 1, L_0000026d60a64f50, L_0000026d60a64c30, C4<0>, C4<0>;
L_0000026d60acb850 .functor XOR 1, L_0000026d60a64eb0, L_0000026d60a64b90, C4<0>, C4<0>;
L_0000026d60aca3c0 .functor XOR 1, L_0000026d60a649b0, L_0000026d60a64870, C4<0>, C4<0>;
L_0000026d60aca4a0 .functor XOR 1, L_0000026d60a64910, L_0000026d60a64e10, C4<0>, C4<0>;
L_0000026d60aca900 .functor XOR 1, L_0000026d60a64a50, L_0000026d60a64af0, C4<0>, C4<0>;
L_0000026d60acba10 .functor XOR 1, L_0000026d60a64cd0, L_0000026d60a64d70, C4<0>, C4<0>;
L_0000026d60acb540 .functor XOR 1, L_0000026d60acfd90, L_0000026d60acead0, C4<0>, C4<0>;
L_0000026d60acb070 .functor XOR 1, L_0000026d60acf6b0, L_0000026d60acff70, C4<0>, C4<0>;
L_0000026d60acb770 .functor XOR 1, L_0000026d60ace210, L_0000026d60ace0d0, C4<0>, C4<0>;
L_0000026d60aca430 .functor XOR 1, L_0000026d60ace7b0, L_0000026d60acf110, C4<0>, C4<0>;
L_0000026d60acb2a0 .functor XOR 1, L_0000026d60ace2b0, L_0000026d60ace8f0, C4<0>, C4<0>;
L_0000026d60aca580 .functor XOR 1, L_0000026d60acf750, L_0000026d60acf7f0, C4<0>, C4<0>;
L_0000026d60acb150 .functor XOR 1, L_0000026d60acedf0, L_0000026d60acf4d0, C4<0>, C4<0>;
L_0000026d60acaf90 .functor XOR 1, L_0000026d60ace710, L_0000026d60acea30, C4<0>, C4<0>;
L_0000026d60acb460 .functor XOR 1, L_0000026d60ad0510, L_0000026d60aceb70, C4<0>, C4<0>;
L_0000026d60acb690 .functor XOR 1, L_0000026d60acee90, L_0000026d60acf570, C4<0>, C4<0>;
L_0000026d60acae40 .functor XOR 1, L_0000026d60ad0290, L_0000026d60acf610, C4<0>, C4<0>;
L_0000026d60acb8c0 .functor XOR 1, L_0000026d60ad0330, L_0000026d60ad0150, C4<0>, C4<0>;
L_0000026d60acb930 .functor XOR 1, L_0000026d60acef30, L_0000026d60ace670, C4<0>, C4<0>;
L_0000026d60aca5f0 .functor XOR 1, L_0000026d60ace850, L_0000026d60ad0650, C4<0>, C4<0>;
L_0000026d60acaf20 .functor XOR 1, L_0000026d60acefd0, L_0000026d60aced50, C4<0>, C4<0>;
L_0000026d60acb000 .functor XOR 1, L_0000026d60ace990, L_0000026d60acf890, C4<0>, C4<0>;
L_0000026d60acb0e0 .functor XOR 1, L_0000026d60acf070, L_0000026d60acdf90, C4<0>, C4<0>;
L_0000026d60aca820 .functor XOR 1, L_0000026d60acf930, L_0000026d60acf9d0, C4<0>, C4<0>;
L_0000026d60acb4d0 .functor XOR 1, L_0000026d60acf1b0, L_0000026d60acec10, C4<0>, C4<0>;
L_0000026d60acb700 .functor XOR 1, L_0000026d60ace170, L_0000026d60acecb0, C4<0>, C4<0>;
L_0000026d60acb9a0 .functor XOR 1, L_0000026d60acf250, L_0000026d60ad06f0, C4<0>, C4<0>;
L_0000026d60acaa50 .functor XOR 1, L_0000026d60ace030, L_0000026d60acf2f0, C4<0>, C4<0>;
L_0000026d60acba80 .functor XOR 1, L_0000026d60acf390, L_0000026d60acf430, C4<0>, C4<0>;
L_0000026d60acbaf0 .functor XOR 1, L_0000026d60acfa70, L_0000026d60ad01f0, C4<0>, C4<0>;
L_0000026d60ac9fd0 .functor XOR 1, L_0000026d60acfb10, L_0000026d60acfbb0, C4<0>, C4<0>;
L_0000026d60aca660 .functor XOR 1, L_0000026d60acfcf0, L_0000026d60acfe30, C4<0>, C4<0>;
L_0000026d60aca6d0/0/0 .functor OR 1, L_0000026d60ace350, L_0000026d60acfed0, L_0000026d60ace490, L_0000026d60ace3f0;
L_0000026d60aca6d0/0/4 .functor OR 1, L_0000026d60ad0010, L_0000026d60ad00b0, L_0000026d60ad03d0, L_0000026d60ad0470;
L_0000026d60aca6d0/0/8 .functor OR 1, L_0000026d60ad05b0, L_0000026d60ace530, L_0000026d60ace5d0, L_0000026d60ad2db0;
L_0000026d60aca6d0/0/12 .functor OR 1, L_0000026d60ad14b0, L_0000026d60ad0970, L_0000026d60ad19b0, L_0000026d60ad1c30;
L_0000026d60aca6d0/0/16 .functor OR 1, L_0000026d60ad0d30, L_0000026d60ad0dd0, L_0000026d60ad0e70, L_0000026d60ad2810;
L_0000026d60aca6d0/0/20 .functor OR 1, L_0000026d60ad29f0, L_0000026d60ad1d70, L_0000026d60ad1370, L_0000026d60ad2590;
L_0000026d60aca6d0/0/24 .functor OR 1, L_0000026d60ad0f10, L_0000026d60ad1f50, L_0000026d60ad1ff0, L_0000026d60ad1410;
L_0000026d60aca6d0/0/28 .functor OR 1, L_0000026d60ad0ab0, L_0000026d60ad1eb0, L_0000026d60ad1550, L_0000026d60ad0830;
L_0000026d60aca6d0/1/0 .functor OR 1, L_0000026d60aca6d0/0/0, L_0000026d60aca6d0/0/4, L_0000026d60aca6d0/0/8, L_0000026d60aca6d0/0/12;
L_0000026d60aca6d0/1/4 .functor OR 1, L_0000026d60aca6d0/0/16, L_0000026d60aca6d0/0/20, L_0000026d60aca6d0/0/24, L_0000026d60aca6d0/0/28;
L_0000026d60aca6d0 .functor NOR 1, L_0000026d60aca6d0/1/0, L_0000026d60aca6d0/1/4, C4<0>, C4<0>;
v0000026d60a241e0_0 .net *"_ivl_0", 0 0, L_0000026d60acaeb0;  1 drivers
v0000026d60a21e40_0 .net *"_ivl_101", 0 0, L_0000026d60acf610;  1 drivers
v0000026d60a22fc0_0 .net *"_ivl_102", 0 0, L_0000026d60acb8c0;  1 drivers
v0000026d60a220c0_0 .net *"_ivl_105", 0 0, L_0000026d60ad0330;  1 drivers
v0000026d60a23d80_0 .net *"_ivl_107", 0 0, L_0000026d60ad0150;  1 drivers
v0000026d60a23920_0 .net *"_ivl_108", 0 0, L_0000026d60acb930;  1 drivers
v0000026d60a22c00_0 .net *"_ivl_11", 0 0, L_0000026d60a64b90;  1 drivers
v0000026d60a21ee0_0 .net *"_ivl_111", 0 0, L_0000026d60acef30;  1 drivers
v0000026d60a21f80_0 .net *"_ivl_113", 0 0, L_0000026d60ace670;  1 drivers
v0000026d60a22700_0 .net *"_ivl_114", 0 0, L_0000026d60aca5f0;  1 drivers
v0000026d60a22020_0 .net *"_ivl_117", 0 0, L_0000026d60ace850;  1 drivers
v0000026d60a227a0_0 .net *"_ivl_119", 0 0, L_0000026d60ad0650;  1 drivers
v0000026d60a21bc0_0 .net *"_ivl_12", 0 0, L_0000026d60aca3c0;  1 drivers
v0000026d60a23560_0 .net *"_ivl_120", 0 0, L_0000026d60acaf20;  1 drivers
v0000026d60a23060_0 .net *"_ivl_123", 0 0, L_0000026d60acefd0;  1 drivers
v0000026d60a23ba0_0 .net *"_ivl_125", 0 0, L_0000026d60aced50;  1 drivers
v0000026d60a23b00_0 .net *"_ivl_126", 0 0, L_0000026d60acb000;  1 drivers
v0000026d60a222a0_0 .net *"_ivl_129", 0 0, L_0000026d60ace990;  1 drivers
v0000026d60a22340_0 .net *"_ivl_131", 0 0, L_0000026d60acf890;  1 drivers
v0000026d60a22ca0_0 .net *"_ivl_132", 0 0, L_0000026d60acb0e0;  1 drivers
v0000026d60a236a0_0 .net *"_ivl_135", 0 0, L_0000026d60acf070;  1 drivers
v0000026d60a22160_0 .net *"_ivl_137", 0 0, L_0000026d60acdf90;  1 drivers
v0000026d60a23600_0 .net *"_ivl_138", 0 0, L_0000026d60aca820;  1 drivers
v0000026d60a23ec0_0 .net *"_ivl_141", 0 0, L_0000026d60acf930;  1 drivers
v0000026d60a22840_0 .net *"_ivl_143", 0 0, L_0000026d60acf9d0;  1 drivers
v0000026d60a24280_0 .net *"_ivl_144", 0 0, L_0000026d60acb4d0;  1 drivers
v0000026d60a23380_0 .net *"_ivl_147", 0 0, L_0000026d60acf1b0;  1 drivers
v0000026d60a234c0_0 .net *"_ivl_149", 0 0, L_0000026d60acec10;  1 drivers
v0000026d60a23100_0 .net *"_ivl_15", 0 0, L_0000026d60a649b0;  1 drivers
v0000026d60a22980_0 .net *"_ivl_150", 0 0, L_0000026d60acb700;  1 drivers
v0000026d60a23c40_0 .net *"_ivl_153", 0 0, L_0000026d60ace170;  1 drivers
v0000026d60a231a0_0 .net *"_ivl_155", 0 0, L_0000026d60acecb0;  1 drivers
v0000026d60a223e0_0 .net *"_ivl_156", 0 0, L_0000026d60acb9a0;  1 drivers
v0000026d60a21b20_0 .net *"_ivl_159", 0 0, L_0000026d60acf250;  1 drivers
v0000026d60a23880_0 .net *"_ivl_161", 0 0, L_0000026d60ad06f0;  1 drivers
v0000026d60a23ce0_0 .net *"_ivl_162", 0 0, L_0000026d60acaa50;  1 drivers
v0000026d60a23740_0 .net *"_ivl_165", 0 0, L_0000026d60ace030;  1 drivers
v0000026d60a22200_0 .net *"_ivl_167", 0 0, L_0000026d60acf2f0;  1 drivers
v0000026d60a23240_0 .net *"_ivl_168", 0 0, L_0000026d60acba80;  1 drivers
v0000026d60a22520_0 .net *"_ivl_17", 0 0, L_0000026d60a64870;  1 drivers
v0000026d60a239c0_0 .net *"_ivl_171", 0 0, L_0000026d60acf390;  1 drivers
v0000026d60a225c0_0 .net *"_ivl_173", 0 0, L_0000026d60acf430;  1 drivers
v0000026d60a22660_0 .net *"_ivl_174", 0 0, L_0000026d60acbaf0;  1 drivers
v0000026d60a22a20_0 .net *"_ivl_177", 0 0, L_0000026d60acfa70;  1 drivers
v0000026d60a24000_0 .net *"_ivl_179", 0 0, L_0000026d60ad01f0;  1 drivers
v0000026d60a232e0_0 .net *"_ivl_18", 0 0, L_0000026d60aca4a0;  1 drivers
v0000026d60a22d40_0 .net *"_ivl_180", 0 0, L_0000026d60ac9fd0;  1 drivers
v0000026d60a240a0_0 .net *"_ivl_183", 0 0, L_0000026d60acfb10;  1 drivers
v0000026d60a23a60_0 .net *"_ivl_185", 0 0, L_0000026d60acfbb0;  1 drivers
v0000026d60a25680_0 .net *"_ivl_186", 0 0, L_0000026d60aca660;  1 drivers
v0000026d60a259a0_0 .net *"_ivl_190", 0 0, L_0000026d60acfcf0;  1 drivers
v0000026d60a24fa0_0 .net *"_ivl_192", 0 0, L_0000026d60acfe30;  1 drivers
v0000026d60a248c0_0 .net *"_ivl_194", 0 0, L_0000026d60ace350;  1 drivers
v0000026d60a24aa0_0 .net *"_ivl_196", 0 0, L_0000026d60acfed0;  1 drivers
v0000026d60a252c0_0 .net *"_ivl_198", 0 0, L_0000026d60ace490;  1 drivers
v0000026d60a24f00_0 .net *"_ivl_200", 0 0, L_0000026d60ace3f0;  1 drivers
v0000026d60a24500_0 .net *"_ivl_202", 0 0, L_0000026d60ad0010;  1 drivers
v0000026d60a24e60_0 .net *"_ivl_204", 0 0, L_0000026d60ad00b0;  1 drivers
v0000026d60a25360_0 .net *"_ivl_206", 0 0, L_0000026d60ad03d0;  1 drivers
v0000026d60a257c0_0 .net *"_ivl_208", 0 0, L_0000026d60ad0470;  1 drivers
v0000026d60a255e0_0 .net *"_ivl_21", 0 0, L_0000026d60a64910;  1 drivers
v0000026d60a25040_0 .net *"_ivl_210", 0 0, L_0000026d60ad05b0;  1 drivers
v0000026d60a25180_0 .net *"_ivl_212", 0 0, L_0000026d60ace530;  1 drivers
v0000026d60a250e0_0 .net *"_ivl_214", 0 0, L_0000026d60ace5d0;  1 drivers
v0000026d60a24c80_0 .net *"_ivl_216", 0 0, L_0000026d60ad2db0;  1 drivers
v0000026d60a25220_0 .net *"_ivl_218", 0 0, L_0000026d60ad14b0;  1 drivers
v0000026d60a25400_0 .net *"_ivl_220", 0 0, L_0000026d60ad0970;  1 drivers
v0000026d60a24a00_0 .net *"_ivl_222", 0 0, L_0000026d60ad19b0;  1 drivers
v0000026d60a254a0_0 .net *"_ivl_224", 0 0, L_0000026d60ad1c30;  1 drivers
v0000026d60a24dc0_0 .net *"_ivl_226", 0 0, L_0000026d60ad0d30;  1 drivers
v0000026d60a25900_0 .net *"_ivl_228", 0 0, L_0000026d60ad0dd0;  1 drivers
v0000026d60a24b40_0 .net *"_ivl_23", 0 0, L_0000026d60a64e10;  1 drivers
v0000026d60a25540_0 .net *"_ivl_230", 0 0, L_0000026d60ad0e70;  1 drivers
v0000026d60a24320_0 .net *"_ivl_232", 0 0, L_0000026d60ad2810;  1 drivers
v0000026d60a24d20_0 .net *"_ivl_234", 0 0, L_0000026d60ad29f0;  1 drivers
v0000026d60a25860_0 .net *"_ivl_236", 0 0, L_0000026d60ad1d70;  1 drivers
v0000026d60a243c0_0 .net *"_ivl_238", 0 0, L_0000026d60ad1370;  1 drivers
v0000026d60a25720_0 .net *"_ivl_24", 0 0, L_0000026d60aca900;  1 drivers
v0000026d60a24460_0 .net *"_ivl_240", 0 0, L_0000026d60ad2590;  1 drivers
v0000026d60a245a0_0 .net *"_ivl_242", 0 0, L_0000026d60ad0f10;  1 drivers
v0000026d60a24640_0 .net *"_ivl_244", 0 0, L_0000026d60ad1f50;  1 drivers
v0000026d60a246e0_0 .net *"_ivl_246", 0 0, L_0000026d60ad1ff0;  1 drivers
v0000026d60a24960_0 .net *"_ivl_248", 0 0, L_0000026d60ad1410;  1 drivers
v0000026d60a24be0_0 .net *"_ivl_250", 0 0, L_0000026d60ad0ab0;  1 drivers
v0000026d60a24780_0 .net *"_ivl_252", 0 0, L_0000026d60ad1eb0;  1 drivers
v0000026d60a24820_0 .net *"_ivl_254", 0 0, L_0000026d60ad1550;  1 drivers
v0000026d609441e0_0 .net *"_ivl_256", 0 0, L_0000026d60ad0830;  1 drivers
v0000026d60a26c10_0 .net *"_ivl_27", 0 0, L_0000026d60a64a50;  1 drivers
v0000026d60a281f0_0 .net *"_ivl_29", 0 0, L_0000026d60a64af0;  1 drivers
v0000026d60a25e50_0 .net *"_ivl_3", 0 0, L_0000026d60a64f50;  1 drivers
v0000026d60a25ef0_0 .net *"_ivl_30", 0 0, L_0000026d60acba10;  1 drivers
v0000026d60a267b0_0 .net *"_ivl_33", 0 0, L_0000026d60a64cd0;  1 drivers
v0000026d60a27e30_0 .net *"_ivl_35", 0 0, L_0000026d60a64d70;  1 drivers
v0000026d60a265d0_0 .net *"_ivl_36", 0 0, L_0000026d60acb540;  1 drivers
v0000026d60a25bd0_0 .net *"_ivl_39", 0 0, L_0000026d60acfd90;  1 drivers
v0000026d60a25f90_0 .net *"_ivl_41", 0 0, L_0000026d60acead0;  1 drivers
v0000026d60a25c70_0 .net *"_ivl_42", 0 0, L_0000026d60acb070;  1 drivers
v0000026d60a26030_0 .net *"_ivl_45", 0 0, L_0000026d60acf6b0;  1 drivers
v0000026d60a274d0_0 .net *"_ivl_47", 0 0, L_0000026d60acff70;  1 drivers
v0000026d60a260d0_0 .net *"_ivl_48", 0 0, L_0000026d60acb770;  1 drivers
v0000026d60a272f0_0 .net *"_ivl_5", 0 0, L_0000026d60a64c30;  1 drivers
v0000026d60a26170_0 .net *"_ivl_51", 0 0, L_0000026d60ace210;  1 drivers
v0000026d60a26e90_0 .net *"_ivl_53", 0 0, L_0000026d60ace0d0;  1 drivers
v0000026d60a27430_0 .net *"_ivl_54", 0 0, L_0000026d60aca430;  1 drivers
v0000026d60a25d10_0 .net *"_ivl_57", 0 0, L_0000026d60ace7b0;  1 drivers
v0000026d60a26df0_0 .net *"_ivl_59", 0 0, L_0000026d60acf110;  1 drivers
v0000026d60a26fd0_0 .net *"_ivl_6", 0 0, L_0000026d60acb850;  1 drivers
v0000026d60a27250_0 .net *"_ivl_60", 0 0, L_0000026d60acb2a0;  1 drivers
v0000026d60a277f0_0 .net *"_ivl_63", 0 0, L_0000026d60ace2b0;  1 drivers
v0000026d60a27c50_0 .net *"_ivl_65", 0 0, L_0000026d60ace8f0;  1 drivers
v0000026d60a271b0_0 .net *"_ivl_66", 0 0, L_0000026d60aca580;  1 drivers
v0000026d60a27390_0 .net *"_ivl_69", 0 0, L_0000026d60acf750;  1 drivers
v0000026d60a26210_0 .net *"_ivl_71", 0 0, L_0000026d60acf7f0;  1 drivers
v0000026d60a28150_0 .net *"_ivl_72", 0 0, L_0000026d60acb150;  1 drivers
v0000026d60a262b0_0 .net *"_ivl_75", 0 0, L_0000026d60acedf0;  1 drivers
v0000026d60a25db0_0 .net *"_ivl_77", 0 0, L_0000026d60acf4d0;  1 drivers
v0000026d60a28290_0 .net *"_ivl_78", 0 0, L_0000026d60acaf90;  1 drivers
v0000026d60a26670_0 .net *"_ivl_81", 0 0, L_0000026d60ace710;  1 drivers
v0000026d60a27570_0 .net *"_ivl_83", 0 0, L_0000026d60acea30;  1 drivers
v0000026d60a27610_0 .net *"_ivl_84", 0 0, L_0000026d60acb460;  1 drivers
v0000026d60a26cb0_0 .net *"_ivl_87", 0 0, L_0000026d60ad0510;  1 drivers
v0000026d60a27070_0 .net *"_ivl_89", 0 0, L_0000026d60aceb70;  1 drivers
v0000026d60a26350_0 .net *"_ivl_9", 0 0, L_0000026d60a64eb0;  1 drivers
v0000026d60a27ed0_0 .net *"_ivl_90", 0 0, L_0000026d60acb690;  1 drivers
v0000026d60a27bb0_0 .net *"_ivl_93", 0 0, L_0000026d60acee90;  1 drivers
v0000026d60a26b70_0 .net *"_ivl_95", 0 0, L_0000026d60acf570;  1 drivers
v0000026d60a26d50_0 .net *"_ivl_96", 0 0, L_0000026d60acae40;  1 drivers
v0000026d60a27cf0_0 .net *"_ivl_99", 0 0, L_0000026d60ad0290;  1 drivers
v0000026d60a27110_0 .net "a", 31 0, v0000026d60a34600_0;  alias, 1 drivers
v0000026d60a26530_0 .net "b", 31 0, v0000026d60a346a0_0;  alias, 1 drivers
v0000026d60a276b0_0 .net "out", 0 0, L_0000026d60aca6d0;  alias, 1 drivers
v0000026d60a25b30_0 .net "temp", 31 0, L_0000026d60acfc50;  1 drivers
L_0000026d60a64f50 .part v0000026d60a34600_0, 0, 1;
L_0000026d60a64c30 .part v0000026d60a346a0_0, 0, 1;
L_0000026d60a64eb0 .part v0000026d60a34600_0, 1, 1;
L_0000026d60a64b90 .part v0000026d60a346a0_0, 1, 1;
L_0000026d60a649b0 .part v0000026d60a34600_0, 2, 1;
L_0000026d60a64870 .part v0000026d60a346a0_0, 2, 1;
L_0000026d60a64910 .part v0000026d60a34600_0, 3, 1;
L_0000026d60a64e10 .part v0000026d60a346a0_0, 3, 1;
L_0000026d60a64a50 .part v0000026d60a34600_0, 4, 1;
L_0000026d60a64af0 .part v0000026d60a346a0_0, 4, 1;
L_0000026d60a64cd0 .part v0000026d60a34600_0, 5, 1;
L_0000026d60a64d70 .part v0000026d60a346a0_0, 5, 1;
L_0000026d60acfd90 .part v0000026d60a34600_0, 6, 1;
L_0000026d60acead0 .part v0000026d60a346a0_0, 6, 1;
L_0000026d60acf6b0 .part v0000026d60a34600_0, 7, 1;
L_0000026d60acff70 .part v0000026d60a346a0_0, 7, 1;
L_0000026d60ace210 .part v0000026d60a34600_0, 8, 1;
L_0000026d60ace0d0 .part v0000026d60a346a0_0, 8, 1;
L_0000026d60ace7b0 .part v0000026d60a34600_0, 9, 1;
L_0000026d60acf110 .part v0000026d60a346a0_0, 9, 1;
L_0000026d60ace2b0 .part v0000026d60a34600_0, 10, 1;
L_0000026d60ace8f0 .part v0000026d60a346a0_0, 10, 1;
L_0000026d60acf750 .part v0000026d60a34600_0, 11, 1;
L_0000026d60acf7f0 .part v0000026d60a346a0_0, 11, 1;
L_0000026d60acedf0 .part v0000026d60a34600_0, 12, 1;
L_0000026d60acf4d0 .part v0000026d60a346a0_0, 12, 1;
L_0000026d60ace710 .part v0000026d60a34600_0, 13, 1;
L_0000026d60acea30 .part v0000026d60a346a0_0, 13, 1;
L_0000026d60ad0510 .part v0000026d60a34600_0, 14, 1;
L_0000026d60aceb70 .part v0000026d60a346a0_0, 14, 1;
L_0000026d60acee90 .part v0000026d60a34600_0, 15, 1;
L_0000026d60acf570 .part v0000026d60a346a0_0, 15, 1;
L_0000026d60ad0290 .part v0000026d60a34600_0, 16, 1;
L_0000026d60acf610 .part v0000026d60a346a0_0, 16, 1;
L_0000026d60ad0330 .part v0000026d60a34600_0, 17, 1;
L_0000026d60ad0150 .part v0000026d60a346a0_0, 17, 1;
L_0000026d60acef30 .part v0000026d60a34600_0, 18, 1;
L_0000026d60ace670 .part v0000026d60a346a0_0, 18, 1;
L_0000026d60ace850 .part v0000026d60a34600_0, 19, 1;
L_0000026d60ad0650 .part v0000026d60a346a0_0, 19, 1;
L_0000026d60acefd0 .part v0000026d60a34600_0, 20, 1;
L_0000026d60aced50 .part v0000026d60a346a0_0, 20, 1;
L_0000026d60ace990 .part v0000026d60a34600_0, 21, 1;
L_0000026d60acf890 .part v0000026d60a346a0_0, 21, 1;
L_0000026d60acf070 .part v0000026d60a34600_0, 22, 1;
L_0000026d60acdf90 .part v0000026d60a346a0_0, 22, 1;
L_0000026d60acf930 .part v0000026d60a34600_0, 23, 1;
L_0000026d60acf9d0 .part v0000026d60a346a0_0, 23, 1;
L_0000026d60acf1b0 .part v0000026d60a34600_0, 24, 1;
L_0000026d60acec10 .part v0000026d60a346a0_0, 24, 1;
L_0000026d60ace170 .part v0000026d60a34600_0, 25, 1;
L_0000026d60acecb0 .part v0000026d60a346a0_0, 25, 1;
L_0000026d60acf250 .part v0000026d60a34600_0, 26, 1;
L_0000026d60ad06f0 .part v0000026d60a346a0_0, 26, 1;
L_0000026d60ace030 .part v0000026d60a34600_0, 27, 1;
L_0000026d60acf2f0 .part v0000026d60a346a0_0, 27, 1;
L_0000026d60acf390 .part v0000026d60a34600_0, 28, 1;
L_0000026d60acf430 .part v0000026d60a346a0_0, 28, 1;
L_0000026d60acfa70 .part v0000026d60a34600_0, 29, 1;
L_0000026d60ad01f0 .part v0000026d60a346a0_0, 29, 1;
L_0000026d60acfb10 .part v0000026d60a34600_0, 30, 1;
L_0000026d60acfbb0 .part v0000026d60a346a0_0, 30, 1;
LS_0000026d60acfc50_0_0 .concat8 [ 1 1 1 1], L_0000026d60acaeb0, L_0000026d60acb850, L_0000026d60aca3c0, L_0000026d60aca4a0;
LS_0000026d60acfc50_0_4 .concat8 [ 1 1 1 1], L_0000026d60aca900, L_0000026d60acba10, L_0000026d60acb540, L_0000026d60acb070;
LS_0000026d60acfc50_0_8 .concat8 [ 1 1 1 1], L_0000026d60acb770, L_0000026d60aca430, L_0000026d60acb2a0, L_0000026d60aca580;
LS_0000026d60acfc50_0_12 .concat8 [ 1 1 1 1], L_0000026d60acb150, L_0000026d60acaf90, L_0000026d60acb460, L_0000026d60acb690;
LS_0000026d60acfc50_0_16 .concat8 [ 1 1 1 1], L_0000026d60acae40, L_0000026d60acb8c0, L_0000026d60acb930, L_0000026d60aca5f0;
LS_0000026d60acfc50_0_20 .concat8 [ 1 1 1 1], L_0000026d60acaf20, L_0000026d60acb000, L_0000026d60acb0e0, L_0000026d60aca820;
LS_0000026d60acfc50_0_24 .concat8 [ 1 1 1 1], L_0000026d60acb4d0, L_0000026d60acb700, L_0000026d60acb9a0, L_0000026d60acaa50;
LS_0000026d60acfc50_0_28 .concat8 [ 1 1 1 1], L_0000026d60acba80, L_0000026d60acbaf0, L_0000026d60ac9fd0, L_0000026d60aca660;
LS_0000026d60acfc50_1_0 .concat8 [ 4 4 4 4], LS_0000026d60acfc50_0_0, LS_0000026d60acfc50_0_4, LS_0000026d60acfc50_0_8, LS_0000026d60acfc50_0_12;
LS_0000026d60acfc50_1_4 .concat8 [ 4 4 4 4], LS_0000026d60acfc50_0_16, LS_0000026d60acfc50_0_20, LS_0000026d60acfc50_0_24, LS_0000026d60acfc50_0_28;
L_0000026d60acfc50 .concat8 [ 16 16 0 0], LS_0000026d60acfc50_1_0, LS_0000026d60acfc50_1_4;
L_0000026d60acfcf0 .part v0000026d60a34600_0, 31, 1;
L_0000026d60acfe30 .part v0000026d60a346a0_0, 31, 1;
L_0000026d60ace350 .part L_0000026d60acfc50, 0, 1;
L_0000026d60acfed0 .part L_0000026d60acfc50, 1, 1;
L_0000026d60ace490 .part L_0000026d60acfc50, 2, 1;
L_0000026d60ace3f0 .part L_0000026d60acfc50, 3, 1;
L_0000026d60ad0010 .part L_0000026d60acfc50, 4, 1;
L_0000026d60ad00b0 .part L_0000026d60acfc50, 5, 1;
L_0000026d60ad03d0 .part L_0000026d60acfc50, 6, 1;
L_0000026d60ad0470 .part L_0000026d60acfc50, 7, 1;
L_0000026d60ad05b0 .part L_0000026d60acfc50, 8, 1;
L_0000026d60ace530 .part L_0000026d60acfc50, 9, 1;
L_0000026d60ace5d0 .part L_0000026d60acfc50, 10, 1;
L_0000026d60ad2db0 .part L_0000026d60acfc50, 11, 1;
L_0000026d60ad14b0 .part L_0000026d60acfc50, 12, 1;
L_0000026d60ad0970 .part L_0000026d60acfc50, 13, 1;
L_0000026d60ad19b0 .part L_0000026d60acfc50, 14, 1;
L_0000026d60ad1c30 .part L_0000026d60acfc50, 15, 1;
L_0000026d60ad0d30 .part L_0000026d60acfc50, 16, 1;
L_0000026d60ad0dd0 .part L_0000026d60acfc50, 17, 1;
L_0000026d60ad0e70 .part L_0000026d60acfc50, 18, 1;
L_0000026d60ad2810 .part L_0000026d60acfc50, 19, 1;
L_0000026d60ad29f0 .part L_0000026d60acfc50, 20, 1;
L_0000026d60ad1d70 .part L_0000026d60acfc50, 21, 1;
L_0000026d60ad1370 .part L_0000026d60acfc50, 22, 1;
L_0000026d60ad2590 .part L_0000026d60acfc50, 23, 1;
L_0000026d60ad0f10 .part L_0000026d60acfc50, 24, 1;
L_0000026d60ad1f50 .part L_0000026d60acfc50, 25, 1;
L_0000026d60ad1ff0 .part L_0000026d60acfc50, 26, 1;
L_0000026d60ad1410 .part L_0000026d60acfc50, 27, 1;
L_0000026d60ad0ab0 .part L_0000026d60acfc50, 28, 1;
L_0000026d60ad1eb0 .part L_0000026d60acfc50, 29, 1;
L_0000026d60ad1550 .part L_0000026d60acfc50, 30, 1;
L_0000026d60ad0830 .part L_0000026d60acfc50, 31, 1;
S_0000026d6082d8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000026d60776b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000026d609bab40 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000026d60acb1c0 .functor NOT 1, L_0000026d60a62b10, C4<0>, C4<0>, C4<0>;
v0000026d60a268f0_0 .net "A", 31 0, v0000026d60a34600_0;  alias, 1 drivers
v0000026d60a27930_0 .net "ALUOP", 3 0, v0000026d60a26ad0_0;  alias, 1 drivers
v0000026d60a26990_0 .net "B", 31 0, v0000026d60a346a0_0;  alias, 1 drivers
v0000026d60a279d0_0 .var "CF", 0 0;
v0000026d60a26a30_0 .net "ZF", 0 0, L_0000026d60acb1c0;  alias, 1 drivers
v0000026d60a27a70_0 .net *"_ivl_1", 0 0, L_0000026d60a62b10;  1 drivers
v0000026d60a27b10_0 .var "res", 31 0;
E_0000026d609bacc0 .event anyedge, v0000026d60a27930_0, v0000026d60a27110_0, v0000026d60a26530_0, v0000026d60a279d0_0;
L_0000026d60a62b10 .reduce/or v0000026d60a27b10_0;
S_0000026d6082da30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000026d60776b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000026d60a2a2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a2a328 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a2a360 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a2a398 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a2a3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a2a408 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a2a440 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a2a478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a2a4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a2a4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a2a520 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a2a558 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a2a590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a2a5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a2a600 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a2a638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a2a670 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a2a6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a2a6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a2a718 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a2a750 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a2a788 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a2a7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a2a7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a2a830 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026d60a26ad0_0 .var "ALU_OP", 3 0;
v0000026d60a28010_0 .net "opcode", 11 0, v0000026d60a349c0_0;  alias, 1 drivers
E_0000026d609bac80 .event anyedge, v0000026d6092de40_0;
S_0000026d60830140 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000026d60a323a0_0 .net "EX1_forward_to_B", 31 0, v0000026d60a31ea0_0;  alias, 1 drivers
v0000026d60a34060_0 .net "EX_PFC", 31 0, v0000026d60a32c60_0;  alias, 1 drivers
v0000026d60a33520_0 .net "EX_PFC_to_IF", 31 0, L_0000026d60a62070;  alias, 1 drivers
v0000026d60a31cc0_0 .net "alu_selA", 1 0, L_0000026d60a5e510;  alias, 1 drivers
v0000026d60a32d00_0 .net "alu_selB", 1 0, L_0000026d60a604f0;  alias, 1 drivers
v0000026d60a32800_0 .net "ex_haz", 31 0, v0000026d60a22ac0_0;  alias, 1 drivers
v0000026d60a33160_0 .net "id_haz", 31 0, L_0000026d60a62c50;  alias, 1 drivers
v0000026d60a33980_0 .net "is_jr", 0 0, v0000026d60a33020_0;  alias, 1 drivers
v0000026d60a32260_0 .net "mem_haz", 31 0, L_0000026d60acbb60;  alias, 1 drivers
v0000026d60a32760_0 .net "oper1", 31 0, L_0000026d60a66f80;  alias, 1 drivers
v0000026d60a326c0_0 .net "oper2", 31 0, L_0000026d60aca190;  alias, 1 drivers
v0000026d60a335c0_0 .net "pc", 31 0, v0000026d60a33480_0;  alias, 1 drivers
v0000026d60a31fe0_0 .net "rs1", 31 0, v0000026d60a31f40_0;  alias, 1 drivers
v0000026d60a31d60_0 .net "rs2_in", 31 0, v0000026d60a33f20_0;  alias, 1 drivers
v0000026d60a328a0_0 .net "rs2_out", 31 0, L_0000026d60aca350;  alias, 1 drivers
v0000026d60a32940_0 .net "store_rs2_forward", 1 0, L_0000026d60a5fe10;  alias, 1 drivers
L_0000026d60a62070 .functor MUXZ 32, v0000026d60a32c60_0, L_0000026d60a66f80, v0000026d60a33020_0, C4<>;
S_0000026d608302d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000026d60830140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026d609bae40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026d60a652a0 .functor NOT 1, L_0000026d60a62f70, C4<0>, C4<0>, C4<0>;
L_0000026d60a66570 .functor NOT 1, L_0000026d60a63fb0, C4<0>, C4<0>, C4<0>;
L_0000026d60a65cb0 .functor NOT 1, L_0000026d60a62cf0, C4<0>, C4<0>, C4<0>;
L_0000026d60a66a40 .functor NOT 1, L_0000026d60a63830, C4<0>, C4<0>, C4<0>;
L_0000026d60a66650 .functor AND 32, L_0000026d60a66420, v0000026d60a31f40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60a666c0 .functor AND 32, L_0000026d60a65af0, L_0000026d60acbb60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60a66880 .functor OR 32, L_0000026d60a66650, L_0000026d60a666c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d60a66960 .functor AND 32, L_0000026d60a665e0, v0000026d60a22ac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60a66ab0 .functor OR 32, L_0000026d60a66880, L_0000026d60a66960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d60a66c70 .functor AND 32, L_0000026d60a65d90, L_0000026d60a62c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60a66f80 .functor OR 32, L_0000026d60a66ab0, L_0000026d60a66c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026d60a28970_0 .net *"_ivl_1", 0 0, L_0000026d60a62f70;  1 drivers
v0000026d60a28a10_0 .net *"_ivl_13", 0 0, L_0000026d60a62cf0;  1 drivers
v0000026d60a28ab0_0 .net *"_ivl_14", 0 0, L_0000026d60a65cb0;  1 drivers
v0000026d60a28d30_0 .net *"_ivl_19", 0 0, L_0000026d60a64050;  1 drivers
v0000026d60a292d0_0 .net *"_ivl_2", 0 0, L_0000026d60a652a0;  1 drivers
v0000026d60a2cf60_0 .net *"_ivl_23", 0 0, L_0000026d60a633d0;  1 drivers
v0000026d60a2d0a0_0 .net *"_ivl_27", 0 0, L_0000026d60a63830;  1 drivers
v0000026d60a2c740_0 .net *"_ivl_28", 0 0, L_0000026d60a66a40;  1 drivers
v0000026d60a2c600_0 .net *"_ivl_33", 0 0, L_0000026d60a636f0;  1 drivers
v0000026d60a2cb00_0 .net *"_ivl_37", 0 0, L_0000026d60a62930;  1 drivers
v0000026d60a2bc00_0 .net *"_ivl_40", 31 0, L_0000026d60a66650;  1 drivers
v0000026d60a2be80_0 .net *"_ivl_42", 31 0, L_0000026d60a666c0;  1 drivers
v0000026d60a2db40_0 .net *"_ivl_44", 31 0, L_0000026d60a66880;  1 drivers
v0000026d60a2dfa0_0 .net *"_ivl_46", 31 0, L_0000026d60a66960;  1 drivers
v0000026d60a2d460_0 .net *"_ivl_48", 31 0, L_0000026d60a66ab0;  1 drivers
v0000026d60a2bf20_0 .net *"_ivl_50", 31 0, L_0000026d60a66c70;  1 drivers
v0000026d60a2bca0_0 .net *"_ivl_7", 0 0, L_0000026d60a63fb0;  1 drivers
v0000026d60a2bd40_0 .net *"_ivl_8", 0 0, L_0000026d60a66570;  1 drivers
v0000026d60a2bde0_0 .net "ina", 31 0, v0000026d60a31f40_0;  alias, 1 drivers
v0000026d60a2c560_0 .net "inb", 31 0, L_0000026d60acbb60;  alias, 1 drivers
v0000026d60a2dbe0_0 .net "inc", 31 0, v0000026d60a22ac0_0;  alias, 1 drivers
v0000026d60a2c380_0 .net "ind", 31 0, L_0000026d60a62c50;  alias, 1 drivers
v0000026d60a2b980_0 .net "out", 31 0, L_0000026d60a66f80;  alias, 1 drivers
v0000026d60a2bfc0_0 .net "s0", 31 0, L_0000026d60a66420;  1 drivers
v0000026d60a2ba20_0 .net "s1", 31 0, L_0000026d60a65af0;  1 drivers
v0000026d60a2c060_0 .net "s2", 31 0, L_0000026d60a665e0;  1 drivers
v0000026d60a2d280_0 .net "s3", 31 0, L_0000026d60a65d90;  1 drivers
v0000026d60a2c100_0 .net "sel", 1 0, L_0000026d60a5e510;  alias, 1 drivers
L_0000026d60a62f70 .part L_0000026d60a5e510, 1, 1;
LS_0000026d60a62610_0_0 .concat [ 1 1 1 1], L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0;
LS_0000026d60a62610_0_4 .concat [ 1 1 1 1], L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0;
LS_0000026d60a62610_0_8 .concat [ 1 1 1 1], L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0;
LS_0000026d60a62610_0_12 .concat [ 1 1 1 1], L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0;
LS_0000026d60a62610_0_16 .concat [ 1 1 1 1], L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0;
LS_0000026d60a62610_0_20 .concat [ 1 1 1 1], L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0;
LS_0000026d60a62610_0_24 .concat [ 1 1 1 1], L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0;
LS_0000026d60a62610_0_28 .concat [ 1 1 1 1], L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0, L_0000026d60a652a0;
LS_0000026d60a62610_1_0 .concat [ 4 4 4 4], LS_0000026d60a62610_0_0, LS_0000026d60a62610_0_4, LS_0000026d60a62610_0_8, LS_0000026d60a62610_0_12;
LS_0000026d60a62610_1_4 .concat [ 4 4 4 4], LS_0000026d60a62610_0_16, LS_0000026d60a62610_0_20, LS_0000026d60a62610_0_24, LS_0000026d60a62610_0_28;
L_0000026d60a62610 .concat [ 16 16 0 0], LS_0000026d60a62610_1_0, LS_0000026d60a62610_1_4;
L_0000026d60a63fb0 .part L_0000026d60a5e510, 0, 1;
LS_0000026d60a63150_0_0 .concat [ 1 1 1 1], L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570;
LS_0000026d60a63150_0_4 .concat [ 1 1 1 1], L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570;
LS_0000026d60a63150_0_8 .concat [ 1 1 1 1], L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570;
LS_0000026d60a63150_0_12 .concat [ 1 1 1 1], L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570;
LS_0000026d60a63150_0_16 .concat [ 1 1 1 1], L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570;
LS_0000026d60a63150_0_20 .concat [ 1 1 1 1], L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570;
LS_0000026d60a63150_0_24 .concat [ 1 1 1 1], L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570;
LS_0000026d60a63150_0_28 .concat [ 1 1 1 1], L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570, L_0000026d60a66570;
LS_0000026d60a63150_1_0 .concat [ 4 4 4 4], LS_0000026d60a63150_0_0, LS_0000026d60a63150_0_4, LS_0000026d60a63150_0_8, LS_0000026d60a63150_0_12;
LS_0000026d60a63150_1_4 .concat [ 4 4 4 4], LS_0000026d60a63150_0_16, LS_0000026d60a63150_0_20, LS_0000026d60a63150_0_24, LS_0000026d60a63150_0_28;
L_0000026d60a63150 .concat [ 16 16 0 0], LS_0000026d60a63150_1_0, LS_0000026d60a63150_1_4;
L_0000026d60a62cf0 .part L_0000026d60a5e510, 1, 1;
LS_0000026d60a62110_0_0 .concat [ 1 1 1 1], L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0;
LS_0000026d60a62110_0_4 .concat [ 1 1 1 1], L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0;
LS_0000026d60a62110_0_8 .concat [ 1 1 1 1], L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0;
LS_0000026d60a62110_0_12 .concat [ 1 1 1 1], L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0;
LS_0000026d60a62110_0_16 .concat [ 1 1 1 1], L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0;
LS_0000026d60a62110_0_20 .concat [ 1 1 1 1], L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0;
LS_0000026d60a62110_0_24 .concat [ 1 1 1 1], L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0;
LS_0000026d60a62110_0_28 .concat [ 1 1 1 1], L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0, L_0000026d60a65cb0;
LS_0000026d60a62110_1_0 .concat [ 4 4 4 4], LS_0000026d60a62110_0_0, LS_0000026d60a62110_0_4, LS_0000026d60a62110_0_8, LS_0000026d60a62110_0_12;
LS_0000026d60a62110_1_4 .concat [ 4 4 4 4], LS_0000026d60a62110_0_16, LS_0000026d60a62110_0_20, LS_0000026d60a62110_0_24, LS_0000026d60a62110_0_28;
L_0000026d60a62110 .concat [ 16 16 0 0], LS_0000026d60a62110_1_0, LS_0000026d60a62110_1_4;
L_0000026d60a64050 .part L_0000026d60a5e510, 0, 1;
LS_0000026d60a62890_0_0 .concat [ 1 1 1 1], L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050;
LS_0000026d60a62890_0_4 .concat [ 1 1 1 1], L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050;
LS_0000026d60a62890_0_8 .concat [ 1 1 1 1], L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050;
LS_0000026d60a62890_0_12 .concat [ 1 1 1 1], L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050;
LS_0000026d60a62890_0_16 .concat [ 1 1 1 1], L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050;
LS_0000026d60a62890_0_20 .concat [ 1 1 1 1], L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050;
LS_0000026d60a62890_0_24 .concat [ 1 1 1 1], L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050;
LS_0000026d60a62890_0_28 .concat [ 1 1 1 1], L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050, L_0000026d60a64050;
LS_0000026d60a62890_1_0 .concat [ 4 4 4 4], LS_0000026d60a62890_0_0, LS_0000026d60a62890_0_4, LS_0000026d60a62890_0_8, LS_0000026d60a62890_0_12;
LS_0000026d60a62890_1_4 .concat [ 4 4 4 4], LS_0000026d60a62890_0_16, LS_0000026d60a62890_0_20, LS_0000026d60a62890_0_24, LS_0000026d60a62890_0_28;
L_0000026d60a62890 .concat [ 16 16 0 0], LS_0000026d60a62890_1_0, LS_0000026d60a62890_1_4;
L_0000026d60a633d0 .part L_0000026d60a5e510, 1, 1;
LS_0000026d60a630b0_0_0 .concat [ 1 1 1 1], L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0;
LS_0000026d60a630b0_0_4 .concat [ 1 1 1 1], L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0;
LS_0000026d60a630b0_0_8 .concat [ 1 1 1 1], L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0;
LS_0000026d60a630b0_0_12 .concat [ 1 1 1 1], L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0;
LS_0000026d60a630b0_0_16 .concat [ 1 1 1 1], L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0;
LS_0000026d60a630b0_0_20 .concat [ 1 1 1 1], L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0;
LS_0000026d60a630b0_0_24 .concat [ 1 1 1 1], L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0;
LS_0000026d60a630b0_0_28 .concat [ 1 1 1 1], L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0, L_0000026d60a633d0;
LS_0000026d60a630b0_1_0 .concat [ 4 4 4 4], LS_0000026d60a630b0_0_0, LS_0000026d60a630b0_0_4, LS_0000026d60a630b0_0_8, LS_0000026d60a630b0_0_12;
LS_0000026d60a630b0_1_4 .concat [ 4 4 4 4], LS_0000026d60a630b0_0_16, LS_0000026d60a630b0_0_20, LS_0000026d60a630b0_0_24, LS_0000026d60a630b0_0_28;
L_0000026d60a630b0 .concat [ 16 16 0 0], LS_0000026d60a630b0_1_0, LS_0000026d60a630b0_1_4;
L_0000026d60a63830 .part L_0000026d60a5e510, 0, 1;
LS_0000026d60a62390_0_0 .concat [ 1 1 1 1], L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40;
LS_0000026d60a62390_0_4 .concat [ 1 1 1 1], L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40;
LS_0000026d60a62390_0_8 .concat [ 1 1 1 1], L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40;
LS_0000026d60a62390_0_12 .concat [ 1 1 1 1], L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40;
LS_0000026d60a62390_0_16 .concat [ 1 1 1 1], L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40;
LS_0000026d60a62390_0_20 .concat [ 1 1 1 1], L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40;
LS_0000026d60a62390_0_24 .concat [ 1 1 1 1], L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40;
LS_0000026d60a62390_0_28 .concat [ 1 1 1 1], L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40, L_0000026d60a66a40;
LS_0000026d60a62390_1_0 .concat [ 4 4 4 4], LS_0000026d60a62390_0_0, LS_0000026d60a62390_0_4, LS_0000026d60a62390_0_8, LS_0000026d60a62390_0_12;
LS_0000026d60a62390_1_4 .concat [ 4 4 4 4], LS_0000026d60a62390_0_16, LS_0000026d60a62390_0_20, LS_0000026d60a62390_0_24, LS_0000026d60a62390_0_28;
L_0000026d60a62390 .concat [ 16 16 0 0], LS_0000026d60a62390_1_0, LS_0000026d60a62390_1_4;
L_0000026d60a636f0 .part L_0000026d60a5e510, 1, 1;
LS_0000026d60a640f0_0_0 .concat [ 1 1 1 1], L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0;
LS_0000026d60a640f0_0_4 .concat [ 1 1 1 1], L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0;
LS_0000026d60a640f0_0_8 .concat [ 1 1 1 1], L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0;
LS_0000026d60a640f0_0_12 .concat [ 1 1 1 1], L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0;
LS_0000026d60a640f0_0_16 .concat [ 1 1 1 1], L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0;
LS_0000026d60a640f0_0_20 .concat [ 1 1 1 1], L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0;
LS_0000026d60a640f0_0_24 .concat [ 1 1 1 1], L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0;
LS_0000026d60a640f0_0_28 .concat [ 1 1 1 1], L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0, L_0000026d60a636f0;
LS_0000026d60a640f0_1_0 .concat [ 4 4 4 4], LS_0000026d60a640f0_0_0, LS_0000026d60a640f0_0_4, LS_0000026d60a640f0_0_8, LS_0000026d60a640f0_0_12;
LS_0000026d60a640f0_1_4 .concat [ 4 4 4 4], LS_0000026d60a640f0_0_16, LS_0000026d60a640f0_0_20, LS_0000026d60a640f0_0_24, LS_0000026d60a640f0_0_28;
L_0000026d60a640f0 .concat [ 16 16 0 0], LS_0000026d60a640f0_1_0, LS_0000026d60a640f0_1_4;
L_0000026d60a62930 .part L_0000026d60a5e510, 0, 1;
LS_0000026d60a629d0_0_0 .concat [ 1 1 1 1], L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930;
LS_0000026d60a629d0_0_4 .concat [ 1 1 1 1], L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930;
LS_0000026d60a629d0_0_8 .concat [ 1 1 1 1], L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930;
LS_0000026d60a629d0_0_12 .concat [ 1 1 1 1], L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930;
LS_0000026d60a629d0_0_16 .concat [ 1 1 1 1], L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930;
LS_0000026d60a629d0_0_20 .concat [ 1 1 1 1], L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930;
LS_0000026d60a629d0_0_24 .concat [ 1 1 1 1], L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930;
LS_0000026d60a629d0_0_28 .concat [ 1 1 1 1], L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930, L_0000026d60a62930;
LS_0000026d60a629d0_1_0 .concat [ 4 4 4 4], LS_0000026d60a629d0_0_0, LS_0000026d60a629d0_0_4, LS_0000026d60a629d0_0_8, LS_0000026d60a629d0_0_12;
LS_0000026d60a629d0_1_4 .concat [ 4 4 4 4], LS_0000026d60a629d0_0_16, LS_0000026d60a629d0_0_20, LS_0000026d60a629d0_0_24, LS_0000026d60a629d0_0_28;
L_0000026d60a629d0 .concat [ 16 16 0 0], LS_0000026d60a629d0_1_0, LS_0000026d60a629d0_1_4;
S_0000026d607e8200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026d608302d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60a66420 .functor AND 32, L_0000026d60a62610, L_0000026d60a63150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a286f0_0 .net "in1", 31 0, L_0000026d60a62610;  1 drivers
v0000026d60a290f0_0 .net "in2", 31 0, L_0000026d60a63150;  1 drivers
v0000026d60a29550_0 .net "out", 31 0, L_0000026d60a66420;  alias, 1 drivers
S_0000026d607e8390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026d608302d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60a65af0 .functor AND 32, L_0000026d60a62110, L_0000026d60a62890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a29410_0 .net "in1", 31 0, L_0000026d60a62110;  1 drivers
v0000026d60a28790_0 .net "in2", 31 0, L_0000026d60a62890;  1 drivers
v0000026d60a29190_0 .net "out", 31 0, L_0000026d60a65af0;  alias, 1 drivers
S_0000026d60820940 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026d608302d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60a665e0 .functor AND 32, L_0000026d60a630b0, L_0000026d60a62390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a29910_0 .net "in1", 31 0, L_0000026d60a630b0;  1 drivers
v0000026d60a28830_0 .net "in2", 31 0, L_0000026d60a62390;  1 drivers
v0000026d60a29870_0 .net "out", 31 0, L_0000026d60a665e0;  alias, 1 drivers
S_0000026d60a2abe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026d608302d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60a65d90 .functor AND 32, L_0000026d60a640f0, L_0000026d60a629d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a28c90_0 .net "in1", 31 0, L_0000026d60a640f0;  1 drivers
v0000026d60a299b0_0 .net "in2", 31 0, L_0000026d60a629d0;  1 drivers
v0000026d60a288d0_0 .net "out", 31 0, L_0000026d60a65d90;  alias, 1 drivers
S_0000026d60a2aa50 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000026d60830140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026d609bb080 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026d60a66ce0 .functor NOT 1, L_0000026d60a63f10, C4<0>, C4<0>, C4<0>;
L_0000026d60a66ea0 .functor NOT 1, L_0000026d60a631f0, C4<0>, C4<0>, C4<0>;
L_0000026d60a66e30 .functor NOT 1, L_0000026d60a63290, C4<0>, C4<0>, C4<0>;
L_0000026d609a0a40 .functor NOT 1, L_0000026d60a63330, C4<0>, C4<0>, C4<0>;
L_0000026d60aca2e0 .functor AND 32, L_0000026d60a66d50, v0000026d60a31ea0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60aca0b0 .functor AND 32, L_0000026d60a66f10, L_0000026d60acbb60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60acb7e0 .functor OR 32, L_0000026d60aca2e0, L_0000026d60aca0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d60acab30 .functor AND 32, L_0000026d60a66dc0, v0000026d60a22ac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60acb5b0 .functor OR 32, L_0000026d60acb7e0, L_0000026d60acab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d60aca120 .functor AND 32, L_0000026d60aca040, L_0000026d60a62c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60aca190 .functor OR 32, L_0000026d60acb5b0, L_0000026d60aca120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026d60a2d140_0 .net *"_ivl_1", 0 0, L_0000026d60a63f10;  1 drivers
v0000026d60a2d780_0 .net *"_ivl_13", 0 0, L_0000026d60a63290;  1 drivers
v0000026d60a2cec0_0 .net *"_ivl_14", 0 0, L_0000026d60a66e30;  1 drivers
v0000026d60a2bac0_0 .net *"_ivl_19", 0 0, L_0000026d60a64230;  1 drivers
v0000026d60a2e040_0 .net *"_ivl_2", 0 0, L_0000026d60a66ce0;  1 drivers
v0000026d60a2d500_0 .net *"_ivl_23", 0 0, L_0000026d60a64550;  1 drivers
v0000026d60a2d1e0_0 .net *"_ivl_27", 0 0, L_0000026d60a63330;  1 drivers
v0000026d60a2c880_0 .net *"_ivl_28", 0 0, L_0000026d609a0a40;  1 drivers
v0000026d60a2d6e0_0 .net *"_ivl_33", 0 0, L_0000026d60a64370;  1 drivers
v0000026d60a2ddc0_0 .net *"_ivl_37", 0 0, L_0000026d60a638d0;  1 drivers
v0000026d60a2d960_0 .net *"_ivl_40", 31 0, L_0000026d60aca2e0;  1 drivers
v0000026d60a2ce20_0 .net *"_ivl_42", 31 0, L_0000026d60aca0b0;  1 drivers
v0000026d60a2d3c0_0 .net *"_ivl_44", 31 0, L_0000026d60acb7e0;  1 drivers
v0000026d60a2cc40_0 .net *"_ivl_46", 31 0, L_0000026d60acab30;  1 drivers
v0000026d60a2d5a0_0 .net *"_ivl_48", 31 0, L_0000026d60acb5b0;  1 drivers
v0000026d60a2d820_0 .net *"_ivl_50", 31 0, L_0000026d60aca120;  1 drivers
v0000026d60a2d640_0 .net *"_ivl_7", 0 0, L_0000026d60a631f0;  1 drivers
v0000026d60a2da00_0 .net *"_ivl_8", 0 0, L_0000026d60a66ea0;  1 drivers
v0000026d60a2d8c0_0 .net "ina", 31 0, v0000026d60a31ea0_0;  alias, 1 drivers
v0000026d60a2cba0_0 .net "inb", 31 0, L_0000026d60acbb60;  alias, 1 drivers
v0000026d60a2bb60_0 .net "inc", 31 0, v0000026d60a22ac0_0;  alias, 1 drivers
v0000026d60a2cce0_0 .net "ind", 31 0, L_0000026d60a62c50;  alias, 1 drivers
v0000026d60a2daa0_0 .net "out", 31 0, L_0000026d60aca190;  alias, 1 drivers
v0000026d60a2df00_0 .net "s0", 31 0, L_0000026d60a66d50;  1 drivers
v0000026d60a2c920_0 .net "s1", 31 0, L_0000026d60a66f10;  1 drivers
v0000026d60a2dc80_0 .net "s2", 31 0, L_0000026d60a66dc0;  1 drivers
v0000026d60a2c9c0_0 .net "s3", 31 0, L_0000026d60aca040;  1 drivers
v0000026d60a2ca60_0 .net "sel", 1 0, L_0000026d60a604f0;  alias, 1 drivers
L_0000026d60a63f10 .part L_0000026d60a604f0, 1, 1;
LS_0000026d60a63790_0_0 .concat [ 1 1 1 1], L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0;
LS_0000026d60a63790_0_4 .concat [ 1 1 1 1], L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0;
LS_0000026d60a63790_0_8 .concat [ 1 1 1 1], L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0;
LS_0000026d60a63790_0_12 .concat [ 1 1 1 1], L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0;
LS_0000026d60a63790_0_16 .concat [ 1 1 1 1], L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0;
LS_0000026d60a63790_0_20 .concat [ 1 1 1 1], L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0;
LS_0000026d60a63790_0_24 .concat [ 1 1 1 1], L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0;
LS_0000026d60a63790_0_28 .concat [ 1 1 1 1], L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0, L_0000026d60a66ce0;
LS_0000026d60a63790_1_0 .concat [ 4 4 4 4], LS_0000026d60a63790_0_0, LS_0000026d60a63790_0_4, LS_0000026d60a63790_0_8, LS_0000026d60a63790_0_12;
LS_0000026d60a63790_1_4 .concat [ 4 4 4 4], LS_0000026d60a63790_0_16, LS_0000026d60a63790_0_20, LS_0000026d60a63790_0_24, LS_0000026d60a63790_0_28;
L_0000026d60a63790 .concat [ 16 16 0 0], LS_0000026d60a63790_1_0, LS_0000026d60a63790_1_4;
L_0000026d60a631f0 .part L_0000026d60a604f0, 0, 1;
LS_0000026d60a645f0_0_0 .concat [ 1 1 1 1], L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0;
LS_0000026d60a645f0_0_4 .concat [ 1 1 1 1], L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0;
LS_0000026d60a645f0_0_8 .concat [ 1 1 1 1], L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0;
LS_0000026d60a645f0_0_12 .concat [ 1 1 1 1], L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0;
LS_0000026d60a645f0_0_16 .concat [ 1 1 1 1], L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0;
LS_0000026d60a645f0_0_20 .concat [ 1 1 1 1], L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0;
LS_0000026d60a645f0_0_24 .concat [ 1 1 1 1], L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0;
LS_0000026d60a645f0_0_28 .concat [ 1 1 1 1], L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0, L_0000026d60a66ea0;
LS_0000026d60a645f0_1_0 .concat [ 4 4 4 4], LS_0000026d60a645f0_0_0, LS_0000026d60a645f0_0_4, LS_0000026d60a645f0_0_8, LS_0000026d60a645f0_0_12;
LS_0000026d60a645f0_1_4 .concat [ 4 4 4 4], LS_0000026d60a645f0_0_16, LS_0000026d60a645f0_0_20, LS_0000026d60a645f0_0_24, LS_0000026d60a645f0_0_28;
L_0000026d60a645f0 .concat [ 16 16 0 0], LS_0000026d60a645f0_1_0, LS_0000026d60a645f0_1_4;
L_0000026d60a63290 .part L_0000026d60a604f0, 1, 1;
LS_0000026d60a64190_0_0 .concat [ 1 1 1 1], L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30;
LS_0000026d60a64190_0_4 .concat [ 1 1 1 1], L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30;
LS_0000026d60a64190_0_8 .concat [ 1 1 1 1], L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30;
LS_0000026d60a64190_0_12 .concat [ 1 1 1 1], L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30;
LS_0000026d60a64190_0_16 .concat [ 1 1 1 1], L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30;
LS_0000026d60a64190_0_20 .concat [ 1 1 1 1], L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30;
LS_0000026d60a64190_0_24 .concat [ 1 1 1 1], L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30;
LS_0000026d60a64190_0_28 .concat [ 1 1 1 1], L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30, L_0000026d60a66e30;
LS_0000026d60a64190_1_0 .concat [ 4 4 4 4], LS_0000026d60a64190_0_0, LS_0000026d60a64190_0_4, LS_0000026d60a64190_0_8, LS_0000026d60a64190_0_12;
LS_0000026d60a64190_1_4 .concat [ 4 4 4 4], LS_0000026d60a64190_0_16, LS_0000026d60a64190_0_20, LS_0000026d60a64190_0_24, LS_0000026d60a64190_0_28;
L_0000026d60a64190 .concat [ 16 16 0 0], LS_0000026d60a64190_1_0, LS_0000026d60a64190_1_4;
L_0000026d60a64230 .part L_0000026d60a604f0, 0, 1;
LS_0000026d60a647d0_0_0 .concat [ 1 1 1 1], L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230;
LS_0000026d60a647d0_0_4 .concat [ 1 1 1 1], L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230;
LS_0000026d60a647d0_0_8 .concat [ 1 1 1 1], L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230;
LS_0000026d60a647d0_0_12 .concat [ 1 1 1 1], L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230;
LS_0000026d60a647d0_0_16 .concat [ 1 1 1 1], L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230;
LS_0000026d60a647d0_0_20 .concat [ 1 1 1 1], L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230;
LS_0000026d60a647d0_0_24 .concat [ 1 1 1 1], L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230;
LS_0000026d60a647d0_0_28 .concat [ 1 1 1 1], L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230, L_0000026d60a64230;
LS_0000026d60a647d0_1_0 .concat [ 4 4 4 4], LS_0000026d60a647d0_0_0, LS_0000026d60a647d0_0_4, LS_0000026d60a647d0_0_8, LS_0000026d60a647d0_0_12;
LS_0000026d60a647d0_1_4 .concat [ 4 4 4 4], LS_0000026d60a647d0_0_16, LS_0000026d60a647d0_0_20, LS_0000026d60a647d0_0_24, LS_0000026d60a647d0_0_28;
L_0000026d60a647d0 .concat [ 16 16 0 0], LS_0000026d60a647d0_1_0, LS_0000026d60a647d0_1_4;
L_0000026d60a64550 .part L_0000026d60a604f0, 1, 1;
LS_0000026d60a63c90_0_0 .concat [ 1 1 1 1], L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550;
LS_0000026d60a63c90_0_4 .concat [ 1 1 1 1], L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550;
LS_0000026d60a63c90_0_8 .concat [ 1 1 1 1], L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550;
LS_0000026d60a63c90_0_12 .concat [ 1 1 1 1], L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550;
LS_0000026d60a63c90_0_16 .concat [ 1 1 1 1], L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550;
LS_0000026d60a63c90_0_20 .concat [ 1 1 1 1], L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550;
LS_0000026d60a63c90_0_24 .concat [ 1 1 1 1], L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550;
LS_0000026d60a63c90_0_28 .concat [ 1 1 1 1], L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550, L_0000026d60a64550;
LS_0000026d60a63c90_1_0 .concat [ 4 4 4 4], LS_0000026d60a63c90_0_0, LS_0000026d60a63c90_0_4, LS_0000026d60a63c90_0_8, LS_0000026d60a63c90_0_12;
LS_0000026d60a63c90_1_4 .concat [ 4 4 4 4], LS_0000026d60a63c90_0_16, LS_0000026d60a63c90_0_20, LS_0000026d60a63c90_0_24, LS_0000026d60a63c90_0_28;
L_0000026d60a63c90 .concat [ 16 16 0 0], LS_0000026d60a63c90_1_0, LS_0000026d60a63c90_1_4;
L_0000026d60a63330 .part L_0000026d60a604f0, 0, 1;
LS_0000026d60a642d0_0_0 .concat [ 1 1 1 1], L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40;
LS_0000026d60a642d0_0_4 .concat [ 1 1 1 1], L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40;
LS_0000026d60a642d0_0_8 .concat [ 1 1 1 1], L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40;
LS_0000026d60a642d0_0_12 .concat [ 1 1 1 1], L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40;
LS_0000026d60a642d0_0_16 .concat [ 1 1 1 1], L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40;
LS_0000026d60a642d0_0_20 .concat [ 1 1 1 1], L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40;
LS_0000026d60a642d0_0_24 .concat [ 1 1 1 1], L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40;
LS_0000026d60a642d0_0_28 .concat [ 1 1 1 1], L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40, L_0000026d609a0a40;
LS_0000026d60a642d0_1_0 .concat [ 4 4 4 4], LS_0000026d60a642d0_0_0, LS_0000026d60a642d0_0_4, LS_0000026d60a642d0_0_8, LS_0000026d60a642d0_0_12;
LS_0000026d60a642d0_1_4 .concat [ 4 4 4 4], LS_0000026d60a642d0_0_16, LS_0000026d60a642d0_0_20, LS_0000026d60a642d0_0_24, LS_0000026d60a642d0_0_28;
L_0000026d60a642d0 .concat [ 16 16 0 0], LS_0000026d60a642d0_1_0, LS_0000026d60a642d0_1_4;
L_0000026d60a64370 .part L_0000026d60a604f0, 1, 1;
LS_0000026d60a63970_0_0 .concat [ 1 1 1 1], L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370;
LS_0000026d60a63970_0_4 .concat [ 1 1 1 1], L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370;
LS_0000026d60a63970_0_8 .concat [ 1 1 1 1], L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370;
LS_0000026d60a63970_0_12 .concat [ 1 1 1 1], L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370;
LS_0000026d60a63970_0_16 .concat [ 1 1 1 1], L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370;
LS_0000026d60a63970_0_20 .concat [ 1 1 1 1], L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370;
LS_0000026d60a63970_0_24 .concat [ 1 1 1 1], L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370;
LS_0000026d60a63970_0_28 .concat [ 1 1 1 1], L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370, L_0000026d60a64370;
LS_0000026d60a63970_1_0 .concat [ 4 4 4 4], LS_0000026d60a63970_0_0, LS_0000026d60a63970_0_4, LS_0000026d60a63970_0_8, LS_0000026d60a63970_0_12;
LS_0000026d60a63970_1_4 .concat [ 4 4 4 4], LS_0000026d60a63970_0_16, LS_0000026d60a63970_0_20, LS_0000026d60a63970_0_24, LS_0000026d60a63970_0_28;
L_0000026d60a63970 .concat [ 16 16 0 0], LS_0000026d60a63970_1_0, LS_0000026d60a63970_1_4;
L_0000026d60a638d0 .part L_0000026d60a604f0, 0, 1;
LS_0000026d60a62430_0_0 .concat [ 1 1 1 1], L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0;
LS_0000026d60a62430_0_4 .concat [ 1 1 1 1], L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0;
LS_0000026d60a62430_0_8 .concat [ 1 1 1 1], L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0;
LS_0000026d60a62430_0_12 .concat [ 1 1 1 1], L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0;
LS_0000026d60a62430_0_16 .concat [ 1 1 1 1], L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0;
LS_0000026d60a62430_0_20 .concat [ 1 1 1 1], L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0;
LS_0000026d60a62430_0_24 .concat [ 1 1 1 1], L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0;
LS_0000026d60a62430_0_28 .concat [ 1 1 1 1], L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0, L_0000026d60a638d0;
LS_0000026d60a62430_1_0 .concat [ 4 4 4 4], LS_0000026d60a62430_0_0, LS_0000026d60a62430_0_4, LS_0000026d60a62430_0_8, LS_0000026d60a62430_0_12;
LS_0000026d60a62430_1_4 .concat [ 4 4 4 4], LS_0000026d60a62430_0_16, LS_0000026d60a62430_0_20, LS_0000026d60a62430_0_24, LS_0000026d60a62430_0_28;
L_0000026d60a62430 .concat [ 16 16 0 0], LS_0000026d60a62430_1_0, LS_0000026d60a62430_1_4;
S_0000026d60a2b3b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026d60a2aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60a66d50 .functor AND 32, L_0000026d60a63790, L_0000026d60a645f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a2d000_0 .net "in1", 31 0, L_0000026d60a63790;  1 drivers
v0000026d60a2c1a0_0 .net "in2", 31 0, L_0000026d60a645f0;  1 drivers
v0000026d60a2c7e0_0 .net "out", 31 0, L_0000026d60a66d50;  alias, 1 drivers
S_0000026d60a2ad70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026d60a2aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60a66f10 .functor AND 32, L_0000026d60a64190, L_0000026d60a647d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a2c240_0 .net "in1", 31 0, L_0000026d60a64190;  1 drivers
v0000026d60a2c6a0_0 .net "in2", 31 0, L_0000026d60a647d0;  1 drivers
v0000026d60a2d320_0 .net "out", 31 0, L_0000026d60a66f10;  alias, 1 drivers
S_0000026d60a2af00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026d60a2aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60a66dc0 .functor AND 32, L_0000026d60a63c90, L_0000026d60a642d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a2cd80_0 .net "in1", 31 0, L_0000026d60a63c90;  1 drivers
v0000026d60a2de60_0 .net "in2", 31 0, L_0000026d60a642d0;  1 drivers
v0000026d60a2c2e0_0 .net "out", 31 0, L_0000026d60a66dc0;  alias, 1 drivers
S_0000026d60a2b540 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026d60a2aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60aca040 .functor AND 32, L_0000026d60a63970, L_0000026d60a62430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a2dd20_0 .net "in1", 31 0, L_0000026d60a63970;  1 drivers
v0000026d60a2c420_0 .net "in2", 31 0, L_0000026d60a62430;  1 drivers
v0000026d60a2c4c0_0 .net "out", 31 0, L_0000026d60aca040;  alias, 1 drivers
S_0000026d60a2a8c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000026d60830140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026d609bbdc0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026d60ac9f60 .functor NOT 1, L_0000026d60a63470, C4<0>, C4<0>, C4<0>;
L_0000026d60aca9e0 .functor NOT 1, L_0000026d60a63510, C4<0>, C4<0>, C4<0>;
L_0000026d60aca970 .functor NOT 1, L_0000026d60a621b0, C4<0>, C4<0>, C4<0>;
L_0000026d60aca7b0 .functor NOT 1, L_0000026d60a63dd0, C4<0>, C4<0>, C4<0>;
L_0000026d60acaba0 .functor AND 32, L_0000026d60acb620, v0000026d60a33f20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60acb230 .functor AND 32, L_0000026d60acb3f0, L_0000026d60acbb60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60aca200 .functor OR 32, L_0000026d60acaba0, L_0000026d60acb230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d60acb310 .functor AND 32, L_0000026d60aca890, v0000026d60a22ac0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60acadd0 .functor OR 32, L_0000026d60aca200, L_0000026d60acb310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d60acb380 .functor AND 32, L_0000026d60aca270, L_0000026d60a62c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60aca350 .functor OR 32, L_0000026d60acadd0, L_0000026d60acb380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026d60a2f080_0 .net *"_ivl_1", 0 0, L_0000026d60a63470;  1 drivers
v0000026d60a2e680_0 .net *"_ivl_13", 0 0, L_0000026d60a621b0;  1 drivers
v0000026d60a2f6c0_0 .net *"_ivl_14", 0 0, L_0000026d60aca970;  1 drivers
v0000026d60a2e180_0 .net *"_ivl_19", 0 0, L_0000026d60a64690;  1 drivers
v0000026d60a2e0e0_0 .net *"_ivl_2", 0 0, L_0000026d60ac9f60;  1 drivers
v0000026d60a2f260_0 .net *"_ivl_23", 0 0, L_0000026d60a63bf0;  1 drivers
v0000026d60a2f120_0 .net *"_ivl_27", 0 0, L_0000026d60a63dd0;  1 drivers
v0000026d60a2e7c0_0 .net *"_ivl_28", 0 0, L_0000026d60aca7b0;  1 drivers
v0000026d60a2e4a0_0 .net *"_ivl_33", 0 0, L_0000026d60a62570;  1 drivers
v0000026d60a2e220_0 .net *"_ivl_37", 0 0, L_0000026d60a626b0;  1 drivers
v0000026d60a2e860_0 .net *"_ivl_40", 31 0, L_0000026d60acaba0;  1 drivers
v0000026d60a2e900_0 .net *"_ivl_42", 31 0, L_0000026d60acb230;  1 drivers
v0000026d60a2e2c0_0 .net *"_ivl_44", 31 0, L_0000026d60aca200;  1 drivers
v0000026d60a2f1c0_0 .net *"_ivl_46", 31 0, L_0000026d60acb310;  1 drivers
v0000026d60a2e9a0_0 .net *"_ivl_48", 31 0, L_0000026d60acadd0;  1 drivers
v0000026d60a2e360_0 .net *"_ivl_50", 31 0, L_0000026d60acb380;  1 drivers
v0000026d60a2ea40_0 .net *"_ivl_7", 0 0, L_0000026d60a63510;  1 drivers
v0000026d60a2f3a0_0 .net *"_ivl_8", 0 0, L_0000026d60aca9e0;  1 drivers
v0000026d60a2eb80_0 .net "ina", 31 0, v0000026d60a33f20_0;  alias, 1 drivers
v0000026d60a2ec20_0 .net "inb", 31 0, L_0000026d60acbb60;  alias, 1 drivers
v0000026d60a2f440_0 .net "inc", 31 0, v0000026d60a22ac0_0;  alias, 1 drivers
v0000026d60a2ed60_0 .net "ind", 31 0, L_0000026d60a62c50;  alias, 1 drivers
v0000026d60a2f4e0_0 .net "out", 31 0, L_0000026d60aca350;  alias, 1 drivers
v0000026d60a2f580_0 .net "s0", 31 0, L_0000026d60acb620;  1 drivers
v0000026d60a2f620_0 .net "s1", 31 0, L_0000026d60acb3f0;  1 drivers
v0000026d60a2e400_0 .net "s2", 31 0, L_0000026d60aca890;  1 drivers
v0000026d60a337a0_0 .net "s3", 31 0, L_0000026d60aca270;  1 drivers
v0000026d60a33fc0_0 .net "sel", 1 0, L_0000026d60a5fe10;  alias, 1 drivers
L_0000026d60a63470 .part L_0000026d60a5fe10, 1, 1;
LS_0000026d60a64410_0_0 .concat [ 1 1 1 1], L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60;
LS_0000026d60a64410_0_4 .concat [ 1 1 1 1], L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60;
LS_0000026d60a64410_0_8 .concat [ 1 1 1 1], L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60;
LS_0000026d60a64410_0_12 .concat [ 1 1 1 1], L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60;
LS_0000026d60a64410_0_16 .concat [ 1 1 1 1], L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60;
LS_0000026d60a64410_0_20 .concat [ 1 1 1 1], L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60;
LS_0000026d60a64410_0_24 .concat [ 1 1 1 1], L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60;
LS_0000026d60a64410_0_28 .concat [ 1 1 1 1], L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60, L_0000026d60ac9f60;
LS_0000026d60a64410_1_0 .concat [ 4 4 4 4], LS_0000026d60a64410_0_0, LS_0000026d60a64410_0_4, LS_0000026d60a64410_0_8, LS_0000026d60a64410_0_12;
LS_0000026d60a64410_1_4 .concat [ 4 4 4 4], LS_0000026d60a64410_0_16, LS_0000026d60a64410_0_20, LS_0000026d60a64410_0_24, LS_0000026d60a64410_0_28;
L_0000026d60a64410 .concat [ 16 16 0 0], LS_0000026d60a64410_1_0, LS_0000026d60a64410_1_4;
L_0000026d60a63510 .part L_0000026d60a5fe10, 0, 1;
LS_0000026d60a63a10_0_0 .concat [ 1 1 1 1], L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0;
LS_0000026d60a63a10_0_4 .concat [ 1 1 1 1], L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0;
LS_0000026d60a63a10_0_8 .concat [ 1 1 1 1], L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0;
LS_0000026d60a63a10_0_12 .concat [ 1 1 1 1], L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0;
LS_0000026d60a63a10_0_16 .concat [ 1 1 1 1], L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0;
LS_0000026d60a63a10_0_20 .concat [ 1 1 1 1], L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0;
LS_0000026d60a63a10_0_24 .concat [ 1 1 1 1], L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0;
LS_0000026d60a63a10_0_28 .concat [ 1 1 1 1], L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0, L_0000026d60aca9e0;
LS_0000026d60a63a10_1_0 .concat [ 4 4 4 4], LS_0000026d60a63a10_0_0, LS_0000026d60a63a10_0_4, LS_0000026d60a63a10_0_8, LS_0000026d60a63a10_0_12;
LS_0000026d60a63a10_1_4 .concat [ 4 4 4 4], LS_0000026d60a63a10_0_16, LS_0000026d60a63a10_0_20, LS_0000026d60a63a10_0_24, LS_0000026d60a63a10_0_28;
L_0000026d60a63a10 .concat [ 16 16 0 0], LS_0000026d60a63a10_1_0, LS_0000026d60a63a10_1_4;
L_0000026d60a621b0 .part L_0000026d60a5fe10, 1, 1;
LS_0000026d60a63ab0_0_0 .concat [ 1 1 1 1], L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970;
LS_0000026d60a63ab0_0_4 .concat [ 1 1 1 1], L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970;
LS_0000026d60a63ab0_0_8 .concat [ 1 1 1 1], L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970;
LS_0000026d60a63ab0_0_12 .concat [ 1 1 1 1], L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970;
LS_0000026d60a63ab0_0_16 .concat [ 1 1 1 1], L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970;
LS_0000026d60a63ab0_0_20 .concat [ 1 1 1 1], L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970;
LS_0000026d60a63ab0_0_24 .concat [ 1 1 1 1], L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970;
LS_0000026d60a63ab0_0_28 .concat [ 1 1 1 1], L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970, L_0000026d60aca970;
LS_0000026d60a63ab0_1_0 .concat [ 4 4 4 4], LS_0000026d60a63ab0_0_0, LS_0000026d60a63ab0_0_4, LS_0000026d60a63ab0_0_8, LS_0000026d60a63ab0_0_12;
LS_0000026d60a63ab0_1_4 .concat [ 4 4 4 4], LS_0000026d60a63ab0_0_16, LS_0000026d60a63ab0_0_20, LS_0000026d60a63ab0_0_24, LS_0000026d60a63ab0_0_28;
L_0000026d60a63ab0 .concat [ 16 16 0 0], LS_0000026d60a63ab0_1_0, LS_0000026d60a63ab0_1_4;
L_0000026d60a64690 .part L_0000026d60a5fe10, 0, 1;
LS_0000026d60a63b50_0_0 .concat [ 1 1 1 1], L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690;
LS_0000026d60a63b50_0_4 .concat [ 1 1 1 1], L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690;
LS_0000026d60a63b50_0_8 .concat [ 1 1 1 1], L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690;
LS_0000026d60a63b50_0_12 .concat [ 1 1 1 1], L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690;
LS_0000026d60a63b50_0_16 .concat [ 1 1 1 1], L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690;
LS_0000026d60a63b50_0_20 .concat [ 1 1 1 1], L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690;
LS_0000026d60a63b50_0_24 .concat [ 1 1 1 1], L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690;
LS_0000026d60a63b50_0_28 .concat [ 1 1 1 1], L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690, L_0000026d60a64690;
LS_0000026d60a63b50_1_0 .concat [ 4 4 4 4], LS_0000026d60a63b50_0_0, LS_0000026d60a63b50_0_4, LS_0000026d60a63b50_0_8, LS_0000026d60a63b50_0_12;
LS_0000026d60a63b50_1_4 .concat [ 4 4 4 4], LS_0000026d60a63b50_0_16, LS_0000026d60a63b50_0_20, LS_0000026d60a63b50_0_24, LS_0000026d60a63b50_0_28;
L_0000026d60a63b50 .concat [ 16 16 0 0], LS_0000026d60a63b50_1_0, LS_0000026d60a63b50_1_4;
L_0000026d60a63bf0 .part L_0000026d60a5fe10, 1, 1;
LS_0000026d60a63d30_0_0 .concat [ 1 1 1 1], L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0;
LS_0000026d60a63d30_0_4 .concat [ 1 1 1 1], L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0;
LS_0000026d60a63d30_0_8 .concat [ 1 1 1 1], L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0;
LS_0000026d60a63d30_0_12 .concat [ 1 1 1 1], L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0;
LS_0000026d60a63d30_0_16 .concat [ 1 1 1 1], L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0;
LS_0000026d60a63d30_0_20 .concat [ 1 1 1 1], L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0;
LS_0000026d60a63d30_0_24 .concat [ 1 1 1 1], L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0;
LS_0000026d60a63d30_0_28 .concat [ 1 1 1 1], L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0, L_0000026d60a63bf0;
LS_0000026d60a63d30_1_0 .concat [ 4 4 4 4], LS_0000026d60a63d30_0_0, LS_0000026d60a63d30_0_4, LS_0000026d60a63d30_0_8, LS_0000026d60a63d30_0_12;
LS_0000026d60a63d30_1_4 .concat [ 4 4 4 4], LS_0000026d60a63d30_0_16, LS_0000026d60a63d30_0_20, LS_0000026d60a63d30_0_24, LS_0000026d60a63d30_0_28;
L_0000026d60a63d30 .concat [ 16 16 0 0], LS_0000026d60a63d30_1_0, LS_0000026d60a63d30_1_4;
L_0000026d60a63dd0 .part L_0000026d60a5fe10, 0, 1;
LS_0000026d60a624d0_0_0 .concat [ 1 1 1 1], L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0;
LS_0000026d60a624d0_0_4 .concat [ 1 1 1 1], L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0;
LS_0000026d60a624d0_0_8 .concat [ 1 1 1 1], L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0;
LS_0000026d60a624d0_0_12 .concat [ 1 1 1 1], L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0;
LS_0000026d60a624d0_0_16 .concat [ 1 1 1 1], L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0;
LS_0000026d60a624d0_0_20 .concat [ 1 1 1 1], L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0;
LS_0000026d60a624d0_0_24 .concat [ 1 1 1 1], L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0;
LS_0000026d60a624d0_0_28 .concat [ 1 1 1 1], L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0, L_0000026d60aca7b0;
LS_0000026d60a624d0_1_0 .concat [ 4 4 4 4], LS_0000026d60a624d0_0_0, LS_0000026d60a624d0_0_4, LS_0000026d60a624d0_0_8, LS_0000026d60a624d0_0_12;
LS_0000026d60a624d0_1_4 .concat [ 4 4 4 4], LS_0000026d60a624d0_0_16, LS_0000026d60a624d0_0_20, LS_0000026d60a624d0_0_24, LS_0000026d60a624d0_0_28;
L_0000026d60a624d0 .concat [ 16 16 0 0], LS_0000026d60a624d0_1_0, LS_0000026d60a624d0_1_4;
L_0000026d60a62570 .part L_0000026d60a5fe10, 1, 1;
LS_0000026d60a63e70_0_0 .concat [ 1 1 1 1], L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570;
LS_0000026d60a63e70_0_4 .concat [ 1 1 1 1], L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570;
LS_0000026d60a63e70_0_8 .concat [ 1 1 1 1], L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570;
LS_0000026d60a63e70_0_12 .concat [ 1 1 1 1], L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570;
LS_0000026d60a63e70_0_16 .concat [ 1 1 1 1], L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570;
LS_0000026d60a63e70_0_20 .concat [ 1 1 1 1], L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570;
LS_0000026d60a63e70_0_24 .concat [ 1 1 1 1], L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570;
LS_0000026d60a63e70_0_28 .concat [ 1 1 1 1], L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570, L_0000026d60a62570;
LS_0000026d60a63e70_1_0 .concat [ 4 4 4 4], LS_0000026d60a63e70_0_0, LS_0000026d60a63e70_0_4, LS_0000026d60a63e70_0_8, LS_0000026d60a63e70_0_12;
LS_0000026d60a63e70_1_4 .concat [ 4 4 4 4], LS_0000026d60a63e70_0_16, LS_0000026d60a63e70_0_20, LS_0000026d60a63e70_0_24, LS_0000026d60a63e70_0_28;
L_0000026d60a63e70 .concat [ 16 16 0 0], LS_0000026d60a63e70_1_0, LS_0000026d60a63e70_1_4;
L_0000026d60a626b0 .part L_0000026d60a5fe10, 0, 1;
LS_0000026d60a62a70_0_0 .concat [ 1 1 1 1], L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0;
LS_0000026d60a62a70_0_4 .concat [ 1 1 1 1], L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0;
LS_0000026d60a62a70_0_8 .concat [ 1 1 1 1], L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0;
LS_0000026d60a62a70_0_12 .concat [ 1 1 1 1], L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0;
LS_0000026d60a62a70_0_16 .concat [ 1 1 1 1], L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0;
LS_0000026d60a62a70_0_20 .concat [ 1 1 1 1], L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0;
LS_0000026d60a62a70_0_24 .concat [ 1 1 1 1], L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0;
LS_0000026d60a62a70_0_28 .concat [ 1 1 1 1], L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0, L_0000026d60a626b0;
LS_0000026d60a62a70_1_0 .concat [ 4 4 4 4], LS_0000026d60a62a70_0_0, LS_0000026d60a62a70_0_4, LS_0000026d60a62a70_0_8, LS_0000026d60a62a70_0_12;
LS_0000026d60a62a70_1_4 .concat [ 4 4 4 4], LS_0000026d60a62a70_0_16, LS_0000026d60a62a70_0_20, LS_0000026d60a62a70_0_24, LS_0000026d60a62a70_0_28;
L_0000026d60a62a70 .concat [ 16 16 0 0], LS_0000026d60a62a70_1_0, LS_0000026d60a62a70_1_4;
S_0000026d60a2b220 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026d60a2a8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60acb620 .functor AND 32, L_0000026d60a64410, L_0000026d60a63a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a2b8e0_0 .net "in1", 31 0, L_0000026d60a64410;  1 drivers
v0000026d60a2eae0_0 .net "in2", 31 0, L_0000026d60a63a10;  1 drivers
v0000026d60a2ee00_0 .net "out", 31 0, L_0000026d60acb620;  alias, 1 drivers
S_0000026d60a2b090 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026d60a2a8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60acb3f0 .functor AND 32, L_0000026d60a63ab0, L_0000026d60a63b50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a2f300_0 .net "in1", 31 0, L_0000026d60a63ab0;  1 drivers
v0000026d60a2e720_0 .net "in2", 31 0, L_0000026d60a63b50;  1 drivers
v0000026d60a2ecc0_0 .net "out", 31 0, L_0000026d60acb3f0;  alias, 1 drivers
S_0000026d60a2b6d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026d60a2a8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60aca890 .functor AND 32, L_0000026d60a63d30, L_0000026d60a624d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a2e540_0 .net "in1", 31 0, L_0000026d60a63d30;  1 drivers
v0000026d60a2eea0_0 .net "in2", 31 0, L_0000026d60a624d0;  1 drivers
v0000026d60a2efe0_0 .net "out", 31 0, L_0000026d60aca890;  alias, 1 drivers
S_0000026d60a2fc00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026d60a2a8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026d60aca270 .functor AND 32, L_0000026d60a63e70, L_0000026d60a62a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026d60a2f760_0 .net "in1", 31 0, L_0000026d60a63e70;  1 drivers
v0000026d60a2ef40_0 .net "in2", 31 0, L_0000026d60a62a70;  1 drivers
v0000026d60a2e5e0_0 .net "out", 31 0, L_0000026d60aca270;  alias, 1 drivers
S_0000026d60a30ec0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000026d60a358b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a358e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a35920 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a35958 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a35990 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a359c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a35a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a35a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a35a70 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a35aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a35ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a35b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a35b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a35b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a35bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a35bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a35c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a35c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a35ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a35cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a35d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a35d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a35d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a35db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a35df0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026d60a33480_0 .var "EX1_PC", 31 0;
v0000026d60a32c60_0 .var "EX1_PFC", 31 0;
v0000026d60a31ea0_0 .var "EX1_forward_to_B", 31 0;
v0000026d60a33660_0 .var "EX1_is_beq", 0 0;
v0000026d60a33700_0 .var "EX1_is_bne", 0 0;
v0000026d60a330c0_0 .var "EX1_is_jal", 0 0;
v0000026d60a33020_0 .var "EX1_is_jr", 0 0;
v0000026d60a332a0_0 .var "EX1_is_oper2_immed", 0 0;
v0000026d60a32080_0 .var "EX1_memread", 0 0;
v0000026d60a31e00_0 .var "EX1_memwrite", 0 0;
v0000026d60a32f80_0 .var "EX1_opcode", 11 0;
v0000026d60a33200_0 .var "EX1_predicted", 0 0;
v0000026d60a33340_0 .var "EX1_rd_ind", 4 0;
v0000026d60a32120_0 .var "EX1_rd_indzero", 0 0;
v0000026d60a33a20_0 .var "EX1_regwrite", 0 0;
v0000026d60a31f40_0 .var "EX1_rs1", 31 0;
v0000026d60a31ae0_0 .var "EX1_rs1_ind", 4 0;
v0000026d60a33f20_0 .var "EX1_rs2", 31 0;
v0000026d60a33840_0 .var "EX1_rs2_ind", 4 0;
v0000026d60a333e0_0 .net "FLUSH", 0 0, v0000026d60a3b190_0;  alias, 1 drivers
v0000026d60a338e0_0 .net "ID_PC", 31 0, v0000026d60a38990_0;  alias, 1 drivers
v0000026d60a329e0_0 .net "ID_PFC_to_EX", 31 0, L_0000026d60a60130;  alias, 1 drivers
v0000026d60a32da0_0 .net "ID_forward_to_B", 31 0, L_0000026d60a5ff50;  alias, 1 drivers
v0000026d60a321c0_0 .net "ID_is_beq", 0 0, L_0000026d60a61490;  alias, 1 drivers
v0000026d60a32300_0 .net "ID_is_bne", 0 0, L_0000026d60a61670;  alias, 1 drivers
v0000026d60a33ac0_0 .net "ID_is_jal", 0 0, L_0000026d60a64730;  alias, 1 drivers
v0000026d60a33b60_0 .net "ID_is_jr", 0 0, L_0000026d60a617b0;  alias, 1 drivers
v0000026d60a33c00_0 .net "ID_is_oper2_immed", 0 0, L_0000026d60a669d0;  alias, 1 drivers
v0000026d60a32a80_0 .net "ID_memread", 0 0, L_0000026d60a62250;  alias, 1 drivers
v0000026d60a32b20_0 .net "ID_memwrite", 0 0, L_0000026d60a62ed0;  alias, 1 drivers
v0000026d60a31c20_0 .net "ID_opcode", 11 0, v0000026d60a50c40_0;  alias, 1 drivers
v0000026d60a33d40_0 .net "ID_predicted", 0 0, v0000026d60a3a150_0;  alias, 1 drivers
v0000026d60a32e40_0 .net "ID_rd_ind", 4 0, v0000026d60a509c0_0;  alias, 1 drivers
v0000026d60a32440_0 .net "ID_rd_indzero", 0 0, L_0000026d60a62d90;  1 drivers
v0000026d60a324e0_0 .net "ID_regwrite", 0 0, L_0000026d60a63650;  alias, 1 drivers
v0000026d60a33ca0_0 .net "ID_rs1", 31 0, v0000026d60a3dcb0_0;  alias, 1 drivers
v0000026d60a33de0_0 .net "ID_rs1_ind", 4 0, v0000026d60a51dc0_0;  alias, 1 drivers
v0000026d60a32bc0_0 .net "ID_rs2", 31 0, v0000026d60a3ddf0_0;  alias, 1 drivers
v0000026d60a33e80_0 .net "ID_rs2_ind", 4 0, v0000026d60a504c0_0;  alias, 1 drivers
v0000026d60a32ee0_0 .net "clk", 0 0, L_0000026d60a659a0;  1 drivers
v0000026d60a31900_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
E_0000026d609bc040 .event posedge, v0000026d60a23e20_0, v0000026d60a32ee0_0;
S_0000026d60a2fd90 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000026d60a35e30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a35e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a35ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a35ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a35f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a35f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a35f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a35fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a35ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a36028 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a36060 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a36098 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a360d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a36108 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a36140 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a36178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a361b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a361e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a36220 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a36258 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a36290 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a362c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a36300 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a36338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a36370 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026d60a319a0_0 .net "EX1_ALU_OPER1", 31 0, L_0000026d60a66f80;  alias, 1 drivers
v0000026d60a31a40_0 .net "EX1_ALU_OPER2", 31 0, L_0000026d60aca190;  alias, 1 drivers
v0000026d60a32580_0 .net "EX1_PC", 31 0, v0000026d60a33480_0;  alias, 1 drivers
v0000026d60a32620_0 .net "EX1_PFC_to_IF", 31 0, L_0000026d60a62070;  alias, 1 drivers
v0000026d60a31b80_0 .net "EX1_forward_to_B", 31 0, v0000026d60a31ea0_0;  alias, 1 drivers
v0000026d60a347e0_0 .net "EX1_is_beq", 0 0, v0000026d60a33660_0;  alias, 1 drivers
v0000026d60a34380_0 .net "EX1_is_bne", 0 0, v0000026d60a33700_0;  alias, 1 drivers
v0000026d60a34880_0 .net "EX1_is_jal", 0 0, v0000026d60a330c0_0;  alias, 1 drivers
v0000026d60a35320_0 .net "EX1_is_jr", 0 0, v0000026d60a33020_0;  alias, 1 drivers
v0000026d60a35500_0 .net "EX1_is_oper2_immed", 0 0, v0000026d60a332a0_0;  alias, 1 drivers
v0000026d60a35000_0 .net "EX1_memread", 0 0, v0000026d60a32080_0;  alias, 1 drivers
v0000026d60a341a0_0 .net "EX1_memwrite", 0 0, v0000026d60a31e00_0;  alias, 1 drivers
v0000026d60a34240_0 .net "EX1_opcode", 11 0, v0000026d60a32f80_0;  alias, 1 drivers
v0000026d60a342e0_0 .net "EX1_predicted", 0 0, v0000026d60a33200_0;  alias, 1 drivers
v0000026d60a353c0_0 .net "EX1_rd_ind", 4 0, v0000026d60a33340_0;  alias, 1 drivers
v0000026d60a34420_0 .net "EX1_rd_indzero", 0 0, v0000026d60a32120_0;  alias, 1 drivers
v0000026d60a34f60_0 .net "EX1_regwrite", 0 0, v0000026d60a33a20_0;  alias, 1 drivers
v0000026d60a344c0_0 .net "EX1_rs1", 31 0, v0000026d60a31f40_0;  alias, 1 drivers
v0000026d60a34b00_0 .net "EX1_rs1_ind", 4 0, v0000026d60a31ae0_0;  alias, 1 drivers
v0000026d60a350a0_0 .net "EX1_rs2_ind", 4 0, v0000026d60a33840_0;  alias, 1 drivers
v0000026d60a34560_0 .net "EX1_rs2_out", 31 0, L_0000026d60aca350;  alias, 1 drivers
v0000026d60a34600_0 .var "EX2_ALU_OPER1", 31 0;
v0000026d60a346a0_0 .var "EX2_ALU_OPER2", 31 0;
v0000026d60a35140_0 .var "EX2_PC", 31 0;
v0000026d60a35780_0 .var "EX2_PFC_to_IF", 31 0;
v0000026d60a34ec0_0 .var "EX2_forward_to_B", 31 0;
v0000026d60a351e0_0 .var "EX2_is_beq", 0 0;
v0000026d60a34740_0 .var "EX2_is_bne", 0 0;
v0000026d60a35460_0 .var "EX2_is_jal", 0 0;
v0000026d60a34920_0 .var "EX2_is_jr", 0 0;
v0000026d60a34ce0_0 .var "EX2_is_oper2_immed", 0 0;
v0000026d60a34e20_0 .var "EX2_memread", 0 0;
v0000026d60a35280_0 .var "EX2_memwrite", 0 0;
v0000026d60a349c0_0 .var "EX2_opcode", 11 0;
v0000026d60a356e0_0 .var "EX2_predicted", 0 0;
v0000026d60a34100_0 .var "EX2_rd_ind", 4 0;
v0000026d60a34a60_0 .var "EX2_rd_indzero", 0 0;
v0000026d60a355a0_0 .var "EX2_regwrite", 0 0;
v0000026d60a34ba0_0 .var "EX2_rs1", 31 0;
v0000026d60a35640_0 .var "EX2_rs1_ind", 4 0;
v0000026d60a34c40_0 .var "EX2_rs2_ind", 4 0;
v0000026d60a34d80_0 .var "EX2_rs2_out", 31 0;
v0000026d60a38d50_0 .net "FLUSH", 0 0, v0000026d60a39d90_0;  alias, 1 drivers
v0000026d60a3b2d0_0 .net "clk", 0 0, L_0000026d60aca510;  1 drivers
v0000026d60a3a650_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
E_0000026d609bbb80 .event posedge, v0000026d60a23e20_0, v0000026d60a3b2d0_0;
S_0000026d60a2ff20 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000026d60a3e3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a3e3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a3e430 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a3e468 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a3e4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a3e4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a3e510 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a3e548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a3e580 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a3e5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a3e5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a3e628 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a3e660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a3e698 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a3e6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a3e708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a3e740 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a3e778 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a3e7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a3e7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a3e820 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a3e858 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a3e890 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a3e8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a3e900 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026d60a653f0 .functor OR 1, L_0000026d60a61490, L_0000026d60a61670, C4<0>, C4<0>;
L_0000026d60a65460 .functor AND 1, L_0000026d60a653f0, L_0000026d60a65e00, C4<1>, C4<1>;
L_0000026d60a65230 .functor OR 1, L_0000026d60a61490, L_0000026d60a61670, C4<0>, C4<0>;
L_0000026d60a65a10 .functor AND 1, L_0000026d60a65230, L_0000026d60a65e00, C4<1>, C4<1>;
L_0000026d60a654d0 .functor OR 1, L_0000026d60a61490, L_0000026d60a61670, C4<0>, C4<0>;
L_0000026d60a66340 .functor AND 1, L_0000026d60a654d0, v0000026d60a3a150_0, C4<1>, C4<1>;
v0000026d60a37950_0 .net "EX1_memread", 0 0, v0000026d60a32080_0;  alias, 1 drivers
v0000026d60a37b30_0 .net "EX1_opcode", 11 0, v0000026d60a32f80_0;  alias, 1 drivers
v0000026d60a36af0_0 .net "EX1_rd_ind", 4 0, v0000026d60a33340_0;  alias, 1 drivers
v0000026d60a36b90_0 .net "EX1_rd_indzero", 0 0, v0000026d60a32120_0;  alias, 1 drivers
v0000026d60a379f0_0 .net "EX2_memread", 0 0, v0000026d60a34e20_0;  alias, 1 drivers
v0000026d60a36910_0 .net "EX2_opcode", 11 0, v0000026d60a349c0_0;  alias, 1 drivers
v0000026d60a382b0_0 .net "EX2_rd_ind", 4 0, v0000026d60a34100_0;  alias, 1 drivers
v0000026d60a37e50_0 .net "EX2_rd_indzero", 0 0, v0000026d60a34a60_0;  alias, 1 drivers
v0000026d60a38ad0_0 .net "ID_EX1_flush", 0 0, v0000026d60a3b190_0;  alias, 1 drivers
v0000026d60a36eb0_0 .net "ID_EX2_flush", 0 0, v0000026d60a39d90_0;  alias, 1 drivers
v0000026d60a36550_0 .net "ID_is_beq", 0 0, L_0000026d60a61490;  alias, 1 drivers
v0000026d60a37ef0_0 .net "ID_is_bne", 0 0, L_0000026d60a61670;  alias, 1 drivers
v0000026d60a37a90_0 .net "ID_is_j", 0 0, L_0000026d60a627f0;  alias, 1 drivers
v0000026d60a36a50_0 .net "ID_is_jal", 0 0, L_0000026d60a64730;  alias, 1 drivers
v0000026d60a365f0_0 .net "ID_is_jr", 0 0, L_0000026d60a617b0;  alias, 1 drivers
v0000026d60a378b0_0 .net "ID_opcode", 11 0, v0000026d60a50c40_0;  alias, 1 drivers
v0000026d60a38a30_0 .net "ID_rs1_ind", 4 0, v0000026d60a51dc0_0;  alias, 1 drivers
v0000026d60a36d70_0 .net "ID_rs2_ind", 4 0, v0000026d60a504c0_0;  alias, 1 drivers
v0000026d60a37bd0_0 .net "IF_ID_flush", 0 0, v0000026d60a3d030_0;  alias, 1 drivers
v0000026d60a38490_0 .net "IF_ID_write", 0 0, v0000026d60a3cf90_0;  alias, 1 drivers
v0000026d60a38710_0 .net "PC_src", 2 0, L_0000026d60a60b30;  alias, 1 drivers
v0000026d60a37810_0 .net "PFC_to_EX", 31 0, L_0000026d60a60130;  alias, 1 drivers
v0000026d60a36730_0 .net "PFC_to_IF", 31 0, L_0000026d60a5fff0;  alias, 1 drivers
v0000026d60a38850_0 .net "WB_rd_ind", 4 0, v0000026d60a4c320_0;  alias, 1 drivers
v0000026d60a36c30_0 .net "Wrong_prediction", 0 0, L_0000026d60acbcb0;  alias, 1 drivers
v0000026d60a364b0_0 .net *"_ivl_11", 0 0, L_0000026d60a65a10;  1 drivers
v0000026d60a38b70_0 .net *"_ivl_13", 9 0, L_0000026d60a60d10;  1 drivers
v0000026d60a37f90_0 .net *"_ivl_15", 9 0, L_0000026d60a60450;  1 drivers
v0000026d60a369b0_0 .net *"_ivl_16", 9 0, L_0000026d60a60bd0;  1 drivers
v0000026d60a367d0_0 .net *"_ivl_19", 9 0, L_0000026d60a61990;  1 drivers
v0000026d60a38530_0 .net *"_ivl_20", 9 0, L_0000026d60a60ef0;  1 drivers
v0000026d60a37090_0 .net *"_ivl_25", 0 0, L_0000026d60a654d0;  1 drivers
v0000026d60a36870_0 .net *"_ivl_27", 0 0, L_0000026d60a66340;  1 drivers
v0000026d60a37130_0 .net *"_ivl_29", 9 0, L_0000026d60a606d0;  1 drivers
v0000026d60a387b0_0 .net *"_ivl_3", 0 0, L_0000026d60a653f0;  1 drivers
L_0000026d60a801f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000026d60a38670_0 .net/2u *"_ivl_30", 9 0, L_0000026d60a801f0;  1 drivers
v0000026d60a376d0_0 .net *"_ivl_32", 9 0, L_0000026d60a60770;  1 drivers
v0000026d60a36690_0 .net *"_ivl_35", 9 0, L_0000026d60a60e50;  1 drivers
v0000026d60a36cd0_0 .net *"_ivl_37", 9 0, L_0000026d60a61fd0;  1 drivers
v0000026d60a36e10_0 .net *"_ivl_38", 9 0, L_0000026d60a61f30;  1 drivers
v0000026d60a36f50_0 .net *"_ivl_40", 9 0, L_0000026d60a61350;  1 drivers
L_0000026d60a80238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a36ff0_0 .net/2s *"_ivl_45", 21 0, L_0000026d60a80238;  1 drivers
L_0000026d60a80280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a37590_0 .net/2s *"_ivl_50", 21 0, L_0000026d60a80280;  1 drivers
v0000026d60a38030_0 .net *"_ivl_9", 0 0, L_0000026d60a65230;  1 drivers
v0000026d60a380d0_0 .net "clk", 0 0, L_0000026d609a2020;  alias, 1 drivers
v0000026d60a371d0_0 .net "forward_to_B", 31 0, L_0000026d60a5ff50;  alias, 1 drivers
v0000026d60a37270_0 .net "imm", 31 0, v0000026d60a3d7b0_0;  1 drivers
v0000026d60a37310_0 .net "inst", 31 0, v0000026d60a36410_0;  alias, 1 drivers
v0000026d60a38170_0 .net "is_branch_and_taken", 0 0, L_0000026d60a65460;  alias, 1 drivers
v0000026d60a38210_0 .net "is_oper2_immed", 0 0, L_0000026d60a669d0;  alias, 1 drivers
v0000026d60a37c70_0 .net "mem_read", 0 0, L_0000026d60a62250;  alias, 1 drivers
v0000026d60a37d10_0 .net "mem_write", 0 0, L_0000026d60a62ed0;  alias, 1 drivers
v0000026d60a373b0_0 .net "pc", 31 0, v0000026d60a38990_0;  alias, 1 drivers
v0000026d60a37450_0 .net "pc_write", 0 0, v0000026d60a3da30_0;  alias, 1 drivers
v0000026d60a385d0_0 .net "predicted", 0 0, L_0000026d60a65e00;  1 drivers
v0000026d60a374f0_0 .net "predicted_to_EX", 0 0, v0000026d60a3a150_0;  alias, 1 drivers
v0000026d60a37db0_0 .net "reg_write", 0 0, L_0000026d60a63650;  alias, 1 drivers
v0000026d60a388f0_0 .net "reg_write_from_wb", 0 0, v0000026d60a4bce0_0;  alias, 1 drivers
v0000026d60a38350_0 .net "rs1", 31 0, v0000026d60a3dcb0_0;  alias, 1 drivers
v0000026d60a37630_0 .net "rs2", 31 0, v0000026d60a3ddf0_0;  alias, 1 drivers
v0000026d60a383f0_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
v0000026d60a37770_0 .net "wr_reg_data", 31 0, L_0000026d60acbb60;  alias, 1 drivers
L_0000026d60a5ff50 .functor MUXZ 32, v0000026d60a3ddf0_0, v0000026d60a3d7b0_0, L_0000026d60a669d0, C4<>;
L_0000026d60a60d10 .part v0000026d60a38990_0, 0, 10;
L_0000026d60a60450 .part v0000026d60a36410_0, 0, 10;
L_0000026d60a60bd0 .arith/sum 10, L_0000026d60a60d10, L_0000026d60a60450;
L_0000026d60a61990 .part v0000026d60a36410_0, 0, 10;
L_0000026d60a60ef0 .functor MUXZ 10, L_0000026d60a61990, L_0000026d60a60bd0, L_0000026d60a65a10, C4<>;
L_0000026d60a606d0 .part v0000026d60a38990_0, 0, 10;
L_0000026d60a60770 .arith/sum 10, L_0000026d60a606d0, L_0000026d60a801f0;
L_0000026d60a60e50 .part v0000026d60a38990_0, 0, 10;
L_0000026d60a61fd0 .part v0000026d60a36410_0, 0, 10;
L_0000026d60a61f30 .arith/sum 10, L_0000026d60a60e50, L_0000026d60a61fd0;
L_0000026d60a61350 .functor MUXZ 10, L_0000026d60a61f30, L_0000026d60a60770, L_0000026d60a66340, C4<>;
L_0000026d60a5fff0 .concat8 [ 10 22 0 0], L_0000026d60a60ef0, L_0000026d60a80238;
L_0000026d60a60130 .concat8 [ 10 22 0 0], L_0000026d60a61350, L_0000026d60a80280;
S_0000026d60a31690 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000026d60a2ff20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000026d60a3e940 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a3e978 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a3e9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a3e9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a3ea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a3ea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a3ea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a3eac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a3eb00 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a3eb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a3eb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a3eba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a3ebe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a3ec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a3ec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a3ec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a3ecc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a3ecf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a3ed30 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a3ed68 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a3eda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a3edd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a3ee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a3ee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a3ee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026d60a66b20 .functor OR 1, L_0000026d60a65e00, L_0000026d60a61030, C4<0>, C4<0>;
L_0000026d60a65070 .functor OR 1, L_0000026d60a66b20, L_0000026d60a5fa50, C4<0>, C4<0>;
v0000026d60a3a970_0 .net "EX1_opcode", 11 0, v0000026d60a32f80_0;  alias, 1 drivers
v0000026d60a38e90_0 .net "EX2_opcode", 11 0, v0000026d60a349c0_0;  alias, 1 drivers
v0000026d60a39bb0_0 .net "ID_opcode", 11 0, v0000026d60a50c40_0;  alias, 1 drivers
v0000026d60a3abf0_0 .net "PC_src", 2 0, L_0000026d60a60b30;  alias, 1 drivers
v0000026d60a3b230_0 .net "Wrong_prediction", 0 0, L_0000026d60acbcb0;  alias, 1 drivers
L_0000026d60a803e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000026d60a39b10_0 .net/2u *"_ivl_0", 2 0, L_0000026d60a803e8;  1 drivers
v0000026d60a3af10_0 .net *"_ivl_10", 0 0, L_0000026d60a60810;  1 drivers
L_0000026d60a80508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000026d60a3afb0_0 .net/2u *"_ivl_12", 2 0, L_0000026d60a80508;  1 drivers
L_0000026d60a80550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3a330_0 .net/2u *"_ivl_14", 11 0, L_0000026d60a80550;  1 drivers
v0000026d60a39a70_0 .net *"_ivl_16", 0 0, L_0000026d60a61030;  1 drivers
v0000026d60a39cf0_0 .net *"_ivl_19", 0 0, L_0000026d60a66b20;  1 drivers
L_0000026d60a80430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a39e30_0 .net/2u *"_ivl_2", 11 0, L_0000026d60a80430;  1 drivers
L_0000026d60a80598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a38f30_0 .net/2u *"_ivl_20", 11 0, L_0000026d60a80598;  1 drivers
v0000026d60a39750_0 .net *"_ivl_22", 0 0, L_0000026d60a5fa50;  1 drivers
v0000026d60a38fd0_0 .net *"_ivl_25", 0 0, L_0000026d60a65070;  1 drivers
L_0000026d60a805e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000026d60a3a510_0 .net/2u *"_ivl_26", 2 0, L_0000026d60a805e0;  1 drivers
L_0000026d60a80628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026d60a39250_0 .net/2u *"_ivl_28", 2 0, L_0000026d60a80628;  1 drivers
v0000026d60a38c10_0 .net *"_ivl_30", 2 0, L_0000026d60a60950;  1 drivers
v0000026d60a3aa10_0 .net *"_ivl_32", 2 0, L_0000026d60a61850;  1 drivers
v0000026d60a391b0_0 .net *"_ivl_34", 2 0, L_0000026d60a60a90;  1 drivers
v0000026d60a39110_0 .net *"_ivl_4", 0 0, L_0000026d60a608b0;  1 drivers
L_0000026d60a80478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000026d60a3b050_0 .net/2u *"_ivl_6", 2 0, L_0000026d60a80478;  1 drivers
L_0000026d60a804c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026d60a397f0_0 .net/2u *"_ivl_8", 11 0, L_0000026d60a804c0;  1 drivers
v0000026d60a392f0_0 .net "clk", 0 0, L_0000026d609a2020;  alias, 1 drivers
v0000026d60a39890_0 .net "predicted", 0 0, L_0000026d60a65e00;  alias, 1 drivers
v0000026d60a3ad30_0 .net "predicted_to_EX", 0 0, v0000026d60a3a150_0;  alias, 1 drivers
v0000026d60a39390_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
v0000026d60a3ae70_0 .net "state", 1 0, v0000026d60a39c50_0;  1 drivers
L_0000026d60a608b0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80430;
L_0000026d60a60810 .cmp/eq 12, v0000026d60a32f80_0, L_0000026d60a804c0;
L_0000026d60a61030 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80550;
L_0000026d60a5fa50 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80598;
L_0000026d60a60950 .functor MUXZ 3, L_0000026d60a80628, L_0000026d60a805e0, L_0000026d60a65070, C4<>;
L_0000026d60a61850 .functor MUXZ 3, L_0000026d60a60950, L_0000026d60a80508, L_0000026d60a60810, C4<>;
L_0000026d60a60a90 .functor MUXZ 3, L_0000026d60a61850, L_0000026d60a80478, L_0000026d60a608b0, C4<>;
L_0000026d60a60b30 .functor MUXZ 3, L_0000026d60a60a90, L_0000026d60a803e8, L_0000026d60acbcb0, C4<>;
S_0000026d60a300b0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000026d60a31690;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000026d60a3eec0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a3eef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a3ef30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a3ef68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a3efa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a3efd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a3f010 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a3f048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a3f080 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a3f0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a3f0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a3f128 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a3f160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a3f198 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a3f1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a3f208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a3f240 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a3f278 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a3f2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a3f2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a3f320 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a3f358 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a3f390 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a3f3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a3f400 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026d60a66030 .functor OR 1, L_0000026d60a61d50, L_0000026d60a601d0, C4<0>, C4<0>;
L_0000026d60a65f50 .functor OR 1, L_0000026d60a5f870, L_0000026d60a5f910, C4<0>, C4<0>;
L_0000026d60a65e70 .functor AND 1, L_0000026d60a66030, L_0000026d60a65f50, C4<1>, C4<1>;
L_0000026d60a660a0 .functor NOT 1, L_0000026d60a65e70, C4<0>, C4<0>, C4<0>;
L_0000026d60a65770 .functor OR 1, v0000026d60a5d430_0, L_0000026d60a660a0, C4<0>, C4<0>;
L_0000026d60a65e00 .functor NOT 1, L_0000026d60a65770, C4<0>, C4<0>, C4<0>;
v0000026d60a39ed0_0 .net "EX_opcode", 11 0, v0000026d60a349c0_0;  alias, 1 drivers
v0000026d60a3aab0_0 .net "ID_opcode", 11 0, v0000026d60a50c40_0;  alias, 1 drivers
v0000026d60a3b370_0 .net "Wrong_prediction", 0 0, L_0000026d60acbcb0;  alias, 1 drivers
L_0000026d60a802c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a38df0_0 .net/2u *"_ivl_0", 11 0, L_0000026d60a802c8;  1 drivers
L_0000026d60a80358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026d60a3a1f0_0 .net/2u *"_ivl_10", 1 0, L_0000026d60a80358;  1 drivers
v0000026d60a38cb0_0 .net *"_ivl_12", 0 0, L_0000026d60a5f870;  1 drivers
L_0000026d60a803a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000026d60a39930_0 .net/2u *"_ivl_14", 1 0, L_0000026d60a803a0;  1 drivers
v0000026d60a3a790_0 .net *"_ivl_16", 0 0, L_0000026d60a5f910;  1 drivers
v0000026d60a3a830_0 .net *"_ivl_19", 0 0, L_0000026d60a65f50;  1 drivers
v0000026d60a3a470_0 .net *"_ivl_2", 0 0, L_0000026d60a61d50;  1 drivers
v0000026d60a3a0b0_0 .net *"_ivl_21", 0 0, L_0000026d60a65e70;  1 drivers
v0000026d60a3a010_0 .net *"_ivl_22", 0 0, L_0000026d60a660a0;  1 drivers
v0000026d60a396b0_0 .net *"_ivl_25", 0 0, L_0000026d60a65770;  1 drivers
L_0000026d60a80310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3a290_0 .net/2u *"_ivl_4", 11 0, L_0000026d60a80310;  1 drivers
v0000026d60a3ac90_0 .net *"_ivl_6", 0 0, L_0000026d60a601d0;  1 drivers
v0000026d60a39570_0 .net *"_ivl_9", 0 0, L_0000026d60a66030;  1 drivers
v0000026d60a3ab50_0 .net "clk", 0 0, L_0000026d609a2020;  alias, 1 drivers
v0000026d60a39f70_0 .net "predicted", 0 0, L_0000026d60a65e00;  alias, 1 drivers
v0000026d60a3a150_0 .var "predicted_to_EX", 0 0;
v0000026d60a3a8d0_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
v0000026d60a39c50_0 .var "state", 1 0;
E_0000026d609bbb40 .event posedge, v0000026d60a3ab50_0, v0000026d60a23e20_0;
L_0000026d60a61d50 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a802c8;
L_0000026d60a601d0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80310;
L_0000026d60a5f870 .cmp/eq 2, v0000026d60a39c50_0, L_0000026d60a80358;
L_0000026d60a5f910 .cmp/eq 2, v0000026d60a39c50_0, L_0000026d60a803a0;
S_0000026d60a30240 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000026d60a2ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000026d60a41450 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a41488 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a414c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a414f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a41530 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a41568 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a415a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a415d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a41610 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a41648 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a41680 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a416b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a416f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a41728 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a41760 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a41798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a417d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a41808 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a41840 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a41878 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a418b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a418e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a41920 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a41958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a41990 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026d60a39430_0 .net "EX1_memread", 0 0, v0000026d60a32080_0;  alias, 1 drivers
v0000026d60a3add0_0 .net "EX1_rd_ind", 4 0, v0000026d60a33340_0;  alias, 1 drivers
v0000026d60a394d0_0 .net "EX1_rd_indzero", 0 0, v0000026d60a32120_0;  alias, 1 drivers
v0000026d60a39610_0 .net "EX2_memread", 0 0, v0000026d60a34e20_0;  alias, 1 drivers
v0000026d60a3b0f0_0 .net "EX2_rd_ind", 4 0, v0000026d60a34100_0;  alias, 1 drivers
v0000026d60a399d0_0 .net "EX2_rd_indzero", 0 0, v0000026d60a34a60_0;  alias, 1 drivers
v0000026d60a3b190_0 .var "ID_EX1_flush", 0 0;
v0000026d60a39d90_0 .var "ID_EX2_flush", 0 0;
v0000026d60a3a3d0_0 .net "ID_opcode", 11 0, v0000026d60a50c40_0;  alias, 1 drivers
v0000026d60a3a5b0_0 .net "ID_rs1_ind", 4 0, v0000026d60a51dc0_0;  alias, 1 drivers
v0000026d60a3a6f0_0 .net "ID_rs2_ind", 4 0, v0000026d60a504c0_0;  alias, 1 drivers
v0000026d60a3cf90_0 .var "IF_ID_Write", 0 0;
v0000026d60a3d030_0 .var "IF_ID_flush", 0 0;
v0000026d60a3da30_0 .var "PC_Write", 0 0;
v0000026d60a3b7d0_0 .net "Wrong_prediction", 0 0, L_0000026d60acbcb0;  alias, 1 drivers
E_0000026d609bc7c0/0 .event anyedge, v0000026d60a294b0_0, v0000026d60a32080_0, v0000026d60a32120_0, v0000026d60a33de0_0;
E_0000026d609bc7c0/1 .event anyedge, v0000026d60a33340_0, v0000026d60a33e80_0, v0000026d60944e60_0, v0000026d60a34a60_0;
E_0000026d609bc7c0/2 .event anyedge, v0000026d60a22b60_0, v0000026d60a31c20_0;
E_0000026d609bc7c0 .event/or E_0000026d609bc7c0/0, E_0000026d609bc7c0/1, E_0000026d609bc7c0/2;
S_0000026d60a303d0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000026d60a2ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000026d60a499e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a49a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a49a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a49a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a49ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a49af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a49b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a49b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a49ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a49bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a49c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a49c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a49c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a49cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a49cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a49d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a49d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a49d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a49dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a49e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a49e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a49e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a49eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a49ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a49f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026d60a655b0 .functor OR 1, L_0000026d60a61ad0, L_0000026d60a60c70, C4<0>, C4<0>;
L_0000026d60a66c00 .functor OR 1, L_0000026d60a655b0, L_0000026d60a610d0, C4<0>, C4<0>;
L_0000026d60a65690 .functor OR 1, L_0000026d60a66c00, L_0000026d60a615d0, C4<0>, C4<0>;
L_0000026d60a658c0 .functor OR 1, L_0000026d60a65690, L_0000026d60a61170, C4<0>, C4<0>;
L_0000026d60a667a0 .functor OR 1, L_0000026d60a658c0, L_0000026d60a612b0, C4<0>, C4<0>;
L_0000026d60a66110 .functor OR 1, L_0000026d60a667a0, L_0000026d60a61210, C4<0>, C4<0>;
L_0000026d60a66810 .functor OR 1, L_0000026d60a66110, L_0000026d60a613f0, C4<0>, C4<0>;
L_0000026d60a669d0 .functor OR 1, L_0000026d60a66810, L_0000026d60a61c10, C4<0>, C4<0>;
L_0000026d60a66180 .functor OR 1, L_0000026d60a62e30, L_0000026d60a644b0, C4<0>, C4<0>;
L_0000026d60a65930 .functor OR 1, L_0000026d60a66180, L_0000026d60a63010, C4<0>, C4<0>;
L_0000026d60a65ee0 .functor OR 1, L_0000026d60a65930, L_0000026d60a635b0, C4<0>, C4<0>;
L_0000026d60a661f0 .functor OR 1, L_0000026d60a65ee0, L_0000026d60a62750, C4<0>, C4<0>;
v0000026d60a3dad0_0 .net "ID_opcode", 11 0, v0000026d60a50c40_0;  alias, 1 drivers
L_0000026d60a80670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3bff0_0 .net/2u *"_ivl_0", 11 0, L_0000026d60a80670;  1 drivers
L_0000026d60a80700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3cb30_0 .net/2u *"_ivl_10", 11 0, L_0000026d60a80700;  1 drivers
L_0000026d60a80bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3d710_0 .net/2u *"_ivl_102", 11 0, L_0000026d60a80bc8;  1 drivers
L_0000026d60a80c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3beb0_0 .net/2u *"_ivl_106", 11 0, L_0000026d60a80c10;  1 drivers
v0000026d60a3c950_0 .net *"_ivl_12", 0 0, L_0000026d60a610d0;  1 drivers
v0000026d60a3b870_0 .net *"_ivl_15", 0 0, L_0000026d60a66c00;  1 drivers
L_0000026d60a80748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3b550_0 .net/2u *"_ivl_16", 11 0, L_0000026d60a80748;  1 drivers
v0000026d60a3b5f0_0 .net *"_ivl_18", 0 0, L_0000026d60a615d0;  1 drivers
v0000026d60a3bb90_0 .net *"_ivl_2", 0 0, L_0000026d60a61ad0;  1 drivers
v0000026d60a3b910_0 .net *"_ivl_21", 0 0, L_0000026d60a65690;  1 drivers
L_0000026d60a80790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3b9b0_0 .net/2u *"_ivl_22", 11 0, L_0000026d60a80790;  1 drivers
v0000026d60a3cbd0_0 .net *"_ivl_24", 0 0, L_0000026d60a61170;  1 drivers
v0000026d60a3d0d0_0 .net *"_ivl_27", 0 0, L_0000026d60a658c0;  1 drivers
L_0000026d60a807d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3cef0_0 .net/2u *"_ivl_28", 11 0, L_0000026d60a807d8;  1 drivers
v0000026d60a3b690_0 .net *"_ivl_30", 0 0, L_0000026d60a612b0;  1 drivers
v0000026d60a3baf0_0 .net *"_ivl_33", 0 0, L_0000026d60a667a0;  1 drivers
L_0000026d60a80820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3c1d0_0 .net/2u *"_ivl_34", 11 0, L_0000026d60a80820;  1 drivers
v0000026d60a3c6d0_0 .net *"_ivl_36", 0 0, L_0000026d60a61210;  1 drivers
v0000026d60a3db70_0 .net *"_ivl_39", 0 0, L_0000026d60a66110;  1 drivers
L_0000026d60a806b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3cc70_0 .net/2u *"_ivl_4", 11 0, L_0000026d60a806b8;  1 drivers
L_0000026d60a80868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000026d60a3bf50_0 .net/2u *"_ivl_40", 11 0, L_0000026d60a80868;  1 drivers
v0000026d60a3bc30_0 .net *"_ivl_42", 0 0, L_0000026d60a613f0;  1 drivers
v0000026d60a3d530_0 .net *"_ivl_45", 0 0, L_0000026d60a66810;  1 drivers
L_0000026d60a808b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3c270_0 .net/2u *"_ivl_46", 11 0, L_0000026d60a808b0;  1 drivers
v0000026d60a3d5d0_0 .net *"_ivl_48", 0 0, L_0000026d60a61c10;  1 drivers
L_0000026d60a808f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3ce50_0 .net/2u *"_ivl_52", 11 0, L_0000026d60a808f8;  1 drivers
L_0000026d60a80940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3bcd0_0 .net/2u *"_ivl_56", 11 0, L_0000026d60a80940;  1 drivers
v0000026d60a3c9f0_0 .net *"_ivl_6", 0 0, L_0000026d60a60c70;  1 drivers
L_0000026d60a80988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3ba50_0 .net/2u *"_ivl_60", 11 0, L_0000026d60a80988;  1 drivers
L_0000026d60a809d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3bd70_0 .net/2u *"_ivl_64", 11 0, L_0000026d60a809d0;  1 drivers
L_0000026d60a80a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3b410_0 .net/2u *"_ivl_68", 11 0, L_0000026d60a80a18;  1 drivers
L_0000026d60a80a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3c090_0 .net/2u *"_ivl_72", 11 0, L_0000026d60a80a60;  1 drivers
v0000026d60a3cd10_0 .net *"_ivl_74", 0 0, L_0000026d60a62e30;  1 drivers
L_0000026d60a80aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3d170_0 .net/2u *"_ivl_76", 11 0, L_0000026d60a80aa8;  1 drivers
v0000026d60a3be10_0 .net *"_ivl_78", 0 0, L_0000026d60a644b0;  1 drivers
v0000026d60a3b730_0 .net *"_ivl_81", 0 0, L_0000026d60a66180;  1 drivers
L_0000026d60a80af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3c8b0_0 .net/2u *"_ivl_82", 11 0, L_0000026d60a80af0;  1 drivers
v0000026d60a3c130_0 .net *"_ivl_84", 0 0, L_0000026d60a63010;  1 drivers
v0000026d60a3c310_0 .net *"_ivl_87", 0 0, L_0000026d60a65930;  1 drivers
L_0000026d60a80b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3ca90_0 .net/2u *"_ivl_88", 11 0, L_0000026d60a80b38;  1 drivers
v0000026d60a3cdb0_0 .net *"_ivl_9", 0 0, L_0000026d60a655b0;  1 drivers
v0000026d60a3b4b0_0 .net *"_ivl_90", 0 0, L_0000026d60a635b0;  1 drivers
v0000026d60a3c770_0 .net *"_ivl_93", 0 0, L_0000026d60a65ee0;  1 drivers
L_0000026d60a80b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a3c3b0_0 .net/2u *"_ivl_94", 11 0, L_0000026d60a80b80;  1 drivers
v0000026d60a3c450_0 .net *"_ivl_96", 0 0, L_0000026d60a62750;  1 drivers
v0000026d60a3c4f0_0 .net *"_ivl_99", 0 0, L_0000026d60a661f0;  1 drivers
v0000026d60a3d210_0 .net "is_beq", 0 0, L_0000026d60a61490;  alias, 1 drivers
v0000026d60a3c590_0 .net "is_bne", 0 0, L_0000026d60a61670;  alias, 1 drivers
v0000026d60a3c630_0 .net "is_j", 0 0, L_0000026d60a627f0;  alias, 1 drivers
v0000026d60a3c810_0 .net "is_jal", 0 0, L_0000026d60a64730;  alias, 1 drivers
v0000026d60a3d2b0_0 .net "is_jr", 0 0, L_0000026d60a617b0;  alias, 1 drivers
v0000026d60a3d350_0 .net "is_oper2_immed", 0 0, L_0000026d60a669d0;  alias, 1 drivers
v0000026d60a3d3f0_0 .net "memread", 0 0, L_0000026d60a62250;  alias, 1 drivers
v0000026d60a3d490_0 .net "memwrite", 0 0, L_0000026d60a62ed0;  alias, 1 drivers
v0000026d60a3d670_0 .net "regwrite", 0 0, L_0000026d60a63650;  alias, 1 drivers
L_0000026d60a61ad0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80670;
L_0000026d60a60c70 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a806b8;
L_0000026d60a610d0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80700;
L_0000026d60a615d0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80748;
L_0000026d60a61170 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80790;
L_0000026d60a612b0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a807d8;
L_0000026d60a61210 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80820;
L_0000026d60a613f0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80868;
L_0000026d60a61c10 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a808b0;
L_0000026d60a61490 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a808f8;
L_0000026d60a61670 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80940;
L_0000026d60a617b0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80988;
L_0000026d60a64730 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a809d0;
L_0000026d60a627f0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80a18;
L_0000026d60a62e30 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80a60;
L_0000026d60a644b0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80aa8;
L_0000026d60a63010 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80af0;
L_0000026d60a635b0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80b38;
L_0000026d60a62750 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80b80;
L_0000026d60a63650 .reduce/nor L_0000026d60a661f0;
L_0000026d60a62250 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80bc8;
L_0000026d60a62ed0 .cmp/eq 12, v0000026d60a50c40_0, L_0000026d60a80c10;
S_0000026d60a30a10 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000026d60a2ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000026d60a49f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a49f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a49fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a4a008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a4a040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a4a078 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a4a0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a4a0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a4a120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a4a158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a4a190 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a4a1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a4a200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a4a238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a4a270 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a4a2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a4a2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a4a318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a4a350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a4a388 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a4a3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a4a3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a4a430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a4a468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a4a4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026d60a3d7b0_0 .var "Immed", 31 0;
v0000026d60a3d850_0 .net "Inst", 31 0, v0000026d60a36410_0;  alias, 1 drivers
v0000026d60a3d8f0_0 .net "opcode", 11 0, v0000026d60a50c40_0;  alias, 1 drivers
E_0000026d609bc540 .event anyedge, v0000026d60a31c20_0, v0000026d60a3d850_0;
S_0000026d60a30560 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000026d60a2ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000026d60a3dcb0_0 .var "Read_data1", 31 0;
v0000026d60a3ddf0_0 .var "Read_data2", 31 0;
v0000026d60a3de90_0 .net "Read_reg1", 4 0, v0000026d60a51dc0_0;  alias, 1 drivers
v0000026d60a3e1b0_0 .net "Read_reg2", 4 0, v0000026d60a504c0_0;  alias, 1 drivers
v0000026d60a3df30_0 .net "Write_data", 31 0, L_0000026d60acbb60;  alias, 1 drivers
v0000026d60a3dd50_0 .net "Write_en", 0 0, v0000026d60a4bce0_0;  alias, 1 drivers
v0000026d60a3e110_0 .net "Write_reg", 4 0, v0000026d60a4c320_0;  alias, 1 drivers
v0000026d60a3e250_0 .net "clk", 0 0, L_0000026d609a2020;  alias, 1 drivers
v0000026d60a3dfd0_0 .var/i "i", 31 0;
v0000026d60a3e070 .array "reg_file", 0 31, 31 0;
v0000026d60a3e2f0_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
E_0000026d609bc700 .event posedge, v0000026d60a3ab50_0;
S_0000026d60a306f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000026d60a30560;
 .timescale 0 0;
v0000026d60a3dc10_0 .var/i "i", 31 0;
S_0000026d60a30880 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000026d60a4a4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a4a518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a4a550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a4a588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a4a5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a4a5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a4a630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a4a668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a4a6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a4a6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a4a710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a4a748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a4a780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a4a7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a4a7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a4a828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a4a860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a4a898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a4a8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a4a908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a4a940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a4a978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a4a9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a4a9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a4aa20 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026d60a36410_0 .var "ID_INST", 31 0;
v0000026d60a38990_0 .var "ID_PC", 31 0;
v0000026d60a50c40_0 .var "ID_opcode", 11 0;
v0000026d60a509c0_0 .var "ID_rd_ind", 4 0;
v0000026d60a51dc0_0 .var "ID_rs1_ind", 4 0;
v0000026d60a504c0_0 .var "ID_rs2_ind", 4 0;
v0000026d60a51aa0_0 .net "IF_FLUSH", 0 0, v0000026d60a3d030_0;  alias, 1 drivers
v0000026d60a50920_0 .net "IF_INST", 31 0, L_0000026d60a650e0;  alias, 1 drivers
v0000026d60a520e0_0 .net "IF_PC", 31 0, v0000026d60a502e0_0;  alias, 1 drivers
v0000026d60a4fca0_0 .net "clk", 0 0, L_0000026d60a65150;  1 drivers
v0000026d60a50ce0_0 .net "if_id_Write", 0 0, v0000026d60a3cf90_0;  alias, 1 drivers
v0000026d60a50f60_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
E_0000026d609bc0c0 .event posedge, v0000026d60a23e20_0, v0000026d60a4fca0_0;
S_0000026d60a2f8e0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000026d60a4b7e0_0 .net "EX1_PFC", 31 0, L_0000026d60a62070;  alias, 1 drivers
v0000026d60a4ab60_0 .net "EX2_PFC", 31 0, v0000026d60a35780_0;  alias, 1 drivers
v0000026d60a4bd80_0 .net "ID_PFC", 31 0, L_0000026d60a5fff0;  alias, 1 drivers
v0000026d60a4ae80_0 .net "PC_src", 2 0, L_0000026d60a60b30;  alias, 1 drivers
v0000026d60a4ac00_0 .net "PC_write", 0 0, v0000026d60a3da30_0;  alias, 1 drivers
L_0000026d60a80088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026d60a4cbe0_0 .net/2u *"_ivl_0", 31 0, L_0000026d60a80088;  1 drivers
v0000026d60a4af20_0 .net "clk", 0 0, L_0000026d609a2020;  alias, 1 drivers
v0000026d60a4b240_0 .net "inst", 31 0, L_0000026d60a650e0;  alias, 1 drivers
v0000026d60a4b2e0_0 .net "inst_mem_in", 31 0, v0000026d60a502e0_0;  alias, 1 drivers
v0000026d60a4c280_0 .net "pc_reg_in", 31 0, L_0000026d60a65380;  1 drivers
v0000026d60a4b100_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
L_0000026d60a603b0 .arith/sum 32, v0000026d60a502e0_0, L_0000026d60a80088;
S_0000026d60a31370 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000026d60a2f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000026d60a650e0 .functor BUFZ 32, L_0000026d60a618f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026d60a4ff20_0 .net "Data_Out", 31 0, L_0000026d60a650e0;  alias, 1 drivers
v0000026d60a4ffc0 .array "InstMem", 0 1023, 31 0;
v0000026d60a50240_0 .net *"_ivl_0", 31 0, L_0000026d60a618f0;  1 drivers
v0000026d60a51640_0 .net *"_ivl_3", 9 0, L_0000026d60a5fb90;  1 drivers
v0000026d60a4fc00_0 .net *"_ivl_4", 11 0, L_0000026d60a60630;  1 drivers
L_0000026d60a801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026d60a501a0_0 .net *"_ivl_7", 1 0, L_0000026d60a801a8;  1 drivers
v0000026d60a50880_0 .net "addr", 31 0, v0000026d60a502e0_0;  alias, 1 drivers
v0000026d60a50d80_0 .net "clk", 0 0, L_0000026d609a2020;  alias, 1 drivers
v0000026d60a52220_0 .var/i "i", 31 0;
L_0000026d60a618f0 .array/port v0000026d60a4ffc0, L_0000026d60a60630;
L_0000026d60a5fb90 .part v0000026d60a502e0_0, 0, 10;
L_0000026d60a60630 .concat [ 10 2 0 0], L_0000026d60a5fb90, L_0000026d60a801a8;
S_0000026d60a30ba0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000026d60a2f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000026d609bbac0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000026d60a51500_0 .net "DataIn", 31 0, L_0000026d60a65380;  alias, 1 drivers
v0000026d60a502e0_0 .var "DataOut", 31 0;
v0000026d60a50060_0 .net "PC_Write", 0 0, v0000026d60a3da30_0;  alias, 1 drivers
v0000026d60a50380_0 .net "clk", 0 0, L_0000026d609a2020;  alias, 1 drivers
v0000026d60a515a0_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
S_0000026d60a30d30 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000026d60a2f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000026d609bc240 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000026d609a2640 .functor NOT 1, L_0000026d60a61530, C4<0>, C4<0>, C4<0>;
L_0000026d609a2790 .functor NOT 1, L_0000026d60a5fd70, C4<0>, C4<0>, C4<0>;
L_0000026d609a26b0 .functor AND 1, L_0000026d609a2640, L_0000026d609a2790, C4<1>, C4<1>;
L_0000026d609a2480 .functor NOT 1, L_0000026d60a5f9b0, C4<0>, C4<0>, C4<0>;
L_0000026d6093c940 .functor AND 1, L_0000026d609a26b0, L_0000026d609a2480, C4<1>, C4<1>;
L_0000026d6093cda0 .functor AND 32, L_0000026d60a61b70, L_0000026d60a603b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d6093ce10 .functor NOT 1, L_0000026d60a61a30, C4<0>, C4<0>, C4<0>;
L_0000026d6093c470 .functor NOT 1, L_0000026d60a5feb0, C4<0>, C4<0>, C4<0>;
L_0000026d60a65d20 .functor AND 1, L_0000026d6093ce10, L_0000026d6093c470, C4<1>, C4<1>;
L_0000026d60a66730 .functor AND 1, L_0000026d60a65d20, L_0000026d60a5fc30, C4<1>, C4<1>;
L_0000026d60a657e0 .functor AND 32, L_0000026d60a60f90, L_0000026d60a5fff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60a65310 .functor OR 32, L_0000026d6093cda0, L_0000026d60a657e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d60a66260 .functor NOT 1, L_0000026d60a5fcd0, C4<0>, C4<0>, C4<0>;
L_0000026d60a663b0 .functor AND 1, L_0000026d60a66260, L_0000026d60a609f0, C4<1>, C4<1>;
L_0000026d60a65700 .functor NOT 1, L_0000026d60a5faf0, C4<0>, C4<0>, C4<0>;
L_0000026d60a66490 .functor AND 1, L_0000026d60a663b0, L_0000026d60a65700, C4<1>, C4<1>;
L_0000026d60a65a80 .functor AND 32, L_0000026d60a60310, v0000026d60a502e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60a662d0 .functor OR 32, L_0000026d60a65310, L_0000026d60a65a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d60a66500 .functor NOT 1, L_0000026d60a60db0, C4<0>, C4<0>, C4<0>;
L_0000026d60a65850 .functor AND 1, L_0000026d60a66500, L_0000026d60a60590, C4<1>, C4<1>;
L_0000026d60a65fc0 .functor AND 1, L_0000026d60a65850, L_0000026d60a60270, C4<1>, C4<1>;
L_0000026d60a668f0 .functor AND 32, L_0000026d60a61df0, L_0000026d60a62070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60a65c40 .functor OR 32, L_0000026d60a662d0, L_0000026d60a668f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d60a65b60 .functor NOT 1, L_0000026d60a60090, C4<0>, C4<0>, C4<0>;
L_0000026d60a65540 .functor AND 1, L_0000026d60a61cb0, L_0000026d60a65b60, C4<1>, C4<1>;
L_0000026d60a66b90 .functor NOT 1, L_0000026d60a61710, C4<0>, C4<0>, C4<0>;
L_0000026d60a651c0 .functor AND 1, L_0000026d60a65540, L_0000026d60a66b90, C4<1>, C4<1>;
L_0000026d60a65620 .functor AND 32, L_0000026d60a61e90, v0000026d60a35780_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60a65380 .functor OR 32, L_0000026d60a65c40, L_0000026d60a65620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026d60a51000_0 .net *"_ivl_1", 0 0, L_0000026d60a61530;  1 drivers
v0000026d60a52040_0 .net *"_ivl_11", 0 0, L_0000026d60a5f9b0;  1 drivers
v0000026d60a50420_0 .net *"_ivl_12", 0 0, L_0000026d609a2480;  1 drivers
v0000026d60a50b00_0 .net *"_ivl_14", 0 0, L_0000026d6093c940;  1 drivers
v0000026d60a50ba0_0 .net *"_ivl_16", 31 0, L_0000026d60a61b70;  1 drivers
v0000026d60a50e20_0 .net *"_ivl_18", 31 0, L_0000026d6093cda0;  1 drivers
v0000026d60a50100_0 .net *"_ivl_2", 0 0, L_0000026d609a2640;  1 drivers
v0000026d60a4fb60_0 .net *"_ivl_21", 0 0, L_0000026d60a61a30;  1 drivers
v0000026d60a50560_0 .net *"_ivl_22", 0 0, L_0000026d6093ce10;  1 drivers
v0000026d60a4fd40_0 .net *"_ivl_25", 0 0, L_0000026d60a5feb0;  1 drivers
v0000026d60a51960_0 .net *"_ivl_26", 0 0, L_0000026d6093c470;  1 drivers
v0000026d60a52180_0 .net *"_ivl_28", 0 0, L_0000026d60a65d20;  1 drivers
v0000026d60a51a00_0 .net *"_ivl_31", 0 0, L_0000026d60a5fc30;  1 drivers
v0000026d60a50600_0 .net *"_ivl_32", 0 0, L_0000026d60a66730;  1 drivers
v0000026d60a4fac0_0 .net *"_ivl_34", 31 0, L_0000026d60a60f90;  1 drivers
v0000026d60a50a60_0 .net *"_ivl_36", 31 0, L_0000026d60a657e0;  1 drivers
v0000026d60a50ec0_0 .net *"_ivl_38", 31 0, L_0000026d60a65310;  1 drivers
v0000026d60a4fde0_0 .net *"_ivl_41", 0 0, L_0000026d60a5fcd0;  1 drivers
v0000026d60a510a0_0 .net *"_ivl_42", 0 0, L_0000026d60a66260;  1 drivers
v0000026d60a51140_0 .net *"_ivl_45", 0 0, L_0000026d60a609f0;  1 drivers
v0000026d60a506a0_0 .net *"_ivl_46", 0 0, L_0000026d60a663b0;  1 drivers
v0000026d60a51820_0 .net *"_ivl_49", 0 0, L_0000026d60a5faf0;  1 drivers
v0000026d60a511e0_0 .net *"_ivl_5", 0 0, L_0000026d60a5fd70;  1 drivers
v0000026d60a51b40_0 .net *"_ivl_50", 0 0, L_0000026d60a65700;  1 drivers
v0000026d60a51280_0 .net *"_ivl_52", 0 0, L_0000026d60a66490;  1 drivers
v0000026d60a50740_0 .net *"_ivl_54", 31 0, L_0000026d60a60310;  1 drivers
v0000026d60a51320_0 .net *"_ivl_56", 31 0, L_0000026d60a65a80;  1 drivers
v0000026d60a513c0_0 .net *"_ivl_58", 31 0, L_0000026d60a662d0;  1 drivers
v0000026d60a507e0_0 .net *"_ivl_6", 0 0, L_0000026d609a2790;  1 drivers
v0000026d60a51be0_0 .net *"_ivl_61", 0 0, L_0000026d60a60db0;  1 drivers
v0000026d60a518c0_0 .net *"_ivl_62", 0 0, L_0000026d60a66500;  1 drivers
v0000026d60a51460_0 .net *"_ivl_65", 0 0, L_0000026d60a60590;  1 drivers
v0000026d60a516e0_0 .net *"_ivl_66", 0 0, L_0000026d60a65850;  1 drivers
v0000026d60a51780_0 .net *"_ivl_69", 0 0, L_0000026d60a60270;  1 drivers
v0000026d60a51c80_0 .net *"_ivl_70", 0 0, L_0000026d60a65fc0;  1 drivers
v0000026d60a51d20_0 .net *"_ivl_72", 31 0, L_0000026d60a61df0;  1 drivers
v0000026d60a51e60_0 .net *"_ivl_74", 31 0, L_0000026d60a668f0;  1 drivers
v0000026d60a51f00_0 .net *"_ivl_76", 31 0, L_0000026d60a65c40;  1 drivers
v0000026d60a51fa0_0 .net *"_ivl_79", 0 0, L_0000026d60a61cb0;  1 drivers
v0000026d60a52860_0 .net *"_ivl_8", 0 0, L_0000026d609a26b0;  1 drivers
v0000026d60a52900_0 .net *"_ivl_81", 0 0, L_0000026d60a60090;  1 drivers
v0000026d60a525e0_0 .net *"_ivl_82", 0 0, L_0000026d60a65b60;  1 drivers
v0000026d60a522c0_0 .net *"_ivl_84", 0 0, L_0000026d60a65540;  1 drivers
v0000026d60a52540_0 .net *"_ivl_87", 0 0, L_0000026d60a61710;  1 drivers
v0000026d60a52400_0 .net *"_ivl_88", 0 0, L_0000026d60a66b90;  1 drivers
v0000026d60a524a0_0 .net *"_ivl_90", 0 0, L_0000026d60a651c0;  1 drivers
v0000026d60a52680_0 .net *"_ivl_92", 31 0, L_0000026d60a61e90;  1 drivers
v0000026d60a529a0_0 .net *"_ivl_94", 31 0, L_0000026d60a65620;  1 drivers
v0000026d60a52720_0 .net "ina", 31 0, L_0000026d60a603b0;  1 drivers
v0000026d60a527c0_0 .net "inb", 31 0, L_0000026d60a5fff0;  alias, 1 drivers
v0000026d60a52360_0 .net "inc", 31 0, v0000026d60a502e0_0;  alias, 1 drivers
v0000026d60a4cb40_0 .net "ind", 31 0, L_0000026d60a62070;  alias, 1 drivers
v0000026d60a4b740_0 .net "ine", 31 0, v0000026d60a35780_0;  alias, 1 drivers
L_0000026d60a800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a4c1e0_0 .net "inf", 31 0, L_0000026d60a800d0;  1 drivers
L_0000026d60a80118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a4caa0_0 .net "ing", 31 0, L_0000026d60a80118;  1 drivers
L_0000026d60a80160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d60a4d180_0 .net "inh", 31 0, L_0000026d60a80160;  1 drivers
v0000026d60a4c640_0 .net "out", 31 0, L_0000026d60a65380;  alias, 1 drivers
v0000026d60a4b060_0 .net "sel", 2 0, L_0000026d60a60b30;  alias, 1 drivers
L_0000026d60a61530 .part L_0000026d60a60b30, 2, 1;
L_0000026d60a5fd70 .part L_0000026d60a60b30, 1, 1;
L_0000026d60a5f9b0 .part L_0000026d60a60b30, 0, 1;
LS_0000026d60a61b70_0_0 .concat [ 1 1 1 1], L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940;
LS_0000026d60a61b70_0_4 .concat [ 1 1 1 1], L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940;
LS_0000026d60a61b70_0_8 .concat [ 1 1 1 1], L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940;
LS_0000026d60a61b70_0_12 .concat [ 1 1 1 1], L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940;
LS_0000026d60a61b70_0_16 .concat [ 1 1 1 1], L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940;
LS_0000026d60a61b70_0_20 .concat [ 1 1 1 1], L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940;
LS_0000026d60a61b70_0_24 .concat [ 1 1 1 1], L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940;
LS_0000026d60a61b70_0_28 .concat [ 1 1 1 1], L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940, L_0000026d6093c940;
LS_0000026d60a61b70_1_0 .concat [ 4 4 4 4], LS_0000026d60a61b70_0_0, LS_0000026d60a61b70_0_4, LS_0000026d60a61b70_0_8, LS_0000026d60a61b70_0_12;
LS_0000026d60a61b70_1_4 .concat [ 4 4 4 4], LS_0000026d60a61b70_0_16, LS_0000026d60a61b70_0_20, LS_0000026d60a61b70_0_24, LS_0000026d60a61b70_0_28;
L_0000026d60a61b70 .concat [ 16 16 0 0], LS_0000026d60a61b70_1_0, LS_0000026d60a61b70_1_4;
L_0000026d60a61a30 .part L_0000026d60a60b30, 2, 1;
L_0000026d60a5feb0 .part L_0000026d60a60b30, 1, 1;
L_0000026d60a5fc30 .part L_0000026d60a60b30, 0, 1;
LS_0000026d60a60f90_0_0 .concat [ 1 1 1 1], L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730;
LS_0000026d60a60f90_0_4 .concat [ 1 1 1 1], L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730;
LS_0000026d60a60f90_0_8 .concat [ 1 1 1 1], L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730;
LS_0000026d60a60f90_0_12 .concat [ 1 1 1 1], L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730;
LS_0000026d60a60f90_0_16 .concat [ 1 1 1 1], L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730;
LS_0000026d60a60f90_0_20 .concat [ 1 1 1 1], L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730;
LS_0000026d60a60f90_0_24 .concat [ 1 1 1 1], L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730;
LS_0000026d60a60f90_0_28 .concat [ 1 1 1 1], L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730, L_0000026d60a66730;
LS_0000026d60a60f90_1_0 .concat [ 4 4 4 4], LS_0000026d60a60f90_0_0, LS_0000026d60a60f90_0_4, LS_0000026d60a60f90_0_8, LS_0000026d60a60f90_0_12;
LS_0000026d60a60f90_1_4 .concat [ 4 4 4 4], LS_0000026d60a60f90_0_16, LS_0000026d60a60f90_0_20, LS_0000026d60a60f90_0_24, LS_0000026d60a60f90_0_28;
L_0000026d60a60f90 .concat [ 16 16 0 0], LS_0000026d60a60f90_1_0, LS_0000026d60a60f90_1_4;
L_0000026d60a5fcd0 .part L_0000026d60a60b30, 2, 1;
L_0000026d60a609f0 .part L_0000026d60a60b30, 1, 1;
L_0000026d60a5faf0 .part L_0000026d60a60b30, 0, 1;
LS_0000026d60a60310_0_0 .concat [ 1 1 1 1], L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490;
LS_0000026d60a60310_0_4 .concat [ 1 1 1 1], L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490;
LS_0000026d60a60310_0_8 .concat [ 1 1 1 1], L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490;
LS_0000026d60a60310_0_12 .concat [ 1 1 1 1], L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490;
LS_0000026d60a60310_0_16 .concat [ 1 1 1 1], L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490;
LS_0000026d60a60310_0_20 .concat [ 1 1 1 1], L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490;
LS_0000026d60a60310_0_24 .concat [ 1 1 1 1], L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490;
LS_0000026d60a60310_0_28 .concat [ 1 1 1 1], L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490, L_0000026d60a66490;
LS_0000026d60a60310_1_0 .concat [ 4 4 4 4], LS_0000026d60a60310_0_0, LS_0000026d60a60310_0_4, LS_0000026d60a60310_0_8, LS_0000026d60a60310_0_12;
LS_0000026d60a60310_1_4 .concat [ 4 4 4 4], LS_0000026d60a60310_0_16, LS_0000026d60a60310_0_20, LS_0000026d60a60310_0_24, LS_0000026d60a60310_0_28;
L_0000026d60a60310 .concat [ 16 16 0 0], LS_0000026d60a60310_1_0, LS_0000026d60a60310_1_4;
L_0000026d60a60db0 .part L_0000026d60a60b30, 2, 1;
L_0000026d60a60590 .part L_0000026d60a60b30, 1, 1;
L_0000026d60a60270 .part L_0000026d60a60b30, 0, 1;
LS_0000026d60a61df0_0_0 .concat [ 1 1 1 1], L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0;
LS_0000026d60a61df0_0_4 .concat [ 1 1 1 1], L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0;
LS_0000026d60a61df0_0_8 .concat [ 1 1 1 1], L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0;
LS_0000026d60a61df0_0_12 .concat [ 1 1 1 1], L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0;
LS_0000026d60a61df0_0_16 .concat [ 1 1 1 1], L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0;
LS_0000026d60a61df0_0_20 .concat [ 1 1 1 1], L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0;
LS_0000026d60a61df0_0_24 .concat [ 1 1 1 1], L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0;
LS_0000026d60a61df0_0_28 .concat [ 1 1 1 1], L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0, L_0000026d60a65fc0;
LS_0000026d60a61df0_1_0 .concat [ 4 4 4 4], LS_0000026d60a61df0_0_0, LS_0000026d60a61df0_0_4, LS_0000026d60a61df0_0_8, LS_0000026d60a61df0_0_12;
LS_0000026d60a61df0_1_4 .concat [ 4 4 4 4], LS_0000026d60a61df0_0_16, LS_0000026d60a61df0_0_20, LS_0000026d60a61df0_0_24, LS_0000026d60a61df0_0_28;
L_0000026d60a61df0 .concat [ 16 16 0 0], LS_0000026d60a61df0_1_0, LS_0000026d60a61df0_1_4;
L_0000026d60a61cb0 .part L_0000026d60a60b30, 2, 1;
L_0000026d60a60090 .part L_0000026d60a60b30, 1, 1;
L_0000026d60a61710 .part L_0000026d60a60b30, 0, 1;
LS_0000026d60a61e90_0_0 .concat [ 1 1 1 1], L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0;
LS_0000026d60a61e90_0_4 .concat [ 1 1 1 1], L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0;
LS_0000026d60a61e90_0_8 .concat [ 1 1 1 1], L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0;
LS_0000026d60a61e90_0_12 .concat [ 1 1 1 1], L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0;
LS_0000026d60a61e90_0_16 .concat [ 1 1 1 1], L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0;
LS_0000026d60a61e90_0_20 .concat [ 1 1 1 1], L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0;
LS_0000026d60a61e90_0_24 .concat [ 1 1 1 1], L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0;
LS_0000026d60a61e90_0_28 .concat [ 1 1 1 1], L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0, L_0000026d60a651c0;
LS_0000026d60a61e90_1_0 .concat [ 4 4 4 4], LS_0000026d60a61e90_0_0, LS_0000026d60a61e90_0_4, LS_0000026d60a61e90_0_8, LS_0000026d60a61e90_0_12;
LS_0000026d60a61e90_1_4 .concat [ 4 4 4 4], LS_0000026d60a61e90_0_16, LS_0000026d60a61e90_0_20, LS_0000026d60a61e90_0_24, LS_0000026d60a61e90_0_28;
L_0000026d60a61e90 .concat [ 16 16 0 0], LS_0000026d60a61e90_1_0, LS_0000026d60a61e90_1_4;
S_0000026d60a31050 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000026d60a4d0e0_0 .net "Write_Data", 31 0, v0000026d60a21da0_0;  alias, 1 drivers
v0000026d60a4aca0_0 .net "addr", 31 0, v0000026d60a22ac0_0;  alias, 1 drivers
v0000026d60a4c5a0_0 .net "clk", 0 0, L_0000026d609a2020;  alias, 1 drivers
v0000026d60a4b420_0 .net "mem_out", 31 0, v0000026d60a4c140_0;  alias, 1 drivers
v0000026d60a4bf60_0 .net "mem_read", 0 0, v0000026d60a22de0_0;  alias, 1 drivers
v0000026d60a4b4c0_0 .net "mem_write", 0 0, v0000026d60a21d00_0;  alias, 1 drivers
S_0000026d60a311e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000026d60a31050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000026d60a4c460 .array "DataMem", 1023 0, 31 0;
v0000026d60a4be20_0 .net "Data_In", 31 0, v0000026d60a21da0_0;  alias, 1 drivers
v0000026d60a4c140_0 .var "Data_Out", 31 0;
v0000026d60a4c500_0 .net "Write_en", 0 0, v0000026d60a21d00_0;  alias, 1 drivers
v0000026d60a4b1a0_0 .net "addr", 31 0, v0000026d60a22ac0_0;  alias, 1 drivers
v0000026d60a4b380_0 .net "clk", 0 0, L_0000026d609a2020;  alias, 1 drivers
v0000026d60a4c000_0 .var/i "i", 31 0;
S_0000026d60a31500 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000026d60a54a80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026d60a54ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026d60a54af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026d60a54b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026d60a54b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026d60a54b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026d60a54bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026d60a54c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026d60a54c40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026d60a54c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026d60a54cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026d60a54ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026d60a54d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026d60a54d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026d60a54d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026d60a54dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026d60a54e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026d60a54e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026d60a54e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026d60a54ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026d60a54ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026d60a54f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026d60a54f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026d60a54f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026d60a54fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026d60a4ba60_0 .net "MEM_ALU_OUT", 31 0, v0000026d60a22ac0_0;  alias, 1 drivers
v0000026d60a4c0a0_0 .net "MEM_Data_mem_out", 31 0, v0000026d60a4c140_0;  alias, 1 drivers
v0000026d60a4d220_0 .net "MEM_memread", 0 0, v0000026d60a22de0_0;  alias, 1 drivers
v0000026d60a4ad40_0 .net "MEM_opcode", 11 0, v0000026d60a21c60_0;  alias, 1 drivers
v0000026d60a4d040_0 .net "MEM_rd_ind", 4 0, v0000026d60a22f20_0;  alias, 1 drivers
v0000026d60a4aac0_0 .net "MEM_rd_indzero", 0 0, v0000026d60a23f60_0;  alias, 1 drivers
v0000026d60a4b9c0_0 .net "MEM_regwrite", 0 0, v0000026d60a24140_0;  alias, 1 drivers
v0000026d60a4c780_0 .var "WB_ALU_OUT", 31 0;
v0000026d60a4cdc0_0 .var "WB_Data_mem_out", 31 0;
v0000026d60a4bba0_0 .var "WB_memread", 0 0;
v0000026d60a4c320_0 .var "WB_rd_ind", 4 0;
v0000026d60a4b920_0 .var "WB_rd_indzero", 0 0;
v0000026d60a4bce0_0 .var "WB_regwrite", 0 0;
v0000026d60a4cc80_0 .net "clk", 0 0, L_0000026d60acbd90;  1 drivers
v0000026d60a4ade0_0 .var "hlt", 0 0;
v0000026d60a4b600_0 .net "rst", 0 0, v0000026d60a5d430_0;  alias, 1 drivers
E_0000026d609bbec0 .event posedge, v0000026d60a23e20_0, v0000026d60a4cc80_0;
S_0000026d60a2fa70 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000026d609dcea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000026d60acbe00 .functor AND 32, v0000026d60a4cdc0_0, L_0000026d60ad1050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60acbc40 .functor NOT 1, v0000026d60a4bba0_0, C4<0>, C4<0>, C4<0>;
L_0000026d60acbe70 .functor AND 32, v0000026d60a4c780_0, L_0000026d60ad15f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026d60acbb60 .functor OR 32, L_0000026d60acbe00, L_0000026d60acbe70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026d60a4ce60_0 .net "Write_Data_RegFile", 31 0, L_0000026d60acbb60;  alias, 1 drivers
v0000026d60a4b6a0_0 .net *"_ivl_0", 31 0, L_0000026d60ad1050;  1 drivers
v0000026d60a4c3c0_0 .net *"_ivl_2", 31 0, L_0000026d60acbe00;  1 drivers
v0000026d60a4bec0_0 .net *"_ivl_4", 0 0, L_0000026d60acbc40;  1 drivers
v0000026d60a4afc0_0 .net *"_ivl_6", 31 0, L_0000026d60ad15f0;  1 drivers
v0000026d60a4c820_0 .net *"_ivl_8", 31 0, L_0000026d60acbe70;  1 drivers
v0000026d60a4c6e0_0 .net "alu_out", 31 0, v0000026d60a4c780_0;  alias, 1 drivers
v0000026d60a4ca00_0 .net "mem_out", 31 0, v0000026d60a4cdc0_0;  alias, 1 drivers
v0000026d60a4c8c0_0 .net "mem_read", 0 0, v0000026d60a4bba0_0;  alias, 1 drivers
LS_0000026d60ad1050_0_0 .concat [ 1 1 1 1], v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0;
LS_0000026d60ad1050_0_4 .concat [ 1 1 1 1], v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0;
LS_0000026d60ad1050_0_8 .concat [ 1 1 1 1], v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0;
LS_0000026d60ad1050_0_12 .concat [ 1 1 1 1], v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0;
LS_0000026d60ad1050_0_16 .concat [ 1 1 1 1], v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0;
LS_0000026d60ad1050_0_20 .concat [ 1 1 1 1], v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0;
LS_0000026d60ad1050_0_24 .concat [ 1 1 1 1], v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0;
LS_0000026d60ad1050_0_28 .concat [ 1 1 1 1], v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0, v0000026d60a4bba0_0;
LS_0000026d60ad1050_1_0 .concat [ 4 4 4 4], LS_0000026d60ad1050_0_0, LS_0000026d60ad1050_0_4, LS_0000026d60ad1050_0_8, LS_0000026d60ad1050_0_12;
LS_0000026d60ad1050_1_4 .concat [ 4 4 4 4], LS_0000026d60ad1050_0_16, LS_0000026d60ad1050_0_20, LS_0000026d60ad1050_0_24, LS_0000026d60ad1050_0_28;
L_0000026d60ad1050 .concat [ 16 16 0 0], LS_0000026d60ad1050_1_0, LS_0000026d60ad1050_1_4;
LS_0000026d60ad15f0_0_0 .concat [ 1 1 1 1], L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40;
LS_0000026d60ad15f0_0_4 .concat [ 1 1 1 1], L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40;
LS_0000026d60ad15f0_0_8 .concat [ 1 1 1 1], L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40;
LS_0000026d60ad15f0_0_12 .concat [ 1 1 1 1], L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40;
LS_0000026d60ad15f0_0_16 .concat [ 1 1 1 1], L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40;
LS_0000026d60ad15f0_0_20 .concat [ 1 1 1 1], L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40;
LS_0000026d60ad15f0_0_24 .concat [ 1 1 1 1], L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40;
LS_0000026d60ad15f0_0_28 .concat [ 1 1 1 1], L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40, L_0000026d60acbc40;
LS_0000026d60ad15f0_1_0 .concat [ 4 4 4 4], LS_0000026d60ad15f0_0_0, LS_0000026d60ad15f0_0_4, LS_0000026d60ad15f0_0_8, LS_0000026d60ad15f0_0_12;
LS_0000026d60ad15f0_1_4 .concat [ 4 4 4 4], LS_0000026d60ad15f0_0_16, LS_0000026d60ad15f0_0_20, LS_0000026d60ad15f0_0_24, LS_0000026d60ad15f0_0_28;
L_0000026d60ad15f0 .concat [ 16 16 0 0], LS_0000026d60ad15f0_1_0, LS_0000026d60ad15f0_1_4;
    .scope S_0000026d60a30ba0;
T_0 ;
    %wait E_0000026d609bbb40;
    %load/vec4 v0000026d60a515a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026d60a502e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026d60a50060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000026d60a51500_0;
    %assign/vec4 v0000026d60a502e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026d60a31370;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d60a52220_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000026d60a52220_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026d60a52220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %load/vec4 v0000026d60a52220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026d60a52220_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4ffc0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000026d60a30880;
T_2 ;
    %wait E_0000026d609bc0c0;
    %load/vec4 v0000026d60a50f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026d60a38990_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a36410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a509c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a504c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a51dc0_0, 0;
    %assign/vec4 v0000026d60a50c40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026d60a50ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000026d60a51aa0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026d60a38990_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a36410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a509c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a504c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a51dc0_0, 0;
    %assign/vec4 v0000026d60a50c40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000026d60a50ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000026d60a50920_0;
    %assign/vec4 v0000026d60a36410_0, 0;
    %load/vec4 v0000026d60a520e0_0;
    %assign/vec4 v0000026d60a38990_0, 0;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026d60a504c0_0, 0;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026d60a50c40_0, 4, 5;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026d60a50c40_0, 4, 5;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000026d60a50920_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000026d60a51dc0_0, 0;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000026d60a509c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000026d60a509c0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000026d60a50920_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026d60a509c0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026d60a30560;
T_3 ;
    %wait E_0000026d609bbb40;
    %load/vec4 v0000026d60a3e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d60a3dfd0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000026d60a3dfd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026d60a3dfd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a3e070, 0, 4;
    %load/vec4 v0000026d60a3dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026d60a3dfd0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026d60a3e110_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000026d60a3dd50_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000026d60a3df30_0;
    %load/vec4 v0000026d60a3e110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a3e070, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a3e070, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026d60a30560;
T_4 ;
    %wait E_0000026d609bc700;
    %load/vec4 v0000026d60a3e110_0;
    %load/vec4 v0000026d60a3de90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000026d60a3e110_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000026d60a3dd50_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000026d60a3df30_0;
    %assign/vec4 v0000026d60a3dcb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026d60a3de90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026d60a3e070, 4;
    %assign/vec4 v0000026d60a3dcb0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026d60a30560;
T_5 ;
    %wait E_0000026d609bc700;
    %load/vec4 v0000026d60a3e110_0;
    %load/vec4 v0000026d60a3e1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000026d60a3e110_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000026d60a3dd50_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000026d60a3df30_0;
    %assign/vec4 v0000026d60a3ddf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026d60a3e1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026d60a3e070, 4;
    %assign/vec4 v0000026d60a3ddf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026d60a30560;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000026d60a306f0;
    %jmp t_0;
    .scope S_0000026d60a306f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d60a3dc10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000026d60a3dc10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000026d60a3dc10_0;
    %ix/getv/s 4, v0000026d60a3dc10_0;
    %load/vec4a v0000026d60a3e070, 4;
    %ix/getv/s 4, v0000026d60a3dc10_0;
    %load/vec4a v0000026d60a3e070, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026d60a3dc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026d60a3dc10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000026d60a30560;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000026d60a30a10;
T_7 ;
    %wait E_0000026d609bc540;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d60a3d7b0_0, 0, 32;
    %load/vec4 v0000026d60a3d8f0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026d60a3d8f0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026d60a3d850_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026d60a3d7b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026d60a3d8f0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026d60a3d8f0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026d60a3d8f0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026d60a3d850_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026d60a3d7b0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000026d60a3d850_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000026d60a3d850_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026d60a3d7b0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026d60a300b0;
T_8 ;
    %wait E_0000026d609bbb40;
    %load/vec4 v0000026d60a3a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026d60a39c50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026d60a39ed0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026d60a39ed0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000026d60a39c50_0;
    %load/vec4 v0000026d60a3b370_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026d60a39c50_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026d60a39c50_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026d60a39c50_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026d60a39c50_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026d60a39c50_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026d60a39c50_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026d60a300b0;
T_9 ;
    %wait E_0000026d609bbb40;
    %load/vec4 v0000026d60a3a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a3a150_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026d60a39f70_0;
    %assign/vec4 v0000026d60a3a150_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026d60a30240;
T_10 ;
    %wait E_0000026d609bc7c0;
    %load/vec4 v0000026d60a3b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d60a3da30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d60a3cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a3d030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d60a3b190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d60a39d90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026d60a39430_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000026d60a394d0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000026d60a3a5b0_0;
    %load/vec4 v0000026d60a3add0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000026d60a3a6f0_0;
    %load/vec4 v0000026d60a3add0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000026d60a39610_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000026d60a399d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000026d60a3a5b0_0;
    %load/vec4 v0000026d60a3b0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000026d60a3a6f0_0;
    %load/vec4 v0000026d60a3b0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a3da30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a3cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a3d030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d60a3b190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a39d90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000026d60a3a3d0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a3da30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d60a3cf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d60a3d030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a3b190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a39d90_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d60a3da30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d60a3cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a3d030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a3b190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a39d90_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026d60a30ec0;
T_11 ;
    %wait E_0000026d609bc040;
    %load/vec4 v0000026d60a31900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026d60a32120_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a31ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a330c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a332a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33200_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a32c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a31e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a32080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a33f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a31f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a33480_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a33340_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a33840_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a31ae0_0, 0;
    %assign/vec4 v0000026d60a32f80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000026d60a333e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000026d60a31c20_0;
    %assign/vec4 v0000026d60a32f80_0, 0;
    %load/vec4 v0000026d60a33de0_0;
    %assign/vec4 v0000026d60a31ae0_0, 0;
    %load/vec4 v0000026d60a33e80_0;
    %assign/vec4 v0000026d60a33840_0, 0;
    %load/vec4 v0000026d60a32e40_0;
    %assign/vec4 v0000026d60a33340_0, 0;
    %load/vec4 v0000026d60a338e0_0;
    %assign/vec4 v0000026d60a33480_0, 0;
    %load/vec4 v0000026d60a33ca0_0;
    %assign/vec4 v0000026d60a31f40_0, 0;
    %load/vec4 v0000026d60a32bc0_0;
    %assign/vec4 v0000026d60a33f20_0, 0;
    %load/vec4 v0000026d60a324e0_0;
    %assign/vec4 v0000026d60a33a20_0, 0;
    %load/vec4 v0000026d60a32a80_0;
    %assign/vec4 v0000026d60a32080_0, 0;
    %load/vec4 v0000026d60a32b20_0;
    %assign/vec4 v0000026d60a31e00_0, 0;
    %load/vec4 v0000026d60a329e0_0;
    %assign/vec4 v0000026d60a32c60_0, 0;
    %load/vec4 v0000026d60a33d40_0;
    %assign/vec4 v0000026d60a33200_0, 0;
    %load/vec4 v0000026d60a33c00_0;
    %assign/vec4 v0000026d60a332a0_0, 0;
    %load/vec4 v0000026d60a321c0_0;
    %assign/vec4 v0000026d60a33660_0, 0;
    %load/vec4 v0000026d60a32300_0;
    %assign/vec4 v0000026d60a33700_0, 0;
    %load/vec4 v0000026d60a33b60_0;
    %assign/vec4 v0000026d60a33020_0, 0;
    %load/vec4 v0000026d60a33ac0_0;
    %assign/vec4 v0000026d60a330c0_0, 0;
    %load/vec4 v0000026d60a32da0_0;
    %assign/vec4 v0000026d60a31ea0_0, 0;
    %load/vec4 v0000026d60a32440_0;
    %assign/vec4 v0000026d60a32120_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026d60a32120_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a31ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a330c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a332a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33200_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a32c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a31e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a32080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a33a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a33f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a31f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a33480_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a33340_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a33840_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a31ae0_0, 0;
    %assign/vec4 v0000026d60a32f80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026d60a2fd90;
T_12 ;
    %wait E_0000026d609bbb80;
    %load/vec4 v0000026d60a3a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a35780_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a34ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a35460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a351e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a356e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a35280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a355a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a34d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a34ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a35140_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a34100_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a34c40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a35640_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026d60a349c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a346a0_0, 0;
    %assign/vec4 v0000026d60a34600_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026d60a38d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026d60a319a0_0;
    %assign/vec4 v0000026d60a34600_0, 0;
    %load/vec4 v0000026d60a31a40_0;
    %assign/vec4 v0000026d60a346a0_0, 0;
    %load/vec4 v0000026d60a34240_0;
    %assign/vec4 v0000026d60a349c0_0, 0;
    %load/vec4 v0000026d60a34b00_0;
    %assign/vec4 v0000026d60a35640_0, 0;
    %load/vec4 v0000026d60a350a0_0;
    %assign/vec4 v0000026d60a34c40_0, 0;
    %load/vec4 v0000026d60a353c0_0;
    %assign/vec4 v0000026d60a34100_0, 0;
    %load/vec4 v0000026d60a32580_0;
    %assign/vec4 v0000026d60a35140_0, 0;
    %load/vec4 v0000026d60a344c0_0;
    %assign/vec4 v0000026d60a34ba0_0, 0;
    %load/vec4 v0000026d60a34560_0;
    %assign/vec4 v0000026d60a34d80_0, 0;
    %load/vec4 v0000026d60a34f60_0;
    %assign/vec4 v0000026d60a355a0_0, 0;
    %load/vec4 v0000026d60a35000_0;
    %assign/vec4 v0000026d60a34e20_0, 0;
    %load/vec4 v0000026d60a341a0_0;
    %assign/vec4 v0000026d60a35280_0, 0;
    %load/vec4 v0000026d60a342e0_0;
    %assign/vec4 v0000026d60a356e0_0, 0;
    %load/vec4 v0000026d60a35500_0;
    %assign/vec4 v0000026d60a34ce0_0, 0;
    %load/vec4 v0000026d60a347e0_0;
    %assign/vec4 v0000026d60a351e0_0, 0;
    %load/vec4 v0000026d60a34380_0;
    %assign/vec4 v0000026d60a34740_0, 0;
    %load/vec4 v0000026d60a35320_0;
    %assign/vec4 v0000026d60a34920_0, 0;
    %load/vec4 v0000026d60a34880_0;
    %assign/vec4 v0000026d60a35460_0, 0;
    %load/vec4 v0000026d60a31b80_0;
    %assign/vec4 v0000026d60a34ec0_0, 0;
    %load/vec4 v0000026d60a32620_0;
    %assign/vec4 v0000026d60a35780_0, 0;
    %load/vec4 v0000026d60a34420_0;
    %assign/vec4 v0000026d60a34a60_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a35780_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a34ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a35460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a351e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a356e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a35280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a34e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a355a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a34d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a34ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a35140_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a34100_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a34c40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a35640_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026d60a349c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a346a0_0, 0;
    %assign/vec4 v0000026d60a34600_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026d6082da30;
T_13 ;
    %wait E_0000026d609bac80;
    %load/vec4 v0000026d60a28010_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026d60a26ad0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000026d6082d8a0;
T_14 ;
    %wait E_0000026d609bacc0;
    %load/vec4 v0000026d60a27930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000026d60a268f0_0;
    %pad/u 33;
    %load/vec4 v0000026d60a26990_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000026d60a268f0_0;
    %pad/u 33;
    %load/vec4 v0000026d60a26990_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000026d60a268f0_0;
    %pad/u 33;
    %load/vec4 v0000026d60a26990_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000026d60a268f0_0;
    %pad/u 33;
    %load/vec4 v0000026d60a26990_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000026d60a268f0_0;
    %pad/u 33;
    %load/vec4 v0000026d60a26990_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000026d60a268f0_0;
    %pad/u 33;
    %load/vec4 v0000026d60a26990_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000026d60a26990_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000026d60a279d0_0;
    %load/vec4 v0000026d60a26990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026d60a268f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000026d60a26990_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000026d60a26990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %load/vec4 v0000026d60a268f0_0;
    %ix/getv 4, v0000026d60a26990_0;
    %shiftl 4;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000026d60a26990_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000026d60a279d0_0;
    %load/vec4 v0000026d60a26990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026d60a268f0_0;
    %load/vec4 v0000026d60a26990_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000026d60a26990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %load/vec4 v0000026d60a268f0_0;
    %ix/getv 4, v0000026d60a26990_0;
    %shiftr 4;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %load/vec4 v0000026d60a268f0_0;
    %load/vec4 v0000026d60a26990_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d60a279d0_0, 0;
    %load/vec4 v0000026d60a26990_0;
    %load/vec4 v0000026d60a268f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000026d60a27b10_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026d607769c0;
T_15 ;
    %wait E_0000026d609baf40;
    %load/vec4 v0000026d60a23e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000026d60a23f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a24140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a21d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a22de0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026d60a21c60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a22f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a21da0_0, 0;
    %assign/vec4 v0000026d60a22ac0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026d60944a00_0;
    %assign/vec4 v0000026d60a22ac0_0, 0;
    %load/vec4 v0000026d60a228e0_0;
    %assign/vec4 v0000026d60a21da0_0, 0;
    %load/vec4 v0000026d60a22b60_0;
    %assign/vec4 v0000026d60a22f20_0, 0;
    %load/vec4 v0000026d6092de40_0;
    %assign/vec4 v0000026d60a21c60_0, 0;
    %load/vec4 v0000026d60944e60_0;
    %assign/vec4 v0000026d60a22de0_0, 0;
    %load/vec4 v0000026d6092dda0_0;
    %assign/vec4 v0000026d60a21d00_0, 0;
    %load/vec4 v0000026d60a23420_0;
    %assign/vec4 v0000026d60a24140_0, 0;
    %load/vec4 v0000026d60a22e80_0;
    %assign/vec4 v0000026d60a23f60_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026d60a311e0;
T_16 ;
    %wait E_0000026d609bc700;
    %load/vec4 v0000026d60a4c500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000026d60a4be20_0;
    %load/vec4 v0000026d60a4b1a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4c460, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026d60a311e0;
T_17 ;
    %wait E_0000026d609bc700;
    %load/vec4 v0000026d60a4b1a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026d60a4c460, 4;
    %assign/vec4 v0000026d60a4c140_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026d60a311e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d60a4c000_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000026d60a4c000_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026d60a4c000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d60a4c460, 0, 4;
    %load/vec4 v0000026d60a4c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026d60a4c000_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000026d60a311e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d60a4c000_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000026d60a4c000_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000026d60a4c000_0;
    %load/vec4a v0000026d60a4c460, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000026d60a4c000_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026d60a4c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026d60a4c000_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000026d60a31500;
T_20 ;
    %wait E_0000026d609bbec0;
    %load/vec4 v0000026d60a4b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000026d60a4b920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a4ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a4bce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d60a4bba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026d60a4c320_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026d60a4cdc0_0, 0;
    %assign/vec4 v0000026d60a4c780_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026d60a4ba60_0;
    %assign/vec4 v0000026d60a4c780_0, 0;
    %load/vec4 v0000026d60a4c0a0_0;
    %assign/vec4 v0000026d60a4cdc0_0, 0;
    %load/vec4 v0000026d60a4d220_0;
    %assign/vec4 v0000026d60a4bba0_0, 0;
    %load/vec4 v0000026d60a4d040_0;
    %assign/vec4 v0000026d60a4c320_0, 0;
    %load/vec4 v0000026d60a4b9c0_0;
    %assign/vec4 v0000026d60a4bce0_0, 0;
    %load/vec4 v0000026d60a4aac0_0;
    %assign/vec4 v0000026d60a4b920_0, 0;
    %load/vec4 v0000026d60a4ad40_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000026d60a4ade0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026d609dcea0;
T_21 ;
    %wait E_0000026d609ba980;
    %load/vec4 v0000026d60a5d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026d60a5f410_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026d60a5f410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026d60a5f410_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026d607f9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026d60a5e470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026d60a5d430_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000026d607f9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000026d60a5e470_0;
    %inv;
    %assign/vec4 v0000026d60a5e470_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000026d607f9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026d60a5d430_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026d60a5d430_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000026d60a5eb50_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
