# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 0.000256 1024 0.83 1630 86784 5.61562 4.40963 176.108 131.055 317.297 317.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 0.000256 1024 0.83 1630 86400 5.63184 4.40934 200.352 130.804 341.311 341.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 0.000256 1024 0.83 1630 86400 5.60243 4.39354 211.118 130.841 352.06 352.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1200 0.000256 1024 0.83 1630 86784 5.60947 4.40374 196.209 131.194 337.526 337.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 0.000256 1024 0.83 1630 86400 5.62947 4.3991 196.124 130.653 336.917 337.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 0.000256 1024 0.83 1630 86464 5.60304 4.3912 204.791 130.782 345.671 345.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 0.000256 1024 0.83 1630 86400 5.63248 4.41056 203.657 130.972 344.781 344.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 0.000256 1024 0.83 1630 86528 5.60582 4.39491 198.777 130.919 339.803 339.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 0.000256 1024 0.83 1630 86016 5.57338 4.36938 201.062 130.316 341.434 341.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 0.000256 1024 0.83 1630 85600 5.60493 4.38669 214.891 130.34 355.331 355.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 0.000256 1024 0.83 1630 86016 5.60813 4.39965 247.386 131.063 388.562 388.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1200 0.000256 1024 0.83 1635 86656 5.61424 4.3991 175.07 131.095 316.291 316.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 0.000256 1024 0.83 1635 86720 5.64768 4.41325 174.458 131.109 315.736 315.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 0.000256 1024 0.83 1635 86592 5.61901 4.4056 174.97 131.033 316.136 316.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 0.000256 1024 0.83 1635 86464 5.63302 4.40637 179.39 131.02 320.561 320.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 0.000256 1024 0.83 1635 86528 5.62077 4.40934 180.02 131.159 321.318 321.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 0.000256 1024 0.83 1635 86400 5.63466 4.4072 208.004 130.789 348.95 349.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 0.000256 1024 0.83 1635 86400 5.60333 4.39296 201.288 130.753 342.149 342.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 0.000256 1024 0.83 1635 86400 5.60134 4.39747 216.319 131.093 357.524 357.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 0.000256 1024 0.83 1635 86400 5.62531 4.40061 214.246 130.669 355.052 355.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 0.000256 1024 0.83 1635 86016 5.6105 4.38992 212.938 130.707 353.759 353.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 0.000256 1024 0.83 1635 86400 5.6224 4.40976 210.589 130.991 351.727 351.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 0.000256 1024 0.83 1635 86016 5.60845 4.39501 201.115 130.809 342.037 342.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 0.000256 1024 0.83 1635 85248 5.58611 4.37043 232.75 130.288 373.106 373.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 0.000256 1024 0.83 1635 85600 5.61242 4.38333 235.796 130.366 376.272 376.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 0.000256 1024 0.83 1635 86016 5.6135 4.3975 208.113 130.961 349.201 349.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1200 0.000256 1024 0.83 1640 86656 5.61427 4.39997 163.451 131.342 304.918 305.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 0.000256 1024 0.83 1640 86720 5.63363 4.41421 183.598 131.217 324.971 325.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 0.000256 1024 0.83 1640 86592 5.62134 4.4073 171.345 131.027 312.509 312.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 0.000256 1024 0.83 1640 86464 5.632 4.4032 176.588 131.036 317.765 317.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 0.000256 1024 0.83 1640 86528 5.61776 4.40621 172.9 131.151 314.187 314.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 0.000256 1024 0.83 1640 86400 5.62992 4.40842 217.351 130.927 358.428 358.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 0.000256 1024 0.83 1640 86400 5.61117 4.39904 154.813 131.023 295.955 296.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 0.000256 1024 0.83 1640 86400 5.60483 4.38893 209.217 131.018 350.335 350.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 0.000256 1024 0.83 1640 86400 5.60835 4.39312 149.57 130.838 290.52 290.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 0.000256 1024 0.83 1640 86400 5.6017 4.4001 194.477 131.206 335.792 335.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 0.000256 1024 0.83 1640 85248 5.58918 4.37174 142.415 130.194 282.68 282.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 0.000256 1024 0.83 1640 86400 5.62355 4.4017 205.523 130.617 346.274 346.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 0.000256 1024 0.83 1640 85600 5.61181 4.38736 147.425 130.249 287.779 287.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 0.000256 1024 0.83 1640 86016 5.61078 4.39149 258.492 130.704 399.311 399.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 0.000256 1024 0.83 1640 85120 5.58371 4.36877 169.095 130.257 309.41 309.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 0.000256 1024 0.83 1640 86400 5.62653 4.408 249.165 130.998 390.305 390.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 0.000256 1024 0.83 1640 85440 5.60323 4.38288 168.812 130.513 309.42 309.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 0.000256 1024 0.83 1640 86016 5.61123 4.39254 240.752 130.889 381.754 381.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 0.000256 1024 0.83 1640 86016 5.60176 4.40064 166.259 130.943 307.311 307.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 0.000256 1024 0.83 1640 85248 5.59091 4.37248 209.246 130.165 349.486 349.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 0.000256 1024 0.83 1640 84480 5.61411 4.38067 148.844 130.576 289.521 289.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 0.000256 1024 0.83 1640 85600 5.60746 4.38282 220.094 130.37 360.566 360.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 0.000256 1024 0.83 1640 84800 5.55456 4.35398 160.55 129.423 299.995 300.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 0.000256 1024 0.83 1632 86784 5.60947 4.40077 161.434 131.129 302.682 302.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 0.000256 1024 0.83 1632 86880 5.63709 4.40861 170.725 131.224 312.105 312.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 0.000256 1024 0.83 1632 86784 5.61344 4.4064 170.099 131.153 311.38 311.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 0.000256 1024 0.83 1632 86784 5.6112 4.39971 114.568 131.071 255.763 255.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 0.000256 1024 0.83 1632 86688 5.62493 4.40643 194.487 130.884 335.511 335.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 0.000256 1024 0.83 1632 86464 5.60102 4.38314 126.717 130.682 267.493 267.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 0.000256 1024 0.83 1632 86784 5.6079 4.4073 185.969 131.161 327.254 327.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 0.000256 1024 0.83 1632 86528 5.60928 4.39142 125.198 130.793 266.106 266.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 0.000256 1024 0.83 1632 86400 5.63622 4.40506 205.383 130.9 346.436 346.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 0.000256 1024 0.83 1632 86400 5.60742 4.39744 147.861 131.001 288.976 289.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 0.000256 1024 0.83 1632 86400 5.60413 4.39066 196.603 130.826 337.534 337.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 0.000256 1024 0.83 1632 86400 5.60378 4.39459 144.21 130.838 285.154 285.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 0.000256 1024 0.83 1632 86784 5.60435 4.39971 250.99 131.201 392.304 392.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 0.000256 1024 0.83 1632 86016 5.56915 4.37443 162.302 130.163 302.52 302.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 0.000256 1024 0.83 1632 86400 5.62349 4.3991 246.129 130.76 387.02 387.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 0.000256 1024 0.83 1632 85600 5.60506 4.38477 168.067 130.248 308.41 308.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 0.000256 1024 0.83 1632 86464 5.60051 4.39274 241.105 130.812 382.023 382.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 0.000256 1024 0.83 1632 86016 5.57251 4.37056 162.102 130.413 302.571 302.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 0.000256 1024 0.83 1632 86400 5.63168 4.40902 233.444 131.116 374.713 374.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 0.000256 1024 0.83 1632 85440 5.60317 4.38272 152.701 130.542 293.345 293.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 0.000256 1024 0.83 1632 86528 5.60701 4.39296 225.082 130.788 365.984 366.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 0.000256 1024 0.83 1632 86016 5.61066 4.39754 152.461 130.977 293.557 293.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 0.000256 1024 0.83 1650 86528 5.60864 4.40163 182.911 130.987 324.017 324.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 0.000256 1024 0.83 1650 86560 5.63504 4.41485 165.935 131.104 307.199 307.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 0.000256 1024 0.83 1650 86080 5.61734 4.39312 111.03 130.848 251.998 252.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 0.000256 1024 0.83 1650 86592 5.61466 4.40618 178.318 131.153 319.602 319.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 0.000256 1024 0.83 1650 86400 5.60726 4.4049 117.57 131.08 258.774 258.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 0.000256 1024 0.83 1650 86464 5.62675 4.40544 189.119 130.926 330.194 330.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 0.000256 1024 0.83 1650 86016 5.61037 4.38829 122.686 130.7 263.495 263.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 0.000256 1024 0.83 1650 86528 5.60787 4.4073 195.869 131.013 337.008 337.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 0.000256 1024 0.83 1650 86016 5.60909 4.39606 131.698 130.902 272.716 272.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 0.000256 1024 0.83 1650 86400 5.62176 4.4073 210.24 130.807 351.186 351.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 0.000256 1024 0.83 1650 86400 5.60832 4.40282 152.313 131.231 293.658 293.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 0.000256 1024 0.83 1650 86080 5.60605 4.39683 197.618 130.73 338.458 338.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 0.000256 1024 0.83 1650 85760 5.60173 4.39194 144.312 130.942 285.355 285.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 0.000256 1024 0.83 1650 86400 5.60781 4.40115 246.672 131.216 388.007 388.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 0.000256 1024 0.83 1650 85248 5.5873 4.37267 165.542 130.194 305.803 305.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 0.000256 1024 0.83 1650 86000 5.63686 4.3993 244.968 130.758 385.869 385.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 0.000256 1024 0.83 1650 85600 5.6039 4.38291 167.289 130.263 307.647 307.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 0.000256 1024 0.83 1650 86016 5.60333 4.38739 237.029 130.787 377.918 378.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 0.000256 1024 0.83 1650 85120 5.58134 4.37248 158.769 130.23 299.063 299.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 0.000256 1024 0.83 1650 86400 5.62995 4.41027 231.67 131.117 372.936 373.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 0.000256 1024 0.83 1650 85440 5.60397 4.3855 154.93 130.512 295.544 295.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 0.000256 1024 0.83 1650 86016 5.60032 4.3937 223.203 130.795 364.1 364.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 0.000256 1024 0.83 1650 86016 5.60784 4.3991 157.381 130.964 298.464 298.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 0.000256 1024 0.83 1632 86784 5.60176 4.40026 162.3 131.102 303.518 303.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1200 0.000256 1024 0.83 1632 86784 5.62166 4.4103 107.779 131.182 249.102 249.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 0.000256 1024 0.83 1632 86880 5.63834 4.41155 164.64 131.216 306.021 306.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 0.000256 1024 0.83 1632 86400 5.60662 4.39277 109.974 130.838 250.916 251.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 0.000256 1024 0.83 1632 86784 5.61354 4.41104 180.484 131.121 321.741 321.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 0.000256 1024 0.83 1632 86784 5.6016 4.3991 118.224 131.215 259.551 259.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 0.000256 1024 0.83 1632 86688 5.6209 4.40387 174.5 131.02 315.652 315.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 0.000256 1024 0.83 1632 86464 5.60032 4.39334 115.892 130.71 256.707 256.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 0.000256 1024 0.83 1632 86688 5.63142 4.41344 97.8291 131.063 239.046 239.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 0.000256 1024 0.83 1632 86784 5.61011 4.40963 176.805 131.067 318.002 318.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 0.000256 1024 0.83 1632 86528 5.60784 4.39258 119.675 130.992 260.776 260.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 0.000256 1024 0.83 1632 86016 5.57834 4.37034 100.264 130.171 240.492 240.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 0.000256 1024 0.83 1632 86400 5.63405 4.40723 250.18 130.93 391.269 391.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 0.000256 1024 0.83 1632 86400 5.61194 4.4032 161.743 130.884 302.754 302.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 0.000256 1024 0.83 1632 85536 5.61309 4.38016 134.018 130.231 274.355 274.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 0.000256 1024 0.83 1632 86400 5.60566 4.39261 234.238 130.724 375.07 375.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 0.000256 1024 0.83 1632 86400 5.60333 4.39219 160.829 130.859 301.79 301.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 0.000256 1024 0.83 1632 85440 5.60128 4.38355 133.181 130.534 273.81 273.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 0.000256 1024 0.83 1632 86784 5.60349 4.4032 222.984 131.115 364.215 364.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 0.000256 1024 0.83 1632 86016 5.5745 4.37242 148.626 130.315 289.002 289.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 0.000256 1024 0.83 1632 85248 5.58592 4.3753 129.471 130.402 269.943 270.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 0.000256 1024 0.83 1632 86400 5.62992 4.4025 220.101 130.648 360.892 361.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 0.000256 1024 0.83 1632 85600 5.60573 4.38067 153.476 130.342 293.912 294.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 0.000256 1024 0.83 1632 86400 5.64394 4.412 131.343 130.941 272.449 272.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 0.000256 1024 0.83 1632 86464 5.60512 4.38701 212.827 130.806 353.736 353.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 0.000256 1024 0.83 1632 86016 5.57427 4.37024 151.047 130.253 291.355 291.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 0.000256 1024 0.83 1632 86016 5.58784 4.38477 126.931 130.4 267.415 267.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 0.000256 1024 0.83 1632 86400 5.62586 4.41037 207.543 131.113 348.803 348.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 0.000256 1024 0.83 1632 85440 5.59946 4.38682 151.554 130.59 292.237 292.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 0.000256 1024 0.83 1632 84960 5.59523 4.3761 126.649 130.157 266.888 266.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 0.000256 1024 0.83 1632 86528 5.6023 4.39638 210.928 130.793 351.832 351.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 0.000256 1024 0.83 1632 86016 5.61389 4.3991 147.125 131.058 288.31 288.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 0.000256 1024 0.83 1632 86016 5.58877 4.37907 131.252 130.55 271.877 271.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 0.000256 1024 0.83 1640 86656 5.60429 4.40256 165.273 131.13 306.521 306.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1200 0.000256 1024 0.83 1640 86528 5.61254 4.40784 109.295 131.149 250.571 250.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 0.000256 1024 0.83 1640 86720 5.63069 4.4176 185.768 131.105 327.034 327.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 0.000256 1024 0.83 1640 86400 5.604 4.39296 123.136 130.849 264.091 264.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 0.000256 1024 0.83 1640 86400 5.6328 4.41139 101.808 131.089 243.049 243.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 0.000256 1024 0.83 1640 86592 5.62419 4.4073 172.814 131.122 314.081 314.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 0.000256 1024 0.83 1640 86400 5.6033 4.40099 116.119 131.11 257.339 257.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 0.000256 1024 0.83 1640 86400 5.60544 4.39914 97.1339 131.026 238.273 238.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 0.000256 1024 0.83 1640 86464 5.62925 4.40499 247.19 131.018 388.354 388.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 0.000256 1024 0.83 1640 86016 5.61334 4.3897 156.968 130.665 297.747 297.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 0.000256 1024 0.83 1640 86016 5.64525 4.41686 129.065 131.185 270.419 270.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 0.000256 1024 0.83 1640 86528 5.61347 4.40518 229.305 131.041 370.473 370.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 0.000256 1024 0.83 1640 86016 5.60429 4.39146 146.377 130.814 287.295 287.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 0.000256 1024 0.83 1640 85248 5.58362 4.37485 120.051 130.214 260.335 260.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 0.000256 1024 0.83 1640 86400 5.62512 4.4041 234.77 130.925 375.838 375.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 0.000256 1024 0.83 1640 86400 5.6095 4.39706 156.464 130.92 297.498 297.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 0.000256 1024 0.83 1640 85536 5.61658 4.38163 137.036 130.195 277.343 277.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 0.000256 1024 0.83 1640 85248 5.58682 4.37638 123.229 130.324 263.627 263.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 0.000256 1024 0.83 1640 86400 5.60838 4.39706 221.733 130.727 362.58 362.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 0.000256 1024 0.83 1640 86400 5.60694 4.39296 153.049 130.838 293.997 294.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 0.000256 1024 0.83 1640 85440 5.60378 4.38128 129.582 131.764 271.442 271.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 0.000256 1024 0.83 1640 85760 5.63306 4.40525 124.905 131.047 266.105 266.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 0.000256 1024 0.83 1640 86400 5.61248 4.40176 208.634 131.094 349.852 349.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 0.000256 1024 0.83 1640 85248 5.59229 4.37203 148.461 130.191 288.729 288.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 0.000256 1024 0.83 1640 85248 5.5824 4.3759 125.45 130.443 265.962 266.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 0.000256 1024 0.83 1640 84480 5.61584 4.37885 117.717 130.447 258.273 258.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 0.000256 1024 0.83 1640 86000 5.63869 4.4032 215.01 130.649 355.808 355.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 0.000256 1024 0.83 1640 85600 5.60566 4.38304 151.005 130.37 291.473 291.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 0.000256 1024 0.83 1640 85200 5.65907 4.41274 130.351 131.037 271.571 271.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 0.000256 1024 0.83 1640 84800 5.5511 4.3624 121.042 129.444 260.511 260.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 0.000256 1024 0.83 1632 86400 5.59923 4.39706 179.59 131.008 320.706 320.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1200 0.000256 1024 0.83 1632 86272 5.61613 4.41139 117.058 131.047 258.244 258.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1200 0.000256 1024 0.83 1632 86400 5.61162 4.3991 98.9621 131.108 240.192 240.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 0.000256 1024 0.83 1632 86560 5.63859 4.40931 166.054 131.198 307.412 307.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 0.000256 1024 0.83 1632 86080 5.60886 4.39645 115.474 130.725 256.311 256.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 0.000256 1024 0.83 1632 86400 5.63514 4.40934 96.4088 131.106 237.663 237.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 0.000256 1024 0.83 1632 86400 5.61722 4.40762 239.307 131.125 380.569 380.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 0.000256 1024 0.83 1632 86400 5.6049 4.40093 152.768 131.094 293.986 294.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 0.000256 1024 0.83 1632 85824 5.6152 4.3991 125.147 131.176 266.445 266.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 0.000256 1024 0.83 1632 85248 5.58186 4.37382 105.733 130.184 245.984 246.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 0.000256 1024 0.83 1632 86240 5.62502 4.40682 223.214 130.917 364.269 364.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 0.000256 1024 0.83 1632 86016 5.60458 4.38682 142.837 130.783 283.722 283.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 0.000256 1024 0.83 1632 86016 5.63878 4.41533 119.638 131.065 260.864 260.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 0.000256 1024 0.83 1632 85120 5.58938 4.37658 107.525 130.234 247.832 247.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 0.000256 1024 0.83 1632 86272 5.61059 4.40605 212.993 131.174 354.292 354.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 0.000256 1024 0.83 1632 86016 5.60813 4.39235 139.401 130.901 280.411 280.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 0.000256 1024 0.83 1632 85248 5.59866 4.37101 117.244 130.213 257.535 257.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 0.000256 1024 0.83 1632 86016 5.61117 4.40093 105.062 130.963 246.146 246.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 0.000256 1024 0.83 1632 86112 5.62938 4.40342 209.116 130.823 350.081 350.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 0.000256 1024 0.83 1632 85824 5.61622 4.4001 149.647 130.906 290.678 290.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 0.000256 1024 0.83 1632 85536 5.6088 4.38102 127.541 130.225 267.867 267.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 0.000256 1024 0.83 1632 85248 5.5871 4.3761 125.436 130.445 265.955 266.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 0.000256 1024 0.83 1632 86080 5.61459 4.39466 207.228 130.85 348.196 348.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 0.000256 1024 0.83 1632 85760 5.60637 4.39498 150.04 130.946 291.097 291.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 0.000256 1024 0.83 1632 85440 5.60352 4.38477 126.376 130.601 267.074 267.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 0.000256 1024 0.83 1632 85760 5.62685 4.4073 119.036 131.173 260.352 260.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 0.000256 1024 0.83 1650 86272 5.60893 4.40304 186.453 131.134 327.704 327.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1200 0.000256 1024 0.83 1650 86272 5.60774 4.40854 123.052 131.027 264.203 264.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1200 0.000256 1024 0.83 1650 86016 5.61053 4.4016 101.442 131.216 242.774 242.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 0.000256 1024 0.83 1650 86400 5.63232 4.41152 173.556 131.199 314.906 315.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 0.000256 1024 0.83 1650 86080 5.61853 4.39536 115.551 130.848 256.525 256.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 0.000256 1024 0.83 1650 85920 5.63405 4.41139 97.5276 131.121 238.801 238.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 0.000256 1024 0.83 1650 85760 5.6064 4.39382 85.537 130.838 226.486 226.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 0.000256 1024 0.83 1650 86208 5.61507 4.40362 236.664 131.034 377.824 377.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 0.000256 1024 0.83 1650 86016 5.61229 4.40147 149.177 131.2 290.498 290.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 0.000256 1024 0.83 1650 85824 5.62189 4.40074 123.509 131.01 264.653 264.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 0.000256 1024 0.83 1650 85248 5.59514 4.37242 104.962 130.289 245.33 245.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 0.000256 1024 0.83 1650 86240 5.6288 4.40848 213.27 130.91 354.329 354.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 0.000256 1024 0.83 1650 86016 5.60605 4.38826 140.687 130.706 281.498 281.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 0.000256 1024 0.83 1650 86016 5.63987 4.41549 117.944 131.173 259.282 259.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 0.000256 1024 0.83 1650 85120 5.58214 4.3703 105.991 130.257 246.312 246.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 0.000256 1024 0.83 1650 86272 5.60947 4.40525 215.118 131.028 356.269 356.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 0.000256 1024 0.83 1650 86016 5.61843 4.39478 141.985 130.904 283.008 283.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 0.000256 1024 0.83 1650 85248 5.58698 4.37043 120.659 130.305 261.029 261.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 0.000256 1024 0.83 1650 86016 5.60854 4.40115 107.083 130.957 248.16 248.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 0.000256 1024 0.83 1650 86112 5.62794 4.40842 221.038 130.806 361.99 362.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 0.000256 1024 0.83 1650 85824 5.61766 4.40115 157.984 131.02 299.131 299.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 0.000256 1024 0.83 1650 85536 5.60688 4.3832 132.477 130.221 272.798 272.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 0.000256 1024 0.83 1650 85248 5.59053 4.37453 126.494 130.342 266.911 267.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 0.000256 1024 0.83 1650 84960 5.60426 4.37565 117.267 130.13 257.485 257.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 0.000256 1024 0.83 1650 86080 5.60707 4.39203 213.62 130.84 354.572 354.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 0.000256 1024 0.83 1650 85760 5.61206 4.39261 150.4 130.858 291.372 291.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 0.000256 1024 0.83 1650 85440 5.60026 4.38134 128.528 130.636 269.26 269.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 0.000256 1024 0.83 1650 85760 5.63034 4.4079 120.125 131.05 261.325 261.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 0.000256 1024 0.83 1650 84800 5.55418 4.3561 116.089 129.549 255.66 255.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 0.000256 1024 0.83 1680 86656 5.60339 4.40109 172.236 131.006 313.352 313.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 0.000256 1024 0.83 1680 86528 5.61376 4.40925 117.137 131.162 258.429 258.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1200 0.000256 1024 0.83 1680 86400 5.61203 4.40118 97.1427 131.113 238.377 238.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1200 0.000256 1024 0.83 1680 86016 5.61712 4.39437 84.8186 130.789 225.73 225.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 0.000256 1024 0.83 1680 86720 5.63667 4.41235 240.946 131.108 382.212 382.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 0.000256 1024 0.83 1680 86400 5.60445 4.39296 152.048 130.725 292.877 292.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 0.000256 1024 0.83 1680 86400 5.63363 4.40934 125.46 131.108 266.719 266.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 0.000256 1024 0.83 1680 86400 5.6033 4.39296 108.316 130.855 249.276 249.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 0.000256 1024 0.83 1680 86592 5.61776 4.4073 222.019 131.028 363.182 363.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 0.000256 1024 0.83 1680 86400 5.60422 4.40234 142.04 131.095 283.25 283.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 0.000256 1024 0.83 1680 86400 5.61216 4.3953 118.992 131.025 260.137 260.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 0.000256 1024 0.83 1680 85248 5.58893 4.3727 104.995 130.301 245.366 245.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 0.000256 1024 0.83 1680 85440 5.60902 4.38422 92.7508 130.636 233.489 233.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 0.000256 1024 0.83 1680 86464 5.63021 4.40547 210.657 130.904 351.705 351.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 0.000256 1024 0.83 1680 86016 5.61882 4.38954 136.933 130.703 277.752 277.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 0.000256 1024 0.83 1680 86016 5.63814 4.41875 115.868 131.083 257.119 257.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 0.000256 1024 0.83 1680 85120 5.59261 4.37178 100.804 130.26 241.137 241.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1200 0.000256 1024 0.83 1680 85120 5.58336 4.37002 91.6446 129.726 231.432 231.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 0.000256 1024 0.83 1680 86528 5.60659 4.40666 199.328 131.173 340.622 340.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 0.000256 1024 0.83 1680 86016 5.61078 4.39722 136.194 130.811 277.124 277.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 0.000256 1024 0.83 1680 85248 5.59267 4.36931 114.332 130.192 254.598 254.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 0.000256 1024 0.83 1680 86016 5.61043 4.40221 105.212 130.936 246.269 246.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 0.000256 1024 0.83 1680 85760 5.62752 4.40611 97.0385 131.051 238.231 238.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 0.000256 1024 0.83 1664 86400 5.60806 4.40118 170.448 131.121 311.689 311.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 0.000256 1024 0.83 1664 86272 5.6129 4.40883 112.341 131.164 253.632 253.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1200 0.000256 1024 0.83 1664 86400 5.60464 4.39955 95.0433 131.112 236.272 236.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1200 0.000256 1024 0.83 1664 86016 5.61478 4.39952 83.2473 130.793 224.164 224.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 0.000256 1024 0.83 1664 86560 5.632 4.41661 230.552 131.104 371.813 371.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 0.000256 1024 0.83 1664 86080 5.60698 4.39674 144.245 130.724 285.084 285.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 0.000256 1024 0.83 1664 86400 5.62835 4.40934 119.376 131.12 260.642 260.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 0.000256 1024 0.83 1664 85760 5.60509 4.39277 102.415 130.838 243.362 243.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 0.000256 1024 0.83 1664 85600 5.60733 4.38272 94.8 130.268 235.165 235.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 0.000256 1024 0.83 1664 86400 5.61104 4.40755 212.62 131.15 353.9 354.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 0.000256 1024 0.83 1664 86400 5.61261 4.40317 136.705 131.113 277.942 278.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 0.000256 1024 0.83 1664 85824 5.61808 4.4031 113.201 130.903 254.237 254.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 0.000256 1024 0.83 1664 85248 5.59478 4.37453 100.876 130.313 241.267 241.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 0.000256 1024 0.83 1664 85440 5.60112 4.38304 89.5506 130.625 230.27 230.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 0.000256 1024 0.83 1664 86240 5.63194 4.40765 199.313 131.029 340.492 340.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 0.000256 1024 0.83 1664 86016 5.616 4.38832 128.979 130.667 269.762 269.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 0.000256 1024 0.83 1664 86016 5.63978 4.41482 110.634 131.058 251.853 251.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 0.000256 1024 0.83 1664 85120 5.58058 4.37242 97.3797 130.259 237.698 237.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 0.000256 1024 0.83 1664 85120 5.58704 4.37098 87.5562 129.833 227.455 227.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 0.000256 1024 0.83 1664 86272 5.61574 4.40541 195.453 131.176 336.757 336.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 0.000256 1024 0.83 1664 86016 5.61357 4.39437 133.083 130.791 273.992 274.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 0.000256 1024 0.83 1664 85248 5.5911 4.37248 110.957 130.208 251.238 251.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 0.000256 1024 0.83 1664 86016 5.62048 4.40074 101.881 130.968 242.979 243.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 0.000256 1024 0.83 1664 85760 5.6313 4.40931 94.5551 131.145 235.845 235.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 0.000256 1024 0.83 1664 84480 5.6208 4.38282 89.1417 130.433 229.692 229.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1200 0.000256 1024 0.83 1664 86528 5.61971 4.40566 169.227 131.071 310.435 310.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 0.000256 1024 0.83 1664 86400 5.60483 4.40227 191.741 131.005 332.862 332.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 0.000256 1024 0.83 1664 86272 5.61286 4.40906 126.169 131.177 267.474 267.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 0.000256 1024 0.83 1664 86400 5.61037 4.3993 105.247 131.092 246.458 246.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 0.000256 1024 0.83 1664 86016 5.60842 4.39466 94.7253 130.919 235.758 235.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1200 0.000256 1024 0.83 1664 85760 5.61405 4.39501 87.4773 130.844 228.451 228.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1200 0.000256 1024 0.83 1664 85248 5.5943 4.37453 80.5994 130.212 220.884 220.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1200 0.000256 1024 0.83 1664 85120 5.59264 4.37043 77.0829 130.363 217.518 217.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1200 0.000256 1024 0.83 1664 86016 5.61933 4.40102 73.7668 130.963 214.856 214.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1200 0.000256 1024 0.83 1680 85120 5.58605 4.36906 72.0896 130.357 212.513 212.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1200 0.000256 1024 0.83 1664 85120 5.58054 4.36845 69.8935 130.346 210.295 210.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1200 0.000256 1024 0.83 1650 85120 5.57875 4.3687 72.5452 129.69 212.29 212.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1200 0.000256 1024 0.83 1632 85120 5.58403 4.36838 71.1104 129.695 210.864 210.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1200 0.000256 1024 0.83 1632 86528 5.59843 4.39376 80.0679 130.813 220.982 221.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1200 0.000256 1024 0.83 1632 84480 5.5593 4.3495 115.34 129.643 255.006 255.113
