{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "3a55faae",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Chisel code generation system prompt:\n",
      "You are a professional Chisel designer responsible for creating Chisel modules based on user specifications. \n",
      "The Chisel code will be converted into Verilog and compiled using `sbt`. \n",
      "Your task is to ensure that the Chisel code is free of errors, can be successfully compiled, \n",
      "and that the generated Verilog code meets all required specifications.\n",
      "\n",
      " Follow these guidelines carefully when implementing each Chisel module:\n",
      "\n",
      "    1. The specification will include the module name, signal names, and their types, as well as the module's functionality. \n",
      "    2. You must strictly adhere to these specifications.\n",
      "    3. If the specification does not include clock or reset signals, treat the module as combinational logic.\n",
      "    4. Extend your module with `RawModule` and manually define the module's I/O, clock, and reset signals if needed.\n",
      "    5. Focus on providing clean, readable, and well-structured code. Embrace your code in ```scala ... ``` block.\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/niujuxin/anaconda3/lib/python3.12/site-packages/pydantic/_internal/_fields.py:132: UserWarning: Field \"model_arn\" in BedrockRerank has conflict with protected namespace \"model_\".\n",
      "\n",
      "You may be able to resolve this warning by setting `model_config['protected_namespaces'] = ()`.\n",
      "  warnings.warn(\n"
     ]
    }
   ],
   "source": [
    "\n",
    "from pathlib import Path\n",
    "from pprint import pprint\n",
    "\n",
    "from ReChisel.testcase import Testcase\n",
    "from ReChisel.chisel_code import ChiselCode\n",
    "from ReChisel.verifier import VerifyResult\n",
    "from ReChisel.top import initial_chisel_generation, verify\n",
    "\n",
    "\n",
    "init_gen_system_prompt = Path('prompts/chisel_generation.txt').read_text(encoding='utf-8')\n",
    "init_gen_model = 'gpt-4o'\n",
    "\n",
    "print('Chisel code generation system prompt:')\n",
    "print(init_gen_system_prompt)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "2baabe6e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "I would like you to implement a module named TopModule with the following\n",
      "interface. All input and output ports are one bit unless otherwise\n",
      "specified.\n",
      "\n",
      " - input  in  (255 bits)\n",
      " - output out (  8 bits)\n",
      "\n",
      "A \"population count\" circuit counts the number of '1's in an input\n",
      "vector. The module should implement a population count circuit for a\n",
      "255-bit input vector.\n",
      "--------------------\n",
      "Chisel Code Generated.\n",
      "[VERIFIER] Preparing the verification environment...\n",
      "[VERIFIER] Chisel code written to output/VerilogEval_Prob030/chisel/src/main/scala/Main.scala\n",
      "[VERIFIER] Preparing reference and testbench code in IV working directory...\n",
      "[VERIFIER] Written output/VerilogEval_Prob030/iv/Prob030_popcount255_ref.sv\n",
      "[VERIFIER] Written output/VerilogEval_Prob030/iv/Prob030_popcount255_tb.sv\n",
      "[VERIFIER] Compiling Chisel code to Verilog using SBT...\n",
      "[VERIFIER] SBT command executed under working directory: output/VerilogEval_Prob030/chisel\n",
      "[VERIFIER] SBT command executed with return code: 0\n",
      "[VERIFIER] Extracting generated Verilog code...\n",
      "[VERIFIER] Found generated Verilog file: output/VerilogEval_Prob030/chisel/generated/TopModule.v\n",
      "[VERIFIER] Compiling Verilog code using Icarus Verilog...\n",
      "[VERIFIER] Verilog code written to output/VerilogEval_Prob030/iv/top.v\n",
      "[VERIFIER] Icarus Verilog command executed under working directory: output/VerilogEval_Prob030/iv\n",
      "[VERIFIER] Found Verilog files for compilation: ['Prob030_popcount255_ref.sv', 'top.v', 'Prob030_popcount255_tb.sv']\n",
      "[VERIFIER] Icarus Verilog command executed with return code: 0\n",
      "[VERIFIER] Running Verilog simulation using VVP...\n",
      "[VERIFIER] VVP command executed under working directory: output/VerilogEval_Prob030/iv\n",
      "[VERIFIER] VVP command executed with return code: 0\n",
      "[VERIFIER] Evaluating functionality for benchmark type: verilog-eval\n",
      "[VERIFIER] Functionality evaluation result: Correct\n",
      "--------------------\n",
      "{'chisel_compile_to_verilog_success': True,\n",
      " 'functionality_correct': True,\n",
      " 'iv_cmd_exec_result': {'return_code': 0, 'stderr': '', 'stdout': ''},\n",
      " 'run_verilog_sim_success': True,\n",
      " 'sbt_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': '[success] Total time: 3 s, completed '\n",
      "                                   '2025年7月4日 上午10:18:58'},\n",
      " 'verilog_compile_success': True,\n",
      " 'vvp_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': 'VCD info: dumpfile wave.vcd opened for '\n",
      "                                   'output.\\n'\n",
      "                                   \"Hint: Output 'out' has no mismatches.\\n\"\n",
      "                                   'Hint: Total mismatched samples is 0 out of '\n",
      "                                   '215 samples\\n'\n",
      "                                   '\\n'\n",
      "                                   'Simulation finished at 1076 ps\\n'\n",
      "                                   'Mismatches: 0 in 215 samples\\n'}}\n"
     ]
    }
   ],
   "source": [
    "\n",
    "bmcase = Testcase(\n",
    "    'Prob030_popcount255', \n",
    "    'benchmarks/VerilogEval_Prob030/Prob030_popcount255_spec.txt',\n",
    "    'benchmarks/VerilogEval_Prob030/Prob030_popcount255_ref.sv',\n",
    "    'benchmarks/VerilogEval_Prob030/Prob030_popcount255_tb.sv'\n",
    ")\n",
    "print(bmcase.specification)\n",
    "print('-' * 20)\n",
    "\n",
    "chisel_code: ChiselCode = initial_chisel_generation(\n",
    "    bmcase, 'TopModule', \n",
    "    system_prompt=init_gen_system_prompt, \n",
    "    model=init_gen_model\n",
    ")\n",
    "print('Chisel Code Generated.')\n",
    "\n",
    "verify_result: VerifyResult = verify(\n",
    "    chisel_code, bmcase, \n",
    "    output_dir=Path('output/VerilogEval_Prob030/'),\n",
    "    bm_type='verilog-eval',\n",
    "    verbose=True\n",
    ")\n",
    "\n",
    "print('-' * 20)\n",
    "_d = verify_result.__dict__()\n",
    "_d.pop('compiled_verilog_code', None)  # Remove verilog code for better readability\n",
    "pprint(_d)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "e912cdca",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "I would like you to implement a module named TopModule with the following\n",
      "interface. All input and output ports are one bit unless otherwise\n",
      "specified.\n",
      "\n",
      " - output zero\n",
      "\n",
      "The module should always outputs a LOW.\n",
      "\n",
      "\n",
      "--------------------\n",
      "Chisel Code Generated.\n",
      "[VERIFIER] Preparing the verification environment...\n",
      "[VERIFIER] Chisel code written to output/VerilogEval_Prob001/chisel/src/main/scala/Main.scala\n",
      "[VERIFIER] Preparing reference and testbench code in IV working directory...\n",
      "[VERIFIER] Written output/VerilogEval_Prob001/iv/Prob001_zero_ref.sv\n",
      "[VERIFIER] Written output/VerilogEval_Prob001/iv/Prob001_zero_tb.sv\n",
      "[VERIFIER] Compiling Chisel code to Verilog using SBT...\n",
      "[VERIFIER] SBT command executed under working directory: output/VerilogEval_Prob001/chisel\n",
      "[VERIFIER] SBT command executed with return code: 0\n",
      "[VERIFIER] Extracting generated Verilog code...\n",
      "[VERIFIER] Found generated Verilog file: output/VerilogEval_Prob001/chisel/generated/TopModule.v\n",
      "[VERIFIER] Compiling Verilog code using Icarus Verilog...\n",
      "[VERIFIER] Verilog code written to output/VerilogEval_Prob001/iv/top.v\n",
      "[VERIFIER] Icarus Verilog command executed under working directory: output/VerilogEval_Prob001/iv\n",
      "[VERIFIER] Found Verilog files for compilation: ['Prob001_zero_tb.sv', 'top.v', 'Prob001_zero_ref.sv']\n",
      "[VERIFIER] Icarus Verilog command executed with return code: 0\n",
      "[VERIFIER] Running Verilog simulation using VVP...\n",
      "[VERIFIER] VVP command executed under working directory: output/VerilogEval_Prob001/iv\n",
      "[VERIFIER] VVP command executed with return code: 0\n",
      "[VERIFIER] Evaluating functionality for benchmark type: verilog-eval\n",
      "[VERIFIER] Functionality evaluation result: Correct\n",
      "--------------------\n",
      "{'chisel_compile_to_verilog_success': True,\n",
      " 'functionality_correct': True,\n",
      " 'iv_cmd_exec_result': {'return_code': 0, 'stderr': '', 'stdout': ''},\n",
      " 'run_verilog_sim_success': True,\n",
      " 'sbt_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': '[success] Total time: 3 s, completed '\n",
      "                                   '2025年7月4日 上午10:19:06'},\n",
      " 'verilog_compile_success': True,\n",
      " 'vvp_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': 'VCD info: dumpfile wave.vcd opened for '\n",
      "                                   'output.\\n'\n",
      "                                   \"Hint: Output 'zero' has no mismatches.\\n\"\n",
      "                                   'Hint: Total mismatched samples is 0 out of '\n",
      "                                   '20 samples\\n'\n",
      "                                   '\\n'\n",
      "                                   'Simulation finished at 102 ps\\n'\n",
      "                                   'Mismatches: 0 in 20 samples\\n'}}\n"
     ]
    }
   ],
   "source": [
    "\n",
    "bmcase = Testcase(\n",
    "    'Prob001_zero', \n",
    "    'benchmarks/VerilogEval_Prob001/Prob001_zero_spec.txt',\n",
    "    'benchmarks/VerilogEval_Prob001/Prob001_zero_ref.sv',\n",
    "    'benchmarks/VerilogEval_Prob001/Prob001_zero_tb.sv'\n",
    ")\n",
    "print(bmcase.specification)\n",
    "print('-' * 20)\n",
    "\n",
    "chisel_code: ChiselCode = initial_chisel_generation(\n",
    "    bmcase, 'TopModule', \n",
    "    system_prompt=init_gen_system_prompt, \n",
    "    model=init_gen_model\n",
    ")\n",
    "print('Chisel Code Generated.')\n",
    "\n",
    "verify_result: VerifyResult = verify(\n",
    "    chisel_code, bmcase, \n",
    "    output_dir=Path('output/VerilogEval_Prob001/'),\n",
    "    bm_type='verilog-eval',\n",
    "    verbose=True\n",
    ")\n",
    "\n",
    "print('-' * 20)\n",
    "_d = verify_result.__dict__()\n",
    "_d.pop('compiled_verilog_code', None)  # Remove verilog code for better readability\n",
    "pprint(_d)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "89f667e3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "I would like you to implement a module named `TopModule` with the following interface. \n",
      "All input and output ports are one bit wide unless otherwise specified.\n",
      "\n",
      "Module Name: `TopModule`\n",
      "Ports:\n",
      "  input a,\n",
      "  input b,\n",
      "  input c,\n",
      "  input d,\n",
      "  input e,\n",
      "  output [24:0] out\n",
      "\n",
      "Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. \n",
      "The output should be 1 if the two bits being compared are equal.\n",
      "\n",
      "Hint: \n",
      "out[24] = ~a ^ a;   // a == a, so out[24] is always 1.\n",
      "out[23] = ~a ^ b;\n",
      "out[22] = ~a ^ c;\n",
      "...\n",
      "--------------------\n",
      "Chisel Code Generated.\n",
      "[VERIFIER] Preparing the verification environment...\n",
      "[VERIFIER] Chisel code written to output/VerilogEval_Prob001/chisel/src/main/scala/Main.scala\n",
      "[VERIFIER] Preparing reference and testbench code in IV working directory...\n",
      "[VERIFIER] Compiling Chisel code to Verilog using SBT...\n",
      "[VERIFIER] SBT command executed under working directory: output/VerilogEval_Prob001/chisel\n",
      "[VERIFIER] SBT command executed with return code: 0\n",
      "[VERIFIER] Extracting generated Verilog code...\n",
      "[VERIFIER] Found generated Verilog file: output/VerilogEval_Prob001/chisel/generated/TopModule.v\n",
      "[VERIFIER] Compiling Verilog code using Icarus Verilog...\n",
      "[VERIFIER] Verilog code written to output/VerilogEval_Prob001/iv/top.v\n",
      "[VERIFIER] Icarus Verilog command executed under working directory: output/VerilogEval_Prob001/iv\n",
      "[VERIFIER] Found Verilog files for compilation: ['Prob001_zero_tb.sv', 'top.v', 'Prob001_zero_ref.sv']\n",
      "[VERIFIER] Icarus Verilog command executed with return code: 1\n",
      "--------------------\n",
      "{'chisel_compile_to_verilog_success': True,\n",
      " 'functionality_correct': False,\n",
      " 'iv_cmd_exec_result': {'return_code': 1,\n",
      "                        'stderr': \"Prob001_zero_tb.sv:75: error: port ``zero'' \"\n",
      "                                  'is not a port of top_module1.\\n'\n",
      "                                  '1 error(s) during elaboration.\\n',\n",
      "                        'stdout': ''},\n",
      " 'run_verilog_sim_success': None,\n",
      " 'sbt_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': '[success] Total time: 3 s, completed '\n",
      "                                   '2025年7月4日 上午10:19:19'},\n",
      " 'verilog_compile_success': False,\n",
      " 'vvp_cmd_exec_result': None}\n"
     ]
    }
   ],
   "source": [
    "\n",
    "bmcase = Testcase(\n",
    "    'AutoChip_Vector5', \n",
    "    'benchmarks/AutoChip_Vector5/Vector5_spec.txt',\n",
    "    None,\n",
    "    'benchmarks/AutoChip_Vector5/Vector5_0_tb.sv'\n",
    ")\n",
    "print(bmcase.specification)\n",
    "print('-' * 20)\n",
    "\n",
    "chisel_code: ChiselCode = initial_chisel_generation(\n",
    "    bmcase, 'TopModule', \n",
    "    system_prompt=init_gen_system_prompt, \n",
    "    model=init_gen_model\n",
    ")\n",
    "print('Chisel Code Generated.')\n",
    "\n",
    "verify_result: VerifyResult = verify(\n",
    "    chisel_code, bmcase, \n",
    "    output_dir=Path('output/VerilogEval_Prob001/'),\n",
    "    bm_type='verilog-eval',\n",
    "    verbose=True\n",
    ")\n",
    "\n",
    "print('-' * 20)\n",
    "_d = verify_result.__dict__()\n",
    "_d.pop('compiled_verilog_code', None)  # Remove verilog code for better readability\n",
    "pprint(_d)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
