0.6
2016.3
Oct 10 2016
19:46:48
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_5_simple_ACP/simple_ACP/solution1/sim/verilog/AESL_axi_master_A_BUS.v,1585727675,systemVerilog,,,,AESL_axi_master_A_BUS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_5_simple_ACP/simple_ACP/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1585727675,systemVerilog,,,,AESL_axi_slave_AXILiteS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_5_simple_ACP/simple_ACP/solution1/sim/verilog/mod_data.autotb.v,1585727675,systemVerilog,,,,apatb_mod_data_top,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_5_simple_ACP/simple_ACP/solution1/sim/verilog/mod_data.v,1585727634,systemVerilog,,,,mod_data,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_5_simple_ACP/simple_ACP/solution1/sim/verilog/mod_data_AXILiteS_s_axi.v,1585727634,systemVerilog,,,,mod_data_AXILiteS_s_axi,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_5_simple_ACP/simple_ACP/solution1/sim/verilog/mod_data_A_BUS_m_axi.v,1585727635,systemVerilog,,,,mod_data_A_BUS_m_axi;mod_data_A_BUS_m_axi_buffer;mod_data_A_BUS_m_axi_decoder;mod_data_A_BUS_m_axi_fifo;mod_data_A_BUS_m_axi_read;mod_data_A_BUS_m_axi_reg_slice;mod_data_A_BUS_m_axi_throttl;mod_data_A_BUS_m_axi_write,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
