// Seed: 1708023963
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    input id_2,
    output id_3,
    output logic id_4,
    output id_5
);
  always @(posedge 1'b0 or id_5[1]) begin
    if (id_2) id_5 <= #id_6 id_2;
  end
  logic id_7 = 1'b0;
  type_16(
      id_3, 1, id_5
  );
  logic id_8;
  logic id_9;
  logic id_10, id_11;
  logic id_12;
  always @(posedge (id_9 - id_4 && 1 == id_8 && 1)) id_2 <= 1;
  type_21 id_13 (
      .id_0(1'b0),
      .id_1(id_9),
      .id_2(~id_1 | id_4)
  );
  integer id_14;
endmodule
