# leading-zeroes-counter
Parameterized Leading zeroes counter (SystemVerilog).  
The module only accepts WIDTH that power of 2. For WIDTH that is not power of 2, ceil up to the next power 2 and set the unused LSB to 1s 
