0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_axi_s_img_in.v,1668172709,systemVerilog,,,,AESL_axi_s_img_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_axi_s_img_out.v,1668172709,systemVerilog,,,,AESL_axi_s_img_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1668172709,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v,1668172709,systemVerilog,,,,AESL_deadlock_idx1_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1668172709,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_fifo.v,1668172709,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/csv_file_dump.svh,1668172709,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/dataflow_monitor.sv,1668172710,systemVerilog,C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/dump_file_agent.svh;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/csv_file_dump.svh;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/sample_agent.svh;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/sample_manager.svh;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/dump_file_agent.svh,1668172709,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel.autotb.v,1668172710,systemVerilog,,,C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fifo_para.vh,apatb_fast_accel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel.v,1668170812,systemVerilog,,,,fast_accel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel_fast_accel_Pipeline_Compute_Loop.v,1668170809,systemVerilog,,,,fast_accel_fast_accel_Pipeline_Compute_Loop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel_flow_control_loop_pipe_sequential_init.v,1668170813,systemVerilog,,,,fast_accel_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel_regslice_both.v,1668170813,systemVerilog,,,,fast_accel_regslice_both;fast_accel_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fifo_para.vh,1668172710,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/loop_sample_agent.svh,1668172709,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/nodf_module_interface.svh,1668172709,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/nodf_module_monitor.svh,1668172709,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/sample_agent.svh,1668172709,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/sample_manager.svh,1668172709,verilog,,,,,,,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/upc_loop_interface.svh,1668172709,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/upc_loop_monitor.svh,1668172709,verilog,,,,,,,,,,,,
