
---------- Begin Simulation Statistics ----------
simSeconds                                   0.578104                       # Number of seconds simulated (Second)
simTicks                                 578103608000                       # Number of ticks simulated (Tick)
finalTick                                578103608000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5800.64                       # Real time elapsed on the host (Second)
hostTickRate                                 99662015                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9416396                       # Number of bytes of host memory used (Byte)
simInsts                                    700000000                       # Number of instructions simulated (Count)
simOps                                     1444863222                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   120676                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     249087                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1156207218                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.651725                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.605428                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1785759825                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   113061                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1700053963                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                2111198                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            341009611                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         444093592                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               61422                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           976950744                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.740163                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.316917                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 528466102     54.09%     54.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  66052626      6.76%     60.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  73866054      7.56%     68.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  74875514      7.66%     76.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  72930143      7.47%     83.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  57343226      5.87%     89.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  55075784      5.64%     95.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  33979079      3.48%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  14362216      1.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             976950744                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                23336904     85.12%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   234      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      8      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     85.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 125475      0.46%     85.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      4      0.00%     85.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1328      0.00%     85.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  2249      0.01%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                  528      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     85.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2333283      8.51%     94.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                821331      3.00%     97.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            118882      0.43%     97.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           677807      2.47%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      4138546      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1302956770     76.64%     76.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      2204056      0.13%     77.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1083281      0.06%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       720539      0.04%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            1      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        57646      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           71      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            3      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        45213      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1771855      0.10%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          214      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       352849      0.02%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      2202103      0.13%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        23203      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            6      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            3      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           99      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           49      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    239415047     14.08%     91.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    131863178      7.76%     99.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      3713172      0.22%     99.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      9506058      0.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1700053963                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.470371                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            27418033                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016128                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4367769349                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2103873617                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1650348799                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  38818548                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 23278573                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         18022868                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1703567731                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     19765719                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  19942129                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         9169164                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       179256474                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      255334383                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     149261417                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     11434318                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     12241961                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch        13527      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      20773722      9.87%      9.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     20589573      9.79%     19.67% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      1368569      0.65%     20.32% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    142522221     67.74%     88.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     17053096      8.10%     96.16% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     96.16% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      8085270      3.84%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      210405978                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch        10670      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      4724061      8.43%      8.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      5358279      9.56%     18.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect       550183      0.98%     19.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     36555755     65.25%     84.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      5737990     10.24%     94.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond      3083681      5.50%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      56020619                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch         3876      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return       347393      2.40%      2.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect      1831944     12.66%     15.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect       325540      2.25%     17.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      8872043     61.32%     78.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond      1155740      7.99%     86.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     86.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond      1932056     13.35%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total     14468592                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch         2857      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     16049659     10.40%     10.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     15231294      9.87%     20.26% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect       818386      0.53%     20.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    105966460     68.64%     89.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     11315104      7.33%     96.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      5001589      3.24%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    154385349                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch         2857      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return       324596      2.72%      2.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect      1303690     10.93%     13.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect       254906      2.14%     15.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      7510652     62.96%     78.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       717811      6.02%     84.78% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     84.78% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond      1815216     15.22%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total     11929728                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget    104900719     49.86%     49.86% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     80057088     38.05%     87.91% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     20773716      9.87%     97.78% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      4674455      2.22%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    210405978                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch     11157661     77.39%     77.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      2426357     16.83%     94.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect       347393      2.41%     96.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect       486806      3.38%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total     14418217                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         142535639                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     54571994                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect          14468592                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss        5455466                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted     12211926                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       2256666                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            210405978                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              9603061                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               109691103                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.521331                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted         6138826                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         9453832                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            4674455                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          4779377                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        13527      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     20773722      9.87%      9.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     20589573      9.79%     19.67% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      1368569      0.65%     20.32% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    142522221     67.74%     88.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     17053096      8.10%     96.16% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     96.16% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      8085270      3.84%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    210405978                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch         1848      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     20602099     20.46%     20.46% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect      2184619      2.17%     22.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      1368243      1.36%     23.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     67554406     67.07%     91.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond      1446399      1.44%     92.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     92.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      7557261      7.50%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total     100714875                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect      1831944     19.08%     19.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     19.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      6615377     68.89%     87.96% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond      1155740     12.04%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      9603061                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect      1831944     19.08%     19.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     19.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      6615377     68.89%     87.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond      1155740     12.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      9603061                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      9453832                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      4674455                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses      4779377                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords      2257596                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords     11711435                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             26682203                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               26682184                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes           10632523                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               16049659                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            15725063                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect            324596                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       340829962                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           51639                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts          11458135                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    925330636                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.561456                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.561972                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       565053661     61.07%     61.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        75495444      8.16%     69.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        51864038      5.60%     74.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        86502642      9.35%     84.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        22676547      2.45%     86.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        12983554      1.40%     88.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        12722193      1.37%     89.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        10085796      1.09%     90.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        87946761      9.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    925330636                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       34168                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              16049680                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1844071      0.13%      0.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1106243332     76.56%     76.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      2074943      0.14%     76.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       906687      0.06%     76.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       647178      0.04%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          688      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        42346      0.00%     76.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1633994      0.11%     77.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          102      0.00%     77.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       335360      0.02%     77.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      2155796      0.15%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift        13777      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           95      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    202919801     14.04%     91.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    114923231      7.95%     99.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      3027782      0.21%     99.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      8093983      0.56%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1444863222                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      87946761                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1444863222                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1444863222                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.651725                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.605428                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          328964797                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           16388409                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1437866209                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        205947583                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       123017214                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1844071      0.13%      0.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1106243332     76.56%     76.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      2074943      0.14%     76.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       906687      0.06%     76.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       647178      0.04%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          688      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        42346      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1633994      0.11%     77.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          102      0.00%     77.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       335360      0.02%     77.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      2155796      0.15%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift        13777      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            5      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            2      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           95      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult           48      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    202919801     14.04%     91.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    114923231      7.95%     99.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      3027782      0.21%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      8093983      0.56%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1444863222                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    154385349                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    132512858                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     21869634                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    105966460                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     48416032                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     16049680                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     16049659                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      320915956                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         320915956                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     320916321                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        320916321                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7256426                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7256426                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7259047                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7259047                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 314748180566                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 314748180566                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 314748180566                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 314748180566                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    328172382                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     328172382                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    328175368                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    328175368                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.022112                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.022112                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.022119                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.022119                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43375.096854                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 43375.096854                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43359.435552                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 43359.435552                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      5347327                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        21355                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       143894                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          224                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      37.161570                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    95.334821                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1998223                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1998223                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2443613                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2443613                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2443613                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2443613                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      4812813                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      4812813                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      4815427                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      4815427                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 199249743120                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 199249743120                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 199456907120                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 199456907120                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.014666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.014666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.014673                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.014673                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 41399.851422                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 41399.851422                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 41420.398881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 41420.398881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                4808120                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data        17005                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total        17005                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data           79                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total           79                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      1105000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      1105000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data        17084                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total        17084                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.004624                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.004624                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 13987.341772                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 13987.341772                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data           79                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total           79                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data     53390002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     53390002                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.004624                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.004624                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 675822.810127                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 675822.810127                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data        17084                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total        17084                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data        17084                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total        17084                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    199075092                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       199075092                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      6070468                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       6070468                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 251394754000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 251394754000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    205145560                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    205145560                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.029591                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.029591                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 41412.746760                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41412.746760                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2416599                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2416599                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      3653869                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3653869                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 138235318500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 138235318500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.017811                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.017811                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 37832.587457                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 37832.587457                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          365                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           365                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         2621                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         2621                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         2986                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         2986                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.877763                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.877763                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         2614                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         2614                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    207164000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    207164000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.875419                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.875419                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 79251.721500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 79251.721500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    121840864                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      121840864                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1185958                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1185958                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  63353426566                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  63353426566                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    123026822                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    123026822                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009640                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009640                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53419.620734                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53419.620734                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        27014                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        27014                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1158944                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1158944                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  61014424620                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  61014424620                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.009420                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.009420                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 52646.568445                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52646.568445                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.973083                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            325769685                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            4808632                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              67.746853                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.973083                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          280                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          150                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2630484920                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2630484920                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                523435604                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             150218276                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 282992597                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               8614416                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles               11689851                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             80214596                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred               3100175                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1878257347                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts              13822380                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1680111830                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        174240236                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       239060968                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      138792869                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.453123                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      661106481                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     416071276                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       19271246                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       8607153                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1867708962                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1227240855                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         377853837                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    735097198                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          387                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          105505259                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     420052447                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                29479222                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        231                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                61084                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        278620                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        45097                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 149152191                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               7987300                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          976950744                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.995505                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.222985                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                670115566     68.59%     68.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 17446867      1.79%     70.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 16449605      1.68%     72.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 18401661      1.88%     73.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 19420504      1.99%     75.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 19102913      1.96%     77.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 18315304      1.87%     79.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 20716052      2.12%     81.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                176982272     18.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            976950744                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             943817557                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.816305                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          210405978                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.181979                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    541773654                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      127313439                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         127313439                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     127313439                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        127313439                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst     21838418                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total        21838418                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst     21838418                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total       21838418                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 407096985760                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 407096985760                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 407096985760                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 407096985760                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    149151857                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     149151857                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    149151857                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    149151857                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.146417                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.146417                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.146417                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.146417                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 18641.322176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 18641.322176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 18641.322176                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 18641.322176                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       572836                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs        26777                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      21.392837                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks     20285493                       # number of writebacks (Count)
system.cpu.icache.writebacks::total          20285493                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst      1545572                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total       1545572                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst      1545572                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total      1545572                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst     20292846                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total     20292846                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst     20292846                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total     20292846                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 359271551044                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 359271551044                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 359271551044                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 359271551044                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.136055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.136055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.136055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.136055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 17704.345218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 17704.345218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 17704.345218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 17704.345218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements               20285493                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    127313439                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       127313439                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst     21838418                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total      21838418                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 407096985760                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 407096985760                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    149151857                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    149151857                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.146417                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.146417                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 18641.322176                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 18641.322176                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst      1545572                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total      1545572                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst     20292846                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total     20292846                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 359271551044                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 359271551044                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.136055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.136055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 17704.345218                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 17704.345218                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.951125                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            147606285                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs           20292846                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               7.273809                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.951125                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          355                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1213507702                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1213507702                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                  11689851                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   49340337                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  7417471                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1785872886                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts              1189218                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                255334383                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               149261417                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 40135                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    110734                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  7217454                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         284452                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3577783                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      9083693                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts             12661476                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1673230546                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1668371667                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1154028778                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1738768942                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.442969                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.663705                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    31852768                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                49386790                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               149407                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              284452                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               26244202                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               461795                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 124385                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          205945538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.883426                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.868431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              201164851     97.68%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               271644      0.13%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2459621      1.19%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               238129      0.12%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                29370      0.01%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                28698      0.01%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                23669      0.01%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                20610      0.01%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                30220      0.01%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                25036      0.01%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              35114      0.02%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              40818      0.02%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              46921      0.02%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              67465      0.03%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             244917      0.12%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              80607      0.04%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              74219      0.04%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             384529      0.19%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              66922      0.03%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              60232      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             417553      0.20%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              37206      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               7929      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               4585      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               3622      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               3611      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               3891      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3413      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3679      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               3936      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            62521      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2444                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            205945538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               238540923                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               138827295                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   4417484                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    628561                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               149198589                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                   3452884                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles               11689851                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                531560548                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                57227181                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          34276                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 282972610                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              93466278                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1845564842                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                1973869                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    669                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               26018710                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents        65939342                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2663885413                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  5680057998                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2091279465                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  21529451                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2091960514                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                571924823                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     947                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 942                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  20671512                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2622947072                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3623451093                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1444863222                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   313                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst               18755988                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                3028279                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  21784267                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst              18755988                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               3028279                       # number of overall hits (Count)
system.l2.overallHits::total                 21784267                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst              1527356                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1780353                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 3307709                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst             1527356                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1780353                       # number of overall misses (Count)
system.l2.overallMisses::total                3307709                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst    130018394500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    159586969000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       289605363500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst   130018394500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   159586969000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      289605363500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst           20283344                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            4808632                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              25091976                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst          20283344                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           4808632                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             25091976                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.075301                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.370241                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.131823                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.075301                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.370241                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.131823                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85126.450219                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 89637.824072                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87554.668050                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85126.450219                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 89637.824072                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87554.668050                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               841824                       # number of writebacks (Count)
system.l2.writebacks::total                    841824                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                 57                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                 14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    71                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                57                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   71                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst          1527299                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1780339                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             3307638                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst         1527299                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1780339                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            3307638                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst 114742269000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 141782700001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   256524969001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst 114742269000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 141782700001                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  256524969001                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.075298                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.370238                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.131821                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.075298                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.370238                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.131821                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75127.574234                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 79638.035229                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77555.333746                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75127.574234                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 79638.035229                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77555.333746                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        3477550                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       125116                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         125116                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst        18755988                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total           18755988                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst       1527356                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total          1527356                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst 130018394500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total 130018394500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst     20283344                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total       20283344                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.075301                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.075301                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85126.450219                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85126.450219                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst           57                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             57                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst      1527299                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total      1527299                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst 114742269000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total 114742269000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.075298                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.075298                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75127.574234                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75127.574234                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             510006                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                510006                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           643146                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              643146                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  53517832000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    53517832000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1153152                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1153152                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.557729                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.557729                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 83212.570707                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83212.570707                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrHits::cpu.data              1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrHits::total                 1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrMisses::cpu.data       643145                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          643145                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  47086327500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  47086327500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.557728                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.557728                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73212.615351                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73212.615351                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        2518273                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           2518273                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      1137207                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1137207                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 106069137000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 106069137000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      3655480                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3655480                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.311096                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.311096                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 93271.618096                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 93271.618096                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data           13                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            13                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1137194                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1137194                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  94696372501                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  94696372501                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.311093                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.311093                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 83271.959315                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 83271.959315                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              5542                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 5542                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data            1397                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total               1397                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data      1535000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total       1535000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          6939                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             6939                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.201326                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.201326                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  1098.783107                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  1098.783107                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data         1397                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total           1397                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data     27813000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total     27813000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.201326                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.201326                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 19909.090909                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 19909.090909                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks     20274631                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         20274631                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     20274631                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     20274631                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1998223                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1998223                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1998223                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1998223                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.134603                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     50048249                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3481646                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      14.374882                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     276.247876                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1997.943740                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1820.942987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.067443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.487779                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.444566                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999789                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    9                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  120                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1235                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2680                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   52                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  404879894                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 404879894                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    841636.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples   1527283.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1762152.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000742826500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        50000                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        50000                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             7393105                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             792462                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3307628                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     841824                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3307628                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   841824                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  18193                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   188                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3307628                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               841824                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 2586486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  551300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  121595                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   27505                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    2207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     316                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  19027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  20093                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  46287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  49761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  50315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  50372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  50375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  50377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  50454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  50488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  50593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  50813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  50659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  50723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  50950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  50170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  50071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  50032                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        50000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      65.788640                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     57.143530                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     37.053000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         47747     95.49%     95.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255         2251      4.50%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         50000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        50000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.832340                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.800889                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.040967                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            29694     59.39%     59.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1036      2.07%     61.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            17451     34.90%     96.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1621      3.24%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              177      0.35%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               18      0.04%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         50000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1164352                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               211688192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             53876736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              366176908.55165875                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              93195640.46035153                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  578102977500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     139320.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst     97746112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    112777728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     53863488                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 169080612.276683777571                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 195082207.478628963232                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 93172724.152934178710                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst      1527299                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1780329                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       841824                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst  51802749250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  68424419500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 13871534731000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33917.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38433.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  16477951.13                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst     97747136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    113941056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      211688192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst     97747136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     97747136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     53876736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     53876736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst      1527299                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1780329                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3307628                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       841824                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         841824                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      169082384                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      197094525                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         366176909                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    169082384                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     169082384                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     93195640                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         93195640                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     93195640                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     169082384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     197094525                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        459372549                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3289435                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              841617                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       198596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       188474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       113426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       180643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       279293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       202100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       154465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       186679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       249513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       258527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       127476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       206749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       322323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       270464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       203151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       147556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        71080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        48150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        48455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        50878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        48444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        44750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        62384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        47754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        72481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        46503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        43229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        44484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        67798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        49966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        50398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        44863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             58550262500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           16447175000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       120227168750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                17799.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36549.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1530757                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             458737                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            46.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           54.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2141550                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   123.455613                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    96.790232                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   120.926825                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1328594     62.04%     62.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       567028     26.48%     88.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       143988      6.72%     95.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        53291      2.49%     97.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        21762      1.02%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        10341      0.48%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5217      0.24%     99.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3346      0.16%     99.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7983      0.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2141550                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         210523840                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       53863488                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              364.162820                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               93.172724                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.85                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               48.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      7265471220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      3861681945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    10736246640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2202291900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45634561440.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 239629553820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  20198477280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  329528284245                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   570.015962                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  50403452500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  19303960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 508396195500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      8025252900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      4265500305                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    12750319260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2190948840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 45634561440.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 243036634770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  17329356480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  333232573995                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   576.423619                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  42920210250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  19303960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 515879437750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2664493                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        841824                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2459833                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1407                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             643135                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            643135                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2664493                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      9918320                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      9918320                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 9918320                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    265564928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    265564928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                265564928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3309035                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3309035    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3309035                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         10834157020                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        17954492750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6610692                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3304868                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           23948326                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2840047                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     20285493                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5445623                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             6939                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            6939                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1153152                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1153152                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq       20292846                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3655480                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     60861683                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14439262                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               75300945                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   2596405568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    435638720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              3032044288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         3487052                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  54484864                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          28585967                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.027827                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.172007                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                27826711     97.34%     97.34% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  723045      2.53%     99.87% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   36211      0.13%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            28585967                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 578103608000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        47384743475                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy       30446035440                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        7225900995                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      50202030                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     25094730                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       414215                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          344933                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       308722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops        36211                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
