{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# All filters generator"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Parameters"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "#################################\n",
    "# IMPORTANT SETUP\n",
    "WRITE_ALL_FILTERS_FILE = True          # Overwrite the filters modules t%_affine_%.v\n",
    "WRITE_ALL_FILTERS_TOPO_FILE = True     # Overwrite the all_filters_%.v file\n",
    "MODIFIED = True                         # Change modified date\n",
    "#################################\n",
    "\n",
    "\n",
    "FRAC = 15                               # Number of fractional pixels for interpolation (eg: 1/4 of resolution)\n",
    "TAPS = 6                                # Number of taps in the filter\n",
    "PADDING = 2                             # How much padding to add in each four sides\n",
    "ROUNDING_TERM = 64                      # Number used to divide the sums (= sum of all coefficients in horizontal)\n",
    "IN_NUM = 6                              # 1 line of 6 samples (6-tap)\n",
    "IN_BIT_WIDTH = 11                        # Number of bits per sample\n",
    "OUT_NUM = 15                            # There are 15 filters used to generate 1/16 precision\n"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Coefficients"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [],
   "source": [
    "coefficients = [\n",
    "                    [ 1,  -3,  63,   4,  -2, 1],\n",
    "                    [ 1,  -5,  62,   8,  -3, 1],\n",
    "                    [ 2,  -8,  60,  13,  -4, 1],\n",
    "\n",
    "                    [ 3, -10,  58,  17,  -5, 1],\n",
    "                    [ 3, -11,  52,  26,  -8, 2],\n",
    "                    [ 2,  -9,  47,  31, -10, 3],\n",
    "                    [ 3, -11,  45,  34, -10, 3],\n",
    "\n",
    "                    [ 3, -11,  40,  40, -11, 3],\n",
    "                    [ 3, -10,  34,  45, -11, 3],\n",
    "                    [ 3, -10,  31,  47,  -9, 2],\n",
    "                    [ 2,  -8,  26,  52, -11, 3],\n",
    "\n",
    "                    [ 1,  -5,  17,  58, -10, 3],\n",
    "                    [ 1,  -4,  13,  60,  -8, 2],\n",
    "                    [ 1,  -3,   8,  62,  -5, 1],\n",
    "                    [ 1,  -2,   4,  63,  -3, 1]\n",
    "                    ]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Pre calculated in Google Sheets [TCC] Affine interpolation of a 4x4\n",
    "# coefs_sizes = [\n",
    "#                 [8,\t10,\t14, 10,\t10,\t8],\n",
    "#                 [8,\t11,\t14,\t11,\t10,\t8],\n",
    "#                 [9,\t12,\t14,\t12,\t11,\t8],\n",
    "#                 [10, 12, 14, 13, 11,8],\n",
    "#                 [10, 12, 14, 13, 12,9],\n",
    "#                 [9,\t12, 14,\t13,\t12,\t10],\n",
    "#                 [10, 12, 14, 14, 12, 10],\n",
    "#                 [10, 12, 14, 14, 12, 10],\n",
    "#                 [10, 12, 14, 14, 12, 10],\n",
    "#                 [10, 12, 13, 14, 12, 9],\n",
    "#                 [9,\t12,\t13,\t14,\t12,\t10],\n",
    "#                 [8,\t11,\t13,\t14,\t12,\t10],\n",
    "#                 [8,\t11,\t12,\t14,\t12,\t9],\n",
    "#                 [8,\t10,\t11,\t14,\t11,\t8],\n",
    "#                 [8,\t10,\t10,\t14,\t10,\t8]]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [],
   "source": [
    "import math\n",
    "import numpy as np\n",
    "from matplotlib import pyplot as plt\n",
    "from datetime import datetime "
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Variables calculation"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Input and outputs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Input size\n",
    "in_width = IN_NUM * IN_BIT_WIDTH\n",
    "\n",
    "# Input text\n",
    "in_text = \"\\tinput signed [\"+str(in_width-1)+\":0] X;\"\n",
    "\n",
    "# Output ports\n",
    "out_names = []\n",
    "for i in range(1,OUT_NUM+1):\n",
    "    if i != OUT_NUM:\n",
    "        out_names.append('\\tY'+str(i)+',')\n",
    "    else:\n",
    "        out_names.append('\\tY'+str(i))\n",
    "out_names_concat = '\\n'.join(out_names)\n",
    "\n",
    "# print(in_text)\n",
    "# print(out_names_concat)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Obs: outputs sizes are calculated after all calculations are ready in the end of this code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [],
   "source": [
    "coefs_sizes = [[0 for x in range(TAPS)] for y in range(FRAC)] \n",
    "max_neg_input = -(2**(IN_BIT_WIDTH-1))\n",
    "max_pos_input = 2**(IN_BIT_WIDTH-1)-1\n",
    "\n",
    "for j in range(0,TAPS):\n",
    "    for i in range(0,FRAC):\n",
    "        coef = coefficients[i][j]\n",
    "        bit_width_pos = max_pos_input*coef\n",
    "        bit_width_neg = max_neg_input*coef\n",
    "        if bit_width_pos >= 0:      \n",
    "            if bit_width_pos <= 2**(IN_BIT_WIDTH-1)-1 and bit_width_neg >= -2**((IN_BIT_WIDTH-1)):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+1\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH+1)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH+1):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+2\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH+2)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH+2):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+3\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH+3)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH+3):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+4\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH+4)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH+4):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+5\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH+5)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH+5):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+6\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH+6)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH+6):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+7\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH+7)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH+7):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+8\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH+8)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH+8):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+9\n",
    "            elif bit_width_pos <= 2**(IN_BIT_WIDTH+9)-1 and bit_width_neg >= -2**(IN_BIT_WIDTH+9):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+10\n",
    "            else:\n",
    "                print('#############################')\n",
    "        else:\n",
    "            if bit_width_neg <= 2**(IN_BIT_WIDTH-1)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH-1):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+1\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH+1)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH+1):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+2\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH+2)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH+2):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+3\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH+3)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH+3):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+4\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH+4)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH+4):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+5\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH+5)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH+5):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+6\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH+6)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH+6):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+7\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH+7)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH+7):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+8\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH+8)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH+8):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+9\n",
    "            elif bit_width_neg <= 2**(IN_BIT_WIDTH+9)-1 and bit_width_pos >= -2**(IN_BIT_WIDTH+9):\n",
    "                coefs_sizes[i][j] = IN_BIT_WIDTH+10\n",
    "            else:\n",
    "                print('#############################')\n",
    "\n",
    "# coefs_sizes"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Filter outputs names and module instantiation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\t t0_affine_11 T0(\n",
      "\t\t.X  (X0),\n",
      "\t\t.Y1\t(r_t0_f1_1),\n",
      "\t\t.Y2\t(r_t0_f2_1),\n",
      "\t\t.Y3\t(r_t0_f3_2),\n",
      "\t\t.Y4\t(r_t0_f4_3),\n",
      "\t\t.Y5\t(r_t0_f5_3),\n",
      "\t\t.Y6\t(r_t0_f6_2),\n",
      "\t\t.Y7\t(r_t0_f7_3),\n",
      "\t\t.Y8\t(r_t0_f8_3),\n",
      "\t\t.Y9\t(r_t0_f9_3),\n",
      "\t\t.Y10\t(r_t0_f10_3),\n",
      "\t\t.Y11\t(r_t0_f11_2),\n",
      "\t\t.Y12\t(r_t0_f12_1),\n",
      "\t\t.Y13\t(r_t0_f13_1),\n",
      "\t\t.Y14\t(r_t0_f14_1),\n",
      "\t\t.Y15\t(r_t0_f15_1)\n",
      "\t);\n",
      "\n",
      "\n",
      "\t t1_affine_11 T1(\n",
      "\t\t.X  (X1),\n",
      "\t\t.Y1\t(r_t1_f1_3neg),\n",
      "\t\t.Y2\t(r_t1_f2_5neg),\n",
      "\t\t.Y3\t(r_t1_f3_8neg),\n",
      "\t\t.Y4\t(r_t1_f4_10neg),\n",
      "\t\t.Y5\t(r_t1_f5_11neg),\n",
      "\t\t.Y6\t(r_t1_f6_9neg),\n",
      "\t\t.Y7\t(r_t1_f7_11neg),\n",
      "\t\t.Y8\t(r_t1_f8_11neg),\n",
      "\t\t.Y9\t(r_t1_f9_10neg),\n",
      "\t\t.Y10\t(r_t1_f10_10neg),\n",
      "\t\t.Y11\t(r_t1_f11_8neg),\n",
      "\t\t.Y12\t(r_t1_f12_5neg),\n",
      "\t\t.Y13\t(r_t1_f13_4neg),\n",
      "\t\t.Y14\t(r_t1_f14_3neg),\n",
      "\t\t.Y15\t(r_t1_f15_2neg)\n",
      "\t);\n",
      "\n",
      "\n",
      "\t t2_affine_11 T2(\n",
      "\t\t.X  (X2),\n",
      "\t\t.Y1\t(r_t2_f1_63),\n",
      "\t\t.Y2\t(r_t2_f2_62),\n",
      "\t\t.Y3\t(r_t2_f3_60),\n",
      "\t\t.Y4\t(r_t2_f4_58),\n",
      "\t\t.Y5\t(r_t2_f5_52),\n",
      "\t\t.Y6\t(r_t2_f6_47),\n",
      "\t\t.Y7\t(r_t2_f7_45),\n",
      "\t\t.Y8\t(r_t2_f8_40),\n",
      "\t\t.Y9\t(r_t2_f9_34),\n",
      "\t\t.Y10\t(r_t2_f10_31),\n",
      "\t\t.Y11\t(r_t2_f11_26),\n",
      "\t\t.Y12\t(r_t2_f12_17),\n",
      "\t\t.Y13\t(r_t2_f13_13),\n",
      "\t\t.Y14\t(r_t2_f14_8),\n",
      "\t\t.Y15\t(r_t2_f15_4)\n",
      "\t);\n",
      "\n",
      "\n",
      "\t t3_affine_11 T3(\n",
      "\t\t.X  (X3),\n",
      "\t\t.Y1\t(r_t3_f1_4),\n",
      "\t\t.Y2\t(r_t3_f2_8),\n",
      "\t\t.Y3\t(r_t3_f3_13),\n",
      "\t\t.Y4\t(r_t3_f4_17),\n",
      "\t\t.Y5\t(r_t3_f5_26),\n",
      "\t\t.Y6\t(r_t3_f6_31),\n",
      "\t\t.Y7\t(r_t3_f7_34),\n",
      "\t\t.Y8\t(r_t3_f8_40),\n",
      "\t\t.Y9\t(r_t3_f9_45),\n",
      "\t\t.Y10\t(r_t3_f10_47),\n",
      "\t\t.Y11\t(r_t3_f11_52),\n",
      "\t\t.Y12\t(r_t3_f12_58),\n",
      "\t\t.Y13\t(r_t3_f13_60),\n",
      "\t\t.Y14\t(r_t3_f14_62),\n",
      "\t\t.Y15\t(r_t3_f15_63)\n",
      "\t);\n",
      "\n",
      "\n",
      "\t t4_affine_11 T4(\n",
      "\t\t.X  (X4),\n",
      "\t\t.Y1\t(r_t4_f1_2neg),\n",
      "\t\t.Y2\t(r_t4_f2_3neg),\n",
      "\t\t.Y3\t(r_t4_f3_4neg),\n",
      "\t\t.Y4\t(r_t4_f4_5neg),\n",
      "\t\t.Y5\t(r_t4_f5_8neg),\n",
      "\t\t.Y6\t(r_t4_f6_10neg),\n",
      "\t\t.Y7\t(r_t4_f7_10neg),\n",
      "\t\t.Y8\t(r_t4_f8_11neg),\n",
      "\t\t.Y9\t(r_t4_f9_11neg),\n",
      "\t\t.Y10\t(r_t4_f10_9neg),\n",
      "\t\t.Y11\t(r_t4_f11_11neg),\n",
      "\t\t.Y12\t(r_t4_f12_10neg),\n",
      "\t\t.Y13\t(r_t4_f13_8neg),\n",
      "\t\t.Y14\t(r_t4_f14_5neg),\n",
      "\t\t.Y15\t(r_t4_f15_3neg)\n",
      "\t);\n",
      "\n",
      "\n",
      "\t t5_affine_11 T5(\n",
      "\t\t.X  (X5),\n",
      "\t\t.Y1\t(r_t5_f1_1),\n",
      "\t\t.Y2\t(r_t5_f2_1),\n",
      "\t\t.Y3\t(r_t5_f3_1),\n",
      "\t\t.Y4\t(r_t5_f4_1),\n",
      "\t\t.Y5\t(r_t5_f5_2),\n",
      "\t\t.Y6\t(r_t5_f6_3),\n",
      "\t\t.Y7\t(r_t5_f7_3),\n",
      "\t\t.Y8\t(r_t5_f8_3),\n",
      "\t\t.Y9\t(r_t5_f9_3),\n",
      "\t\t.Y10\t(r_t5_f10_2),\n",
      "\t\t.Y11\t(r_t5_f11_3),\n",
      "\t\t.Y12\t(r_t5_f12_3),\n",
      "\t\t.Y13\t(r_t5_f13_2),\n",
      "\t\t.Y14\t(r_t5_f14_1),\n",
      "\t\t.Y15\t(r_t5_f15_1)\n",
      "\t);\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# To instantiate module: .Y1 (r_t0_f1_1);\n",
    "filters_out = []\n",
    "\n",
    "# To create wire: wire signed [7:0] r_t0_f1_1;\n",
    "filters_wire = []\n",
    "\n",
    "# Stores filter's output wires in the same shape of the coefficients\n",
    "wire_out_filter_name = [[0 for x in range(TAPS)] for y in range(FRAC)] \n",
    "\n",
    "for t in range(0,TAPS):\n",
    "    filters_wire.append('\\n\\t// TAP '+str(t))\n",
    "\n",
    "    filters_out.append('\\n\\t t'+str(t)+'_affine_'+str(IN_BIT_WIDTH)+' T'+str(t)+'(')\n",
    "    filters_out.append('\\t\\t.X  (X'+str(t)+'),')\n",
    "    for y in range(1,FRAC+1):\n",
    "        c = coefficients[y-1][t]\n",
    "        s = coefs_sizes[y-1][t]\n",
    "        if y != 15:\n",
    "            if c > 0:\n",
    "                wire_out_filter_name[y-1][t] = 'r_t'+str(t)+'_f'+str(y)+'_'+str(c)\n",
    "            else:\n",
    "                wire_out_filter_name[y-1][t] = 'r_t'+str(t)+'_f'+str(y)+'_'+str(abs(c))+'neg'\n",
    "            filters_out.append('\\t\\t.Y'+str(y)+'\\t('+str(wire_out_filter_name[y-1][t])+'),')\n",
    "        else:\n",
    "            if c > 0:\n",
    "                wire_out_filter_name[y-1][t] = 'r_t'+str(t)+'_f'+str(y)+'_'+str(c)\n",
    "            else:\n",
    "                wire_out_filter_name[y-1][t] = 'r_t'+str(t)+'_f'+str(y)+'_'+str(abs(c))+'neg'\n",
    "            filters_out.append('\\t\\t.Y'+str(y)+'\\t('+str(wire_out_filter_name[y-1][t])+')')\n",
    "        filters_wire.append('\\twire signed ['+str(s-1)+':0]\\t'+str(wire_out_filter_name[y-1][t])+';')\n",
    "    filters_out.append('\\t);\\n')\n",
    "\n",
    "# To instantiate module: .Y1 (r_t0_f1_1);\n",
    "filters_out_concat = '\\n'.join(filters_out)\n",
    "\n",
    "# To create wire: wire signed [7:0] r_t0_f1_1\n",
    "filters_wire_concat = '\\n'.join(filters_wire)\n",
    "\n",
    "# print(filters_wire_concat)\n",
    "print(filters_out_concat)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Dividing the input into 6 smaller parts"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Declaration of the wire's names used to split the input \n",
    "wire_in_split_declaration = []\n",
    "\n",
    "wire_in_split_declaration.append('wire signed ['+str(IN_BIT_WIDTH-1)+':0]')\n",
    "for n in range(IN_NUM):\n",
    "    if n < IN_NUM-1:\n",
    "        wire_in_split_declaration.append('X'+str(n)+',')\n",
    "    else:\n",
    "        wire_in_split_declaration.append('X'+str(n)+';')\n",
    "\n",
    "wire_in_split_declaration_concat = ' '.join(wire_in_split_declaration)\n",
    "\n",
    "# Assigning the input wires \n",
    "wire_in_split_calculation = []\n",
    "MSB_in_split = IN_BIT_WIDTH*TAPS - 1\n",
    "LSB_in_split = IN_BIT_WIDTH*TAPS - IN_BIT_WIDTH\n",
    "\n",
    "for n in range(IN_NUM):\n",
    "    wire_in_split_calculation.append('\\tassign X'+str(n)+' = X['+str(MSB_in_split)+':'+str(LSB_in_split)+'];')\n",
    "    MSB_in_split = MSB_in_split - IN_BIT_WIDTH\n",
    "    LSB_in_split = LSB_in_split - IN_BIT_WIDTH\n",
    "wire_in_split_calculation_concat = '\\n'.join(wire_in_split_calculation)\n",
    "\n",
    "# print(wire_in_split_declaration_concat)\n",
    "# print(wire_in_split_calculation_concat)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### First round sums"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [],
   "source": [
    "# wire for first sums [15][3]: s_f1_t0_t1\n",
    "wire_sum_1_name = [[0 for x in range(int(TAPS/2))] for y in range(FRAC)] \n",
    "# print(len(wire_sum_1_name),len(wire_sum_1_name[0]))\n",
    "# Sizes of the resulting first sums (size for wire_sum_1_name)\n",
    "wire_sum_1_size = [[0 for x in range(int(TAPS/2))] for y in range(FRAC)]\n",
    "\n",
    "# wire declaration for first sums\n",
    "wire_sum_1_declaration = []\n",
    "\n",
    "# First sums calculation\n",
    "wire_sum_1_calculation = []\n",
    "\n",
    "for f in range(1,FRAC+1):\n",
    "    for t in range(0,int(TAPS/2)):\n",
    "        wire_sum_1_name[f-1][t] = 's_f'+str(f)+'_t'+str(2*t)+'_t'+str(2*t+1)\n",
    "\n",
    "        s1 = coefs_sizes[f-1][2*t]                  # Size of p1\n",
    "        s2 = coefs_sizes[f-1][2*t+1]                # Size of p2\n",
    "        \n",
    "        name1 = wire_out_filter_name[f-1][2*t]\n",
    "        name2 = wire_out_filter_name[f-1][2*t+1]\n",
    "        # print(s1,s2)\n",
    "\n",
    "        if s1 > s2:\n",
    "            p1 = '\\t{'+str(name1)+'['+str(s1-1)+'], '+str(name1)+'}'\n",
    "            p2 = ' + {'\n",
    "\n",
    "            for bit in range(0,s1-s2+1):\n",
    "                p2 = p2+str(name2)+'['+str(s2-1)+'], '\n",
    "                \n",
    "            p2 = p2+str(name2)+'}; \\t\\t// '+str(s1)+' + '+str(s2)+' = '+str(s1+1)+' bits'\n",
    "            wire_sum_1_size[f-1][t] = s1 + 1\n",
    "        else:\n",
    "            p1 = '\\t{'\n",
    "            p2 = ' + {'+str(name2)+'['+str(s2-1)+'], '+str(name2)+'}; \\t\\t// '+str(s1)+' + '+str(s2)+' = '+str(s2+1)+' bits'\n",
    "\n",
    "            for bit in range(0,s2-s1+1):\n",
    "                p1 = p1 + str(name1)+'['+str(s1-1)+'], '\n",
    "\n",
    "            p1 = p1+str(name1)+'}'\n",
    "            wire_sum_1_size[f-1][t] = s2 + 1\n",
    "\n",
    "        wire_sum_1_declaration.append('\\twire signed ['+str(wire_sum_1_size[f-1][t]-1)+':0]\\t'+str(wire_sum_1_name[f-1][t])+';\\t// '+str(wire_sum_1_size[f-1][t])+' bits')\n",
    "        wire_sum_1_calculation.append('\\t\\tassign '+str(wire_sum_1_name[f-1][t])+' = '+str(p1)+str(p2))\n",
    "\n",
    "wire_sum_1_declaration_concat = '\\n'.join(wire_sum_1_declaration)\n",
    "wire_sum_1_calculation_concat = '\\n'.join(wire_sum_1_calculation)\n",
    "\n",
    "# print(wire_sum_1_declaration_concat)\n",
    "# print(wire_sum_1_calculation_concat)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Second round sums"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Essa parte só funciona para filtros de 6 taps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [],
   "source": [
    "# wire for second sums [15][3]: s_f1_0\n",
    "wire_sum_2_name = [[0 for x in range(2)] for y in range(FRAC)] \n",
    "\n",
    "# Sizes of the resulting first sums (size for wire_sum_1_name)\n",
    "wire_sum_2_size = [[0 for x in range(2)] for y in range(FRAC)]\n",
    "\n",
    "# wire declaration for second sums\n",
    "wire_sum_2_declaration = []\n",
    "\n",
    "# Second sums calculation\n",
    "wire_sum_2_calculation = []\n",
    "\n",
    "for f in range(1,FRAC+1):\n",
    "    for t in range(0,2):\n",
    "        wire_sum_2_name[f-1][t] = 's_f' + str(f) + '_' + str(t)\n",
    "\n",
    "        s1 = wire_sum_1_size[f-1][2*t]   \n",
    "        name1 = wire_sum_1_name[f-1][2*t]\n",
    "\n",
    "        if t == 1:\n",
    "            s2 = wire_sum_2_size[f-1][t-1]\n",
    "            name2 = wire_sum_2_name[f-1][t-1]          \n",
    "        else:\n",
    "            s2 = wire_sum_1_size[f-1][2*t+1]   \n",
    "            name2 = wire_sum_1_name[f-1][2*t+1]\n",
    "\n",
    "        if s1 > s2:\n",
    "            p1 = '\\t{'+str(name1)+'['+str(s1-1)+'], '+str(name1)+'}'\n",
    "            p2 = ' + {'\n",
    "            \n",
    "            for bit in range(0,s1-s2+1):\n",
    "                p2 = p2+str(name2)+'['+str(s2-1)+'], ' \n",
    "            p2 = p2+str(name2)+'}; \\t\\t// '+str(s1)+' + '+str(s2)+' = '+str(s1+1)+' bits'\n",
    "            \n",
    "            wire_sum_1_size[f-1][t] = s1 + 1\n",
    "        else:\n",
    "            p1 = '\\t{'\n",
    "            p2 = ' + {'+str(name2)+'['+str(s2-1)+'], '+str(name2)+'}; \\t\\t// '+str(s1)+' + '+str(s2)+' = '+str(s2+1)+' bits'\n",
    "\n",
    "            for bit in range(0,s2-s1+1):\n",
    "                p1 = p1 + str(name1)+'['+str(s1-1)+'],  '\n",
    "            p1 = p1+str(name1)+'}'\n",
    "\n",
    "            wire_sum_2_size[f-1][t] = s2 + 1\n",
    "\n",
    "        wire_sum_2_declaration.append('\\twire signed ['+str(wire_sum_2_size[f-1][t]-1)+':0]\\t'+str(wire_sum_2_name[f-1][t])+';\\t// '+str(wire_sum_2_size[f-1][t])+' bits')\n",
    "        wire_sum_2_calculation.append('\\t\\tassign '+str(wire_sum_2_name[f-1][t])+' = '+str(p1)+str(p2))\n",
    "\n",
    "wire_sum_2_declaration_concat = '\\n'.join(wire_sum_2_declaration)\n",
    "wire_sum_2_calculation_concat = '\\n'.join(wire_sum_2_calculation)\n",
    "\n",
    "# print(wire_sum_2_declaration_concat)\n",
    "# print(wire_sum_2_calculation_concat)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Applying the rounding term "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [],
   "source": [
    "# To store all shifts left of the final sum\n",
    "wire_sum_shr_name = []\n",
    "\n",
    "# To store the sizes of wire_sum_shr_name\n",
    "wire_sum_shr_size = []\n",
    "\n",
    "# To write the wire declaration\n",
    "shr_declaration = []\n",
    "\n",
    "# To write the calculations\n",
    "shr_calculation = []\n",
    "\n",
    "# Shifts to outputs\n",
    "shr_to_out = []\n",
    "\n",
    "# Number of left shifts\n",
    "shifts = int(math.log(ROUNDING_TERM,2))\n",
    "\n",
    "for f in range(1,FRAC+1):\n",
    "    wire_sum_shr_name.append('s_f'+str(f)+'_shr')\n",
    "    wire_sum_shr_size.append(int(wire_sum_2_size[f-1][1]-shifts))\n",
    "\n",
    "    shr_declaration.append('\\twire signed ['+str(wire_sum_shr_size[f-1]-1)+':0]\\t'+str(wire_sum_shr_name[f-1])+';\\t // '+str(wire_sum_shr_size[f-1])+' bits')\n",
    "    shr_calculation.append('\\t\\tassign '+str(wire_sum_shr_name[f-1])+' = '+str(wire_sum_2_name[f-1][1])+' >> '+str(shifts)+';')\n",
    "    shr_to_out.append('\\tassign Y'+str(f)+' = '+str(wire_sum_shr_name[f-1])+';\\t// '+str(wire_sum_shr_size[f-1])+' bits')\n",
    "\n",
    "shr_declaration_concat = '\\n'.join(shr_declaration)\n",
    "shr_calculation_concat = '\\n'.join(shr_calculation)\n",
    "shr_to_out_concat = '\\n'.join(shr_to_out)\n",
    "\n",
    "# print(shr_declaration_concat)\n",
    "# print(shr_calculation_concat)\n",
    "# print(shr_to_out_concat)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Ouput declaration (after all calculations are ready)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Output port modes\n",
    "out_port = []\n",
    "for i in range(1,OUT_NUM+1):\n",
    "    out_port.append('\\toutput signed ['+str(wire_sum_shr_size[i-1]-1)+':0] Y'+str(i)+';')\n",
    "out_port_concat = '\\n'.join(out_port)\n",
    "\n",
    "# print(out_port_concat)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Final Verilog text"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [],
   "source": [
    "if MODIFIED:\n",
    "    DATE_MODIF = str(datetime.today().strftime('%d/%m/%Y'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [],
   "source": [
    "all_filters_verilog = '''/*------------------------------------------------------------------------------\n",
    " * File: all_filters_'''+str(IN_BIT_WIDTH)+'''.v\n",
    " * Date generated: 05/12/2022\n",
    " * Date modified: '''+DATE_MODIF+'''\n",
    " * Author: Bruna Suemi Nagai\n",
    " * Description: Concatenating all 15 filters in a sum tree\n",
    " *------------------------------------------------------------------------------ */\n",
    "\n",
    "module all_filters_'''+str(IN_BIT_WIDTH)+''' (\n",
    "    X,\n",
    "'''+out_names_concat+'''\n",
    ");\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Port mode declarations\n",
    "// ------------------------------------------\n",
    "\n",
    "'''+in_text+'''\n",
    "'''+out_port_concat+'''\n",
    "\n",
    "// ------------------------------------------\n",
    "// Wires declarations\n",
    "// ------------------------------------------\n",
    "\t\n",
    "\t// Spliting the input into parts of '''+str(IN_BIT_WIDTH)+''' bits each\n",
    "\t'''+wire_in_split_declaration_concat+'''\n",
    "\t\n",
    "\t// Regs for filter's outputs \n",
    "\t'''+filters_wire_concat+'''\n",
    "\t\n",
    "\t// First sums\n",
    "'''+wire_sum_1_declaration_concat+'''\n",
    "\t\t\n",
    "\t// Second sums\n",
    "'''+wire_sum_2_declaration_concat+'''\n",
    "\t\n",
    "\t// Final sums shifted right\n",
    "'''+shr_declaration_concat+'''\n",
    " \n",
    "\t \n",
    "// ------------------------------------------\n",
    "// Modules instantiation\n",
    "// ------------------------------------------\n",
    "'''+filters_out_concat+'''\n",
    "\n",
    "// ------------------------------------------\n",
    "// Combinational logic\n",
    "// ------------------------------------------\n",
    "\n",
    "\t// Splitting input into smaller parts\n",
    "'''+wire_in_split_calculation_concat+'''\n",
    "  \n",
    "\t// Procedure for sums\t\n",
    "\t\t// First sums\n",
    "'''+wire_sum_1_calculation_concat+'''\n",
    "\t\t\n",
    "\t\t// Second sums\n",
    "'''+wire_sum_2_calculation_concat+'''\n",
    "\n",
    "\t\t// Shifting for division by 64\n",
    "'''+shr_calculation_concat+'''\n",
    "\n",
    "// ------------------------------------------\n",
    "// Outputs\n",
    "// ------------------------------------------\n",
    "\n",
    "'''+shr_to_out_concat+'''\n",
    "\n",
    "\n",
    "endmodule // all_filters_'''+str(IN_BIT_WIDTH)+'''\n",
    "\n",
    "\n",
    "'''\n",
    "if WRITE_ALL_FILTERS_TOPO_FILE:\n",
    "    with open('../verilog/all_filters_'+str(IN_BIT_WIDTH)+'/all_filters_'+str(IN_BIT_WIDTH)+'.v', 'w') as all_filters_file:\n",
    "        all_filters_file.write(all_filters_verilog)\n",
    "        \n",
    "# print(all_filters_verilog)  "
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Generating all filter modules "
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### T0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Wires declarations for T0\n",
    "wires_coefs_t0 = [1,4,3,2]\n",
    "\n",
    "# Calculating wires sizes based on wires_coefs_t0\n",
    "wires_sizes_t0 = [IN_BIT_WIDTH,IN_BIT_WIDTH+2,IN_BIT_WIDTH+2,IN_BIT_WIDTH+1]\n",
    "\n",
    "# Display error message\n",
    "if len(wires_coefs_t0) != len(wires_sizes_t0):\n",
    "    print('#### ERROR: wires_coefs_t0 and wires_sizes_t0 HAVE DIFFERENT SIZES')\n",
    "\n",
    "# Creates de wires declarations\n",
    "wires_declarations_t0 = []\n",
    "for w in range(len(wires_coefs_t0)):\n",
    "    if wires_coefs_t0[w] >= 0:\n",
    "        wires_declarations_t0.append('  wire signed ['+str(wires_sizes_t0[w]-1)+':0] w'+str(wires_coefs_t0[w])+';')\n",
    "    else:\n",
    "        wires_declarations_t0.append('  wire signed ['+str(wires_sizes_t0[w]-1)+':0] w'+str(abs(wires_coefs_t0[w]))+'_;')\n",
    "\n",
    "wires_declarations_t0_concat = '\\n'.join(wires_declarations_t0)\n",
    "\n",
    "# Creates the outputs sizes for declaration\n",
    "output_declarations_t0 = []\n",
    "for i in range(FRAC):\n",
    "    output_declarations_t0.append('  output signed ['+str(coefs_sizes[i][0]-1)+':0]\\t Y'+str(i+1)+';')\n",
    "\n",
    "output_declarations_t0_concat = '\\n'.join(output_declarations_t0)\n",
    "\n",
    "# print(output_declarations_t0_concat)\n",
    "# print(wires_declarations_t0_concat)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "t0_affine_verilog = '''/*------------------------------------------------------------------------------\n",
    " * File: t0_affine_'''+str(IN_BIT_WIDTH)+'''.v\n",
    " * Date generated: 10/02/2023\n",
    " * Date modified: '''+DATE_MODIF+'''\n",
    " * Author: Bruna Suemi Nagai\n",
    " * Description: MCM filter for 1/16 precision coefficients - Tap 0\n",
    " *------------------------------------------------------------------------------ */\n",
    "\n",
    "module t0_affine_'''+str(IN_BIT_WIDTH)+''' (\n",
    "    X,\n",
    "    Y1,\n",
    "    Y2,\n",
    "    Y3,\n",
    "    Y4,\n",
    "    Y5,\n",
    "    Y6,\n",
    "    Y7,\n",
    "    Y8,\n",
    "    Y9,\n",
    "    Y10,\n",
    "    Y11,\n",
    "    Y12,\n",
    "    Y13,\n",
    "    Y14,\n",
    "    Y15\n",
    ");\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Port mode declarations\n",
    "// ------------------------------------------\n",
    "  input  signed  ['''+str(IN_BIT_WIDTH-1)+''':0] \tX;\n",
    "'''+output_declarations_t0_concat+'''\n",
    "\t \n",
    "\n",
    "// ------------------------------------------\n",
    "// Wires declarations\n",
    "// ------------------------------------------\n",
    "'''+wires_declarations_t0_concat+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Combinational logic\n",
    "// ------------------------------------------\n",
    "\n",
    "  assign w1 = X;\n",
    "  assign w4 = w1 << 2;\n",
    "  assign w3 = w4 - w1;\n",
    "  assign w2 = w1 << 1;\n",
    "  \n",
    "  \n",
    "// ------------------------------------------\n",
    "// Outputs\n",
    "// ------------------------------------------\n",
    "\n",
    "  assign Y1 = w1;\n",
    "  assign Y2 = w1;\n",
    "  assign Y3 = w2;\n",
    "  assign Y4 = w3;\n",
    "  assign Y5 = w3;\n",
    "  assign Y6 = w2;\n",
    "  assign Y7 = w3;\n",
    "  assign Y8 = w3;\n",
    "  assign Y9 = w3;\n",
    "  assign Y10 = w3;\n",
    "  assign Y11 = w2;\n",
    "  assign Y12 = w1;\n",
    "  assign Y13 = w1;\n",
    "  assign Y14 = w1;\n",
    "  assign Y15 = w1;\n",
    "\n",
    "endmodule // t0_affine_'''+str(IN_BIT_WIDTH)+'''\n",
    "\n",
    "'''\n",
    "\n",
    "# print(t0_affine_verilog)\n",
    "if WRITE_ALL_FILTERS_FILE:\n",
    "    with open('../verilog/all_filters_'+str(IN_BIT_WIDTH)+'/t0_affine_'+str(IN_BIT_WIDTH)+'.v', 'w') as t0_affine_file:\n",
    "        t0_affine_file.write(t0_affine_verilog)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### T1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Wires declarations for T0\n",
    "wires_coefs_t1 = [1,4,3,5,8,9,11,-3,-5,-8,10,-10,-11,-9,-4,2,-2]\n",
    "\n",
    "# Calculating wires sizes based on wires_coefs_t0\n",
    "wires_sizes_t1 = [IN_BIT_WIDTH,IN_BIT_WIDTH+2,IN_BIT_WIDTH+2,IN_BIT_WIDTH+3,IN_BIT_WIDTH+3,\n",
    "                  IN_BIT_WIDTH+4,IN_BIT_WIDTH+4,IN_BIT_WIDTH+2,IN_BIT_WIDTH+3,IN_BIT_WIDTH+4,\n",
    "                  IN_BIT_WIDTH+4,IN_BIT_WIDTH+4,IN_BIT_WIDTH+4,IN_BIT_WIDTH+4,IN_BIT_WIDTH+3,\n",
    "                  IN_BIT_WIDTH+1,IN_BIT_WIDTH+2\n",
    "                  ]\n",
    "\n",
    "# Display error message\n",
    "if len(wires_coefs_t1) != len(wires_sizes_t1):\n",
    "    print('#### ERROR: wires_coefs_t1 and wires_sizes_t1 HAVE DIFFERENT SIZES')\n",
    "\n",
    "# Creates de wires declarations\n",
    "wires_declarations_t1 = []\n",
    "for w in range(len(wires_coefs_t1)):\n",
    "    if wires_coefs_t1[w] >= 0:\n",
    "        wires_declarations_t1.append('  wire signed ['+str(wires_sizes_t1[w]-1)+':0] w'+str(wires_coefs_t1[w])+';')\n",
    "    else:\n",
    "        wires_declarations_t1.append('  wire signed ['+str(wires_sizes_t1[w]-1)+':0] w'+str(abs(wires_coefs_t1[w]))+'_;')\n",
    "\n",
    "wires_declarations_t1_concat = '\\n'.join(wires_declarations_t1)\n",
    "\n",
    "# Creates the outputs sizes for declaration\n",
    "output_declarations_t1 = []\n",
    "for i in range(FRAC):\n",
    "    output_declarations_t1.append('  output signed ['+str(coefs_sizes[i][1]-1)+':0]\\t Y'+str(i+1)+';')\n",
    "\n",
    "output_declarations_t1_concat = '\\n'.join(output_declarations_t1)\n",
    "\n",
    "# print(output_declarations_t1_concat)\n",
    "# print(wires_declarations_t1_concat)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "t1_affine_verilog = '''/*------------------------------------------------------------------------------\n",
    " * File: t1_affine_'''+str(IN_BIT_WIDTH)+'''.v\n",
    " * Date generated: 10/02/2023\n",
    " * Date modified: '''+DATE_MODIF+'''\n",
    " * Author: Bruna Suemi Nagai\n",
    " * Description: MCM filter for 1/16 precision coefficients - Tap 1\n",
    " *------------------------------------------------------------------------------ */\n",
    "\n",
    "module t1_affine_'''+str(IN_BIT_WIDTH)+''' (\n",
    "    X,\n",
    "    Y1,\n",
    "    Y2,\n",
    "    Y3,\n",
    "    Y4,\n",
    "    Y5,\n",
    "    Y6,\n",
    "    Y7,\n",
    "    Y8,\n",
    "    Y9,\n",
    "    Y10,\n",
    "    Y11,\n",
    "    Y12,\n",
    "    Y13,\n",
    "    Y14,\n",
    "    Y15\n",
    ");\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Port mode declarations\n",
    "// ------------------------------------------\n",
    "  input  signed  ['''+str(IN_BIT_WIDTH-1)+''':0] X;\n",
    "'''+output_declarations_t1_concat+'''\n",
    "\t \n",
    "\n",
    "// ------------------------------------------\n",
    "// Wires declarations\n",
    "// ------------------------------------------\n",
    "'''+wires_declarations_t1_concat+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Combinational logic\n",
    "// ------------------------------------------\n",
    "  assign w1 = X;\n",
    "  assign w4 = w1 << 2;\n",
    "  assign w3 = w4 - w1;\n",
    "  assign w5 = w1 + w4;\n",
    "  assign w8 = w1 << 3;\n",
    "  assign w9 = w1 + w8;\n",
    "  assign w11 = w3 + w8;\n",
    "  assign w3_ = -1 * w3;\n",
    "  assign w5_ = -1 * w5;\n",
    "  assign w8_ = -1 * w8;\n",
    "  assign w10 = w5 << 1;\n",
    "  assign w10_ = -1 * w10;\n",
    "  assign w11_ = -1 * w11;\n",
    "  assign w9_ = -1 * w9;\n",
    "  assign w4_ = -1 * w4;\n",
    "  assign w2 = w1 << 1;\n",
    "  assign w2_ = -1 * w2;\n",
    "  \n",
    "  \n",
    "// ------------------------------------------\n",
    "// Outputs\n",
    "// ------------------------------------------\n",
    "  assign Y1  = w3_;\n",
    "  assign Y2  = w5_;\n",
    "  assign Y3  = w8_;\n",
    "  assign Y4  = w10_;\n",
    "  assign Y5  = w11_;\n",
    "  assign Y6  = w9_;\n",
    "  assign Y7  = w11_;\n",
    "  assign Y8  = w11_;\n",
    "  assign Y9  = w10_;\n",
    "  assign Y10  = w10_;\n",
    "  assign Y11 = w8_;\n",
    "  assign Y12 = w5_;\n",
    "  assign Y13 = w4_;\n",
    "  assign Y14 = w3_;\n",
    "  assign Y15 = w2_;\n",
    "\n",
    "endmodule //t1_affine_'''+str(IN_BIT_WIDTH)+'''\n",
    "\n",
    "'''\n",
    "\n",
    "# print(t1_affine_verilog)\n",
    "if WRITE_ALL_FILTERS_FILE:\n",
    "    with open('../verilog/all_filters_'+str(IN_BIT_WIDTH)+'/t1_affine_'+str(IN_BIT_WIDTH)+'.v', 'w') as t1_affine_file:\n",
    "        t1_affine_file.write(t1_affine_verilog)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### T2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Wires declarations for T2\n",
    "wires_coefs_t2 = [1,4,5,16,15,17,32,31,64,63,8,13,30,29,40,45,47,62,60,58,52,34,26]\n",
    "\n",
    "# Calculating wires sizes based on wires_coefs_t2\n",
    "wires_sizes_t2 = [IN_BIT_WIDTH,IN_BIT_WIDTH+2,IN_BIT_WIDTH+3,IN_BIT_WIDTH+4,IN_BIT_WIDTH+4,\n",
    "                  IN_BIT_WIDTH+5,IN_BIT_WIDTH+5,IN_BIT_WIDTH+5,IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,\n",
    "                  IN_BIT_WIDTH+3,IN_BIT_WIDTH+4,IN_BIT_WIDTH+5,IN_BIT_WIDTH+5,IN_BIT_WIDTH+6,\n",
    "                  IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,\n",
    "                  IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,IN_BIT_WIDTH+5\n",
    "                ]\n",
    "\n",
    "# Display error message\n",
    "if len(wires_coefs_t2) != len(wires_sizes_t2):\n",
    "    print('#### ERROR: wires_coefs_t2 and wires_sizes_t2 HAVE DIFFERENT SIZES')\n",
    "\n",
    "# Creates de wires declarations\n",
    "wires_declarations_t2 = []\n",
    "for w in range(len(wires_coefs_t2)):\n",
    "    if wires_coefs_t2[w] >= 0:\n",
    "        wires_declarations_t2.append('  wire signed ['+str(wires_sizes_t2[w]-1)+':0] w'+str(wires_coefs_t2[w])+';')\n",
    "    else:\n",
    "        wires_declarations_t2.append('  wire signed ['+str(wires_sizes_t2[w]-1)+':0] w'+str(abs(wires_coefs_t2[w]))+'_;')\n",
    "\n",
    "wires_declarations_t2_concat = '\\n'.join(wires_declarations_t2)\n",
    "\n",
    "# Creates the outputs sizes for declaration\n",
    "output_declarations_t2 = []\n",
    "for i in range(FRAC):\n",
    "    output_declarations_t2.append('  output signed ['+str(coefs_sizes[i][2]-1)+':0]\\t Y'+str(i+1)+';')\n",
    "\n",
    "output_declarations_t2_concat = '\\n'.join(output_declarations_t2)\n",
    "\n",
    "# print(output_declarations_t2_concat)\n",
    "# print(wires_declarations_t2_concat)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "t2_affine_verilog = '''/*------------------------------------------------------------------------------\n",
    " * File: t2_affine_'''+str(IN_BIT_WIDTH)+'''.v\n",
    " * Date generated: 10/02/2023\n",
    " * Date modified: '''+DATE_MODIF+'''\n",
    " * Author: Bruna Suemi Nagai\n",
    " * Description: MCM filter for 1/16 precision coefficients - Tap 2\n",
    " *------------------------------------------------------------------------------ */\n",
    "\n",
    "module t2_affine_'''+str(IN_BIT_WIDTH)+''' (\n",
    "    X,\n",
    "    Y1,\n",
    "    Y2,\n",
    "    Y3,\n",
    "    Y4,\n",
    "    Y5,\n",
    "    Y6,\n",
    "    Y7,\n",
    "    Y8,\n",
    "    Y9,\n",
    "    Y10,\n",
    "    Y11,\n",
    "    Y12,\n",
    "    Y13,\n",
    "    Y14,\n",
    "    Y15\n",
    ");\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Port mode declarations\n",
    "// ------------------------------------------\n",
    "  input  signed ['''+str(IN_BIT_WIDTH-1)+''':0] X;\n",
    "'''+output_declarations_t2_concat+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Wires declarations\n",
    "// ------------------------------------------\n",
    "'''+wires_declarations_t2_concat+'''\n",
    "\t \n",
    "\t \n",
    "// ------------------------------------------\n",
    "// Combinational logic\n",
    "// ------------------------------------------\n",
    "  assign w1 = X;\n",
    "  assign w4 = w1 << 2;\n",
    "  assign w5 = w1 + w4;\n",
    "  assign w16 = w1 << 4;\n",
    "  assign w15 = w16 - w1;\n",
    "  assign w17 = w1 + w16;\n",
    "  assign w32 = w1 << 5;\n",
    "  assign w31 = w32 - w1;\n",
    "  assign w64 = w1 << 6;\n",
    "  assign w63 = w64 - w1;\n",
    "  assign w8 = w1 << 3;\n",
    "  assign w13 = w5 + w8;\n",
    "  assign w30 = w15 << 1;\n",
    "  assign w29 = w30 - w1;\n",
    "  assign w40 = w5 << 3;\n",
    "  assign w45 = w5 + w40;\n",
    "  assign w47 = w15 + w32;\n",
    "  assign w62 = w31 << 1;\n",
    "  assign w60 = w15 << 2;\n",
    "  assign w58 = w29 << 1;\n",
    "  assign w52 = w13 << 2;\n",
    "  assign w34 = w17 << 1;\n",
    "  assign w26 = w13 << 1;\n",
    "  \n",
    "  \n",
    "// ------------------------------------------\n",
    "// Outputs\n",
    "// ------------------------------------------\n",
    "  assign Y1 = w63;\n",
    "  assign Y2 = w62;\n",
    "  assign Y3 = w60;\n",
    "  assign Y4 = w58;\n",
    "  assign Y5 = w52;\n",
    "  assign Y6 = w47;\n",
    "  assign Y7 = w45;\n",
    "  assign Y8 = w40;\n",
    "  assign Y9 = w34;\n",
    "  assign Y10 = w31;\n",
    "  assign Y11 = w26;\n",
    "  assign Y12 = w17;\n",
    "  assign Y13 = w13;\n",
    "  assign Y14 = w8;\n",
    "  assign Y15 = w4;\n",
    "\n",
    "endmodule //t2_affine_'''+str(IN_BIT_WIDTH)+'''\n",
    "\n",
    "'''\n",
    "\n",
    "# print(t2_affine_verilog)\n",
    "if WRITE_ALL_FILTERS_FILE:\n",
    "    with open('../verilog/all_filters_'+str(IN_BIT_WIDTH)+'/t2_affine_'+str(IN_BIT_WIDTH)+'.v', 'w') as t2_affine_file:\n",
    "        t2_affine_file.write(t2_affine_verilog)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### T3"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Wires declarations for T3\n",
    "wires_coefs_t3 = [1,4,5,16,15,17,32,31,64,63,8,13,30,29,40,45,47,26,34,52,58,60,62]\n",
    "\n",
    "# Calculating wires sizes based on wires_coefs_t3\n",
    "wires_sizes_t3 = [IN_BIT_WIDTH,IN_BIT_WIDTH+2,IN_BIT_WIDTH+3,IN_BIT_WIDTH+4,IN_BIT_WIDTH+4,\n",
    "                  IN_BIT_WIDTH+5,IN_BIT_WIDTH+5,IN_BIT_WIDTH+5,IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,\n",
    "                  IN_BIT_WIDTH+3,IN_BIT_WIDTH+4,IN_BIT_WIDTH+5,IN_BIT_WIDTH+5,IN_BIT_WIDTH+6,\n",
    "                  IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,IN_BIT_WIDTH+5,IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,\n",
    "                  IN_BIT_WIDTH+6,IN_BIT_WIDTH+6,IN_BIT_WIDTH+6\n",
    "                ]\n",
    "\n",
    "# Display error message\n",
    "if len(wires_coefs_t3) != len(wires_sizes_t3):\n",
    "    print('#### ERROR: wires_coefs_t3 and wires_sizes_t3 HAVE DIFFERENT SIZES')\n",
    "\n",
    "# Creates de wires declarations\n",
    "wires_declarations_t3 = []\n",
    "for w in range(len(wires_coefs_t3)):\n",
    "    if wires_coefs_t3[w] >= 0:\n",
    "        wires_declarations_t3.append('  wire signed ['+str(wires_sizes_t3[w]-1)+':0] w'+str(wires_coefs_t3[w])+';')\n",
    "    else:\n",
    "        wires_declarations_t3.append('  wire signed ['+str(wires_sizes_t3[w]-1)+':0] w'+str(abs(wires_coefs_t3[w]))+'_;')\n",
    "\n",
    "wires_declarations_t3_concat = '\\n'.join(wires_declarations_t3)\n",
    "\n",
    "# Creates the outputs sizes for declaration\n",
    "output_declarations_t3 = []\n",
    "for i in range(FRAC):\n",
    "    output_declarations_t3.append('  output signed ['+str(coefs_sizes[i][3]-1)+':0]\\t Y'+str(i+1)+';')\n",
    "\n",
    "output_declarations_t3_concat = '\\n'.join(output_declarations_t3)\n",
    "\n",
    "# print(output_declarations_t3_concat)\n",
    "# print(wires_declarations_t3_concat)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "t3_affine_verilog = '''/*------------------------------------------------------------------------------\n",
    " * File: t3_affine_'''+str(IN_BIT_WIDTH)+'''.v\n",
    " * Date generated: 10/02/2023\n",
    " * Date modified: '''+DATE_MODIF+'''\n",
    " * Author: Bruna Suemi Nagai\n",
    " * Description: MCM filter for 1/16 precision coefficients - Tap 3\n",
    " *------------------------------------------------------------------------------ */\n",
    "\n",
    "module t3_affine_'''+str(IN_BIT_WIDTH)+''' (\n",
    "    X,\n",
    "    Y1,\n",
    "    Y2,\n",
    "    Y3,\n",
    "    Y4,\n",
    "    Y5,\n",
    "    Y6,\n",
    "    Y7,\n",
    "    Y8,\n",
    "    Y9,\n",
    "    Y10,\n",
    "    Y11,\n",
    "    Y12,\n",
    "    Y13,\n",
    "    Y14,\n",
    "    Y15\n",
    ");\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Port mode declarations\n",
    "// ------------------------------------------\n",
    "  input  signed  ['''+str(IN_BIT_WIDTH-1)+''':0] X;\n",
    "'''+output_declarations_t3_concat+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Wires declarations\n",
    "// ------------------------------------------\n",
    "'''+wires_declarations_t3_concat+'''\n",
    "\t \n",
    "\n",
    "// ------------------------------------------\n",
    "// Combinational logic\n",
    "// ------------------------------------------\n",
    "  assign w1 = X;\n",
    "  assign w4 = w1 << 2;\n",
    "  assign w5 = w1 + w4;\n",
    "  assign w16 = w1 << 4;\n",
    "  assign w15 = w16 - w1;\n",
    "  assign w17 = w1 + w16;\n",
    "  assign w32 = w1 << 5;\n",
    "  assign w31 = w32 - w1;\n",
    "  assign w64 = w1 << 6;\n",
    "  assign w63 = w64 - w1;\n",
    "  assign w8 = w1 << 3;\n",
    "  assign w13 = w5 + w8;\n",
    "  assign w30 = w15 << 1;\n",
    "  assign w29 = w30 - w1;\n",
    "  assign w40 = w5 << 3;\n",
    "  assign w45 = w5 + w40;\n",
    "  assign w47 = w15 + w32;\n",
    "  assign w26 = w13 << 1;\n",
    "  assign w34 = w17 << 1;\n",
    "  assign w52 = w13 << 2;\n",
    "  assign w58 = w29 << 1;\n",
    "  assign w60 = w15 << 2;\n",
    "  assign w62 = w31 << 1;\n",
    "  \n",
    "  \n",
    "// ------------------------------------------\n",
    "// Outputs\n",
    "// ------------------------------------------\n",
    "  assign Y1 = w4;\n",
    "  assign Y2 = w8;\n",
    "  assign Y3 = w13;\n",
    "  assign Y4 = w17;\n",
    "  assign Y5 = w26;\n",
    "  assign Y6 = w31;\n",
    "  assign Y7 = w34;\n",
    "  assign Y8 = w40;\n",
    "  assign Y9 = w45;\n",
    "  assign Y10 = w47;\n",
    "  assign Y11 = w52;\n",
    "  assign Y12 = w58;\n",
    "  assign Y13 = w60;\n",
    "  assign Y14 = w62;\n",
    "  assign Y15 = w63;\n",
    "\n",
    "endmodule //t3_affine_'''+str(IN_BIT_WIDTH)+'''\n",
    "\n",
    "'''\n",
    "# print(t3_affine_verilog)\n",
    "if WRITE_ALL_FILTERS_FILE:\n",
    "    with open('../verilog/all_filters_'+str(IN_BIT_WIDTH)+'/t3_affine_'+str(IN_BIT_WIDTH)+'.v', 'w') as t3_affine_file:\n",
    "        t3_affine_file.write(t3_affine_verilog)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### T4"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Wires declarations for T4\n",
    "wires_coefs_t4 = [1,4,3,5,8,9,11,2,-2,-3,-4,-5,-8,10,-10,-11,-9]\n",
    "\n",
    "# Calculating wires sizes based on wires_coefs_t4\n",
    "wires_sizes_t4 = [IN_BIT_WIDTH,IN_BIT_WIDTH+2,IN_BIT_WIDTH+2,IN_BIT_WIDTH+3,IN_BIT_WIDTH+3,\n",
    "                  IN_BIT_WIDTH+4,IN_BIT_WIDTH+4,IN_BIT_WIDTH+1,IN_BIT_WIDTH+2,IN_BIT_WIDTH+2,\n",
    "                  IN_BIT_WIDTH+3,IN_BIT_WIDTH+3,IN_BIT_WIDTH+4,IN_BIT_WIDTH+4,IN_BIT_WIDTH+4,\n",
    "                  IN_BIT_WIDTH+4,IN_BIT_WIDTH+4\n",
    "                ]\n",
    "\n",
    "# Display error message\n",
    "if len(wires_coefs_t4) != len(wires_sizes_t4):\n",
    "    print('#### ERROR: wires_coefs_t4 and wires_sizes_t4 HAVE DIFFERENT SIZES')\n",
    "\n",
    "# Creates de wires declarations\n",
    "wires_declarations_t4 = []\n",
    "for w in range(len(wires_coefs_t4)):\n",
    "    if wires_coefs_t4[w] >= 0:\n",
    "        wires_declarations_t4.append('  wire signed ['+str(wires_sizes_t4[w]-1)+':0] w'+str(wires_coefs_t4[w])+';')\n",
    "    else:\n",
    "        wires_declarations_t4.append('  wire signed ['+str(wires_sizes_t4[w]-1)+':0] w'+str(abs(wires_coefs_t4[w]))+'_;')\n",
    "\n",
    "wires_declarations_t4_concat = '\\n'.join(wires_declarations_t4)\n",
    "\n",
    "# Creates the outputs sizes for declaration\n",
    "output_declarations_t4 = []\n",
    "for i in range(FRAC):\n",
    "    output_declarations_t4.append('  output signed ['+str(coefs_sizes[i][4]-1)+':0]\\t Y'+str(i+1)+';')\n",
    "\n",
    "output_declarations_t4_concat = '\\n'.join(output_declarations_t4)\n",
    "\n",
    "# print(output_declarations_t4_concat)\n",
    "# print(wires_declarations_t4_concat)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "t4_affine_verilog = '''/*------------------------------------------------------------------------------\n",
    " * File: t4_affine_'''+str(IN_BIT_WIDTH)+'''.v\n",
    " * Date generated: 10/02/2023\n",
    " * Date modified: '''+DATE_MODIF+'''\n",
    " * Author: Bruna Suemi Nagai\n",
    " * Description: MCM filter for 1/16 precision coefficients - Tap 4\n",
    " *------------------------------------------------------------------------------ */\n",
    "\n",
    "module t4_affine_'''+str(IN_BIT_WIDTH)+''' (\n",
    "    X,\n",
    "    Y1,\n",
    "    Y2,\n",
    "    Y3,\n",
    "    Y4,\n",
    "    Y5,\n",
    "    Y6,\n",
    "    Y7,\n",
    "    Y8,\n",
    "    Y9,\n",
    "    Y10,\n",
    "    Y11,\n",
    "    Y12,\n",
    "    Y13,\n",
    "    Y14,\n",
    "    Y15\n",
    ");\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Port mode declarations\n",
    "// ------------------------------------------\n",
    "  input  signed ['''+str(IN_BIT_WIDTH-1)+''':0] X;\n",
    "'''+output_declarations_t4_concat+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Wires declarations\n",
    "// ------------------------------------------\n",
    "'''+wires_declarations_t4_concat+'''\n",
    "\t \n",
    "// ------------------------------------------\n",
    "// Combinational logic\n",
    "// ------------------------------------------\n",
    "  assign w1 = X;\n",
    "  assign w4 = w1 << 2;\n",
    "  assign w3 = w4 - w1;\n",
    "  assign w5 = w1 + w4;\n",
    "  assign w8 = w1 << 3;\n",
    "  assign w9 = w1 + w8;\n",
    "  assign w11 = w3 + w8;\n",
    "  assign w2 = w1 << 1;\n",
    "  assign w2_ = -1 * w2;\n",
    "  assign w3_ = -1 * w3;\n",
    "  assign w4_ = -1 * w4;\n",
    "  assign w5_ = -1 * w5;\n",
    "  assign w8_ = -1 * w8;\n",
    "  assign w10 = w5 << 1;\n",
    "  assign w10_ = -1 * w10;\n",
    "  assign w11_ = -1 * w11;\n",
    "  assign w9_ = -1 * w9;\n",
    "\n",
    "  \n",
    "// ------------------------------------------\n",
    "// Outputs\n",
    "// ------------------------------------------\n",
    "  assign Y1 = w2_;\n",
    "  assign Y2 = w3_;\n",
    "  assign Y3 = w4_;\n",
    "  assign Y4 = w5_;\n",
    "  assign Y5 = w8_;\n",
    "  assign Y6 = w10_;\n",
    "  assign Y7 = w10_;\n",
    "  assign Y8 = w11_;\n",
    "  assign Y9 = w11_;\n",
    "  assign Y10 = w9_;\n",
    "  assign Y11 = w11_;\n",
    "  assign Y12 = w10_;\n",
    "  assign Y13 = w8_;\n",
    "  assign Y14 = w5_;\n",
    "  assign Y15 = w3_;\n",
    "\n",
    "endmodule //t4_affine_'''+str(IN_BIT_WIDTH)+'''\n",
    "\n",
    "'''\n",
    "# print(t4_affine_verilog)\n",
    "if WRITE_ALL_FILTERS_FILE:\n",
    "    with open('../verilog/all_filters_'+str(IN_BIT_WIDTH)+'/t4_affine_'+str(IN_BIT_WIDTH)+'.v', 'w') as t4_affine_file:\n",
    "        t4_affine_file.write(t4_affine_verilog)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### T5\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Wires declarations for T5\n",
    "wires_coefs_t5 = [1,4,3,2]\n",
    "\n",
    "# Calculating wires sizes based on wires_coefs_t5\n",
    "wires_sizes_t5 = [IN_BIT_WIDTH,IN_BIT_WIDTH+2,IN_BIT_WIDTH+2,IN_BIT_WIDTH+1]\n",
    "\n",
    "# Display error message\n",
    "if len(wires_coefs_t5) != len(wires_sizes_t5):\n",
    "    print('#### ERROR: wires_coefs_t5 and wires_sizes_t5 HAVE DIFFERENT SIZES')\n",
    "\n",
    "# Creates de wires declarations\n",
    "wires_declarations_t5 = []\n",
    "for w in range(len(wires_coefs_t5)):\n",
    "    if wires_coefs_t5[w] >= 0:\n",
    "        wires_declarations_t5.append('  wire signed ['+str(wires_sizes_t5[w]-1)+':0] w'+str(wires_coefs_t5[w])+';')\n",
    "    else:\n",
    "        wires_declarations_t5.append('  wire signed ['+str(wires_sizes_t5[w]-1)+':0] w'+str(abs(wires_coefs_t5[w]))+'_;')\n",
    "\n",
    "wires_declarations_t5_concat = '\\n'.join(wires_declarations_t5)\n",
    "\n",
    "# Creates the outputs sizes for declaration\n",
    "output_declarations_t5 = []\n",
    "for i in range(FRAC):\n",
    "    output_declarations_t5.append('  output signed ['+str(coefs_sizes[i][5]-1)+':0]\\t Y'+str(i+1)+';')\n",
    "\n",
    "output_declarations_t5_concat = '\\n'.join(output_declarations_t5)\n",
    "\n",
    "# print(output_declarations_t5_concat)\n",
    "# print(wires_declarations_t5_concat)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "t5_affine_verilog = '''/*------------------------------------------------------------------------------\n",
    " * File: t5_affine_'''+str(IN_BIT_WIDTH)+'''.v\n",
    " * Date generated: 10/02/2023\n",
    " * Date modified: '''+DATE_MODIF+'''\n",
    " * Author: Bruna Suemi Nagai\n",
    " * Description: MCM filter for 1/16 precision coefficients - Tap 5\n",
    " *------------------------------------------------------------------------------ */\n",
    "\n",
    "module t5_affine_'''+str(IN_BIT_WIDTH)+''' (\n",
    "    X,\n",
    "    Y1,\n",
    "    Y2,\n",
    "    Y3,\n",
    "    Y4,\n",
    "    Y5,\n",
    "    Y6,\n",
    "    Y7,\n",
    "    Y8,\n",
    "    Y9,\n",
    "    Y10,\n",
    "    Y11,\n",
    "    Y12,\n",
    "    Y13,\n",
    "    Y14,\n",
    "    Y15\n",
    ");\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Port mode declarations\n",
    "// ------------------------------------------\n",
    "  input  signed ['''+str(IN_BIT_WIDTH-1)+''':0] X;\n",
    "'''+output_declarations_t5_concat+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Wires declarations\n",
    "// ------------------------------------------\n",
    "'''+wires_declarations_t5_concat+'''\n",
    "\t \n",
    "\t \n",
    "// ------------------------------------------\n",
    "// Combinational logic\n",
    "// ------------------------------------------\n",
    "  assign w1 = X;\n",
    "  assign w4 = w1 << 2;\n",
    "  assign w3 = w4 - w1;\n",
    "  assign w2 = w1 << 1;\n",
    "\n",
    "  \n",
    "// ------------------------------------------\n",
    "// Outputs\n",
    "// ------------------------------------------\n",
    "  assign Y1 = w1;\n",
    "  assign Y2 = w1;\n",
    "  assign Y3 = w1;\n",
    "  assign Y4 = w1;\n",
    "  assign Y5 = w2;\n",
    "  assign Y6 = w3;\n",
    "  assign Y7 = w3;\n",
    "  assign Y8 = w3;\n",
    "  assign Y9 = w3;\n",
    "  assign Y10 = w2;\n",
    "  assign Y11 = w3;\n",
    "  assign Y12 = w3;\n",
    "  assign Y13 = w2;\n",
    "  assign Y14 = w1;\n",
    "  assign Y15 = w1;\n",
    "\n",
    "endmodule //t5_affine_'''+str(IN_BIT_WIDTH)+'''\n",
    "\n",
    "'''\n",
    "# print(t5_affine_verilog)\n",
    "if WRITE_ALL_FILTERS_FILE:\n",
    "    with open('../verilog/all_filters_'+str(IN_BIT_WIDTH)+'/t5_affine_'+str(IN_BIT_WIDTH)+'.v', 'w') as t5_affine_file:\n",
    "        t5_affine_file.write(t5_affine_verilog)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.5"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "4d9c694c8aec39b264fb08e5e28ee8a55a7e14ae91bb73d0b06a9e720b258e83"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
