#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 25 00:16:38 2018
# Process ID: 6972
# Current directory: C:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3832 C:\Users\silvi\Desktop\tfe4141_term_project\tfe4141_term_project\term_project\term_project.xpr
# Log file: C:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/vivado.log
# Journal file: C:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:rsa_accelerator:1.0 [get_ips  rsa_soc_rsa_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips rsa_soc_rsa_accelerator_0_0] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {80}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run rsa_soc_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd}
write_bd_tcl -force C:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/rsa_soc.tcl
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:rsa_accelerator:1.0 [get_ips  rsa_soc_rsa_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips rsa_soc_rsa_accelerator_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd}
write_bd_tcl -force C:/Users/silvi/Desktop/tfe4141_term_project/tfe4141_term_project/term_project/rsa_soc.tcl
