#ifndef INC_STM32F103XX_H_
#define INC_STM32F103XX_H_
/*
 * base addresses of Flash and SRAM memories
 */

#define FLASH_BASEADDR         0x08000000U
#define SRAM_BASEADDR          0x20000000U
#define ROM_BASEADDR           0x1FFFF000U

/*
 * AHBx and APBx Bus Peripheral base address
 */

#define PERIPH_BASE            0X40000000U
#define APB1PERIPH_BASE        PERIPH_BASE
#define APB2PERIPH_BASE        0x40010000U
#define AHBPERIPH_BASE         0x40018000U


#endif /* INC_STM32F103XX_H_ */
