//
// Copyright (c) 2015 University of Cambridge
// All rights reserved.
//
//
//  File:
//        nf_riffa_dma_regs_defines.h
//
//  Description:
//        This file is automatically generated with header defines for the software
//
// This software was developed by
// Stanford University and the University of Cambridge Computer Laboratory
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
// license agreements.  See the NOTICE file distributed with this work for
// additional information regarding copyright ownership.  NetFPGA licenses this
// file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License.  You may obtain a copy of the License at:
//
//   http://www.netfpga-cic.org
//
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied.  See the License for the
// specific language governing permissions and limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//

##########This text should be copied to the head file #############
   #Registers offset definitions

#define SUME_NF_RIFFA_DMA_ID_0_OFFSET 0x0
#define SUME_NF_RIFFA_DMA_ID_0_DEFAULT 0x00001FFA
#define SUME_NF_RIFFA_DMA_ID_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_VERSION_0_OFFSET 0x4
#define SUME_NF_RIFFA_DMA_VERSION_0_DEFAULT 0x1
#define SUME_NF_RIFFA_DMA_VERSION_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_RESET_0_OFFSET 0x8
#define SUME_NF_RIFFA_DMA_RESET_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_RESET_0_WIDTH 16
#define SUME_NF_RIFFA_DMA_FLIP_0_OFFSET 0xC
#define SUME_NF_RIFFA_DMA_FLIP_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_FLIP_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_DEBUG_0_OFFSET 0x10
#define SUME_NF_RIFFA_DMA_DEBUG_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_DEBUG_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_RQPKT_0_OFFSET 0x14
#define SUME_NF_RIFFA_DMA_RQPKT_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_RQPKT_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_RCPKT_0_OFFSET 0x18
#define SUME_NF_RIFFA_DMA_RCPKT_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_RCPKT_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_CQPKT_0_OFFSET 0x1C
#define SUME_NF_RIFFA_DMA_CQPKT_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_CQPKT_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_CCPKT_0_OFFSET 0x20
#define SUME_NF_RIFFA_DMA_CCPKT_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_CCPKT_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_XGETXPKT_0_OFFSET 0x24
#define SUME_NF_RIFFA_DMA_XGETXPKT_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_XGETXPKT_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_XGERXPKT_0_OFFSET 0x28
#define SUME_NF_RIFFA_DMA_XGERXPKT_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_XGERXPKT_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIERQ_0_OFFSET 0x2C
#define SUME_NF_RIFFA_DMA_PCIERQ_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIERQ_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEPHY_0_OFFSET 0x30
#define SUME_NF_RIFFA_DMA_PCIEPHY_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEPHY_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIECONFIG_0_OFFSET 0x34
#define SUME_NF_RIFFA_DMA_PCIECONFIG_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIECONFIG_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIECONFIG2_0_OFFSET 0x38
#define SUME_NF_RIFFA_DMA_PCIECONFIG2_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIECONFIG2_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEERROR_0_OFFSET 0x3C
#define SUME_NF_RIFFA_DMA_PCIEERROR_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEERROR_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEMISC_0_OFFSET 0x40
#define SUME_NF_RIFFA_DMA_PCIEMISC_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEMISC_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIETPH_0_OFFSET 0x44
#define SUME_NF_RIFFA_DMA_PCIETPH_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIETPH_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEFC1_0_OFFSET 0x48
#define SUME_NF_RIFFA_DMA_PCIEFC1_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEFC1_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEFC2_0_OFFSET 0x4C
#define SUME_NF_RIFFA_DMA_PCIEFC2_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEFC2_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEFC3_0_OFFSET 0x50
#define SUME_NF_RIFFA_DMA_PCIEFC3_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEFC3_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEINTERRUPT_0_OFFSET 0x54
#define SUME_NF_RIFFA_DMA_PCIEINTERRUPT_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEINTERRUPT_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEMSIDATA_0_OFFSET 0x58
#define SUME_NF_RIFFA_DMA_PCIEMSIDATA_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEMSIDATA_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEMSIINT_0_OFFSET 0x5C
#define SUME_NF_RIFFA_DMA_PCIEMSIINT_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEMSIINT_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEMSIPENDINGSTATUS_0_OFFSET 0x60
#define SUME_NF_RIFFA_DMA_PCIEMSIPENDINGSTATUS_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEMSIPENDINGSTATUS_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEMSIPENDINGSTATUS2_0_OFFSET 0x64
#define SUME_NF_RIFFA_DMA_PCIEMSIPENDINGSTATUS2_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEMSIPENDINGSTATUS2_0_WIDTH 32
#define SUME_NF_RIFFA_DMA_PCIEINTERRUPT2_0_OFFSET 0x68
#define SUME_NF_RIFFA_DMA_PCIEINTERRUPT2_0_DEFAULT 0x0
#define SUME_NF_RIFFA_DMA_PCIEINTERRUPT2_0_WIDTH 32
