C:\Users\Kojo\OneDrive\Ashesi\Capstone\Implementation\HAEML\Phase_1\CMSIS/core_cm0plus.h:745:22:NVIC_EnableIRQ	16	static
C:\Users\Kojo\OneDrive\Ashesi\Capstone\Implementation\HAEML\Phase_1\CMSIS/core_cm0plus.h:791:22:NVIC_ClearPendingIRQ	16	static
../source/Phase_1.c:53:5:main	8	static
../source/Phase_1.c:91:9:fpga_read	16	static
../source/Phase_1.c:102:6:fpga_write_byte	16	static
../source/Phase_1.c:114:6:fpga_write	16	static
../source/Phase_1.c:121:6:fpga_reset	8	static
../source/Phase_1.c:129:6:PORTD_IRQHandler	8	static
../source/Phase_1.c:156:6:init_signal_pins	8	static
../source/Phase_1.c:190:6:init_LED	8	static
../source/Phase_1.c:197:6:init_mcu_to_fpga	8	static
../source/Phase_1.c:228:6:init_fpga_to_mcu	8	static
../source/Phase_1.c:241:6:init_interrupt	8	static
../source/Phase_1.c:276:6:flash_LED	16	static
../source/Phase_1.c:283:6:delay_ms	24	static
../source/Phase_1.c:290:6:delay_us	24	static
