#ifndef __X2A_DDR4_SAMSUNG_TUNING_H__
#define __X2A_DDR4_SAMSUNG_TUNING_H__

//----------------------------------------------------------------------------------------------------
// Samsung DDR4-2666
// Ctrl : S_D4_26_A0, CL:19, CWL:18
#ifdef S26_A0
#define ddr_test_name_DDR4_SAMSUNG		"S26_A0"
#define MR1_DDR4_SAMSUNG 0x0001 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A0//Controller Setting
#endif

#ifdef S26_A3
#define ddr_test_name_DDR4_SAMSUNG		"S26_A3"
#define MR1_DDR4_SAMSUNG 0x0001 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A3//Controller Setting
#endif


//----------------------------------------------------------------------------------------------------
// Samsung DDR4-2666
// Ctrl : S_D4_26_A1, CL:20, CWL:18
#ifdef S26_B0
#define ddr_test_name_DDR4_SAMSUNG		"S26_B0"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0230 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B1
#define ddr_test_name_DDR4_SAMSUNG		"S26_B1"
#define MR1_DDR4_SAMSUNG 0x0701 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0230 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B2
#define ddr_test_name_DDR4_SAMSUNG		"S26_B2"
#define MR1_DDR4_SAMSUNG 0x0501 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0230 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B3
#define ddr_test_name_DDR4_SAMSUNG		"S26_B3"
#define MR1_DDR4_SAMSUNG 0x0501 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B4
#define ddr_test_name_DDR4_SAMSUNG		"S26_B4"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0230 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B5
#define ddr_test_name_DDR4_SAMSUNG		"S26_B5"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0230 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x04C0 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B6
#define ddr_test_name_DDR4_SAMSUNG		"S26_B6"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B7
#define ddr_test_name_DDR4_SAMSUNG		"S26_B7"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x18 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B8
#define ddr_test_name_DDR4_SAMSUNG		"S26_B8"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define VrefInGlobal_DDR4_SAMSUNG   0x260
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B9
#define ddr_test_name_DDR4_SAMSUNG		"S26_B9"
#define MR1_DDR4_SAMSUNG 0x0003 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B9A
#define ddr_test_name_DDR4_SAMSUNG		"S26_B9A"
#define MR1_DDR4_SAMSUNG 0x0003 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f5 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B9B
#define ddr_test_name_DDR4_SAMSUNG		"S26_B9B"
#define MR1_DDR4_SAMSUNG 0x0003 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x18 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B9C
#define ddr_test_name_DDR4_SAMSUNG		"S26_B9C"
#define MR1_DDR4_SAMSUNG 0x0003 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x18 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f5 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B9R
#define ddr_test_name_DDR4_SAMSUNG		"S26_B9R"
#define MR1_DDR4_SAMSUNG 0x0003 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1R//Controller Setting
#endif

#ifdef S26_B10
#define ddr_test_name_DDR4_SAMSUNG		"S26_B10"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0230 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define VrefInGlobal_DDR4_SAMSUNG   0x2A8
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B11
#define ddr_test_name_DDR4_SAMSUNG		"S26_B11"
#define MR1_DDR4_SAMSUNG 0x0101 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0230 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B12
#define ddr_test_name_DDR4_SAMSUNG		"S26_B12"
#define MR1_DDR4_SAMSUNG 0x0101 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0230 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0x61f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif


#ifdef S26_B13
#define ddr_test_name_DDR4_SAMSUNG		"S26_B13"
#define MR1_DDR4_SAMSUNG 0x0101 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0x61f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B14
#define ddr_test_name_DDR4_SAMSUNG		"S26_B14"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define VrefInGlobal_DDR4_SAMSUNG   0x2A8
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B15
#define ddr_test_name_DDR4_SAMSUNG		"S26_B15"
#define MR1_DDR4_SAMSUNG 0x0503 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B16
#define ddr_test_name_DDR4_SAMSUNG		"S26_B16"
#define MR1_DDR4_SAMSUNG 0x0503 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x18 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif

#ifdef S26_B17
#define ddr_test_name_DDR4_SAMSUNG		"S26_B17"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe00 //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A1//Controller Setting
#endif


//----------------------------------------------------------------------------------------------------
// Samsung DDR4-2666
// Ctrl : S_D4_26_A2=S_D4_26_A1, CL:20, CWL:18, MR4 Internal VREF monitor enable
#ifdef S26_C6
#define ddr_test_name_DDR4_SAMSUNG		"S26_C6"
#define MR1_DDR4_SAMSUNG 0x0301 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0630 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0400 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A2//Controller Setting
#endif

#ifdef S26_C9
#define ddr_test_name_DDR4_SAMSUNG		"S26_C9"
#define MR1_DDR4_SAMSUNG 0x0003 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0630 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A2//Controller Setting
#endif

//for multi-file  DDR4 SAMSUNG 2640
#define MR1_DDR4_SAMSUNG_D4S512M_S2640_A3 0x0001 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG_D4S512M_S2640_A3 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG_D4S512M_S2640_A3 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG_D4S512M_S2640_A3 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG_D4S512M_S2640_A3 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG_D4S512M_S2640_A3 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG_D4S512M_S2640_A3 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG_D4S512M_S2640_A3  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG_D4S512M_S2640_A3 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45_D4S512M_S2640_A3 0xfb //N/P : f/b
//----------------------------------------------------------------------------------------------------
// Samsung DDR4-2400
#ifdef S24_A0
#define ddr_test_name_DDR4_SAMSUNG		"S24_A0"
#define MR1_DDR4_SAMSUNG 0x0001 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0828 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_24_A0//Controller Setting
#endif

//for multi-file
#define MR1_DDR4_SAMSUNG_D4S512M_S24_A3 0x0001 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG_D4S512M_S24_A3 0x0828 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG_D4S512M_S24_A3 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG_D4S512M_S24_A3 0x080a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG_D4S512M_S24_A3 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG_D4S512M_S24_A3 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG_D4S512M_S24_A3 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG_D4S512M_S24_A3  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG_D4S512M_S24_A3 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45_D4S512M_S24_A3 0xfb //N/P : f/b

//----------------------------------------------------------------------------------------------------

#ifdef ENABLE_DDR_CUSTOMER_SETTINGS
//Add DDR4 impedance related setting customization here
#define ddr_test_name_DDR4_SAMSUNG		"Customer1"
#define MR1_DDR4_SAMSUNG 0x0001
#define MR2_DDR4_SAMSUNG 0x0830
#define MR5_DDR4_SAMSUNG 0x0500
#define MR6_DDR4_SAMSUNG 0x0c0a
#define ATxImpedance_DDR4_SAMSUNG 0x7f
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38
#define TxImpedance_DDR4_SAMSUNG 0xe3f
#define TxSlewRate_DDR4_SAMSUNG  0x2f1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb
#define S_D4_26_A0//Controller Setting
#else
#ifdef DEFAULT_DDR_SETTING
/*FIXME, Samsung default setting use S26_A0*/
#define ddr_test_name_DDR4_SAMSUNG		"S26_A0(default)"
#define MR1_DDR4_SAMSUNG 0x0001 //Rtt_nom : HZ ohm / ODI : 48 ohm
#define MR2_DDR4_SAMSUNG 0x0830 //Rtt_wr : 80 ohm
#define MR5_DDR4_SAMSUNG 0x0500 //Rtt_park: 240 ohm
#define MR6_DDR4_SAMSUNG 0x0c0a //Vref : %66.5 VDDQ
#define ATxImpedance_DDR4_SAMSUNG 0x7f //PU/PD : 40/40
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38 //40 ohm
#define TxImpedance_DDR4_SAMSUNG 0xe3f //PU/PD : 40/40
#define TxSlewRate_DDR4_SAMSUNG  0x2f1 //N/P : f/1
#define ATxSlewRate_DDR4_SAMSUNG 0x3fb //N/P : f/b
#define ATxSlewRate_DDR4_SAMSUNG_45 0xfb //N/P : f/b
#define S_D4_26_A0//Controller Setting
#endif
#endif

//New test case add above...
#ifndef MR1_DDR4_SAMSUNG
#define MR1_DDR4_SAMSUNG 	0x0001
#endif

#ifndef MR2_DDR4_SAMSUNG
#define MR2_DDR4_SAMSUNG 	0x0830
#endif

#ifndef MR5_DDR4_SAMSUNG
#define MR5_DDR4_SAMSUNG 	0x0500
#endif

#ifndef MR6_DDR4_SAMSUNG
#define MR6_DDR4_SAMSUNG 	0x0c0a
#endif

#ifndef TxOdtDrvStren_DDR4_SAMSUNG
#define TxOdtDrvStren_DDR4_SAMSUNG 0x38
#endif

#ifndef TxImpedance_DDR4_SAMSUNG
#define TxImpedance_DDR4_SAMSUNG 	0xe3f
#endif
#ifndef TxImpedance_DDR4_SAMSUNG_B2
#define TxImpedance_DDR4_SAMSUNG_B2 	TxImpedance_DDR4_SAMSUNG
#endif

#ifndef ATxImpedance_DDR4_SAMSUNG
#define ATxImpedance_DDR4_SAMSUNG   0x7f
#endif
#ifndef TxSlewRate_DDR4_SAMSUNG
#define TxSlewRate_DDR4_SAMSUNG   0x2f1
#endif
#ifndef ATxSlewRate_DDR4_SAMSUNG
#define ATxSlewRate_DDR4_SAMSUNG   0x3fb
#endif
#ifndef ATxSlewRate_DDR4_SAMSUNG_45
#define ATxSlewRate_DDR4_SAMSUNG_45   0xfb
#endif

#ifndef VrefInGlobal_DDR4_SAMSUNG
#define VrefInGlobal_DDR4_SAMSUNG   0x288
#endif

#ifndef RD_PRE_2T
#define RD_PRE_2T 1
#endif

#ifndef WR_PRE_2T
#define WR_PRE_2T 1
#endif

#endif
