safari technic report march squash simpl qos awar high perform memori schedul heterogen system hardwar acceler hiroyuki usui lavanya subramanian husui lsubrama kevin chang onur mutlu kevincha onur carnegi mellon univers safari technic report march abstract modern soc integr multipl cpu core hardwar acceler hwas share main mem ori system caus interfer memori request agent result interfer control well miss deadlin hwas low cpu perform state art mechan design cpu gpu system strive meet target frame rate gpus priorit gpu close time complet frame observ major problem approach adapt heterogen cpu hwa system hwas deadlin priorit close deadlin second approach consid divers memori access characterist appli cation run cpus hwas lead low perform latenc sensit cpu applic deadlin miss hwas includ gpus paper propos simpl qualiti servic awar memori schedul heterogen system squash overcom problem three key idea goal meet hwas deadlin provid high cpu perform squash priorit hwa track meet deadlin time deadlin period priorit close deadlin second squash priori tize hwas memori intens cpu applic base observ memori intens applic perform sensit memori latenc third squash treat short deadlin hwas differ deadlin schedul request base worst case memori access time estim extens evalu wide varieti workload system squash achiev better cpu perform best previous schedul meet deadlin hwas includ gpus improv frame rate introduct soc heterogen architectur integr hardwar acceler hwas cpus special purpos hardwar acceler soc general purpos cpu core abil perform specif oper fast energi effici manner exampl cpu core graphic process unit gpus integr smart phone soc hard wire hwas implement wide rang soc includ smart phone soc hwas share main memori cpu core main memori heavili contend resourc multipl agent critic bottleneck system problem hwas meet deadlin manag main memori hwas meet deadlin cpus achiev high perform previous work explor applic awar memori request schedul cpu multicor sys tem basic idea reorder request cpu core achiev high perfor manc fair previous work tackl problem main memori safari technic report march manag heterogen system consist cpus hwas dual goal meet hwas deadlin achiev high cpu perform closest work tackl problem memori manag cpu gpu system state art memori schedul scheme cpu gpu system strive meet target frame rate gpu achiev high cpu perform key idea priorit gpu cpu core close deadlin gpu finish frame gpu depriorit prioriti cpu core time scheme consid hwas gpus adapt state art scheme heterogen system cpus hwas serv approach cpu hwa context suffer major problem priorit hwa close deadlin caus hwa deadlin second awar memori access characterist applic execut agent cpus hwas hwa deadlin miss low cpu perform goal work design memori schedul meet hwas deadlin time maxim cpu perform design schedul take account differ memori access characterist demand cpu core hwas simpl qualiti servic awar memori schedul heterogen system squash base three key idea tackl problem hwas miss deadlin squash priorit hwa time track meet deadlin call distribut prioriti priorit close deadlin effect mechan distribut prioriti hwa deadlin period clump period allow hwa receiv consist memori bandwidth time second squash exploit heterogen memori access characterist cpu applic priorit hwas memori intens cpu applic hwas track meet deadlin reason memori intens cpu applic perform great sensit addit memori latenc priorit hwas memori intens cpu applic enabl faster progress hwas reduc amount time track meet deadlin turn reduc amount time hwas priorit memori intens cpu applic latenc sensit achiev high cpu perform third squash exploit heterogen access characterist hwas observ hwa short deadlin period short burst high prioriti long ensur request serv consist memori bandwidth squash achiev priorit hwas short time period base estim worst case memori access latenc paper main contribut identifi problem state art memori schedul satisfi hwas qos requir provid high cpu perform propos squash qos awar memori schedul meet hwas deadlin great improv cpu perform best previous schedul compar squash memori schedul wide varieti system configur workload squash improv cpu perform compar best previous schedul meet deadlin hwas includ gpus background will provid overview heterogen soc architectur hardwar acceler hwas compon heterogen soc will provid background organ dram main memori describ closest previous work main memori manag interfer mitig heterogen soc heterogen soc architectur modern soc heterogen architectur integr kind processor figur exampl typic high soc design smart phone cpu perform general purpos comput multipl kind peripher unit video usb wlan control modem hwas safari technic report march cpu cpu video codec hwa dram control dram gpu dsp audio codec hwa dma dma video usb wlan modem interconnect figur exampl heterogen soc architectur employ acceler function instanc gpu digit signal processor dsp optim graphic digit signal process hard wire hwas employ perform video audio code low power consumpt imag recognit common function hwas imag recognit requir larg amount comput embed cpus perform time fashion heterogen soc dram main memori critic bottleneck cpu core hwas dma engin satisfi memori bandwidth requir requestor agent major challeng work will focus manag memori bandwidth cpu core hwas goal meet deadlin requir hwas improv cpu perform hardwar acceler characterist modern soc consist wide varieti hwas design acceler specif function function acceler divers implement vari hwas exampl will describ typic implement horizont sobel filter acceler figur comput gradient imag imag recognit execut horizont sobel filter cycl dram filter logic memori memori memori result cycl cycl hwa frame memori figur typic implement sobel filter hwa acceler execut sobel filter target vga imag target frame rate frame second fps typic implement filter memori advantag data access local hide memori access latenc figur memori consist line hold line size pixel target imag filter oper three line point time prefetch instanc filter oper line prefetch filter finish process line oper line prefetch long prefetch filter oper three previous line memori access latenc affect perform meet perform target fps filter oper set line fetch finish µsec rame line case period hwa µsec prefetch period deadlin miss deadlin filter logic stall drop frame process result prevent system achiev perform target hand prefetch finish earlier deadlin prefetch initi memori hold extra prefetch prefetch overwrit content current process filter logic order provis capac hold prefetch data hide memori latenc better doubl buffer frame buffer gpus implement hwas hwas architectur employ frame buffer media process domain hwas resiz imag featur extract buffer hwas safari technic report march acoust featur extract frame buffer hwas comput engin access frame buffer data prefetch buffer main memori type buffer common attribut hwas amount buffer capac determin deadlin period data period instanc sobel filter hwa exampl describ hwa requir continu bandwidth period byte µsec long continu bandwidth alloc hwa toler memori latenc hand finish memori access earlier deadlin wast system agent cpu core memori bandwidth better util achiev higher perform agent result major challeng heterogen soc ensur hwas consist share main memori bandwidth deadlin met alloc bandwidth cpu core achiev high cpu perform challeng solv memori schedul focus hwas cpus will evalu hwa friend memori schedul achiev deadlin met ratio hwas lower perform compar cpu friend schedul attain highest cpu perform meet deadlin goal work meet hwas deadlin maxim cpu perform dram main memori organ typic dram main memori system organ hierarchi channel rank bank channel address data bus oper independ channel consist rank rank turn consist multipl bank bank oper independ parallel bank bank channel share address data buse channel bank consist array row column cell piec data access bank entir row piec data brought bank intern structur call row buffer subsequ access data row serv row buffer incur addit latenc access array access call row hit hand subsequ access data row array access row brought row buffer access call row row incur latenc row hit memori manag heterogen system previous work tackl problem manag memori bandwidth applic cpu multicor system previous work tackl problem memori manag heterogen system account memori access characterist agent previous work attempt satisfi high system perform qos acknowledg differ memori access characterist cpu core agent observ cpu core latenc sensit gpu video process unit vpu bandwidth sensit high memori latenc toler propos priorit cpu request gpu request attempt provid suffici bandwidth gpu scheme gpu achiev perform target cpu demand high bandwidth order address challeng manag memori bandwidth cpu core gpu state art techniqu propos dynam adjust memori access prioriti cpu core gpu polici compar current progress term tile render frame equat expect progress term time elaps period equat adjust prioriti currentprogress number tile render number tile rame expectedprogress time elaps current rame period rame currentprogress greater expectedprogress gpu track meet target frame rate gpu request lower prioriti cpu request hand currentprogress equal expectedprogress gpu track meet target frame rate order enabl gpu better progress request prioriti cpu core request expectedprogress safari technic report march greater emergentthreshold request higher prioriti cpu core request polici aim preserv cpu perform gpu highest prioriti close time frame complet provid better qos gpu static priorit polici polici context cpu hwa system adapt will divers characterist cpu applic hwas motiv key idea work examin heterogen system consist multipl hwas cpu core execut applic divers characterist memori intens deadlin requir usag scenario previous work target cpu gpu system jeong discuss previous adapt schedul polici appli manag memori bandwidth cpu core hwas best previous work memori schedul heterogen system call polici dyn prio gpus frame rate requir hwas meet deadlin target hwas soft deadlin hwas imag process imag recognit deadlin hwas frame drop defin currentprogress expectedprogress equat captur hwas deadlin requir currentprogress complet memori request period total memori request period expectedprogress time elaps current period total length current period currentprogress hwas defin fraction total number memori request complet expectedprogress hwas defin term fraction time elaps execut period order comput currentprogress number request serv period need kind hwas precis number reason describ lot hwas media process access media data stream manner predict prefetch friend access stream second hwa implement doubl buffer scratchpad data requir set comput prefetch scratchpad meet target perform comput engin access scratchpad scenario number memori request period estim fair straightforward manner base amount data requir prefetch observ major problem dyn prio cpu hwa context priorit hwa cpu core close deadlin expectedprogress priorit hwas deadlin close deadlin miss memori bandwidth remain time deadlin sustain requir memori request rate hwas cpus will explain problem greater detail second dyn prio design simpl heterogen cpu gpu system design consid access characterist applic heterogen system execut kind applic kind agent cpus hwas will explain applic unawar miss opportun improv system perform applic execut cpus hwas latenc toler bandwidth requir key idea distribut prioriti address problem hwas deadlin propos simpl modif hwa enter state urgenc highest prioriti anytim currentprogress equal expectedprogress call scheme distribut prioriti dist prio short dist prio distribut prioriti deadlin period clump close deadlin allow hwas receiv consist memori bandwidth steadi progress time illustr benefit polici studi exampl system cpu core hwa figur execut timelin agent hwa cpu core execut exampl cpu low memori intens generat memori request contrast cpu high memori intens safari technic report march comp comput req dram cpu comput req stall stall cpu memori intens applic comp req stall comp dram cpu cpu memori intens applic comp dram comput req period hwa deadlin request hwa figur memori servic timelin exampl agent execut comp comp dram hwa comp req stall comput stall comput comp stall req req high prioriti low prioriti low prioriti high prioriti period req distribut prioriti comp comp dram hwa comp stall comput comput comp stall high prioriti low prioriti low prioriti low prioriti save cycl req req req req period applic awar distribut prioriti figur memori servic timelin exampl agent execut generat memori request cpu hwa doubl buffer generat prefetch request data process period eas understand assum request destin bank memori request take cycl distinct row hit miss length period dyn prio scheme emergentthreshold employ schedul request hwa highest prioriti time unit start time cpu core request treat par request short amount time suffici finish serv request exampl figur illustr schedul order request singl system hwa hwa cpu core cpu cpu propos dist prio scheme priorit hwa time track meet deadlin cpu core low memori intens cpu priorit high memori intens cpu deadlin period currentprogress expectedprogress equal hwa deem urgent higher prioriti cpu core cycl request serv cycl currentprogress expectedprogress hwa deem urgent lower prioriti cpu core request cpu core serv cycl cycl currentprogress expectedprogress hwa deem urgent remain request complet dist prio enabl hwa meet deadlin achiev high cpu perform key idea applic awar schedul cpus observ hwas higher prioriti cpu core interfer cpu core memori request instanc figur cycl hwa stall cpu cpu higher memori intens hwas memori bandwidth suffici progress meet deadlin exacerb interfer propos tackl shortcom base observ memori intens applic experi perform degrad hwas priorit applic low memori intens sensit memori latenc applic gener ate memori request quick servic request enabl applic good forward safari technic report march progress hand applic high memori intens larg number outstand memori request spend fraction execut time stall memori delay high memori intens applic request impact perform base observa tion propos priorit hwas memori request high memori intens applic hwas make suffici progress state urgenc priorit scheme reduc num ber cycl hwas deem urgent priorit memori intens cpu applic latenc sensit improv perform figur illustr benefit applic awar distribut prioriti scheme set request figur request schedul remain cycl time currentprogress expectedprogress currentprogress greater expectedprogress hwa deem urgent cpu request priorit request hwa priorit cpu high memori intens enabl faster progress hwa result time currentprogress greater expectedprogress hwa deem urgent distribut prioriti case figur latenc sensit cpu request serv earlier key idea enabl faster progress cpu figur higher cpu perform key idea applic awar schedul hwas monitor progress priorit track meet deadlin effect mechan ensur consist bandwidth hwas fair long period infrequ deadlin scheme effect hwas short period frequent deadlin difficult ensur hwas deem urgent receiv prioriti long period time short deadlin period specif ical short deadlin time request hwas suscept interfer hwas cpu core evalu heterogen system acceler hwa hwa vast period length cycl bandwidth requir employ key idea hwa meet deadlin hwa averag miss deadlin execut period help enabl better deadlin met ratio hwas short deadlin observ lead third key idea hwas short deadlin period enabl meet deadlin short burst highest prioriti close deadlin second priorit short deadlin period hwas interfer requestor hwas consum small amount bandwidth base observ propos estim worstcaselat memori access short deadlin period hwa highest prioriti worstcaselat numberofrequest cycl close deadlin mechan describ detail squash propos memori schedul mechan manag memori bandwidth cpu core hwas three key idea describ describ schedul polici priorit hwas long deadlin period cpu applic goal enabl long deadlin period hwas meet deadlin improv cpu perform second describ squash enabl hwas short deadlin period meet deadlin third combin schedul polici long short deadlin period hwas final describ modif origin schedul polici probabilist chang prioriti long deadlin period hwas cpu applic enabl higher fair memori intens cpu applic final squash mechan overview squash categor hwas long short deadlin period static base deadlin riod schedul polici employ categori kind bandwidth demand long deadlin period acceler ldp hwas short squash monitor progress period appropri priorit enabl suffici consist bandwidth meet deadlin short deadlin period acceler sdp hwas short squash short burst highest prioriti close deadlin base worst case access latenc calcul observ previous work util context multi core memori schedul safari technic report march squash treat memori intens memori intens cpu applic differ respect prioriti hwas long deadlin period hwas cpu applic schedul decis ldp hwas cpu applic squash employ distribut prioriti dist prio scheme describ monitor ldp progress schedulingu nit squash priorit ldp hwas cpus ldp hwas urgent condit currentprogress expectedprogress expectedprogress emergentthreshold cpu applic memori intens monitor applic classifi memori intens memori intens period base calcul memori intens classif mechan bor row note mechan employ perform classif base classif squash schedul request memori control prioriti order lower number indic higher prioriti urgent hwas memori intens cpu applic urgent hwas memori intens cpu applic base observ hwas request priorit memori intens cpu appli cation request hwas deem urgent memori intens applic latenc sensit provid qos hwas short deadlin period dist prio provid consist bandwidth ldp hwas meet deadlin sdp hwas memori bandwidth meet deadlin describ third key idea order enabl sdp hwas meet deadlin propos short burst high prioriti close deadlin estim worst case memori latenc calcul estim worst case access latenc worst case request sdp hwa access row bank case request serial request take trc minimum time dram row activ oper order serv request sdp hwa deadlin deem urgent highest prioriti requestor trc numbero request period call urgent period length upl exampl hwa output request period trc hwa deem urgent highest prioriti period wait time flight request finish finish request earlier deadlin wast improv perform highest prioriti period deadlin period instanc previous exampl hwa highest prioriti deadlin period start handl multipl short deadlin period hwas scheme discuss consid scenario multipl sdp hwa overlap high prioriti cycl deadlin miss propos address concern mechan squash calcul urgent period length upl sdp hwa upl trc henumbero request urgent short deadlin period hwas hwas shorter deadlin period higher pri oriti note borrow classif mechan categor memori intens memori intens appli cation problem solv schedul polici devis row bank space apart fix time trc base dram specif safari technic report march squash extend urgent period length sdp hwa account sdp hwas higher prioriti shorter deadlin period ensur hwa alloc cycl urgent period calcul long extend sdp hwa upl calcul deadlin period higher prioriti sdp hwa overlap upl upl period calcul total length high prioriti upl upl high prioriti deadlin period upl upl add current sdp upl summari final extens function sdp hwa upl upl upl hwas higher prioriti schedul polici combin mechan describ section squash schedul request order lower number indic higher prioriti prioriti level group provid parenthes urgent hwas short deadlin period group higher prioriti shorter deadlin hwas urgent hwas long deadlin period group higher prioriti earlier deadlin hwas memori intens cpu applic higher prioriti lower memori intens applic urgent hwas long deadlin period group higher prioriti earlier deadlin hwas memori intens cpu applic applic prioriti shuffl urgent hwas short long deadlin period group higher prioriti earlier deadlin hwas current schedul order allow hwas receiv high prioriti urgent meet expect progress prevent miss deadlin interfer cpu applic memori intens cpu applic rank lower memori intens cpu applic ldp hwas depriorit memori intens applic memori bandwidth serv memori intens applic hwas ensur memori intens applic receiv suffici memori bandwidth progress employ cluster mechan alloc fraction total memori bandwidth call clusterfactor memori intens group explain initi state hwas urgent dist prio hwas meet expect progress transit urgent state alloc bandwidth cpu applic hwas urgent sdp hwas urgent ldp hwas assign transit urgent state assign enter urgent state rational ldp hwas priorit memori intens cpu applic receiv memori bandwidth continu meet expect progress transit urgent state period kind prioriti scheme enabl ldp hwas progress consum memori bandwidth enabl memori intens cpu applic achiev higher perform probabilist switch ldp hwas prioriti schedul order describ previous observ memori intens applic exp rienc unfair slowdown interfer urgent ldp hwas workload solv problem propos mechan probabilist priorit memori intens applic urgent ldp hwas switch prioriti ldp hwa probabl control base request progress epoch switchingunit algorithm request schedul base probabl memori intens applic priorit ldp hwa enabl higher fair algorithm period adjust empir determin step larger decrement step increment step reduc prioriti memori intens applica tion order increas bandwidth alloc make suffici progress probabilist switch help ensur memori intens cpu applic treat fair safari technic report march algorithm schedul probabl memori intens applic long deadlin period hwa probabl memori intens applic long deadlin period hwa algorithm control ldp hwas initi switchingunit currentprogress expectedprogress pbinc pbinc experi currentprogress expectedprogress pbdec pbdec experi implement hardwar cost squash requir hardwar support monitor hwas current expect progress schedul memori request track current progress memori control count number complet request deadlin period multipl memori control send record counter valu central meta control schedulingunit hwas access share cach number complet request share cach meta control tabl list major counter requir meta control baselin tcm schedul state art applic awar schedul multi core system provid comparison request counter track current progress cycl counter comput expect progress probabl determin prioriti long deadlin period hwas memori intens applic byte counter suffici denot quantiti total counter overhead byte long deadlin period hwa byte short deadlin period hwa long deadlin period hwas function curr req number request complet deadlin period total req total number request complet deadlin period curr cyc number cycl elaps deadlin period total cyc total number cycl deadlin period probabl memori intens applic long deadlin period hwas short deadlin period hwas function prioriti cyc indic prioriti transit high curr cyc number cycl elaps deadlin period total cyc total number cycl deadlin period tabl storag requir squash total req total cyc set system softwar base specif hwas paramet fix target hwa softwar set regist execut paramet vari period softwar updat period curr cyc increment cycl curr req increment time request complet respect memori control schedulingunit meta control comput expectedprogress currentprogress accumul count order determin urgent long deadlin period hwa short deadlin period hwas state urgenc determin base prioriti cyc curr cyc prioriti cyc set system softwar base hwas specif determin schedul order hwas cpu applic prioriti order determin meta control broadcast prioriti memori control memori control schedul request base prioriti order applic awar memori schedul safari technic report march methodolog system configur hous cycl level simul perform evalu model system cpu core hwas main evalu avoid starv cpu core hwas alloc half memori request buffer entri hold memori request cpu core half hwas state system configur tabl cpu core wide issu entri instruct window mshrs core privat byte share byte hwa hwas dram request buffer entri channel rank channel bank rank tabl configur simul system workload cpus construct multiprogram workload spec suit tpc nas parallel benchmark suit pin pinpoint extract repres phase classifi cpu bench mark categori memori intens memori intens base number level cach miss instruct mpki mpki greater classifi memori intens applic classifi memori intens construct intens categori workload base fraction memori intens benchmark workload categori consist workload hardwar acceler kind hwas design imag process recognit evalu describ tabl target frame rate hwas fps imag process hwa img hwa perform filter process input rgb imag size assum img hwa perform filter process frame doubl buffer hessian hwa hwa match hwa mat hwa design augment realiti system hwa acceler fast hessian detector execut surf speed robust featur detect interest point generat descriptor mat hwa acceler oper match descriptor generat surf databas implement hwa mat hwa base configur paramet tabl evalu hwa mat hwa three configur period bandwidth requir hwas depend configur assum result mat hwa output regist hwa resiz hwa rsz hwa detect hwa det hwa face detect implement base librari haar featur includ open rsz hwa shrink target frame recurs order detect differ size face generat integr imag det hwa detect face includ resiz imag target imag shrunk recurs frame hwas period variabl hwa det hwa categor short deadlin period group long deadlin period group base implement hwas build trace generat simul memori request hwas hwas fix access pattern simul evalu mix hwas config config cpu workload tabl config includ hwas dynam chang bandwidth requir deadlin time evalu adapt schedul simul cpu cycl size memori request hwas byte number outstand request hwa memori system gpu addit cpu hwa evalu evalu cpu gpu cpu gpu hwa system specifica tion gpu model mhz core oper cycl amd radeon safari technic report march period bandwidth scratchpad img hwa doubl buffer frame hwa buffer line hwa line comput hwa line prefetch mat hwa doubl buffer mat hwa queri mat hwa databas rsz hwa doubl buffer frame det hwa buffer line line comput paramet hwa imag size max filter size entri oper time mat hwa interest point dimens imag match imag rsz hwa imag size scale factor det hwa window configur config img hwa mat hwa hwa config mat hwa hwa rsz hwa det hwa tabl configur hwas specif gpu share cach cpus cpu gpu hwa system memori channel hwas configur config system paramet cpu hwa system collect gpu trace gpu benchmark game tabl proprietari gpu simul target frame rate gpu benchmark fps set gpu benchmark dead msec frame measur number memori request includ trace advanc number calcul currentprogress simul cpu gpu cpu gpu hwa workload descript descript bench mark shoot game shoot game adventur game shoot game role play game tabl gpu benchmark perform metric measur cpu perform common weight speedup metric measur fair maximum slowdown metric hwas metric deadlinemetratio frame rate fps frame second assum deadlin miss frame correspond frame drop calcul frame rate paramet evalu schedul state squash set schedulingunit cpu cycl switchingunit cpu cycl tcm clusterfactor shuffl interv cycl quantumlength cycl evalu compar squash propos schedul frfcfs tcm static prioriti frfcfs tcm hwa higher prioriti cpu core frfcfs dyn prio frfcfs dyn employ dynam prioriti mechan evalu variant frfcfs dyn mechan emergentthreshold valu emergentthreshold safari technic report march hwas frfcfs design achiev high cpu perform second order achiev high deadlin met ratio hwas sweep emergentthreshold granular detail choos threshold tabl hwa frfcfs dynopt deadlin met ratio greater frame rate greater fps target frame rate achiev squash emergentthreshold hwas config config mat img mat det rsz tabl emergentthreshold frfcfs dyn figur averag system perform workload config tabl deadlin met ratio frame rate type hwas img hwa deadlin met ratio schedul frfcfs tcm frfcfs frfcfs dynopt squash figur system perform schedul algorithm deadlin met ratio frame rate fps mat rsz det frfcfs tcm frfcfs frfcfs dynopt squash tabl deadlin met ratio frame rate hwas draw three major observ frfcfs tcm priorit hwas achiev deadlin met ratio priorit hwas request low cpu perform second frfcfs dyn polici achiev high cpu perform high deadlin met ratio depend emergentthreshold emergentthreshold hwas priorit caus dead line cpu perform high hand optim valu emergentthreshold frfcfs dynopt hwas priorit enabl meet deadlin cost cpu perform third squash achiev compar perform frfcfs dyn better system formanc frfcfs dynopt achiev deadlin met ratio conclud squash achiev high cpu perform qos hwas breakdown benefit compon squash perform breakdown squash break perform benefit compon squash figur system perform normal frfcfs dynopt axi memori intens workload number bar frfcfs dynopt absolut valu frfcfs dynopt compar configur squash frfcfs dynopt distribut prioriti top tcm cpu plicat applic awar priorit ldp hwas memori intens safari technic report march cpu applic worst case latenc base priorit sdp hwas complet squash mechan probabilist priorit ldp hwas memori intens cpu applic tabl deadlin met ratio mechan figur bandwidth util categori applic mat hwa low prioriti fraction time mat hwa assign prioriti avg percentag memori intens benchmark workload frfcfs dynopt figur squash perform breakdown workload memori intens schedul algorithm deadlin met ratio frame rate fps mat rsz det frfcfs dynopt tabl deadlin met ratio frame rate hwas squash compon mat hwa otherhwa memori intens cpus memori intens cpus low prioriti high prioriti idl figur bandwidth prioriti ratio draw major observ improv perform frfcfs dynopt improv cost miss deadlin hwas det tabl second introduc applic awar priorit ldp hwas memori intens cpu applic improv perform memori intens increas maximum priorit hwas memori intens applic reduc amount time hwas urgent interfer memori intens cpu applic figur sdp hwas det deadlin third employ worst case access latenc base priorit sdp hwas enabl hwas meet deadlin achiev high perform memori intens applic experi high slowdown fourth tackl problem probabilist chang priorit order memori intens cpu applic ldp hwas increas bandwidth alloc memori intens cpu applic figur result averag reduct maximum slowdown safari technic report march experienc applic workload degrad perform compar achiev deadlin met ratio conclud squash achiev high cpu perform meet hwas deadlin impact emergentthreshold studi impact emergentthreshold perform deadlin met ratio trade off enabl figur averag system perform frfcfs dyn squash sweep emer gentthreshold workload config employ emergentthreshold hwas tabl deadlin met ratio hwas frfcfs dyn squash emergentthreshold frfcfs dyn squash figur perform sensit emergentthreshold emerg threshold deadlin met ratio config config mat mat det rsz tabl deadlin met ratio frfcfs dyn emerg threshold deadlin met ratio config config mat mat det rsz tabl deadlin met ratio squash draw major conclus trade system perform hwa deadlin met ratio emergentthreshold vari emergentthreshold increas cpu perform improv cost increas deadlin met ratio second emergentthreshold squash achiev signifi cant higher deadlin met ratio frfcfs dyn achiev cpu perform distribut prioriti applic awar schedul squash meet deadlin emergentthreshold config frfcfs dyn emergentthreshold meet deadlin squash achiev higher perform frfcfs dyn base observ conclud squash effect achiev high cpu perform qos hwas safari technic report march impact clusterfactor studi impact clusterfactor determin fraction total memori bandwidth alloc memori intens cpu applic figur averag cpu perform fair frfcfs dynopt squash workload config squash sweep clusterfactor hwas deadlin met valu clusterfactor squash weight speedup frfcfs dynopt squash figur perform sensit clusterfactor draw three major conclus trade perform fair clusterfactor vari clusterfactor increas cpu perform improv fair degrad cpu applic classifi priorit memori intens cost degrad perform memori intens applic second clusterfactor effect knob trade cpu perform fair exampl main evalu optim perform pick clusterfactor optim fair pick clusterfactor improv perform compar frfcfs dynopt degrad fair config third clusterfactor squash meet hwas deadlin monitor assign prioriti hwas base progress hwas memori intens studi impact hwas memori intens system mat hwas hwas vari memori intens hwas vari paramet tabl hwas memori intens increas cpu perform improv squash increas maximum meet deadlin emergentthreshold memori intens hwas increas interfer cpu applic squash effect mitig interfer evalu system gpus figur averag cpu perform frame rate mat hwa workload cpu gpu hwa system hwas gpu meet deadlin schedul frfcfs dyn emergentthreshold gpu threshold valu tabl hwas squash emergentthreshold gpu hwas frfcfs dynopt squash figur system perform frame rate safari technic report march squash achiev higher cpu perform frfcfs dyn achiev higher frame rate mat hwa frfcfs dyn distribut prioriti applic awar schedul scheme higher system perform ensur qos hwas gpu evalu cpu gpu sys tem squash improv cpu perform frfcfs dyn meet deadlin frfcfs dyn miss deadlin conclud squash effect achiev high system perform qos system gpus well sensit system paramet number channel figur left system perform number channel workload execut cycl hwa config paramet baselin hwas meet deadlin schedul ampl bandwidth key conclus number channel decreas memori content increas increas benefit squash number channel frfcfs dynopt squash number requestor frfcfs dynopt squash figur perform sensit system paramet number core figur perform metric schedul previous number cpu core draw three conclus squash improv cpu perform frfcfs dynopt second number requestor increas content hwas cpu applic provid opportun squash achiev greater perform improv maximum final squash meet deadlin hwas number requestor frfcfs dynopt squash number requestor frfcfs dynopt squash figur deadlin met ratio sensit core count schedul unit switch unit sweep schedulingunit cycl switchingunit cycl switchingunit schedulingunit observ trend schedulingunit increas system perform decreas hwa classifi urgent interfer cpu core longer hwa configur config hwa configur consist img hwa mat hwa mat hwa hwa hwa rsz hwa det hwa safari technic report march time second smaller switchingunit better fair fine grain switch probabl enabl memori intens applic higher prioriti longer time period base observ empir pick schedulingunit cycl switchingunit cycl work memori schedul compar squash qualit quantit state art qos awar memori schedul cpu gpu system propos jeong schedul adapt cpu hwa context squash outperform term system perform deadlin met ratio ausavarungnirun propos stage memori schedul sms improv system perform fair heterogen system cpu gpu system squash sms explicit attempt provid qos gpu aim optim perform fair propos memori schedul design goal improv system perform fair cpu multicor system work consid memori access characterist requestor hwas contrast squash design provid high system perform qos heterogen system cpu core hwas lee propos qualiti awar memori control aim satisfi latenc bandwidth requir requestor best effort manner latenc sensit requestor higher prioriti bandwidth sensit requestor meet potenti deadlin requir bandwidth sensit requestor mechan previous work propos build memori control provid support guarante real time access latenc constraint master pret dram control partit dram multipl resourc access period pipelin fashion propos strict priorit real time thread real time thread macian bound maximum access latenc schedul round robin manner work group seri access bank schedul group unit work aim bound worst case latenc schedul request fix predict order result wast amount memori bandwidth achiev high system perform sourc throttl memguard guarante worst case bandwidth core regul number inject request core ebrahimi propos limit number memori request requestor improv fair cpu system previous work propos throttl number outstand gpu request cpu gpu system order mitig interfer cpu applic scheme compl mentari memori schedul approach squash employ conjunct squash achiev better interfer mitig memori channel bank partit previous work propos mitig interfer map data applic interfer channel bank memori schedul approach combin channel bank partit approach achiev higher system perform qos hwas conclus introduc simpl qos awar high perform memori schedul heterogen system hardwar acceler squash goal enabl hardwar acceler hwas meet deadlin provid ing high cpu perform experiment evalu wide varieti workload system squash meet hwas deadlin improv frame rate great improv cpu perform compar state art techniqu conclud squash effici effect memori schedul substrat current futur heterogen soc will requir increas predict time high perform memori system safari technic report march refer nas parallel benchmark suit http public spec http transact process perform council http acasandrei barriga amba bus hardwar acceler viola jone face detect comput digit tech niqu iet septemb advanc micro devic amd radeon graphic akesson goossen ringhof predat predict sdram memori control code isss ausavarungnirun chang subramanian loh mutlu stage memori schedul achiev high perform scalabl heterogen system isca bay ess tuytelaar gool surf speed robust featur cviu ebrahimi lee mutlu patt fair sourc throttl configur high perform fair substrat multi core memori system asplo eyerman eeckhout system level perform metric multiprogram workload ieee micro gour narumanchi saurav singh hardwar acceler real time imag resiz vlsi design test intern symposium heechul gang rodolfo marco lui memguard memori bandwidth reserv system effici perform isol multi core platform rtas huang huang ker chen high perform sift hardwar acceler real time imag featur extract circuit system video technolog ieee transact march hur lin adapt histori base memori schedul micro itseez open sourc comput vision jedec standard sdram standard jeong erez sudanthi paver qos awar memori control dynam balanc gpu cpu bandwidth mpsoc dac jeong yoon sunwoo sullivan lee erez balanc dram local parallel share memori cmp system hpca kim niz andersson klein mutlu roitzsch bound memori interfer delay cot base multi core system rtas kim chung cho kim enjoy ultim wqxga solut exyno dual samsung electron white paper kim han mutlu harchol balter atlas scalabl high perform schedul algorithm multipl memori control hpca kim papamichael mutlu harchol balter thread cluster memori schedul exploit differ memori access behavior micro lee lin jen effici qualiti awar memori control multimedia platform soc ieee transact circuit system video technolog lee zhang fang srinivasan iyer newel acceler mobil augment realiti handheld platform iccd liu cui xing bao chen softwar memori partit approach elimin bank level interfer multicor system pact luk cohn muth patil klauser lowney wallac reddi hazelwood pin build custom program analysi tool dynam instrument pldi macian dharmapurikar lockwood perform secur fair memori manag multipl system chip fpt micron sdram featur muralidhara subramanian mutlu kandemir moscibroda reduc memori interfer multicor system applic awar memori channel partit micro mutlu moscibroda stall time fair memori access schedul chip multiprocessor micro mutlu moscibroda parallel awar batch schedul enhanc perform fair share dram system isca nesbit aggarw laudon smith fair queu memori system micro paolieri quion cazorla valero analyz memori control hard real time cmps ieee embed system letter dec safari technic report march patil cohn charney kapoor sun karunanidhi pinpoint repres portion larg intel itanium program dynam instrument micro qualcomm snapdragon processor system chip solut mobil age qualcomm white paper reinek liu patel kim lee pret dram control bank privat predict tempor isol code isss rixner dalli kapasi mattson owen memori access schedul isca schmadeck blume hardwar acceler design energi effici acoust featur extract consum electron gcce ieee global confer snave tullsen symbiot jobschedul simultan multithread processor asplo sobel isotrop imag gradient oper machin vision three dimension scene academ press stein gat hayon challeng solut bundl multipl das applic singl hardwar platform steven qos high perform power effici multimedia arm white paper subramanian lee seshadri rastogi mutlu blacklist memori schedul achiev high perfor manc fair low cost iccd subramanian seshadri kim jaiyen mutlu mise provid perform predict improv fair share main memori system hpca tanab sumiyoshi nishiyama yamazaki fujii kimura aoyama banno hayashi miyamori heterogen multi core soc imag recognit applic isscc vandierendonck seznec fair metric multi thread processor ieee cal februari viola jone rapid object detect boost cascad simpl featur cvpr zhang time predict dram access schedul algorithm real time multicor processor south eastcon 