{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 17:32:42 2014 " "Info: Processing started: Tue Oct 07 17:32:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PBL02 -c PBL02 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PBL02 -c PBL02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "PBL02.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/PBL02.bdf" { { 656 160 328 672 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst8\|inst8 " "Info: Detected ripple clock \"Divisor:inst8\|inst8\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 176 288 352 256 "inst8" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst8\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst8\|inst9 " "Info: Detected ripple clock \"Divisor:inst8\|inst9\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 384 448 240 "inst9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst8\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst8\|inst10 " "Info: Detected ripple clock \"Divisor:inst8\|inst10\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 480 544 240 "inst10" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst8\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst8\|inst11 " "Info: Detected ripple clock \"Divisor:inst8\|inst11\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 576 640 240 "inst11" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst8\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst8\|inst12 " "Info: Detected ripple clock \"Divisor:inst8\|inst12\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 664 728 240 "inst12" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst8\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst8\|inst13 " "Info: Detected ripple clock \"Divisor:inst8\|inst13\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 744 808 240 "inst13" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst8\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst8\|inst14 " "Info: Detected ripple clock \"Divisor:inst8\|inst14\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 824 888 240 "inst14" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst8\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst8\|inst15 " "Info: Detected ripple clock \"Divisor:inst8\|inst15\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 904 968 240 "inst15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst8\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst9\|inst8 " "Info: Detected ripple clock \"Divisor:inst9\|inst8\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 176 288 352 256 "inst8" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst9\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst9\|inst9 " "Info: Detected ripple clock \"Divisor:inst9\|inst9\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 384 448 240 "inst9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst9\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst9\|inst10 " "Info: Detected ripple clock \"Divisor:inst9\|inst10\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 480 544 240 "inst10" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst9\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst9\|inst11 " "Info: Detected ripple clock \"Divisor:inst9\|inst11\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 576 640 240 "inst11" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst9\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst9\|inst12 " "Info: Detected ripple clock \"Divisor:inst9\|inst12\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 664 728 240 "inst12" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst9\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst9\|inst13 " "Info: Detected ripple clock \"Divisor:inst9\|inst13\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 744 808 240 "inst13" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst9\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst9\|inst14 " "Info: Detected ripple clock \"Divisor:inst9\|inst14\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 824 888 240 "inst14" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst9\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst9\|inst15 " "Info: Detected ripple clock \"Divisor:inst9\|inst15\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 904 968 240 "inst15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst9\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register Contador:inst\|inst9 Contador:inst\|inst8 200.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 200.0 MHz between source register \"Contador:inst\|inst9\" and destination register \"Contador:inst\|inst8\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.300 ns + Longest register register " "Info: + Longest register to register delay is 1.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Contador:inst\|inst9 1 REG LC1_F50 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F50; Fanout = 16; REG Node = 'Contador:inst\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Contador:inst|inst9 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 264 720 784 344 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.300 ns) 1.300 ns Contador:inst\|inst8 2 REG LC1_F51 15 " "Info: 2: + IC(1.000 ns) + CELL(0.300 ns) = 1.300 ns; Loc. = LC1_F51; Fanout = 15; REG Node = 'Contador:inst\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Contador:inst|inst9 Contador:inst|inst8 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 272 368 432 352 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 23.08 % ) " "Info: Total cell delay = 0.300 ns ( 23.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 76.92 % ) " "Info: Total interconnect delay = 1.000 ns ( 76.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Contador:inst|inst9 Contador:inst|inst8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.300 ns" { Contador:inst|inst9 {} Contador:inst|inst8 {} } { 0.000ns 1.000ns } { 0.000ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 58.700 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 58.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PBL02.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/PBL02.bdf" { { 656 160 328 672 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst8\|inst8 2 REG LC1_G20 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_G20; Fanout = 2; REG Node = 'Divisor:inst8\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK Divisor:inst8|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 176 288 352 256 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 6.000 ns Divisor:inst8\|inst9 3 REG LC1_G26 2 " "Info: 3: + IC(1.900 ns) + CELL(1.100 ns) = 6.000 ns; Loc. = LC1_G26; Fanout = 2; REG Node = 'Divisor:inst8\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst8|inst8 Divisor:inst8|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 384 448 240 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 9.100 ns Divisor:inst8\|inst10 4 REG LC1_G11 2 " "Info: 4: + IC(2.000 ns) + CELL(1.100 ns) = 9.100 ns; Loc. = LC1_G11; Fanout = 2; REG Node = 'Divisor:inst8\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst8|inst9 Divisor:inst8|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 480 544 240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 12.400 ns Divisor:inst8\|inst11 5 REG LC1_G24 2 " "Info: 5: + IC(2.200 ns) + CELL(1.100 ns) = 12.400 ns; Loc. = LC1_G24; Fanout = 2; REG Node = 'Divisor:inst8\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst8|inst10 Divisor:inst8|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 576 640 240 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 15.500 ns Divisor:inst8\|inst12 6 REG LC1_G10 2 " "Info: 6: + IC(2.000 ns) + CELL(1.100 ns) = 15.500 ns; Loc. = LC1_G10; Fanout = 2; REG Node = 'Divisor:inst8\|inst12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst8|inst11 Divisor:inst8|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 664 728 240 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.100 ns) 20.600 ns Divisor:inst8\|inst13 7 REG LC1_A14 2 " "Info: 7: + IC(4.000 ns) + CELL(1.100 ns) = 20.600 ns; Loc. = LC1_A14; Fanout = 2; REG Node = 'Divisor:inst8\|inst13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { Divisor:inst8|inst12 Divisor:inst8|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 744 808 240 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 23.800 ns Divisor:inst8\|inst14 8 REG LC1_A24 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 23.800 ns; Loc. = LC1_A24; Fanout = 2; REG Node = 'Divisor:inst8\|inst14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst8|inst13 Divisor:inst8|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 824 888 240 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 26.200 ns Divisor:inst8\|inst15 9 REG LC1_A9 2 " "Info: 9: + IC(1.300 ns) + CELL(1.100 ns) = 26.200 ns; Loc. = LC1_A9; Fanout = 2; REG Node = 'Divisor:inst8\|inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Divisor:inst8|inst14 Divisor:inst8|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 904 968 240 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 29.600 ns Divisor:inst9\|inst8 10 REG LC1_A25 2 " "Info: 10: + IC(2.300 ns) + CELL(1.100 ns) = 29.600 ns; Loc. = LC1_A25; Fanout = 2; REG Node = 'Divisor:inst9\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst8|inst15 Divisor:inst9|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 176 288 352 256 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(1.100 ns) 35.000 ns Divisor:inst9\|inst9 11 REG LC1_J26 2 " "Info: 11: + IC(4.300 ns) + CELL(1.100 ns) = 35.000 ns; Loc. = LC1_J26; Fanout = 2; REG Node = 'Divisor:inst9\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Divisor:inst9|inst8 Divisor:inst9|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 384 448 240 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 38.000 ns Divisor:inst9\|inst10 12 REG LC1_J19 2 " "Info: 12: + IC(1.900 ns) + CELL(1.100 ns) = 38.000 ns; Loc. = LC1_J19; Fanout = 2; REG Node = 'Divisor:inst9\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst9|inst9 Divisor:inst9|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 480 544 240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 41.000 ns Divisor:inst9\|inst11 13 REG LC1_J8 2 " "Info: 13: + IC(1.900 ns) + CELL(1.100 ns) = 41.000 ns; Loc. = LC1_J8; Fanout = 2; REG Node = 'Divisor:inst9\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst9|inst10 Divisor:inst9|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 576 640 240 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 44.300 ns Divisor:inst9\|inst12 14 REG LC1_J23 2 " "Info: 14: + IC(2.200 ns) + CELL(1.100 ns) = 44.300 ns; Loc. = LC1_J23; Fanout = 2; REG Node = 'Divisor:inst9\|inst12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst9|inst11 Divisor:inst9|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 664 728 240 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 47.400 ns Divisor:inst9\|inst13 15 REG LC1_J10 2 " "Info: 15: + IC(2.000 ns) + CELL(1.100 ns) = 47.400 ns; Loc. = LC1_J10; Fanout = 2; REG Node = 'Divisor:inst9\|inst13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst9|inst12 Divisor:inst9|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 744 808 240 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 50.300 ns Divisor:inst9\|inst14 16 REG LC1_J2 2 " "Info: 16: + IC(1.800 ns) + CELL(1.100 ns) = 50.300 ns; Loc. = LC1_J2; Fanout = 2; REG Node = 'Divisor:inst9\|inst14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst9|inst13 Divisor:inst9|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 824 888 240 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 53.500 ns Divisor:inst9\|inst15 17 REG LC1_J11 3 " "Info: 17: + IC(2.100 ns) + CELL(1.100 ns) = 53.500 ns; Loc. = LC1_J11; Fanout = 3; REG Node = 'Divisor:inst9\|inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst9|inst14 Divisor:inst9|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 904 968 240 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(0.000 ns) 58.700 ns Contador:inst\|inst8 18 REG LC1_F51 15 " "Info: 18: + IC(5.200 ns) + CELL(0.000 ns) = 58.700 ns; Loc. = LC1_F51; Fanout = 15; REG Node = 'Contador:inst\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Divisor:inst9|inst15 Contador:inst|inst8 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 272 368 432 352 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 30.83 % ) " "Info: Total cell delay = 18.100 ns ( 30.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "40.600 ns ( 69.17 % ) " "Info: Total interconnect delay = 40.600 ns ( 69.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { CLK Divisor:inst8|inst8 Divisor:inst8|inst9 Divisor:inst8|inst10 Divisor:inst8|inst11 Divisor:inst8|inst12 Divisor:inst8|inst13 Divisor:inst8|inst14 Divisor:inst8|inst15 Divisor:inst9|inst8 Divisor:inst9|inst9 Divisor:inst9|inst10 Divisor:inst9|inst11 Divisor:inst9|inst12 Divisor:inst9|inst13 Divisor:inst9|inst14 Divisor:inst9|inst15 Contador:inst|inst8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { CLK {} CLK~out {} Divisor:inst8|inst8 {} Divisor:inst8|inst9 {} Divisor:inst8|inst10 {} Divisor:inst8|inst11 {} Divisor:inst8|inst12 {} Divisor:inst8|inst13 {} Divisor:inst8|inst14 {} Divisor:inst8|inst15 {} Divisor:inst9|inst8 {} Divisor:inst9|inst9 {} Divisor:inst9|inst10 {} Divisor:inst9|inst11 {} Divisor:inst9|inst12 {} Divisor:inst9|inst13 {} Divisor:inst9|inst14 {} Divisor:inst9|inst15 {} Contador:inst|inst8 {} } { 0.000ns 0.000ns 1.400ns 1.900ns 2.000ns 2.200ns 2.000ns 4.000ns 2.100ns 1.300ns 2.300ns 4.300ns 1.900ns 1.900ns 2.200ns 2.000ns 1.800ns 2.100ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 58.700 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 58.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PBL02.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/PBL02.bdf" { { 656 160 328 672 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst8\|inst8 2 REG LC1_G20 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_G20; Fanout = 2; REG Node = 'Divisor:inst8\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK Divisor:inst8|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 176 288 352 256 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 6.000 ns Divisor:inst8\|inst9 3 REG LC1_G26 2 " "Info: 3: + IC(1.900 ns) + CELL(1.100 ns) = 6.000 ns; Loc. = LC1_G26; Fanout = 2; REG Node = 'Divisor:inst8\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst8|inst8 Divisor:inst8|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 384 448 240 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 9.100 ns Divisor:inst8\|inst10 4 REG LC1_G11 2 " "Info: 4: + IC(2.000 ns) + CELL(1.100 ns) = 9.100 ns; Loc. = LC1_G11; Fanout = 2; REG Node = 'Divisor:inst8\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst8|inst9 Divisor:inst8|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 480 544 240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 12.400 ns Divisor:inst8\|inst11 5 REG LC1_G24 2 " "Info: 5: + IC(2.200 ns) + CELL(1.100 ns) = 12.400 ns; Loc. = LC1_G24; Fanout = 2; REG Node = 'Divisor:inst8\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst8|inst10 Divisor:inst8|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 576 640 240 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 15.500 ns Divisor:inst8\|inst12 6 REG LC1_G10 2 " "Info: 6: + IC(2.000 ns) + CELL(1.100 ns) = 15.500 ns; Loc. = LC1_G10; Fanout = 2; REG Node = 'Divisor:inst8\|inst12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst8|inst11 Divisor:inst8|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 664 728 240 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.100 ns) 20.600 ns Divisor:inst8\|inst13 7 REG LC1_A14 2 " "Info: 7: + IC(4.000 ns) + CELL(1.100 ns) = 20.600 ns; Loc. = LC1_A14; Fanout = 2; REG Node = 'Divisor:inst8\|inst13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { Divisor:inst8|inst12 Divisor:inst8|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 744 808 240 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 23.800 ns Divisor:inst8\|inst14 8 REG LC1_A24 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 23.800 ns; Loc. = LC1_A24; Fanout = 2; REG Node = 'Divisor:inst8\|inst14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst8|inst13 Divisor:inst8|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 824 888 240 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 26.200 ns Divisor:inst8\|inst15 9 REG LC1_A9 2 " "Info: 9: + IC(1.300 ns) + CELL(1.100 ns) = 26.200 ns; Loc. = LC1_A9; Fanout = 2; REG Node = 'Divisor:inst8\|inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Divisor:inst8|inst14 Divisor:inst8|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 904 968 240 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 29.600 ns Divisor:inst9\|inst8 10 REG LC1_A25 2 " "Info: 10: + IC(2.300 ns) + CELL(1.100 ns) = 29.600 ns; Loc. = LC1_A25; Fanout = 2; REG Node = 'Divisor:inst9\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst8|inst15 Divisor:inst9|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 176 288 352 256 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(1.100 ns) 35.000 ns Divisor:inst9\|inst9 11 REG LC1_J26 2 " "Info: 11: + IC(4.300 ns) + CELL(1.100 ns) = 35.000 ns; Loc. = LC1_J26; Fanout = 2; REG Node = 'Divisor:inst9\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Divisor:inst9|inst8 Divisor:inst9|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 384 448 240 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 38.000 ns Divisor:inst9\|inst10 12 REG LC1_J19 2 " "Info: 12: + IC(1.900 ns) + CELL(1.100 ns) = 38.000 ns; Loc. = LC1_J19; Fanout = 2; REG Node = 'Divisor:inst9\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst9|inst9 Divisor:inst9|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 480 544 240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 41.000 ns Divisor:inst9\|inst11 13 REG LC1_J8 2 " "Info: 13: + IC(1.900 ns) + CELL(1.100 ns) = 41.000 ns; Loc. = LC1_J8; Fanout = 2; REG Node = 'Divisor:inst9\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst9|inst10 Divisor:inst9|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 576 640 240 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 44.300 ns Divisor:inst9\|inst12 14 REG LC1_J23 2 " "Info: 14: + IC(2.200 ns) + CELL(1.100 ns) = 44.300 ns; Loc. = LC1_J23; Fanout = 2; REG Node = 'Divisor:inst9\|inst12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst9|inst11 Divisor:inst9|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 664 728 240 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 47.400 ns Divisor:inst9\|inst13 15 REG LC1_J10 2 " "Info: 15: + IC(2.000 ns) + CELL(1.100 ns) = 47.400 ns; Loc. = LC1_J10; Fanout = 2; REG Node = 'Divisor:inst9\|inst13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst9|inst12 Divisor:inst9|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 744 808 240 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 50.300 ns Divisor:inst9\|inst14 16 REG LC1_J2 2 " "Info: 16: + IC(1.800 ns) + CELL(1.100 ns) = 50.300 ns; Loc. = LC1_J2; Fanout = 2; REG Node = 'Divisor:inst9\|inst14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst9|inst13 Divisor:inst9|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 824 888 240 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 53.500 ns Divisor:inst9\|inst15 17 REG LC1_J11 3 " "Info: 17: + IC(2.100 ns) + CELL(1.100 ns) = 53.500 ns; Loc. = LC1_J11; Fanout = 3; REG Node = 'Divisor:inst9\|inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst9|inst14 Divisor:inst9|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 904 968 240 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(0.000 ns) 58.700 ns Contador:inst\|inst9 18 REG LC1_F50 16 " "Info: 18: + IC(5.200 ns) + CELL(0.000 ns) = 58.700 ns; Loc. = LC1_F50; Fanout = 16; REG Node = 'Contador:inst\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Divisor:inst9|inst15 Contador:inst|inst9 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 264 720 784 344 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 30.83 % ) " "Info: Total cell delay = 18.100 ns ( 30.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "40.600 ns ( 69.17 % ) " "Info: Total interconnect delay = 40.600 ns ( 69.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { CLK Divisor:inst8|inst8 Divisor:inst8|inst9 Divisor:inst8|inst10 Divisor:inst8|inst11 Divisor:inst8|inst12 Divisor:inst8|inst13 Divisor:inst8|inst14 Divisor:inst8|inst15 Divisor:inst9|inst8 Divisor:inst9|inst9 Divisor:inst9|inst10 Divisor:inst9|inst11 Divisor:inst9|inst12 Divisor:inst9|inst13 Divisor:inst9|inst14 Divisor:inst9|inst15 Contador:inst|inst9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { CLK {} CLK~out {} Divisor:inst8|inst8 {} Divisor:inst8|inst9 {} Divisor:inst8|inst10 {} Divisor:inst8|inst11 {} Divisor:inst8|inst12 {} Divisor:inst8|inst13 {} Divisor:inst8|inst14 {} Divisor:inst8|inst15 {} Divisor:inst9|inst8 {} Divisor:inst9|inst9 {} Divisor:inst9|inst10 {} Divisor:inst9|inst11 {} Divisor:inst9|inst12 {} Divisor:inst9|inst13 {} Divisor:inst9|inst14 {} Divisor:inst9|inst15 {} Contador:inst|inst9 {} } { 0.000ns 0.000ns 1.400ns 1.900ns 2.000ns 2.200ns 2.000ns 4.000ns 2.100ns 1.300ns 2.300ns 4.300ns 1.900ns 1.900ns 2.200ns 2.000ns 1.800ns 2.100ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { CLK Divisor:inst8|inst8 Divisor:inst8|inst9 Divisor:inst8|inst10 Divisor:inst8|inst11 Divisor:inst8|inst12 Divisor:inst8|inst13 Divisor:inst8|inst14 Divisor:inst8|inst15 Divisor:inst9|inst8 Divisor:inst9|inst9 Divisor:inst9|inst10 Divisor:inst9|inst11 Divisor:inst9|inst12 Divisor:inst9|inst13 Divisor:inst9|inst14 Divisor:inst9|inst15 Contador:inst|inst8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { CLK {} CLK~out {} Divisor:inst8|inst8 {} Divisor:inst8|inst9 {} Divisor:inst8|inst10 {} Divisor:inst8|inst11 {} Divisor:inst8|inst12 {} Divisor:inst8|inst13 {} Divisor:inst8|inst14 {} Divisor:inst8|inst15 {} Divisor:inst9|inst8 {} Divisor:inst9|inst9 {} Divisor:inst9|inst10 {} Divisor:inst9|inst11 {} Divisor:inst9|inst12 {} Divisor:inst9|inst13 {} Divisor:inst9|inst14 {} Divisor:inst9|inst15 {} Contador:inst|inst8 {} } { 0.000ns 0.000ns 1.400ns 1.900ns 2.000ns 2.200ns 2.000ns 4.000ns 2.100ns 1.300ns 2.300ns 4.300ns 1.900ns 1.900ns 2.200ns 2.000ns 1.800ns 2.100ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { CLK Divisor:inst8|inst8 Divisor:inst8|inst9 Divisor:inst8|inst10 Divisor:inst8|inst11 Divisor:inst8|inst12 Divisor:inst8|inst13 Divisor:inst8|inst14 Divisor:inst8|inst15 Divisor:inst9|inst8 Divisor:inst9|inst9 Divisor:inst9|inst10 Divisor:inst9|inst11 Divisor:inst9|inst12 Divisor:inst9|inst13 Divisor:inst9|inst14 Divisor:inst9|inst15 Contador:inst|inst9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { CLK {} CLK~out {} Divisor:inst8|inst8 {} Divisor:inst8|inst9 {} Divisor:inst8|inst10 {} Divisor:inst8|inst11 {} Divisor:inst8|inst12 {} Divisor:inst8|inst13 {} Divisor:inst8|inst14 {} Divisor:inst8|inst15 {} Divisor:inst9|inst8 {} Divisor:inst9|inst9 {} Divisor:inst9|inst10 {} Divisor:inst9|inst11 {} Divisor:inst9|inst12 {} Divisor:inst9|inst13 {} Divisor:inst9|inst14 {} Divisor:inst9|inst15 {} Contador:inst|inst9 {} } { 0.000ns 0.000ns 1.400ns 1.900ns 2.000ns 2.200ns 2.000ns 4.000ns 2.100ns 1.300ns 2.300ns 4.300ns 1.900ns 1.900ns 2.200ns 2.000ns 1.800ns 2.100ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 264 720 784 344 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 272 368 432 352 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Contador:inst|inst9 Contador:inst|inst8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.300 ns" { Contador:inst|inst9 {} Contador:inst|inst8 {} } { 0.000ns 1.000ns } { 0.000ns 0.300ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { CLK Divisor:inst8|inst8 Divisor:inst8|inst9 Divisor:inst8|inst10 Divisor:inst8|inst11 Divisor:inst8|inst12 Divisor:inst8|inst13 Divisor:inst8|inst14 Divisor:inst8|inst15 Divisor:inst9|inst8 Divisor:inst9|inst9 Divisor:inst9|inst10 Divisor:inst9|inst11 Divisor:inst9|inst12 Divisor:inst9|inst13 Divisor:inst9|inst14 Divisor:inst9|inst15 Contador:inst|inst8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { CLK {} CLK~out {} Divisor:inst8|inst8 {} Divisor:inst8|inst9 {} Divisor:inst8|inst10 {} Divisor:inst8|inst11 {} Divisor:inst8|inst12 {} Divisor:inst8|inst13 {} Divisor:inst8|inst14 {} Divisor:inst8|inst15 {} Divisor:inst9|inst8 {} Divisor:inst9|inst9 {} Divisor:inst9|inst10 {} Divisor:inst9|inst11 {} Divisor:inst9|inst12 {} Divisor:inst9|inst13 {} Divisor:inst9|inst14 {} Divisor:inst9|inst15 {} Contador:inst|inst8 {} } { 0.000ns 0.000ns 1.400ns 1.900ns 2.000ns 2.200ns 2.000ns 4.000ns 2.100ns 1.300ns 2.300ns 4.300ns 1.900ns 1.900ns 2.200ns 2.000ns 1.800ns 2.100ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { CLK Divisor:inst8|inst8 Divisor:inst8|inst9 Divisor:inst8|inst10 Divisor:inst8|inst11 Divisor:inst8|inst12 Divisor:inst8|inst13 Divisor:inst8|inst14 Divisor:inst8|inst15 Divisor:inst9|inst8 Divisor:inst9|inst9 Divisor:inst9|inst10 Divisor:inst9|inst11 Divisor:inst9|inst12 Divisor:inst9|inst13 Divisor:inst9|inst14 Divisor:inst9|inst15 Contador:inst|inst9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { CLK {} CLK~out {} Divisor:inst8|inst8 {} Divisor:inst8|inst9 {} Divisor:inst8|inst10 {} Divisor:inst8|inst11 {} Divisor:inst8|inst12 {} Divisor:inst8|inst13 {} Divisor:inst8|inst14 {} Divisor:inst8|inst15 {} Divisor:inst9|inst8 {} Divisor:inst9|inst9 {} Divisor:inst9|inst10 {} Divisor:inst9|inst11 {} Divisor:inst9|inst12 {} Divisor:inst9|inst13 {} Divisor:inst9|inst14 {} Divisor:inst9|inst15 {} Contador:inst|inst9 {} } { 0.000ns 0.000ns 1.400ns 1.900ns 2.000ns 2.200ns 2.000ns 4.000ns 2.100ns 1.300ns 2.300ns 4.300ns 1.900ns 1.900ns 2.200ns 2.000ns 1.800ns 2.100ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Contador:inst|inst8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Contador:inst|inst8 {} } {  } {  } "" } } { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 272 368 432 352 "inst8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SaidaA Contador:inst\|inst9 87.100 ns register " "Info: tco from clock \"CLK\" to destination pin \"SaidaA\" through register \"Contador:inst\|inst9\" is 87.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 58.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 58.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns CLK 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PBL02.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/PBL02.bdf" { { 656 160 328 672 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst8\|inst8 2 REG LC1_G20 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_G20; Fanout = 2; REG Node = 'Divisor:inst8\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK Divisor:inst8|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 176 288 352 256 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 6.000 ns Divisor:inst8\|inst9 3 REG LC1_G26 2 " "Info: 3: + IC(1.900 ns) + CELL(1.100 ns) = 6.000 ns; Loc. = LC1_G26; Fanout = 2; REG Node = 'Divisor:inst8\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst8|inst8 Divisor:inst8|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 384 448 240 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 9.100 ns Divisor:inst8\|inst10 4 REG LC1_G11 2 " "Info: 4: + IC(2.000 ns) + CELL(1.100 ns) = 9.100 ns; Loc. = LC1_G11; Fanout = 2; REG Node = 'Divisor:inst8\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst8|inst9 Divisor:inst8|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 480 544 240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 12.400 ns Divisor:inst8\|inst11 5 REG LC1_G24 2 " "Info: 5: + IC(2.200 ns) + CELL(1.100 ns) = 12.400 ns; Loc. = LC1_G24; Fanout = 2; REG Node = 'Divisor:inst8\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst8|inst10 Divisor:inst8|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 576 640 240 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 15.500 ns Divisor:inst8\|inst12 6 REG LC1_G10 2 " "Info: 6: + IC(2.000 ns) + CELL(1.100 ns) = 15.500 ns; Loc. = LC1_G10; Fanout = 2; REG Node = 'Divisor:inst8\|inst12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst8|inst11 Divisor:inst8|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 664 728 240 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.100 ns) 20.600 ns Divisor:inst8\|inst13 7 REG LC1_A14 2 " "Info: 7: + IC(4.000 ns) + CELL(1.100 ns) = 20.600 ns; Loc. = LC1_A14; Fanout = 2; REG Node = 'Divisor:inst8\|inst13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { Divisor:inst8|inst12 Divisor:inst8|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 744 808 240 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 23.800 ns Divisor:inst8\|inst14 8 REG LC1_A24 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 23.800 ns; Loc. = LC1_A24; Fanout = 2; REG Node = 'Divisor:inst8\|inst14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst8|inst13 Divisor:inst8|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 824 888 240 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 26.200 ns Divisor:inst8\|inst15 9 REG LC1_A9 2 " "Info: 9: + IC(1.300 ns) + CELL(1.100 ns) = 26.200 ns; Loc. = LC1_A9; Fanout = 2; REG Node = 'Divisor:inst8\|inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Divisor:inst8|inst14 Divisor:inst8|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 904 968 240 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 29.600 ns Divisor:inst9\|inst8 10 REG LC1_A25 2 " "Info: 10: + IC(2.300 ns) + CELL(1.100 ns) = 29.600 ns; Loc. = LC1_A25; Fanout = 2; REG Node = 'Divisor:inst9\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst8|inst15 Divisor:inst9|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 176 288 352 256 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(1.100 ns) 35.000 ns Divisor:inst9\|inst9 11 REG LC1_J26 2 " "Info: 11: + IC(4.300 ns) + CELL(1.100 ns) = 35.000 ns; Loc. = LC1_J26; Fanout = 2; REG Node = 'Divisor:inst9\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Divisor:inst9|inst8 Divisor:inst9|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 384 448 240 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 38.000 ns Divisor:inst9\|inst10 12 REG LC1_J19 2 " "Info: 12: + IC(1.900 ns) + CELL(1.100 ns) = 38.000 ns; Loc. = LC1_J19; Fanout = 2; REG Node = 'Divisor:inst9\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst9|inst9 Divisor:inst9|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 480 544 240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 41.000 ns Divisor:inst9\|inst11 13 REG LC1_J8 2 " "Info: 13: + IC(1.900 ns) + CELL(1.100 ns) = 41.000 ns; Loc. = LC1_J8; Fanout = 2; REG Node = 'Divisor:inst9\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst9|inst10 Divisor:inst9|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 576 640 240 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 44.300 ns Divisor:inst9\|inst12 14 REG LC1_J23 2 " "Info: 14: + IC(2.200 ns) + CELL(1.100 ns) = 44.300 ns; Loc. = LC1_J23; Fanout = 2; REG Node = 'Divisor:inst9\|inst12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst9|inst11 Divisor:inst9|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 664 728 240 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 47.400 ns Divisor:inst9\|inst13 15 REG LC1_J10 2 " "Info: 15: + IC(2.000 ns) + CELL(1.100 ns) = 47.400 ns; Loc. = LC1_J10; Fanout = 2; REG Node = 'Divisor:inst9\|inst13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst9|inst12 Divisor:inst9|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 744 808 240 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 50.300 ns Divisor:inst9\|inst14 16 REG LC1_J2 2 " "Info: 16: + IC(1.800 ns) + CELL(1.100 ns) = 50.300 ns; Loc. = LC1_J2; Fanout = 2; REG Node = 'Divisor:inst9\|inst14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst9|inst13 Divisor:inst9|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 824 888 240 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 53.500 ns Divisor:inst9\|inst15 17 REG LC1_J11 3 " "Info: 17: + IC(2.100 ns) + CELL(1.100 ns) = 53.500 ns; Loc. = LC1_J11; Fanout = 3; REG Node = 'Divisor:inst9\|inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst9|inst14 Divisor:inst9|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Divisor.bdf" { { 160 904 968 240 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(0.000 ns) 58.700 ns Contador:inst\|inst9 18 REG LC1_F50 16 " "Info: 18: + IC(5.200 ns) + CELL(0.000 ns) = 58.700 ns; Loc. = LC1_F50; Fanout = 16; REG Node = 'Contador:inst\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Divisor:inst9|inst15 Contador:inst|inst9 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 264 720 784 344 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 30.83 % ) " "Info: Total cell delay = 18.100 ns ( 30.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "40.600 ns ( 69.17 % ) " "Info: Total interconnect delay = 40.600 ns ( 69.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { CLK Divisor:inst8|inst8 Divisor:inst8|inst9 Divisor:inst8|inst10 Divisor:inst8|inst11 Divisor:inst8|inst12 Divisor:inst8|inst13 Divisor:inst8|inst14 Divisor:inst8|inst15 Divisor:inst9|inst8 Divisor:inst9|inst9 Divisor:inst9|inst10 Divisor:inst9|inst11 Divisor:inst9|inst12 Divisor:inst9|inst13 Divisor:inst9|inst14 Divisor:inst9|inst15 Contador:inst|inst9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { CLK {} CLK~out {} Divisor:inst8|inst8 {} Divisor:inst8|inst9 {} Divisor:inst8|inst10 {} Divisor:inst8|inst11 {} Divisor:inst8|inst12 {} Divisor:inst8|inst13 {} Divisor:inst8|inst14 {} Divisor:inst8|inst15 {} Divisor:inst9|inst8 {} Divisor:inst9|inst9 {} Divisor:inst9|inst10 {} Divisor:inst9|inst11 {} Divisor:inst9|inst12 {} Divisor:inst9|inst13 {} Divisor:inst9|inst14 {} Divisor:inst9|inst15 {} Contador:inst|inst9 {} } { 0.000ns 0.000ns 1.400ns 1.900ns 2.000ns 2.200ns 2.000ns 4.000ns 2.100ns 1.300ns 2.300ns 4.300ns 1.900ns 1.900ns 2.200ns 2.000ns 1.800ns 2.100ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 264 720 784 344 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.300 ns + Longest register pin " "Info: + Longest register to pin delay is 27.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Contador:inst\|inst9 1 REG LC1_F50 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F50; Fanout = 16; REG Node = 'Contador:inst\|inst9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Contador:inst|inst9 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Contador.bdf" { { 264 720 784 344 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.000 ns) 6.200 ns Mux:inst3\|inst1~0 2 COMB LC5_A33 4 " "Info: 2: + IC(4.200 ns) + CELL(2.000 ns) = 6.200 ns; Loc. = LC5_A33; Fanout = 4; COMB Node = 'Mux:inst3\|inst1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { Contador:inst|inst9 Mux:inst3|inst1~0 } "NODE_NAME" } } { "Mux.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Mux.bdf" { { 448 328 408 512 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 10.300 ns Mux:inst3\|inst19~9 3 COMB LC7_A42 7 " "Info: 3: + IC(1.900 ns) + CELL(2.200 ns) = 10.300 ns; Loc. = LC7_A42; Fanout = 7; COMB Node = 'Mux:inst3\|inst19~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Mux:inst3|inst1~0 Mux:inst3|inst19~9 } "NODE_NAME" } } { "Mux.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Mux.bdf" { { 576 368 448 640 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.000 ns) 16.200 ns DecodificadorBCD:inst1\|inst54~0 4 COMB LC5_D46 1 " "Info: 4: + IC(3.900 ns) + CELL(2.000 ns) = 16.200 ns; Loc. = LC5_D46; Fanout = 1; COMB Node = 'DecodificadorBCD:inst1\|inst54~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Mux:inst3|inst19~9 DecodificadorBCD:inst1|inst54~0 } "NODE_NAME" } } { "DecodificadorBCD.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/DecodificadorBCD.bdf" { { 176 800 880 240 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(8.600 ns) 27.300 ns SaidaA 5 PIN PIN_25 0 " "Info: 5: + IC(2.500 ns) + CELL(8.600 ns) = 27.300 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'SaidaA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { DecodificadorBCD:inst1|inst54~0 SaidaA } "NODE_NAME" } } { "PBL02.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/PBL02.bdf" { { 120 784 960 136 "SaidaA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.800 ns ( 54.21 % ) " "Info: Total cell delay = 14.800 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.500 ns ( 45.79 % ) " "Info: Total interconnect delay = 12.500 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.300 ns" { Contador:inst|inst9 Mux:inst3|inst1~0 Mux:inst3|inst19~9 DecodificadorBCD:inst1|inst54~0 SaidaA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.300 ns" { Contador:inst|inst9 {} Mux:inst3|inst1~0 {} Mux:inst3|inst19~9 {} DecodificadorBCD:inst1|inst54~0 {} SaidaA {} } { 0.000ns 4.200ns 1.900ns 3.900ns 2.500ns } { 0.000ns 2.000ns 2.200ns 2.000ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { CLK Divisor:inst8|inst8 Divisor:inst8|inst9 Divisor:inst8|inst10 Divisor:inst8|inst11 Divisor:inst8|inst12 Divisor:inst8|inst13 Divisor:inst8|inst14 Divisor:inst8|inst15 Divisor:inst9|inst8 Divisor:inst9|inst9 Divisor:inst9|inst10 Divisor:inst9|inst11 Divisor:inst9|inst12 Divisor:inst9|inst13 Divisor:inst9|inst14 Divisor:inst9|inst15 Contador:inst|inst9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { CLK {} CLK~out {} Divisor:inst8|inst8 {} Divisor:inst8|inst9 {} Divisor:inst8|inst10 {} Divisor:inst8|inst11 {} Divisor:inst8|inst12 {} Divisor:inst8|inst13 {} Divisor:inst8|inst14 {} Divisor:inst8|inst15 {} Divisor:inst9|inst8 {} Divisor:inst9|inst9 {} Divisor:inst9|inst10 {} Divisor:inst9|inst11 {} Divisor:inst9|inst12 {} Divisor:inst9|inst13 {} Divisor:inst9|inst14 {} Divisor:inst9|inst15 {} Contador:inst|inst9 {} } { 0.000ns 0.000ns 1.400ns 1.900ns 2.000ns 2.200ns 2.000ns 4.000ns 2.100ns 1.300ns 2.300ns 4.300ns 1.900ns 1.900ns 2.200ns 2.000ns 1.800ns 2.100ns 5.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.300 ns" { Contador:inst|inst9 Mux:inst3|inst1~0 Mux:inst3|inst19~9 DecodificadorBCD:inst1|inst54~0 SaidaA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.300 ns" { Contador:inst|inst9 {} Mux:inst3|inst1~0 {} Mux:inst3|inst19~9 {} DecodificadorBCD:inst1|inst54~0 {} SaidaA {} } { 0.000ns 4.200ns 1.900ns 3.900ns 2.500ns } { 0.000ns 2.000ns 2.200ns 2.000ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "HAB SaidaA 31.500 ns Longest " "Info: Longest tpd from source pin \"HAB\" to destination pin \"SaidaA\" is 31.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns HAB 1 PIN PIN_15 10 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_15; Fanout = 10; PIN Node = 'HAB'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HAB } "NODE_NAME" } } { "PBL02.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/PBL02.bdf" { { 544 -8 160 560 "HAB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(1.900 ns) 10.400 ns Mux:inst3\|inst1~0 2 COMB LC5_A33 4 " "Info: 2: + IC(5.100 ns) + CELL(1.900 ns) = 10.400 ns; Loc. = LC5_A33; Fanout = 4; COMB Node = 'Mux:inst3\|inst1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { HAB Mux:inst3|inst1~0 } "NODE_NAME" } } { "Mux.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Mux.bdf" { { 448 328 408 512 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 14.500 ns Mux:inst3\|inst19~9 3 COMB LC7_A42 7 " "Info: 3: + IC(1.900 ns) + CELL(2.200 ns) = 14.500 ns; Loc. = LC7_A42; Fanout = 7; COMB Node = 'Mux:inst3\|inst19~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Mux:inst3|inst1~0 Mux:inst3|inst19~9 } "NODE_NAME" } } { "Mux.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/Mux.bdf" { { 576 368 448 640 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.000 ns) 20.400 ns DecodificadorBCD:inst1\|inst54~0 4 COMB LC5_D46 1 " "Info: 4: + IC(3.900 ns) + CELL(2.000 ns) = 20.400 ns; Loc. = LC5_D46; Fanout = 1; COMB Node = 'DecodificadorBCD:inst1\|inst54~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Mux:inst3|inst19~9 DecodificadorBCD:inst1|inst54~0 } "NODE_NAME" } } { "DecodificadorBCD.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/DecodificadorBCD.bdf" { { 176 800 880 240 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(8.600 ns) 31.500 ns SaidaA 5 PIN PIN_25 0 " "Info: 5: + IC(2.500 ns) + CELL(8.600 ns) = 31.500 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'SaidaA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { DecodificadorBCD:inst1|inst54~0 SaidaA } "NODE_NAME" } } { "PBL02.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/PBL02/PBL02.bdf" { { 120 784 960 136 "SaidaA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 57.46 % ) " "Info: Total cell delay = 18.100 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.400 ns ( 42.54 % ) " "Info: Total interconnect delay = 13.400 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "31.500 ns" { HAB Mux:inst3|inst1~0 Mux:inst3|inst19~9 DecodificadorBCD:inst1|inst54~0 SaidaA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "31.500 ns" { HAB {} HAB~out {} Mux:inst3|inst1~0 {} Mux:inst3|inst19~9 {} DecodificadorBCD:inst1|inst54~0 {} SaidaA {} } { 0.000ns 0.000ns 5.100ns 1.900ns 3.900ns 2.500ns } { 0.000ns 3.400ns 1.900ns 2.200ns 2.000ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 07 17:32:43 2014 " "Info: Processing ended: Tue Oct 07 17:32:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
