$date
	Sat Oct 22 20:53:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#352577
b11 !
1"
#352578
b11 &
b11 %
1$
#352579
0"
#352582
b1010 &
b1010 %
#352586
b101 &
b101 %
#352590
b10000 &
b10000 %
#352594
b1000 &
b1000 %
#352598
b100 &
b100 %
#352602
b10 &
b10 %
#352606
b1 &
1#
b1 %
#352610
b0 &
b0 %
0#
0$
#1364682
b1111 &
b1111 %
1$
b1111 !
1"
#1364683
0"
#1364686
b101110 &
b101110 %
#1364690
b10111 &
b10111 %
#1364694
b1000110 &
b1000110 %
#1364698
b100011 &
b100011 %
#1364702
b1101010 &
b1101010 %
#1364706
b110101 &
b110101 %
#1364710
b10100000 &
b10100000 %
#1364714
b1010000 &
b1010000 %
#1364718
b101000 &
b101000 %
#1364722
b10100 &
b10100 %
#1364726
b1010 &
b1010 %
#1364730
b101 &
b101 %
#1364734
b10000 &
b10000 %
#1364738
b1000 &
b1000 %
#1364742
b100 &
b100 %
#1364746
b10 &
b10 %
#1364750
b1 &
1#
b1 %
#1364754
b0 &
b0 %
0#
0$
#2311348
b110 !
1"
#2311350
b110 &
b110 %
1$
#2311351
0"
#2311354
b11 &
b11 %
#2311358
b1010 &
b1010 %
#2311362
b101 &
b101 %
#2311366
b10000 &
b10000 %
#2311370
b1000 &
b1000 %
#2311374
b100 &
b100 %
#2311378
b10 &
b10 %
#2311382
b1 &
1#
b1 %
#2311386
b0 &
b0 %
0#
0$
#4500012
