$date
  Mon Aug 15 17:43:55 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module x68keplerx $end
$var reg 1 ! pclk50m $end
$var reg 8 " pled[7:0] $end
$var reg 2 # pkey[1:0] $end
$var reg 4 $ psw[3:0] $end
$var reg 13 % pdram_addr[12:0] $end
$var reg 2 & pdram_ba[1:0] $end
$var reg 1 ' pdram_cas_n $end
$var reg 1 ( pdram_cke $end
$var reg 1 ) pdram_clk $end
$var reg 1 * pdram_cs_n $end
$var reg 16 + pdram_dq[15:0] $end
$var reg 2 , pdram_dqm[1:0] $end
$var reg 1 - pdram_ras_n $end
$var reg 1 . pdram_we_n $end
$var reg 1 / pepcs_asdo $end
$var reg 1 0 pepcs_data0 $end
$var reg 1 1 pepcs_dclk $end
$var reg 1 2 pepcs_ncso $end
$var reg 1 3 pg_sensor_cs_n $end
$var reg 1 4 pg_sensor_int $end
$var reg 1 5 pi2c_sclk $end
$var reg 1 6 pi2c_sdat $end
$var reg 1 7 padc_cs_n $end
$var reg 1 8 padc_saddr $end
$var reg 1 9 padc_sclk $end
$var reg 1 : padc_sdat $end
$var reg 13 ; pgpio_2[12:0] $end
$var reg 3 < pgpio_2_in[2:0] $end
$var reg 34 = pgpio0[33:0] $end
$var reg 2 > pgpio0_in[1:0] $end
$var reg 34 ? pgpio1[33:0] $end
$var reg 2 @ pgpio1_in[1:0] $end
$upscope $end
$enddefinitions $end
#0
U!
bUUUUUUUU "
bUU #
bUUUU $
bUUUUUUUUUUUUU %
bUU &
U'
U(
U)
U*
bUUUUUUUUUUUUUUUU +
bUU ,
U-
U.
U/
U0
U1
U2
U3
U4
U5
U6
U7
U8
U9
U:
bUUUUUUUUUUUUU ;
bUUU <
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU =
bUU >
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ?
bUU @
