Source Block: hdl/library/axi_dmac/dest_fifo_inf.v@73:83@HdlIdDef
  output [1:0] response_resp
);

`include "inc_id.vh"

reg active = 1'b0;

/* Last beat of the burst */
wire fifo_last_beat;
/* Last beat of the segment */
wire fifo_eot_beat;

Diff Content:
- 78 reg active = 1'b0;
+ 78   reg active = 1'b0;

Clone Blocks:
