Becker, J., Hübner, M., Ullmann, M. 2003. Run-time FPGA reconfiguration for power-/cost-optimized real-time systems. In Proceedings of the IFIP International Conference on Very Large Scale Integration.
Bharadwaj, R. P., Konar, R., Bhatia, D., and Balsara, P. 2005. FPGA architecture for standby power management. In Proceedings of the IEEE International Conference on Field-Programmable Technology.
Cacti 5.3. 2010. http://quid.hpl.hp.com:9081/cacti/.
Claus, C., Zhang, B., Stechele, W., Braun, L., Hübner, M., and Becker, J. 2008. A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications.
John Emmert , Charles Stroud , Brandon Skaggs , Miron Abramovici, Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.165, April 17-19, 2000
A. Gayasen , Y. Tsai , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , T. Tuan, Reducing leakage energy in FPGAs using region-constrained placement, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968289]
Heiner, J., Sellers, B., Wirthlin, M., and Kalb, J. 2009. FPGA partial reconfiguration via configuration scrubbing. In Proceedings of the 11th International Workshop on Field-Programmable Logic and Applications.
Michael Hubner , Christian Schuck , Matthias Kuhnle , Jurgen Becker, New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-time Adaptive Microelectronic Circuits, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.97, March 02-03, 2006[doi>10.1109/ISVLSI.2006.67]
Dirk Koch , Christian Beckhoff , Jim Torrison, Fine-Grained Partial Runtime Reconfiguration on Virtex-5 FPGAs, Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, p.69-72, May 02-04, 2010[doi>10.1109/FCCM.2010.19]
Fei Li , Deming Chen , Lei He , Jason Cong, Architecture evaluation for power-efficient FPGAs, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA[doi>10.1145/611817.611844]
Liu, M., Kuehn, W., Lu, Z., and Jantsch, A. 2009. Run-time partial reconfiguration speed investigation and architectural design space exploration. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications.
Liu, S., Pittman, R. N., Forin, A., and Gaudiot J.-L. 2010. On energy efficiency of reconfigurable systems with run-time partial reconfiguration. In Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors.
Liu, S., Pittman, R. N., Forin, A., and Gaudiot, J.-L. 2011. Minimizing the runtime partial reconfiguration overheads in reconfigurable systems. J. Supercomput. DOI: 10.1007/s11227-011-0657-6.
Liu, S., Pittman, R. N., and Forin, A. 2009. Minimizing partial reconfiguration overhead with fully streaming DMA engines and Iitelligent ICAP controller. No. MSR-TR-2009-150.
Noguera, J. and Kennedy, I. O. 2007. Power reduction in network equipment through adaptive partial reconfiguration. In Proceedings of the International Conference on Field Programmable Logic and Applications.
Osborne, W. G., Luk, W., Coutinho, J. G. F., and Mencer, O. 2009. Energy reduction by systematic run-time reconfigurable hardware deactivation. Trans. HiPEAC, 4, 4.
Paulsson, K., Hübner, M., Bayar, S., and Becker, J. 2008. Exploitation of run-time partial reconfiguration for dynamic power management in Xilinx Spartan III-based systems. In Proceedings of the International Conference on High-Performance Embedded Architectures and Compilers.
K. Paulsson , M. Hübner , J. Becker, On-line optimization of FPGA power-dissipation by exploiting run-time adaption of communication primitives, Proceedings of the 19th annual symposium on Integrated circuits and systems design, August 28-September 01, 2006, Ouro Preto, MG, Brazil[doi>10.1145/1150343.1150389]
Pittman, R. N., Lynch, N. L., Forin, A. 2006. eMIPS, A Dynamically Extensible Processor, MSR-TR-2006-143, Microsoft Research.
Pionteck, T., Koch, R., and Albrecht, C. 2006. Applying partial reconfiguration to networks-on-chip. In Proceedings of the International Conference on Field-Programmable Logic and Applications.
S Sezer , R Woods , J Heron , A Marshall, Fast Partial Reconfiguration for FCCMs, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.318, April 15-17, 1998
Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503072]
Telikepalli, A. 2006. Power vs. performance: The 90nm inflection point. Xilinx White Paper 223.
Tuan, T. and Lai, B. 2003. Leakage power analysis of a 90nm FPGA. In Proceedings of the IEEE Custom Integrated Circuits Conference.
VIRTEX-4 FPGA USER GUIDE. 2008. http://www.xilinx.com/support/documentation/user_guides/ug070.pdf.
Qiang Wang , Subodh Gupta , Jason H. Anderson, Clock power reduction for virtex-5 FPGAs, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508132]
Zhang, X., Rabah, H., and Weber, S. 2008. Dynamic slowdown and partial reconfiguration to optimize energy in FPGA based auto-adaptive SoPC. In Proceedings of the 4th IEEE International Symposium on Electronic Design, Test and Applications.
