

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
328a61d178d3e8b45ddd3c2e89e11ce0  /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP > _cuobjdump_complete_output_fxW4EM"
Parsing file _cuobjdump_complete_output_fxW4EM
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x40483d, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42747_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_bd9qQz"
Running: cat _ptx_bd9qQz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Uzke2m
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Uzke2m --output-file  /dev/null 2> _ptx_bd9qQzinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_bd9qQz _ptx2_Uzke2m _ptx_bd9qQzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40483d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=46080 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:56:31 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(49,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(82,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 331456 (ipc=331.5) sim_rate=165728 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:56:32 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(71,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(39,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 667232 (ipc=444.8) sim_rate=222410 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:56:33 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(63,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 964256 (ipc=385.7) sim_rate=241064 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:56:34 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(35,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(30,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1129472 (ipc=322.7) sim_rate=225894 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:56:35 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(8,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1338400 (ipc=297.4) sim_rate=223066 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:56:36 2019
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(34,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(41,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1636704 (ipc=297.6) sim_rate=233814 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:56:37 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(69,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1868128 (ipc=287.4) sim_rate=233516 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:56:38 2019
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(18,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(15,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(43,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2155168 (ipc=287.4) sim_rate=239463 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:56:39 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(31,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(26,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2418912 (ipc=284.6) sim_rate=241891 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:56:40 2019
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(12,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(19,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(63,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2699552 (ipc=284.2) sim_rate=245413 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:56:41 2019
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(22,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2965184 (ipc=282.4) sim_rate=247098 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:56:42 2019
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(17,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3106976 (ipc=282.5) sim_rate=238998 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:56:43 2019
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(13,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(80,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(71,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3341376 (ipc=278.4) sim_rate=238669 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:56:44 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(11,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(84,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3586560 (ipc=275.9) sim_rate=239104 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:56:45 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(80,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(15,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(25,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3880608 (ipc=277.2) sim_rate=242538 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:56:46 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(30,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(47,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(19,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(8,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(56,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4350816 (ipc=290.1) sim_rate=255930 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:56:47 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(10,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(64,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4624334 (ipc=298.3) sim_rate=256907 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:56:48 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(18,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(17,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(18,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4905789 (ipc=306.6) sim_rate=258199 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:56:49 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(19,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(19,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(79,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(71,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(26,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5497398 (ipc=323.4) sim_rate=274869 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:56:50 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(87,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(24,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(26,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5763476 (ipc=329.3) sim_rate=274451 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:56:51 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(61,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(25,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(12,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 6162090 (ipc=333.1) sim_rate=280095 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:56:52 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6347224 (ipc=334.1) sim_rate=275966 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:56:53 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(32,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(44,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(30,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(12,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6754714 (ipc=337.7) sim_rate=281446 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:56:54 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(13,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(41,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(19,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 6968538 (ipc=339.9) sim_rate=278741 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:56:55 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(23,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(77,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(60,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(35,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 7400070 (ipc=344.2) sim_rate=284618 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:56:56 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(72,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(40,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(59,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(61,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 7798926 (ipc=346.6) sim_rate=288849 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:56:57 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(56,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(41,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 7988114 (ipc=347.3) sim_rate=285289 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:56:58 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(43,0,0) tid=(194,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(42,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(26,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 8284151 (ipc=345.2) sim_rate=285660 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:56:59 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(8,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(48,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(51,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 8588023 (ipc=343.5) sim_rate=286267 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:57:00 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(25,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(38,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(27,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(73,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(68,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 9020599 (ipc=346.9) sim_rate=290987 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:57:01 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(12,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(27,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(43,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 9293879 (ipc=350.7) sim_rate=290433 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:57:02 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(27,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(52,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(35,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 9580103 (ipc=354.8) sim_rate=290306 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:57:03 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(62,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(10,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(57,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(17,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27777,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27778,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27790,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27791,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(8,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27902,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27903,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27938,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27939,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27942,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27943,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(55,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 10224047 (ipc=365.1) sim_rate=300707 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:57:04 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(27,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(90,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28344,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28351,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28352,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(23,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(52,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 10591440 (ipc=371.6) sim_rate=302612 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:57:05 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(56,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28762,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28763,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(37,0,0) tid=(84,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(78,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 10927501 (ipc=376.8) sim_rate=303541 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:57:06 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(25,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29216,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29217,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(74,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29218,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29219,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29219,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29220,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29358,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29359,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(26,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 11234567 (ipc=380.8) sim_rate=303636 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:57:07 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(47,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29569,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29570,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(54,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29702,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29703,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29735,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29736,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(25,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29998,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29999,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30040,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30041,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(25,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30062,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30063,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30093,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30094,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30169,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30170,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30206,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30207,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(56,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(41,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 11765096 (ipc=385.7) sim_rate=309607 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30590,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30591,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(40,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30616,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30617,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30650,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30651,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(71,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30875,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30876,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(51,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 12012719 (ipc=387.5) sim_rate=308018 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31149,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31150,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31188,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31189,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(115,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(63,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31406,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31407,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 12275642 (ipc=389.7) sim_rate=306891 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:57:10 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(65,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(74,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31711,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31712,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(35,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 12539223 (ipc=391.9) sim_rate=305834 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:57:11 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(45,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32175,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32176,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(89,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(61,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(37,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(30,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(66,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 13060129 (ipc=395.8) sim_rate=310955 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:57:12 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(43,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(32,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 13319491 (ipc=397.6) sim_rate=309755 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:57:13 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(52,0,0) tid=(162,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(101,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(62,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 13591076 (ipc=399.7) sim_rate=308888 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:57:14 2019
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(78,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34175,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34176,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(81,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(37,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(42,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (34680,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(34681,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34682,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (34682,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(34683,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34683,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(71,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34880,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34881,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 14066504 (ipc=401.9) sim_rate=312588 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:57:15 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(103,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35120,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35121,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (35216,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(35217,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (35236,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(35237,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(31,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35438,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 14284478 (ipc=402.4) sim_rate=310532 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35514,0), 5 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(70,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35550,0), 5 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(90,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(71,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36041,0), 5 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(115,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (36258,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (36260,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36379,0), 5 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(50,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 14706058 (ipc=402.9) sim_rate=312894 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:57:17 2019
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(84,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(100,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 14905593 (ipc=402.9) sim_rate=310533 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:57:18 2019
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(86,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(62,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 15098618 (ipc=402.6) sim_rate=308135 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:57:19 2019
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(67,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(70,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(118,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(51,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(105,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 15554629 (ipc=404.0) sim_rate=311092 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:57:20 2019
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(99,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(47,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(73,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 15830628 (ipc=405.9) sim_rate=310404 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:57:21 2019
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(86,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(73,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(51,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(124,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(100,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39998,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39999,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 16374654 (ipc=409.4) sim_rate=314897 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:57:22 2019
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(58,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40066,0), 5 CTAs running
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(60,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40450,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 16592756 (ipc=409.7) sim_rate=313070 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:57:23 2019
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(56,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40697,0), 4 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(102,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40864,0), 4 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(122,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 16790114 (ipc=409.5) sim_rate=310928 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41032,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41254,0), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(93,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41290,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (41430,0), 5 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(78,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41648,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41869,0), 4 CTAs running
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(122,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 17102677 (ipc=407.2) sim_rate=310957 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (42140,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (42195,0), 5 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(108,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(80,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (42608,0), 4 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(119,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 17439970 (ipc=405.6) sim_rate=311428 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:57:26 2019
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(67,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(61,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(68,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(125,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(80,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 17878643 (ipc=406.3) sim_rate=313660 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:57:27 2019
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(120,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(66,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (44438,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (44452,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44454,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (44458,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 18119012 (ipc=407.2) sim_rate=312396 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:57:28 2019
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(65,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(126,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44827,0), 3 CTAs running
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(82,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (44919,0), 3 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(87,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45225,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (45227,0), 4 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(108,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 18672895 (ipc=410.4) sim_rate=316489 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (45535,0), 4 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(92,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (45634,0), 3 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(101,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(122,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 18954601 (ipc=412.1) sim_rate=315910 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:57:30 2019
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(63,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (46086,0), 4 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(103,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (46254,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46323,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46413,0), 4 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(108,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(82,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(96,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46814,0), 4 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(85,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 19467484 (ipc=414.2) sim_rate=319139 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:57:31 2019
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(92,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(78,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 19737286 (ipc=415.5) sim_rate=318343 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:57:32 2019
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(82,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(93,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(92,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(125,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (48172,0), 2 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(103,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (48333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (48372,0), 3 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(78,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (48478,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 20251920 (ipc=417.6) sim_rate=321459 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:57:33 2019
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(84,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (48732,0), 2 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(78,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(96,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48949,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 20540217 (ipc=419.2) sim_rate=320940 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:57:34 2019
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(87,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(104,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (49281,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (49395,0), 2 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(109,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (49587,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (49628,0), 2 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(90,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(113,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 21037249 (ipc=420.7) sim_rate=323649 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:57:35 2019
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(97,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (50126,0), 3 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(107,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 21240275 (ipc=420.6) sim_rate=321822 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:57:36 2019
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(103,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (50637,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (50639,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (50703,0), 3 CTAs running
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(127,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(122,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(122,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 21607770 (ipc=419.6) sim_rate=322504 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:57:37 2019
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(97,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(96,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(116,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(122,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 22004034 (ipc=419.1) sim_rate=323588 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:57:38 2019
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(92,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(95,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(124,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(97,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 22402492 (ipc=418.7) sim_rate=324673 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:57:39 2019
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(119,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(116,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53763,0), 2 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(118,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 22640837 (ipc=419.3) sim_rate=323440 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:57:40 2019
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(112,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(103,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54521,0), 2 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(102,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54737,0), 1 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(104,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (54848,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (54871,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (54914,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (54980,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 23040575 (ipc=418.9) sim_rate=324515 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:57:41 2019
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(115,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (55169,0), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(122,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55481,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55583,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(102,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55780,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55892,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (55942,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(110,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 23383169 (ipc=417.6) sim_rate=324766 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56321,0), 2 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(106,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(116,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (56752,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (56806,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(98,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57126,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(116,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (57397,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 23886012 (ipc=415.4) sim_rate=327205 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:57:43 2019
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(113,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57930,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (58038,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(125,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58092,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (58126,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (58170,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (58252,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (58494,0), 1 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(127,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (58624,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (58643,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (58842,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58850,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 24213224 (ipc=410.4) sim_rate=327205 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (59109,0), 1 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(120,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59836,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (59911,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(125,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (60229,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60246,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(125,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (61099,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (61206,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (61419,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 3.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 61501
gpu_sim_insn = 24441600
gpu_ipc =     397.4179
gpu_tot_sim_cycle = 61501
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     397.4179
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 41800
gpu_stall_icnt2sh    = 307587
gpu_total_sim_rate=330291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 465657
	L1I_total_cache_misses = 2041
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6262
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30791
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33296
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30371
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32921
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33028
	L1D_cache_core[5]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30917
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33676
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33806
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29763
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30698
	L1D_cache_core[10]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33274
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32281
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32765
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30053
	L1D_cache_core[14]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33634
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 481274
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.074
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3404
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 66
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 463616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2041
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6262
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 484678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3404
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3404
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 481274
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:627462	W0_Idle:26957	W0_Scoreboard:303105	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 586 
maxdqlatency = 0 
maxmflatency = 941 
averagemflatency = 353 
max_icnt2mem_latency = 443 
max_icnt2sh_latency = 61500 
mrq_lat_table:40148 	1491 	2103 	4047 	7619 	6278 	3385 	484 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	227 	62271 	3309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59553 	2388 	1433 	1598 	907 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8579 	38620 	17799 	553 	0 	0 	0 	0 	0 	0 	6 	89 	161 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         6         4         5         6         6         5         6         5         6         6         6         6         6         9         6 
dram[1]:         6         5         6         5         6         6         6         5         6         6         6         6         6         6         7         6 
dram[2]:         6         5         5         4         6         5         6         6         4         5         7         6         6         6         6         8 
dram[3]:         6         9         5         6         6         6         6         6         5         5         6         6         6         6         6         9 
dram[4]:         6         8         4         5         5         6         5         6         5         6         6         6         6         6         6         6 
dram[5]:         6         7         6         6         6         4         6         6         6         6         6         6         6         6         6         6 
maximum service time to same row:
dram[0]:      1051      1951      1957      1972      1922      1988      1959      1935      1963      1957      1973      1966      1976      1997      1938      1941 
dram[1]:      1443      1954      1961      1979      1926      1993      1963      1938      1967      1960      1977      1999      1981      2001      1943      1944 
dram[2]:      1963      1929      1965      1937      1929      1953      1966      1954      1972      1919      1981      1944      1985      1969      1947      1971 
dram[3]:      1966      1932      1969      1941      1934      1957      1976      1959      1977      1924      1985      1949      1988      1972      1951      1975 
dram[4]:      1943      1937      1965      1944      1979      1961      1926      1963      1949      1928      1959      1953      1985      1976      1932      1979 
dram[5]:      1947      1941      1969      1949      1986      1965      1931      1966      1953      1932      1963      1957      1993      1989      1937      1982 
average row accesses per activate:
dram[0]:  1.313230  1.309942  1.333333  1.325444  1.342520  1.358566  1.377691  1.323308  1.338403  1.353846  1.390244  1.364892  1.397089  1.341317  1.438972  1.363083 
dram[1]:  1.353414  1.297297  1.299807  1.309942  1.324272  1.272388  1.353846  1.310987  1.375000  1.380392  1.410309  1.302457  1.360324  1.379877  1.382716  1.335984 
dram[2]:  1.283810  1.289827  1.289827  1.330693  1.337255  1.315385  1.353846  1.366990  1.325800  1.430894  1.341177  1.389002  1.397089  1.357576  1.391304  1.349398 
dram[3]:  1.294231  1.394191  1.292308  1.338645  1.306513  1.376258  1.323308  1.427992  1.372320  1.383104  1.297913  1.412008  1.357576  1.405858  1.275142  1.357576 
dram[4]:  1.302326  1.265537  1.299807  1.289827  1.377778  1.384615  1.335863  1.353846  1.356455  1.353846  1.417178  1.397541  1.417722  1.357576  1.357576  1.379877 
dram[5]:  1.368635  1.297297  1.304854  1.335984  1.350495  1.297913  1.388560  1.328302  1.372320  1.313433  1.427386  1.296578  1.414737  1.333333  1.338645  1.284895 
average row locality = 65578/48696 = 1.346681
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       685       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65553
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
total reads: 25
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        368       364       365       369       368       375       366       376       359       356       364       390       362       366       360       373
dram[1]:        329       336       334       333       332       338       336       337       330       331       332       352       332       335       337       341
dram[2]:        338       365       340       363       341       362       343       369       340       358       348       362       343       364       346       363
dram[3]:        329       375       328       383       332       386       336       390       327       369       334       382       333       385       334       390
dram[4]:        372       345       374       343       373       347       377       349       364       342       392       354       377       348       371       350
dram[5]:        361       339       361       334       363       335       371       344       359       337       382       335       356       334       362       342
maximum mf latency per bank:
dram[0]:        716       666       721       719       691       737       763       761       832       603       674       941       697       674       732       762
dram[1]:        585       561       581       545       559       549       612       576       609       554       619       840       595       543       549       614
dram[2]:        575       675       581       681       550       716       574       753       597       667       563       711       602       644       595       697
dram[3]:        541       675       644       615       620       651       578       758       546       635       598       717       564       731       542       757
dram[4]:        672       632       673       613       699       667       714       713       637       588       713       610       662       637       639       634
dram[5]:        737       669       850       624       755       555       796       633       756       579       935       566       816       544       841       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81180 n_nop=43176 n_act=8078 n_pre=8062 n_req=10935 n_rd=21854 n_write=10 bw_util=0.5387
n_activity=73471 dram_eff=0.5952
bk0: 1350a 56872i bk1: 1344a 56856i bk2: 1344a 56894i bk3: 1344a 56691i bk4: 1364a 55768i bk5: 1364a 55668i bk6: 1408a 54814i bk7: 1408a 53460i bk8: 1408a 56153i bk9: 1408a 56798i bk10: 1368a 56922i bk11: 1368a 55311i bk12: 1344a 56645i bk13: 1344a 55575i bk14: 1344a 57272i bk15: 1344a 55389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.76784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81180 n_nop=43019 n_act=8160 n_pre=8144 n_req=10931 n_rd=21852 n_write=5 bw_util=0.5385
n_activity=74028 dram_eff=0.5905
bk0: 1348a 58891i bk1: 1344a 57729i bk2: 1344a 56985i bk3: 1344a 57881i bk4: 1364a 56908i bk5: 1364a 56121i bk6: 1408a 55834i bk7: 1408a 55000i bk8: 1408a 57975i bk9: 1408a 58211i bk10: 1368a 58693i bk11: 1368a 56552i bk12: 1344a 58242i bk13: 1344a 57968i bk14: 1344a 57500i bk15: 1344a 56677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.76127
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81180 n_nop=43108 n_act=8118 n_pre=8102 n_req=10926 n_rd=21852 n_write=0 bw_util=0.5384
n_activity=73813 dram_eff=0.5921
bk0: 1348a 56825i bk1: 1344a 56664i bk2: 1344a 57023i bk3: 1344a 56738i bk4: 1364a 56558i bk5: 1368a 55608i bk6: 1408a 55087i bk7: 1408a 54548i bk8: 1408a 56605i bk9: 1408a 57285i bk10: 1368a 57216i bk11: 1364a 56862i bk12: 1344a 57328i bk13: 1344a 56529i bk14: 1344a 56741i bk15: 1344a 55060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.38157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81180 n_nop=43156 n_act=8095 n_pre=8079 n_req=10925 n_rd=21850 n_write=0 bw_util=0.5383
n_activity=74180 dram_eff=0.5891
bk0: 1346a 57571i bk1: 1344a 57549i bk2: 1344a 57162i bk3: 1344a 55616i bk4: 1364a 56190i bk5: 1368a 55304i bk6: 1408a 54280i bk7: 1408a 53737i bk8: 1408a 58138i bk9: 1408a 56645i bk10: 1368a 56336i bk11: 1364a 56447i bk12: 1344a 57373i bk13: 1344a 55681i bk14: 1344a 55837i bk15: 1344a 54413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.45453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81180 n_nop=43159 n_act=8088 n_pre=8072 n_req=10933 n_rd=21850 n_write=11 bw_util=0.5386
n_activity=73484 dram_eff=0.595
bk0: 1344a 56444i bk1: 1344a 56589i bk2: 1344a 55826i bk3: 1344a 56141i bk4: 1364a 55965i bk5: 1368a 56558i bk6: 1408a 54169i bk7: 1408a 54629i bk8: 1408a 56181i bk9: 1408a 57090i bk10: 1370a 55301i bk11: 1364a 57137i bk12: 1344a 56571i bk13: 1344a 56396i bk14: 1344a 54957i bk15: 1344a 55815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.58404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=81180 n_nop=43029 n_act=8157 n_pre=8141 n_req=10928 n_rd=21848 n_write=5 bw_util=0.5384
n_activity=74018 dram_eff=0.5905
bk0: 1344a 57783i bk1: 1344a 57158i bk2: 1344a 56650i bk3: 1344a 58121i bk4: 1364a 56411i bk5: 1368a 55621i bk6: 1408a 55162i bk7: 1408a 54096i bk8: 1408a 57067i bk9: 1408a 56149i bk10: 1368a 57017i bk11: 1364a 56904i bk12: 1344a 57758i bk13: 1344a 56794i bk14: 1344a 55478i bk15: 1344a 55073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.23864

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 2625
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 4, Reservation_fails = 1812
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 619
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 3, Reservation_fails = 409
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 255
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2194
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 333
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2124
L2_cache_bank[8]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 2517
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 655
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 1464
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 827
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65553
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 15834
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15286
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 440
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.355

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.3261
	minimum = 6
	maximum = 314
Network latency average = 13.4384
	minimum = 6
	maximum = 314
Slowest packet = 23253
Flit latency average = 13.0703
	minimum = 6
	maximum = 314
Slowest flit = 68887
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0793868
	minimum = 0.0669908 (at node 0)
	maximum = 0.0898197 (at node 16)
Accepted packet rate average = 0.0793868
	minimum = 0.0669908 (at node 0)
	maximum = 0.0898197 (at node 16)
Injected flit rate average = 0.23768
	minimum = 0.0672509 (at node 0)
	maximum = 0.447229 (at node 15)
Accepted flit rate average= 0.23768
	minimum = 0.0888116 (at node 20)
	maximum = 0.375539 (at node 1)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3261 (1 samples)
	minimum = 6 (1 samples)
	maximum = 314 (1 samples)
Network latency average = 13.4384 (1 samples)
	minimum = 6 (1 samples)
	maximum = 314 (1 samples)
Flit latency average = 13.0703 (1 samples)
	minimum = 6 (1 samples)
	maximum = 314 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0793868 (1 samples)
	minimum = 0.0669908 (1 samples)
	maximum = 0.0898197 (1 samples)
Accepted packet rate average = 0.0793868 (1 samples)
	minimum = 0.0669908 (1 samples)
	maximum = 0.0898197 (1 samples)
Injected flit rate average = 0.23768 (1 samples)
	minimum = 0.0672509 (1 samples)
	maximum = 0.447229 (1 samples)
Accepted flit rate average = 0.23768 (1 samples)
	minimum = 0.0888116 (1 samples)
	maximum = 0.375539 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 14 sec (74 sec)
gpgpu_simulation_rate = 330291 (inst/sec)
gpgpu_simulation_rate = 831 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 73564.851562 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
