[
    {
        "info": "an attempt to implement CRYSTALS-Kyber PQC to Verilog",
        "src": "https://github.com/ardhiesta/kyber-verilog-project/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "yesterday"
    },
    {
        "info": "",
        "src": "https://github.com/sidhisreee/AMBA_AHB/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "20 days ago"
    },
    {
        "info": "Basic snake game developed for the BASYS 3 board.",
        "src": "https://github.com/keithtjj/Game_of_Snake/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "20 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Adarshkk23/mips/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "20 days ago"
    },
    {
        "info": "Verilog code of robo-hand controll",
        "src": "https://github.com/bropy/robotic-hand-control/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "20 days ago"
    },
    {
        "info": "This repository contains the complete source code, design files, and course materials for building an ARM-like CPU from scratch using Ver…",
        "src": "https://github.com/koder-aritra/32-bit-RISC-design/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "20 days ago"
    },
    {
        "info": "Design and implementation of interfacing USB communication between FPGA and PC using ULPI protocol. Deployed using USB3300 USB PHY",
        "src": "https://github.com/VamshiTeja001/ULPI-based-USB-interface-between-FPGA-and-PC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "20 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/LaurentLo-0817/QR_Decomposition/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "20 days ago"
    },
    {
        "info": "PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers",
        "src": "https://github.com/regymm/pcie_7x/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "20 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MorEdri/Second-Bit-Detector/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "20 days ago"
    },
    {
        "info": "This project was made during our VLSI course in Fall 2024",
        "src": "https://github.com/shem-snow/Verilog_Matrix_Multiplier/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "Repositório dedicado a projetos desenvolvidos na disciplina 'Arquitetura de Computadores 1'",
        "src": "https://github.com/Mateus-Resende-Ottoni/ARQ1/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "Trabalho de ISL faculdade UFV Florestal",
        "src": "https://github.com/Palhares17/tp1_ISL2024/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Apdonis/3300_lab4/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Urbisin/Proyecto_Arqui/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "VTA on U200 FPGA",
        "src": "https://github.com/MJChku/VTA_FPGA/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/athanatoi-vii/Logic_Circuit_Lab_Project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/tawfeek202/HDLBits-solution/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "EL467 Digital Programming Course Project",
        "src": "https://github.com/Nikita-Shah7/Morse-code-decoder/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/VietTran73/LC3/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "A RISC - V 5 stage piplined processor made with verilog",
        "src": "https://github.com/abuel3ees/cpu/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "Boston University Graduate Course EC605 LAB 2024Fall",
        "src": "https://github.com/NakashimaBlenguin/BU_Grad2024_EC605_LAB/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "电子森林第四届2024年“寒假在家一起练”任务项目",
        "src": "https://github.com/VioletaBreezing/Reaction-Time-Testing/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Ratan-Y-Mallya/Verilog_projects/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "Verilog implementations of fundamental combinational and sequential circuits (with testbenches)",
        "src": "https://github.com/NikhilRout/verilog-dsd/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/aelog134256/iclab2024fall/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/faramarz011/adding-machine/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "sync/async FIFO",
        "src": "https://github.com/minsheng0503/FIFO/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "memory in verilog",
        "src": "https://github.com/smoke-y/memory/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/RHUDHRESH/EXP1/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Stars-Collector/litex-138k/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/AnsenP/Lab4/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "SD-Card controller, using either SPI, SDIO, or eMMC interfaces",
        "src": "https://github.com/ZipCPU/sdspi/archive/refs/heads/master.zip",
        "stars": "218",
        "updated": "22 days ago"
    },
    {
        "info": "Simple, Fast and Small Single-Cycle CPU written in Verilog HDL",
        "src": "https://github.com/miya4649/mini16sc_cpu/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "22 days ago"
    },
    {
        "info": "计算机组成原理作业：基于vivado的MIPS多周期指令流水线CPU设计",
        "src": "https://github.com/littlepoet-ovo/Multi_Cycle_CPU/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "22 days ago"
    },
    {
        "info": "playground for learning verilog hardware description language",
        "src": "https://github.com/bcarlborg/verilog-playground/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SaifulIslamReyad/verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MAZHAR1807102/Digital-System-Design/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "Booth _multiplier code is made on verilog and its timing diagram has been verified on Iverilog software. Here this hardware implementatio…",
        "src": "https://github.com/Aniket-Bodele/Booth_Multiplier/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Artuza/convulucion_Gonzalo/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/cuber2116/Octa16/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Nov 10"
    },
    {
        "info": "This repository supports the 'NLS: Natural-Level Synthesis for Hardware Implementation Through LLM' article. It includes raw data and sup…",
        "src": "https://github.com/k-yang11/NLS/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 10"
    },
    {
        "info": "using verilog",
        "src": "https://github.com/LijinWilson/traffic-light-controller/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 10"
    },
    {
        "info": "TT09 Tiny DFFRAM 2r1w",
        "src": "https://github.com/dlmiles/tt09-dffram-2r1w/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "",
        "src": "https://github.com/kp-28git/EVM/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 10"
    },
    {
        "info": "",
        "src": "https://github.com/WuChiiii/32bit_simple_multipiler/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 10"
    },
    {
        "info": "",
        "src": "https://github.com/kp-28git/UART_Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 10"
    },
    {
        "info": "The proposal of a vending machine using an FPGA is presented, the program was developed in verilog and a 16x2 LCD was implemented along w…",
        "src": "https://github.com/NitoHGa/vending-machine-with-FPGA/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 10"
    },
    {
        "info": "",
        "src": "https://github.com/XY-C0DER/vending_machine_with_refund/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 10"
    },
    {
        "info": "",
        "src": "https://github.com/sproutedpotato/Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 10"
    },
    {
        "info": "",
        "src": "https://github.com/Stars-Collector/litex-138k/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/AnsenP/Lab4/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "22 days ago"
    },
    {
        "info": "SD-Card controller, using either SPI, SDIO, or eMMC interfaces",
        "src": "https://github.com/ZipCPU/sdspi/archive/refs/heads/master.zip",
        "stars": "218",
        "updated": "22 days ago"
    },
    {
        "info": "Simple, Fast and Small Single-Cycle CPU written in Verilog HDL",
        "src": "https://github.com/miya4649/mini16sc_cpu/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "22 days ago"
    },
    {
        "info": "计算机组成原理作业：基于vivado的MIPS多周期指令流水线CPU设计",
        "src": "https://github.com/littlepoet-ovo/Multi_Cycle_CPU/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "22 days ago"
    },
    {
        "info": "playground for learning verilog hardware description language",
        "src": "https://github.com/bcarlborg/verilog-playground/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SaifulIslamReyad/verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MAZHAR1807102/Digital-System-Design/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "Booth _multiplier code is made on verilog and its timing diagram has been verified on Iverilog software. Here this hardware implementatio…",
        "src": "https://github.com/Aniket-Bodele/Booth_Multiplier/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Artuza/convulucion_Gonzalo/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Nitheeshkumar521/FFT128point/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 8"
    },
    {
        "info": "",
        "src": "https://github.com/S1-T4/S1-T4-Snakes-and-Ladders-with-Automated-Dice-System/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 8"
    },
    {
        "info": "",
        "src": "https://github.com/claudiotalarico/tt-xor/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 8"
    },
    {
        "info": "Verilog tutorial",
        "src": "https://github.com/Saythu000/Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 8"
    },
    {
        "info": "100DAYSOFRTL PROJECTS",
        "src": "https://github.com/tarungampala/100DAYSOFRTL/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Nov 8"
    },
    {
        "info": "STLV7325 board example projects.",
        "src": "https://github.com/warikap/STLV7325/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 8"
    },
    {
        "info": "This repository contains a custom implementation of an ARM968E-S processor using Verilog.",
        "src": "https://github.com/amirhyous/ARM968E-S_Implementation/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 8"
    },
    {
        "info": "It is a solution of HDLBits problems with an explanation",
        "src": "https://github.com/Salma-hsn/HDLBits_solution/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 8"
    },
    {
        "info": "",
        "src": "https://github.com/KhushiParihar123/100daysofrtl/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 8"
    },
    {
        "info": "Design of 16 bit multiplier using 4:2 compressor for low power image processing.",
        "src": "https://github.com/dilshadkhan04/16-Bit-Multiplier-for-4-2-compressor-/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 8"
    },
    {
        "info": "",
        "src": "https://github.com/ArunBamberwal/Booth-Multiplier-Radix/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/FlyMachinee/project-pipeline/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/nirmal15mathew/hdl_assignment/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "Vertex Shader",
        "src": "https://github.com/HumanshuDG/Vertex-Shader/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "Volumetric Display using an Acoustically Trapped Particle",
        "src": "https://github.com/danfoisy/vdatp/archive/refs/heads/master.zip",
        "stars": "455",
        "updated": "23 days ago"
    },
    {
        "info": "This side project is try to implement some low speed bus protocols through FPGA. Also, the main purpose is to record the status and issue…",
        "src": "https://github.com/ADJerryEE/FPGA-microcontroller/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "perl script to generate SVA checker by .xlsx file",
        "src": "https://github.com/Sbing-yuan/xlsx2SVA/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/EshwarAllampally/asic-design-class/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Hs293/MRRA_Project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "Dual clock buffer for modules connected by valid-ready protocol",
        "src": "https://github.com/ain1084/dual_clock_buffer/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "23 days ago"
    },
    {
        "info": "Serial audio data (I2S or Left justified) decoder",
        "src": "https://github.com/ain1084/serial_audio_decoder/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "23 days ago"
    },
    {
        "info": "this repo contains the Verilog codes that I learned from the CSE 2205: DIGITAL LOGIC DESIGN course conducted by Prof. Anisur Rahman, PhD,…",
        "src": "https://github.com/KaziRifatMorshed/learningVerilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "V_digital_clk",
        "src": "https://github.com/Moondaseul/TEAM_digital_clock/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/agolajko/fpga-tinkering/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "lab4",
        "src": "https://github.com/dickdadada/Lab/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Oniontow/CA_final/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/aditya-rv-vlsi/ASIC_Design_Class_1/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "23 days ago"
    },
    {
        "info": "Network Interface Synthesis",
        "src": "https://github.com/SsG2325/NI-Synthesis/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "24 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/WongChaoya/i2c_ctrl/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "24 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Sujay-Subbu/RISC-V-Processor/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "24 days ago"
    },
    {
        "info": "This is a DDR3 SDRAM (MT41K128M16JT-125) sample project for Arty A7-35T FPGA board.",
        "src": "https://github.com/kisek/fpga_arty_a7_dram/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 2"
    },
    {
        "info": "",
        "src": "https://github.com/MoonGrt/Electric_VLSI_Pro/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 2"
    },
    {
        "info": "",
        "src": "https://github.com/N1I1/vh_cpu/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "6 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/BHOOMI764/voting_machine_veerilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 2"
    },
    {
        "info": "",
        "src": "https://github.com/yiyilu125/EE577B_project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 2"
    },
    {
        "info": "First TinyTapeout Project GDS",
        "src": "https://github.com/ReanimationXP/TinyTapeout/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 1"
    },
    {
        "info": "",
        "src": "https://github.com/plmarcus/tt09_test/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 1"
    },
    {
        "info": "",
        "src": "https://github.com/thatguythere98/CPU/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Nov 1"
    },
    {
        "info": "",
        "src": "https://github.com/jjk9914/tt09-secC-13-array-multiplier/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 1"
    },
    {
        "info": "",
        "src": "https://github.com/sej3939/Carry-Lookahead-Adder/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 1"
    },
    {
        "info": "",
        "src": "https://github.com/Vikram160409/dv/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "",
        "src": "https://github.com/Jorge45014/D03_Equipo_Intel2_Proyecto_p02/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "디지털 논리회로2 실습 및 프로젝트",
        "src": "https://github.com/kindYeom/Digital_logic_curict/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "",
        "src": "https://github.com/tagsou/Flare-on-11-solution-writeups/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "simple verilog codes",
        "src": "https://github.com/Ashish-gitz/verilog_codes/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "Simple monophonic synthesizer",
        "src": "https://github.com/maurizio-martina/synth_simple/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "",
        "src": "https://github.com/phamhungminh6251020065/adder_4bit/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "",
        "src": "https://github.com/angelvic-500/tt_um_angelvictoriano_project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "",
        "src": "https://github.com/dhanushmeda/capstone/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "",
        "src": "https://github.com/adonairc/tt-analog-inverter/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "",
        "src": "https://github.com/TQAT0707GW/Projects-of-digital-design/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "",
        "src": "https://github.com/ChethanReddyGN/tiny_tapeout/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "",
        "src": "https://github.com/ARR-003/TT/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "",
        "src": "https://github.com/santoshmokashi86/test_tt/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "",
        "src": "https://github.com/Vikram160409/dv/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "",
        "src": "https://github.com/echtan/alu_tt/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 16"
    },
    {
        "info": "",
        "src": "https://github.com/K-Praveen22/VERILOG-CODE-/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Nov 16"
    },
    {
        "info": "This project simulates the communication between an APIX transmitter and receiver using Verilog. It includes waveform analysis using GTKW…",
        "src": "https://github.com/Marrockx/apix_system/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "",
        "src": "https://github.com/GovardhanaRekam/Image_Process_Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "",
        "src": "https://github.com/tagsou/Flare-on-11-solution-writeups/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 15"
    },
    {
        "info": "Circuitos de un procesador procesador Risc-V monociclo",
        "src": "https://github.com/CodigoWaldo/facu_Org.Computadoras---Procesador_Risc-V_en_Verilog/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "25 days ago"
    },
    {
        "info": "MicroTCA.4 fast control and process board (version 2)",
        "src": "https://github.com/palzhj/u4FCPv2/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Abinashchy/MAC_using_BSV/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/dvanblerkom/ece3300_ex1/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "An FPGA Project from \"FPGA Prototyping by Verilog Examples\" by Pong P. Chu.",
        "src": "https://github.com/llama-lore/enhanced-uart-stopwatch/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/George256153/RV32I-Piplined-CPU/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/joackoodeg/RISKV32I/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SriSainomula/Design-and-Implementation-of-a-5-stage-Pipelined-RISC-V-processor/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/George256153/Digitally-controlled-buck-DC-DC-converter/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SriSainomula/Design-and-Implementation-of-32-bit-RISC-based-Single-cycle-CPU/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "25 days ago"
    },
    {
        "info": "Made a simple half adder and simulated it in Quartus to help learn Verilog",
        "src": "https://github.com/mbrazea3/Half_Adder/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "UART with the AXIS interface.（Verilog）",
        "src": "https://github.com/wangyuxiao2000/uart/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Nov 14"
    },
    {
        "info": "2024年全国大学生FPGA创新设计竞赛-紫光同创赛道-赛题三",
        "src": "https://github.com/JobsCai/2024-FPGA-Competition-Pango/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Nov 14"
    },
    {
        "info": "A project with the codes for my Digital Systems class in my masters Fall 2024",
        "src": "https://github.com/AbigailParrales/masters-digital-systems/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "",
        "src": "https://github.com/pepsiyxw/SOC-based-of-CM0/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "",
        "src": "https://github.com/huangchink/Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "Collection of digital hardware modules & projects (benchmarks)",
        "src": "https://github.com/ispras/hdl-benchmarks/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Nov 14"
    },
    {
        "info": "硬件综合训练（HUST）",
        "src": "https://github.com/Baysalt-Zhang/HardwareComprehensiveTraining/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Nov 14"
    },
    {
        "info": "Functionality in Vehicle Systems: In vehicle systems, turbo encoders are used to: 1. Error Detection and Correction: Detect and correct e…",
        "src": "https://github.com/davulasandhya/turbo-encoder/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "",
        "src": "https://github.com/oviyaseeniraj/riscv_singlecycle/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "",
        "src": "https://github.com/huangchink/Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "Collection of digital hardware modules & projects (benchmarks)",
        "src": "https://github.com/ispras/hdl-benchmarks/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Nov 14"
    },
    {
        "info": "硬件综合训练（HUST）",
        "src": "https://github.com/Baysalt-Zhang/HardwareComprehensiveTraining/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Nov 14"
    },
    {
        "info": "Functionality in Vehicle Systems: In vehicle systems, turbo encoders are used to: 1. Error Detection and Correction: Detect and correct e…",
        "src": "https://github.com/davulasandhya/turbo-encoder/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "",
        "src": "https://github.com/oviyaseeniraj/riscv_singlecycle/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "",
        "src": "https://github.com/abcdedafjkdmme/riscv_cpu_yet_again/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "",
        "src": "https://github.com/ArunM2402/DCMOS/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14"
    },
    {
        "info": "2023 Basic Electrical and Electronic Lab lecture",
        "src": "https://github.com/dlwnstlr1010/Electronic_watch/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Nov 14"
    },
    {
        "info": "",
        "src": "https://github.com/Mnd2k5/DE0_Atari-Breakout-Game/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "A digital potentiometer circuit for Tiny Tapeout.",
        "src": "https://github.com/couchand/tt10-digital-potentiometer/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "This is my first project.",
        "src": "https://github.com/RajKohale/FPGAspeaks/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "Uses 3b/4b and 5b/6b encoding tables.",
        "src": "https://github.com/AkshaySan07/8b-10b_Line_coding/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "",
        "src": "https://github.com/ShanzyATbupt/BUPT-Digital-Circuit-Experiment-Course-COUNTERse_/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …",
        "src": "https://github.com/sudhamshu091/32-Verilog-Mini-Projects/archive/refs/heads/master.zip",
        "stars": "600",
        "updated": "on Nov 13"
    },
    {
        "info": "",
        "src": "https://github.com/harsimranpaswan/vendingMachine/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "",
        "src": "https://github.com/wekNew/frequency-analysis-module/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "Single-cycle MIPS processor in Verilog, supporting R-type, I-type and J-type instructions.",
        "src": "https://github.com/Gunnit223/32-Bit-Single-Cycle-MIPS-Processor/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "全国大学生FPGA创新设计大赛项目",
        "src": "https://github.com/liyaohou/ETH_DDR_OFDM/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "",
        "src": "https://github.com/Jcal516/EC413Lab7/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "",
        "src": "https://github.com/rehman225/FlashADC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 13"
    },
    {
        "info": "A RISC - V 5 stage piplined processor made with verilog",
        "src": "https://github.com/abuel3ees/cpu/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "Boston University Graduate Course EC605 LAB 2024Fall",
        "src": "https://github.com/NakashimaBlenguin/BU_Grad2024_EC605_LAB/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/RIT-CHAOS-SEC/UCCA/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "28 days ago"
    },
    {
        "info": "电子森林第四届2024年“寒假在家一起练”任务项目",
        "src": "https://github.com/VioletaBreezing/Reaction-Time-Testing/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Ratan-Y-Mallya/Verilog_projects/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Newmy123/-TIMER-BASED-DIGITAL-CLOCK-IMPLEMENTATION/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "Verilog implementations of fundamental combinational and sequential circuits (with testbenches)",
        "src": "https://github.com/NikhilRout/verilog-dsd/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "28 days ago"
    },
    {
        "info": "This repository contains Verilog code for Digital Logic Design, an ongoing course conducted by Dr. Md. Anisur Rahman.",
        "src": "https://github.com/joydeb1729/HDL/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/aelog134256/iclab2024fall/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/faramarz011/adding-machine/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MohammadTarek9/EDA/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Avaknejad/CAD/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/BANDEMANOJ/FPGA-PROJECTS/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/wangquanguige/SiTCP/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "27 days ago"
    },
    {
        "info": "Documentos y archivos de proyecto final",
        "src": "https://github.com/Ingelec022juan/JJM_int/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Nithish-Aathreya/Vending-Machine-Controller/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Nithish-Aathreya/Traffic-Light-Controller/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "Comunicacion UART para un procesador RISCV en proceso",
        "src": "https://github.com/Juan19901/Comunicacion-UART/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/drumilbhati/Verilog_ATM/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/dereksco/lab04/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/AnterCreeper/ic_hw/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 12"
    },
    {
        "info": "A_CPU?",
        "src": "https://github.com/JackCarbon2004/A_CPU/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 11"
    },
    {
        "info": "",
        "src": "https://github.com/Oluwabukola746/MIPI-DSI-CODE2/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Nov 11"
    },
    {
        "info": "",
        "src": "https://github.com/MGVasanth/Verilog-Projects/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 11"
    },
    {
        "info": "Simple designs to revise designer mindset & verilog usage",
        "src": "https://github.com/AbdelrahmanYassien11/Design_usinv_verilog_reivison/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Nov 11"
    },
    {
        "info": "",
        "src": "https://github.com/ZTY728/lab3/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 11"
    },
    {
        "info": "",
        "src": "https://github.com/BAI23487686/lab3/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 11"
    },
    {
        "info": "",
        "src": "https://github.com/harrybhasky/My-Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 11"
    },
    {
        "info": "general rtl module",
        "src": "https://github.com/pthuang/myrtl/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 11"
    },
    {
        "info": "紫光同创FPGA大赛",
        "src": "https://github.com/peiceliu/PicoRV32_ProtableLab/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Nov 11"
    },
    {
        "info": "A RISC - V 5 stage piplined processor made with verilog",
        "src": "https://github.com/abuel3ees/cpu/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "Boston University Graduate Course EC605 LAB 2024Fall",
        "src": "https://github.com/NakashimaBlenguin/BU_Grad2024_EC605_LAB/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/RIT-CHAOS-SEC/UCCA/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "28 days ago"
    },
    {
        "info": "电子森林第四届2024年“寒假在家一起练”任务项目",
        "src": "https://github.com/VioletaBreezing/Reaction-Time-Testing/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Ratan-Y-Mallya/Verilog_projects/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Newmy123/-TIMER-BASED-DIGITAL-CLOCK-IMPLEMENTATION/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "Verilog implementations of fundamental combinational and sequential circuits (with testbenches)",
        "src": "https://github.com/NikhilRout/verilog-dsd/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "28 days ago"
    },
    {
        "info": "This repository contains Verilog code for Digital Logic Design, an ongoing course conducted by Dr. Md. Anisur Rahman.",
        "src": "https://github.com/joydeb1729/HDL/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/aelog134256/iclab2024fall/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/faramarz011/adding-machine/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "28 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/47v0/a/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 17"
    },
    {
        "info": "",
        "src": "https://github.com/shehin18/FIFO/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 17"
    },
    {
        "info": "This project implements the classic Pong game on an FPGA platform using Verilog. The game is fully hardware-accelerated and displayed via…",
        "src": "https://github.com/shayaanc4/Pong/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 17"
    },
    {
        "info": "",
        "src": "https://github.com/WangWindow/MIPS_SHCD/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 17"
    },
    {
        "info": "EDA --projects--",
        "src": "https://github.com/anasbayoumy/EDA_projects/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 17"
    },
    {
        "info": "Simple As Possible 4-bit Computer, Learning",
        "src": "https://github.com/shamsmm/4-bit-sap-computer/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 17"
    },
    {
        "info": "PESU Sem 3: Mini project for Digital Design and Computer Organization",
        "src": "https://github.com/Pranavh-2004/64KB_RAM_iverilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 17"
    },
    {
        "info": "exercise caravel project by abj",
        "src": "https://github.com/arumdapta98/8-bit-cpu/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 17"
    },
    {
        "info": "",
        "src": "https://github.com/yashwanth438/PWM_generator_verilog/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Nov 17"
    },
    {
        "info": "",
        "src": "https://github.com/govardhnn/Low_Power_Multidimensional_Sorters/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Nov 17"
    },
    {
        "info": "",
        "src": "https://github.com/arteen1000/Lab4CSM152A/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Evkogun/Vivado_Game/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "A simulation of dynamic instruction scheduling and hazard resolution in modern CPUs, featuring reservation stations, register renaming, a…",
        "src": "https://github.com/heyneil09/Tomasulo-algorithm-for-out-of-order-execution/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/dudududukim/basic_vec_multiplier/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/VT52_MiSTer/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "29 days ago"
    },
    {
        "info": "Bootloader for the ATRI",
        "src": "https://github.com/ara-daq-hw/atri_bootload/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/TIES-Lab/SeVNoC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "UART and IR communication systems on the DE2 board using Verilog and the RS232 interface. Features data transmission/reception, baud rate…",
        "src": "https://github.com/khanthapak-thaipakdee-perseus/Digital-System-Design-Verilog-Serial-Communications/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MirudhulaRajasekaran/exp10.v/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MirudhulaRajasekaran/exp9.v/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MirudhulaRajasekaran/exp8.v/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MirudhulaRajasekaran/exp5.v/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/ZhouBencheng/loongarch32/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "18 days ago"
    },
    {
        "info": "NTHU graduate courses",
        "src": "https://github.com/Sheng-Qian-LI/VLSI_Testing/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/Deonfish/kiwi/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/psanchezf2021/Mecatronica-2024-2025/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/SebiChesh/Snake-FPGA-Group-Project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "This project implements a hardware accelerator for matrix multiplication using Verilog and SystemVerilog. It features a systolic architec…",
        "src": "https://github.com/YevgeniYagudin/Matrix-multiplier-Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/aaryan-sood/Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/khoabom02/ChipDesignPractice/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/brandon9838/median/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "29 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/MachangDoniel/Sessional-CSE-4224-Digital-System-Design-Laboratory/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 20"
    },
    {
        "info": "IceChips is a library of all common discrete logic devices in Verilog",
        "src": "https://github.com/TimRudy/ice-chips-verilog/archive/refs/heads/master.zip",
        "stars": "136",
        "updated": "on Nov 20"
    },
    {
        "info": "FPGA Verilog",
        "src": "https://github.com/mbzadegan/Verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 20"
    },
    {
        "info": "",
        "src": "https://github.com/muhmd216/HDLBits_Muhmd/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 20"
    },
    {
        "info": "",
        "src": "https://github.com/miguelsrrobo/MUX-Multiplexador/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 20"
    },
    {
        "info": "",
        "src": "https://github.com/flauts/single_cycle_pipeline/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 20"
    },
    {
        "info": "",
        "src": "https://github.com/Bhup-GitHUB/parity_check_for_IC/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "",
        "src": "https://github.com/OEmiliatanO/CSE_HDL/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "This project involves configuring a NIOS II softcore processor on the Altera DE10-Lite FPGA using Quartus Prime. It includes the creation…",
        "src": "https://github.com/WassimHedfi/Nios-II-IP-core/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "Internal repo for NVDLA hw",
        "src": "https://github.com/AlessandroVeronesi/nvdla_hw/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "",
        "src": "https://github.com/Davide-Giuffrida/DLX/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "",
        "src": "https://github.com/CHIAJUICHANG/Image-processing-with-edge-computing/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "",
        "src": "https://github.com/evenhu9/CPU54/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "",
        "src": "https://github.com/Mar4Su/LogicLabTeamProjects/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "",
        "src": "https://github.com/hazuki-nana/COMP2012/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "",
        "src": "https://github.com/winithraKS/hw-lab-project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "Overly ambitious dream of a working open source free GPU",
        "src": "https://github.com/keithlegg/open_fpga_gpu/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "",
        "src": "https://github.com/unic-cass/IC5-CASS-2024/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    },
    {
        "info": "Circuitos decodificadores referentes à meta da segunda seção do 3° problema PBL",
        "src": "https://github.com/GuiLima08/metas-3.2/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 19"
    }
]