// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sessionID_table_stea_HH_
#define _sessionID_table_stea_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sessionID_table_sbkb.h"

namespace ap_rtl {

struct sessionID_table_stea : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > t2g_read_dest_V_V_dout;
    sc_in< sc_logic > t2g_read_dest_V_V_empty_n;
    sc_out< sc_logic > t2g_read_dest_V_V_read;
    sc_in< sc_lv<8> > t2g_write_dest_V_V_dout;
    sc_in< sc_logic > t2g_write_dest_V_V_empty_n;
    sc_out< sc_logic > t2g_write_dest_V_V_read;
    sc_in< sc_lv<16> > t2g_write_sid_V_V_dout;
    sc_in< sc_logic > t2g_write_sid_V_V_empty_n;
    sc_out< sc_logic > t2g_write_sid_V_V_read;
    sc_in< sc_lv<8> > g2t_read_dest_V_V_dout;
    sc_in< sc_logic > g2t_read_dest_V_V_empty_n;
    sc_out< sc_logic > g2t_read_dest_V_V_read;
    sc_in< sc_lv<8> > g2t_write_dest_V_V_dout;
    sc_in< sc_logic > g2t_write_dest_V_V_empty_n;
    sc_out< sc_logic > g2t_write_dest_V_V_read;
    sc_in< sc_lv<16> > g2t_write_sid_V_V_dout;
    sc_in< sc_logic > g2t_write_sid_V_V_empty_n;
    sc_out< sc_logic > g2t_write_sid_V_V_read;
    sc_out< sc_lv<16> > g2t_read_sid_V_V_din;
    sc_in< sc_logic > g2t_read_sid_V_V_full_n;
    sc_out< sc_logic > g2t_read_sid_V_V_write;
    sc_out< sc_lv<16> > t2g_read_sid_V_V_din;
    sc_in< sc_logic > t2g_read_sid_V_V_full_n;
    sc_out< sc_logic > t2g_read_sid_V_V_write;


    // Module declarations
    sessionID_table_stea(sc_module_name name);
    SC_HAS_PROCESS(sessionID_table_stea);

    ~sessionID_table_stea();

    sc_trace_file* mVcdFile;

    sessionID_table_sbkb* sessionID_table_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_46_p3;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_lv<1> > tmp_reg_212;
    sc_signal< sc_lv<1> > tmp_4_nbreadreq_fu_60_p3;
    sc_signal< sc_lv<1> > tmp_5_nbreadreq_fu_68_p3;
    sc_signal< bool > ap_predicate_op15_read_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< sc_lv<1> > tmp_reg_212_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_4_reg_221;
    sc_signal< sc_lv<1> > tmp_6_nbreadreq_fu_88_p3;
    sc_signal< sc_lv<1> > tmp_5_reg_225;
    sc_signal< bool > ap_predicate_op19_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< sc_lv<1> > tmp_reg_212_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_4_reg_221_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_6_reg_239;
    sc_signal< sc_lv<1> > tmp_7_nbreadreq_fu_102_p3;
    sc_signal< sc_lv<1> > tmp_8_nbreadreq_fu_110_p3;
    sc_signal< sc_lv<1> > tmp_5_reg_225_pp0_iter2_reg;
    sc_signal< bool > ap_predicate_op24_read_state4;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< sc_lv<1> > tmp_reg_212_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_4_reg_221_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_6_reg_239_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_225_pp0_iter5_reg;
    sc_signal< bool > ap_predicate_op55_write_state7;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > sessionID_table_V_address0;
    sc_signal< sc_logic > sessionID_table_V_ce0;
    sc_signal< sc_logic > sessionID_table_V_we0;
    sc_signal< sc_lv<32> > sessionID_table_V_d0;
    sc_signal< sc_lv<32> > sessionID_table_V_q0;
    sc_signal< sc_logic > t2g_read_dest_V_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > t2g_read_sid_V_V_blk_n;
    sc_signal< sc_logic > t2g_write_dest_V_V_blk_n;
    sc_signal< sc_logic > t2g_write_sid_V_V_blk_n;
    sc_signal< sc_logic > g2t_read_dest_V_V_blk_n;
    sc_signal< sc_logic > g2t_read_sid_V_V_blk_n;
    sc_signal< sc_logic > g2t_write_dest_V_V_blk_n;
    sc_signal< sc_logic > g2t_write_sid_V_V_blk_n;
    sc_signal< sc_lv<1> > tmp_reg_212_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_reg_212_pp0_iter4_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_216;
    sc_signal< sc_lv<8> > tmp_V_reg_216_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_216_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_216_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_4_reg_221_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_4_reg_221_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_225_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_225_pp0_iter4_reg;
    sc_signal< sc_lv<8> > tmp_V_6_reg_229;
    sc_signal< sc_lv<8> > tmp_V_6_reg_229_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_V_6_reg_229_pp0_iter3_reg;
    sc_signal< sc_lv<16> > tmp_V_7_reg_234;
    sc_signal< sc_lv<16> > tmp_V_7_reg_234_pp0_iter2_reg;
    sc_signal< sc_lv<16> > tmp_V_7_reg_234_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_6_reg_239_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_6_reg_239_pp0_iter4_reg;
    sc_signal< sc_lv<8> > tmp_V_8_reg_243;
    sc_signal< sc_lv<8> > tmp_V_8_reg_243_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_248;
    sc_signal< sc_lv<1> > tmp_8_reg_252;
    sc_signal< sc_lv<8> > tmp_V_10_reg_256;
    sc_signal< sc_lv<16> > tmp_V_11_reg_261;
    sc_signal< sc_lv<16> > tmp_V_9_fu_204_p1;
    sc_signal< sc_lv<16> > tmp_V_9_reg_276;
    sc_signal< sc_lv<16> > tmp_V_5_fu_208_p1;
    sc_signal< sc_lv<16> > tmp_V_5_reg_281;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > tmp_11_i_fu_180_p1;
    sc_signal< sc_lv<64> > tmp_9_i_fu_188_p1;
    sc_signal< sc_lv<64> > tmp_8_i_fu_192_p1;
    sc_signal< sc_lv<64> > tmp_i_fu_200_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > p_3_i_fu_184_p1;
    sc_signal< sc_lv<32> > p_1_i_fu_196_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to5;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_337;
    sc_signal< bool > ap_condition_298;
    sc_signal< bool > ap_condition_346;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_condition_298();
    void thread_ap_condition_337();
    void thread_ap_condition_346();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to5();
    void thread_ap_predicate_op15_read_state2();
    void thread_ap_predicate_op19_read_state3();
    void thread_ap_predicate_op24_read_state4();
    void thread_ap_predicate_op55_write_state7();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_g2t_read_dest_V_V_blk_n();
    void thread_g2t_read_dest_V_V_read();
    void thread_g2t_read_sid_V_V_blk_n();
    void thread_g2t_read_sid_V_V_din();
    void thread_g2t_read_sid_V_V_write();
    void thread_g2t_write_dest_V_V_blk_n();
    void thread_g2t_write_dest_V_V_read();
    void thread_g2t_write_sid_V_V_blk_n();
    void thread_g2t_write_sid_V_V_read();
    void thread_p_1_i_fu_196_p1();
    void thread_p_3_i_fu_184_p1();
    void thread_sessionID_table_V_address0();
    void thread_sessionID_table_V_ce0();
    void thread_sessionID_table_V_d0();
    void thread_sessionID_table_V_we0();
    void thread_t2g_read_dest_V_V_blk_n();
    void thread_t2g_read_dest_V_V_read();
    void thread_t2g_read_sid_V_V_blk_n();
    void thread_t2g_read_sid_V_V_din();
    void thread_t2g_read_sid_V_V_write();
    void thread_t2g_write_dest_V_V_blk_n();
    void thread_t2g_write_dest_V_V_read();
    void thread_t2g_write_sid_V_V_blk_n();
    void thread_t2g_write_sid_V_V_read();
    void thread_tmp_11_i_fu_180_p1();
    void thread_tmp_4_nbreadreq_fu_60_p3();
    void thread_tmp_5_nbreadreq_fu_68_p3();
    void thread_tmp_6_nbreadreq_fu_88_p3();
    void thread_tmp_7_nbreadreq_fu_102_p3();
    void thread_tmp_8_i_fu_192_p1();
    void thread_tmp_8_nbreadreq_fu_110_p3();
    void thread_tmp_9_i_fu_188_p1();
    void thread_tmp_V_5_fu_208_p1();
    void thread_tmp_V_9_fu_204_p1();
    void thread_tmp_i_fu_200_p1();
    void thread_tmp_nbreadreq_fu_46_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
