// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28_ram) {
        ram[0] = "0b10111110010111110000110100000010";
        ram[1] = "0b10111110000010010110110111001111";
        ram[2] = "0b00111111000011000001111100000000";
        ram[3] = "0b00111111101010011110110010100001";
        ram[4] = "0b00111111010001010110010100001110";
        ram[5] = "0b00111111010000100011111000111101";
        ram[6] = "0b00111110010011010000110101111111";
        ram[7] = "0b00111111101011011101110010011110";
        ram[8] = "0b00111111100100101100000111111001";
        ram[9] = "0b10111111010011110101010111000011";
        ram[10] = "0b10111110101101100111010001110000";
        ram[11] = "0b10111110100010000100001001011100";
        ram[12] = "0b10111110010000110010011000010010";
        ram[13] = "0b00111110101010011100011001111001";
        ram[14] = "0b10111110110111001101001011110101";
        ram[15] = "0b10111110101000001011010100101000";
        ram[16] = "0b10111110001000000110111111110010";
        ram[17] = "0b00111111000001001010010110100100";
        ram[18] = "0b00111110110110101000100100001001";
        ram[19] = "0b10111111001100111000100000000000";
        ram[20] = "0b00111111000010111000101101111101";
        ram[21] = "0b10111110111000100000111111001010";
        ram[22] = "0b10111110001110011000001001010110";
        ram[23] = "0b00111110011111111110011110101100";
        ram[24] = "0b00111110000011000001110101101100";
        ram[25] = "0b00111101011011011010000010100000";
        ram[26] = "0b10111101110010101011110111011101";
        ram[27] = "0b00111110101100100110000100001110";
        ram[28] = "0b00111110100011010101000011101011";
        ram[29] = "0b00111101101001001000000001001001";
        ram[30] = "0b11000000100010111000110011000111";
        ram[31] = "0b10111111000110101000111110111110";
        ram[32] = "0b10111110001110101110001000111111";
        ram[33] = "0b00111101100000001001011010001010";
        ram[34] = "0b10111110001000110100111000101111";
        ram[35] = "0b00111101101000001100111010110000";
        ram[36] = "0b10111110110101011110011001110000";
        ram[37] = "0b10111101011011110101010101100011";
        ram[38] = "0b00111100000110100010100001110101";
        ram[39] = "0b00111110111011001010100000110000";
        ram[40] = "0b10111111101011110110001110011101";
        ram[41] = "0b10111101010011001010110011001010";
        ram[42] = "0b00111110001011011001110010110111";
        ram[43] = "0b00111110101001001000110000111100";
        ram[44] = "0b00111110001000110110110010000001";
        ram[45] = "0b00111111000100110100100011010001";
        ram[46] = "0b10111101101001001111100011001100";
        ram[47] = "0b10111111000001110011101101010000";
        ram[48] = "0b00111110110000010001100100000100";
        ram[49] = "0b00111100101000010011111101111000";
        ram[50] = "0b11000000001010110000000011111010";
        ram[51] = "0b10111111010011111010100101100100";
        ram[52] = "0b00111110111111001010010110010010";
        ram[53] = "0b00111110111110001111001001111111";
        ram[54] = "0b00111110101011000111010111011011";
        ram[55] = "0b00111111001010000110010000101110";
        ram[56] = "0b00111111000101000101011010110010";
        ram[57] = "0b00111110010010111110011110001010";
        ram[58] = "0b10111110110101110111101101101010";
        ram[59] = "0b10111110110111001011010011111010";
        ram[60] = "0b10111111101010100011111001100111";
        ram[61] = "0b10111110000110110101101101000110";
        ram[62] = "0b00111110011100001110010110110001";
        ram[63] = "0b00111110000011100010001110000110";
        ram[64] = "0b00111100100010011111010011101011";
        ram[65] = "0b00111110110001011010011011110100";
        ram[66] = "0b00111110001011010000010101000000";
        ram[67] = "0b10111101001111000000001001011111";
        ram[68] = "0b10111110101010010111011111011011";
        ram[69] = "0b10111110101010101111001110101111";
        ram[70] = "0b10111111011001101100010111000000";
        ram[71] = "0b10111011101110010100100001001110";
        ram[72] = "0b00111110000100010111011010010101";
        ram[73] = "0b10111100010001000010110101111110";
        ram[74] = "0b00111110110010001010001000011010";
        ram[75] = "0b10111110110011001100110111001001";
        ram[76] = "0b10111111001010110111100101001000";
        ram[77] = "0b10111111001100011011001000010001";
        ram[78] = "0b10111110110101010011011111110111";
        ram[79] = "0b10111110101010011101011100111011";
        ram[80] = "0b10111111010110111011011001111100";
        ram[81] = "0b10111111000011001100010011100010";
        ram[82] = "0b10111110100111010100010110101110";
        ram[83] = "0b00111100100101010000001101001011";
        ram[84] = "0b10111101010001110001111000101111";
        ram[85] = "0b10111110010101011001001110111011";
        ram[86] = "0b10111101101101000010111011111100";
        ram[87] = "0b00111110000111000110011010110111";
        ram[88] = "0b10111111000000100110000111111111";
        ram[89] = "0b10111101100110101011101101011001";
        ram[90] = "0b10111111100001010000001011000001";
        ram[91] = "0b00111111100100011010111111111011";
        ram[92] = "0b10111110111100111110010001010000";
        ram[93] = "0b10111111010011010011000110100110";
        ram[94] = "0b10111110111010000010010101111000";
        ram[95] = "0b10111111010011100110011011011101";
        ram[96] = "0b10111110101010011010101000101000";
        ram[97] = "0b10111111101111110100011001001111";
        ram[98] = "0b00111111101001000111111000011000";
        ram[99] = "0b00111111010100100001000111001111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28_ram("nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28() {
    delete meminst;
}


};//endmodule
#endif
