Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sun Dec 17 14:04:18 2017
| Host             : LAPTOP-BBTT6KDL running 64-bit major release  (build 9200)
| Command          : report_power -file final_clock_power_routed.rpt -pb final_clock_power_summary_routed.pb -rpx final_clock_power_routed.rpx
| Design           : final_clock
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 47.524 (Junction temp exceeded!) |
| Dynamic (W)              | 47.038                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.351 |      432 |       --- |             --- |
|   LUT as Logic |     1.260 |      140 |     20800 |            0.67 |
|   CARRY4       |     0.055 |       32 |      8150 |            0.39 |
|   Register     |     0.030 |      195 |     41600 |            0.47 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       21 |       --- |             --- |
| Signals        |     1.523 |      350 |       --- |             --- |
| I/O            |    44.164 |       20 |       106 |           18.87 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    47.524 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     3.234 |       2.894 |      0.341 |
| Vccaux    |       1.800 |     1.671 |       1.618 |      0.053 |
| Vcco33    |       3.300 |    12.496 |      12.495 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| final_clock        |    47.038 |
|   HIGH_0           |     0.000 |
|   OR_0             |     0.112 |
|   alink_0          |     0.024 |
|     inst           |     0.024 |
|   bcdTo7seg_0      |     0.417 |
|     inst           |     0.417 |
|   clk_div_0        |     0.018 |
|     inst           |     0.018 |
|   clk_div_1        |     0.034 |
|     inst           |     0.034 |
|   clk_div_2        |     0.016 |
|     inst           |     0.016 |
|   clk_div_3        |     0.021 |
|     inst           |     0.021 |
|   clock_chooser_0  |     0.238 |
|     inst           |     0.238 |
|   data_chooser_0   |     0.085 |
|   data_chooser_1   |     0.059 |
|   data_chooser_2   |     0.066 |
|   data_chooser_3   |     0.055 |
|   data_chooser_4   |     0.172 |
|   day_generator_0  |     0.068 |
|     inst           |     0.068 |
|   decode138_0      |     0.082 |
|     inst           |     0.082 |
|   decode138_1      |     0.054 |
|     inst           |     0.054 |
|   five_or_0        |     0.128 |
|   hour_generator_0 |     0.089 |
|     inst           |     0.089 |
|   min_generator_0  |     0.086 |
|     inst           |     0.086 |
|   mon_generator_0  |     0.122 |
|     inst           |     0.122 |
|   one_or_0         |     0.047 |
|   sec_generator_0  |     0.136 |
|     inst           |     0.136 |
|   select_153_0     |     0.050 |
|   steper_0         |     0.099 |
|     inst           |     0.099 |
|   steper_1         |     0.264 |
|     inst           |     0.264 |
|   steper_3_0       |     0.186 |
|     inst           |     0.186 |
|   tran_2_0         |     0.000 |
|   tran_2_1         |     0.000 |
|   tran_2_2         |     0.000 |
|   turn_3_0         |     0.000 |
|   turn_4_0         |     0.000 |
|   two_clk_0        |     0.001 |
|   year_generator_0 |     0.101 |
|     inst           |     0.101 |
+--------------------+-----------+


