INFO     : --max_threads set to 4 
INFO     : --max_threads set to 4 
           ***** Beginning stage netlist pre-processing ... *****
INFO     : Successfully Read in Verific binary Netlist dump file "C:/Efinity/Embedded/Lab6/outflow/Lab5.vdb".
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.0646019 seconds.
INFO     : 	VDB Netlist Checker took 0.0625 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 233.348 MB, end = 233.36 MB, delta = 0.012 MB
INFO     : 	VDB Netlist Checker peak virtual memory usage = 655.396 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 273.44 MB, end = 273.452 MB, delta = 0.012 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 680.012 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Reading core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
INFO     : Found 0 constant generator nets.
INFO     : Pass 0: Swept away 0 nets with no fanout.
INFO     : logical_block #8(jtag_inst1_UPDATE) has no fanout.
INFO     : Removing input.
INFO     : logical_block #9(jtag_inst1_RESET) has no fanout.
INFO     : Removing input.
INFO     : Pass 0: Swept away 2 blocks with no fanout.
INFO     : Pass 1: Swept away 0 nets with no fanout.
INFO     : Pass 1: Swept away 0 blocks with no fanout.
INFO     : Swept away 0 nets and 2 blocks in total.
INFO     : Removed 0 LUT buffers
INFO     : Sweept away 2 nodes
INFO     : Successfully created VPR logical netlist from Verific binary DataBase file "C:/Efinity/Embedded/Lab6/outflow/Lab5.vdb".
INFO     : Netlist pre-processing took 0.190014 seconds.
INFO     : 	Netlist pre-processing took 0.21875 seconds (approximately) in total CPU time.
INFO     : Netlist pre-processing virtual memory usage: begin = 231.62 MB, end = 242.564 MB, delta = 10.944 MB
INFO     : 	Netlist pre-processing peak virtual memory usage = 655.396 MB
INFO     : Netlist pre-processing resident set memory usage: begin = 271.712 MB, end = 282.004 MB, delta = 10.292 MB
INFO     : 	Netlist pre-processing peak resident set memory usage = 680.012 MB
           ***** Ending stage netlist pre-processing *****
           
INFO     : Read proto netlist file C:/Efinity/Embedded/Lab6/work_pnr\Lab5.net_proto
INFO     : Read proto netlist for file "C:/Efinity/Embedded/Lab6/work_pnr\Lab5.net_proto" took 0.004 seconds
INFO     : Setup net and block data structure took 0.282 seconds
INFO     : Run checks after load placement.
WARNING  : Clock driver jtag_inst1_TCK should use the dedicated clock pad.
INFO     : Read ipin pattern from C:/Efinity/2024.1/arch/./ipin_oph.xml
INFO     : Finished parsing ipin pattern file 'C:/Efinity/2024.1/arch/./ipin_oph.xdb'.
INFO     : Finished parsing switch_block file 'C:/Efinity/2024.1/arch/.\sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 5.41403 seconds.
INFO     : 	BuildGraph process took 5.28125 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 279.468 MB, end = 630.092 MB, delta = 350.624 MB
INFO     : 	BuildGraph process peak virtual memory usage = 655.396 MB
INFO     : BuildGraph process resident set memory usage: begin = 315.584 MB, end = 657.988 MB, delta = 342.404 MB
INFO     : 	BuildGraph process peak resident set memory usage = 680.012 MB
INFO     : check rr_graph process took 0.0915471 seconds.
INFO     : 	check rr_graph process took 0.09375 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 640.456 MB, end = 640.456 MB, delta = 0 MB
INFO     : 	check rr_graph process peak virtual memory usage = 655.396 MB
INFO     : check rr_graph process resident set memory usage: begin = 668.336 MB, end = 668.336 MB, delta = 0 MB
INFO     : 	check rr_graph process peak resident set memory usage = 680.012 MB
INFO     : Generated 1176848 RR nodes and 4445378 RR edges
INFO     : This design has 0 global control net(s). See C:/Efinity/Embedded/Lab6/outflow\Lab5.pnr.rpt for details.
INFO     : Reading route file, C:/Efinity/Embedded/Lab6/outflow/Lab5.route
INFO     : Reading core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:54] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:54] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:54] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:55] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:55] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:55] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:56] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:56] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:56] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:57] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:57] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:57] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file 'C:/Efinity/Embedded/Lab6/Lab5.pt.sdc' parsed successfully.
INFO     : 1 clocks (including virtual clocks), 2 inputs and 6 outputs were constrained.
INFO     : ***** Beginning Analysis ... *****
INFO     : Analysis took 0.0733359 seconds.
INFO     : 	Analysis took 0.078125 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 652.136 MB, end = 652.136 MB, delta = 0 MB
INFO     : 	Analysis peak virtual memory usage = 655.396 MB
INFO     : Analysis resident set memory usage: begin = 679.848 MB, end = 680.116 MB, delta = 0.268 MB
INFO     : 	Analysis peak resident set memory usage = 680.136 MB
INFO     : ***** Ending Analysis ... *****
INFO     : Deleting any pre-existing troute trace files
INFO     : Deleting any pre-existing troute trace files
INFO     : Deleting any pre-existing troute trace files
INFO     : --max_threads set to 4 
           ***** Beginning stage netlist pre-processing ... *****
INFO     : Successfully Read in Verific binary Netlist dump file "C:/Efinity/Embedded/Lab6/outflow/Lab5.vdb".
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.0681598 seconds.
INFO     : 	VDB Netlist Checker took 0.125 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 381.736 MB, end = 381.748 MB, delta = 0.012 MB
INFO     : 	VDB Netlist Checker peak virtual memory usage = 659.736 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 419.572 MB, end = 419.592 MB, delta = 0.02 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 684.836 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Reading core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
INFO     : Found 0 constant generator nets.
INFO     : Pass 0: Swept away 0 nets with no fanout.
INFO     : logical_block #8(jtag_inst1_UPDATE) has no fanout.
INFO     : Removing input.
INFO     : logical_block #9(jtag_inst1_RESET) has no fanout.
INFO     : Removing input.
INFO     : Pass 0: Swept away 2 blocks with no fanout.
INFO     : Pass 1: Swept away 0 nets with no fanout.
INFO     : Pass 1: Swept away 0 blocks with no fanout.
INFO     : Swept away 0 nets and 2 blocks in total.
INFO     : Removed 0 LUT buffers
INFO     : Sweept away 2 nodes
INFO     : Successfully created VPR logical netlist from Verific binary DataBase file "C:/Efinity/Embedded/Lab6/outflow/Lab5.vdb".
INFO     : Netlist pre-processing took 0.228617 seconds.
INFO     : 	Netlist pre-processing took 0.375 seconds (approximately) in total CPU time.
INFO     : Netlist pre-processing virtual memory usage: begin = 382.768 MB, end = 382.912 MB, delta = 0.144 MB
INFO     : 	Netlist pre-processing peak virtual memory usage = 659.736 MB
INFO     : Netlist pre-processing resident set memory usage: begin = 420.32 MB, end = 420.792 MB, delta = 0.472 MB
INFO     : 	Netlist pre-processing peak resident set memory usage = 684.836 MB
           ***** Ending stage netlist pre-processing *****
           
INFO     : Read proto netlist file C:/Efinity/Embedded/Lab6/work_pnr\Lab5.net_proto
INFO     : Read proto netlist for file "C:/Efinity/Embedded/Lab6/work_pnr\Lab5.net_proto" took 0.004 seconds
INFO     : Setup net and block data structure took 0.28 seconds
INFO     : Run checks after load placement.
WARNING  : Clock driver jtag_inst1_TCK should use the dedicated clock pad.
INFO     : Read ipin pattern from C:/Efinity/2024.1/arch/./ipin_oph.xml
INFO     : Finished parsing ipin pattern file 'C:/Efinity/2024.1/arch/./ipin_oph.xdb'.
INFO     : Finished parsing switch_block file 'C:/Efinity/2024.1/arch/.\sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 5.44855 seconds.
INFO     : 	BuildGraph process took 5.3125 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 385.044 MB, end = 643.08 MB, delta = 258.036 MB
INFO     : 	BuildGraph process peak virtual memory usage = 659.736 MB
INFO     : BuildGraph process resident set memory usage: begin = 421.82 MB, end = 674.108 MB, delta = 252.288 MB
INFO     : 	BuildGraph process peak resident set memory usage = 684.836 MB
INFO     : check rr_graph process took 0.101613 seconds.
INFO     : 	check rr_graph process took 0.09375 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 653.448 MB, end = 653.448 MB, delta = 0 MB
INFO     : 	check rr_graph process peak virtual memory usage = 663.84 MB
INFO     : check rr_graph process resident set memory usage: begin = 684.456 MB, end = 684.456 MB, delta = 0 MB
INFO     : 	check rr_graph process peak resident set memory usage = 694.812 MB
INFO     : Generated 1176848 RR nodes and 4445430 RR edges
INFO     : This design has 0 global control net(s). See C:/Efinity/Embedded/Lab6/outflow\Lab5.pnr.rpt for details.
INFO     : Reading route file, C:/Efinity/Embedded/Lab6/outflow/Lab5.route
INFO     : Reading core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Efinity/Embedded/Lab6/outflow/Lab5.interface.csv"
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:58] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:59] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:66] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:66] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:66] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:67] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:67] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:67] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:68] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:68] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:68] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:69] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:69] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab6/Lab5.pt.sdc:69] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file 'C:/Efinity/Embedded/Lab6/Lab5.pt.sdc' parsed successfully.
INFO     : 1 clocks (including virtual clocks), 2 inputs and 6 outputs were constrained.
